

CDP6805 CMOS Microcontrollers \& Peripherals

## Lex Electronics

## $\xlongequal{\text { LEX }}$

90 E . TASMAN DR.<br>SAN JOSE, CA 95134<br>408-432-7171

## HARRIS

## THE NEW HARRIS SEMICONDUCTOR

In December 1988, Harris Semiconductor acquired the General Electric Solid State division, thereby adding former GE, RCA, and Intersil devices to the Harris Semiconductor line.

This CDP6805 microcontrollers and peripherals databook represents the full line of Harris Semiconductor CDP6805 products for commercial applications and supersedes previously published CDP6805 databooks under the Harris, GE, RCA or Intersil names. For a complete listing of all Harris Semiconductor products, please refer to the Product Selection Guide (SPG-201R; ordering information below).

For complete, current and detailed technical specifications on any Harris device please contact the nearest Harris sales, representative or distributor office; or direct literature requests to:

Harris Semiconductor Literature Department P.O. Box 883, MS CB1-28<br>Melbourne, FL 32901<br>(407) 724-3739<br>FAX 407-724-3937

U.S. HEADQUARTERS

Harris Semiconductor 1301 Woody Burke Road Melbourne, Florida 32902
TEL: (407) 724-3000

## SOUTH ASIA

Harris Semiconductor H.K. Ltd
13/F Fourseas Building
208-212 Nathan Road
Tsimshatsui, Kowloon
Hong Kong
TEL: (852) 3-723-6339

## EUROPEAN HEADQUARTERS

Harris Semiconductor
Mercure Centre
Rue de la Fusse 100
1130 Brussels, Belgium
TEL: (32) 2-246-21.11
NORTH ASIA
Harris K.K.
Shinjuku NS Bldg. Box 6153
2-4-1 Nishi-Shinjuku
Shinjuku-Ku, Tokyo 163 Japan
TEL: 81-3-345-8911

Harris Semiconductor products are sold by description only. All specifications in this product guide are applicable only to packaged products; specifications for die are available upon request. Harris reserves the right to make changes in circuit design, specifications and other information at any time without prior notice. Accordingly, the reader is cautioned to verify that information in this publication is current before placing orders. Reference to products of other manufacturers are solely for convenience of comparison and do not imply total equivalency of design, performance, or otherwise.

## Tin HARRIS

## COPGBO5 CMOS MICROCONTROLLERS AMD PERPMERMLS

## FOR COMMERCIAL APPLICATIONS

Packaging
Operating And Handling
8-3
Ordering Information
9
ROM Ordering Information

## CDP6805 PRODUCT TECHNICAL ASSISTANCE

For technical assistance on the Harris products listed in this databook, please contact Field Applications Engineering staff available at one of the following Harris Sales Offices:

## UNITED STATES

| CALIFORNIA | San Jose. . . . . . . . . . . . . . . . . 408-922-0977 |
| :---: | :---: |
|  | Woodland Hills . . . . . . . . . . . 818-992-0686 |
| FLORIDA | Melbourne . . . . . . . . . . . . . . . 407-724-3576 |
| GEORGIA | Norcross. . . . . . . . . . . . . . . . . 404-246-4660 |
| ILLINOIS | Schaumburg . . . . . . . . . . . . 708-240-3480 |
| MASSACHUSETTS | Burlington . ............... 617-221-1850 |
| NEW JERSEY | Mt. Laurel . . . . . . . . . . . . . . . . 609-727-1909 |
|  | Rahway.............. . . . . . 201-381-4210 |
| TEXAS | Dallas . . . . . . . . . . . . . . . . . . 214-733-0800 |

INTERNATIONAL

| FRANCE | Paris . . . . . . . . . . . . . . . . . 33-1-346-54046 |
| :---: | :---: |
| GERMANY | Munich . . . . . . . . . . . . . . . . . 49-8-963-8130 |
| ITALY | Milano . . . . . . . . . . . . . . . . . . 39-2-262-0761 |
| JAPAN | Tokyo . . . . . . . . . . . . . . . . . . 81-3-345-8911 |
| SWEDEN | Stockholm ................ 46-8-623-5220 |
| U.K. | Camberley . . . . . . . . . . . . . . . 44-2-766-86886 |

For literature requests, please contact Harris Telemarketing at 407-724-3739.

## ⓪(0) Microcontrollers

GENERAL INFORMATION

|  | PAGE |
| :---: | :---: |
| Alpha Numeric Product Index | 1-3 |
| Product Index By Family . | 1-4 |
| Product Overview | 1-5 |

## ALPHA NUMERIC PRODUCT INDEX

|  |  | PAGE |
| :---: | :---: | :---: |
| CDP6402 | CMOS Universal Asynchronous Receiver/Transmitter (UART). | 5-3 |
| CDP6402C |  |  |
| CDP65C51 | CMOS Asynchronous Communications Interface Adapter (ACIA). | 5-11 |
| CDP6818 | CMOS Real-Time Clock With RAM . | 5-29 |
| CDP6818A | CMOS Real-Time Clock Plus RAM | 5-48 |
| CDP6823 | CMOS Parallel Interface. | 5-67 |
| CDP6853 | CMOS Asynchronous Communications Interface Adapter (ACIA) . . . . with MOTEL Bus | 5-81 |
| CDP6805E2, E2C | CMOS 8-Bit Microprocessor | 3-16 |
| CDP6805E3, E3C |  |  |
| CDP6805F2 | CMOS High Performance Silicon Gate 8-Bit Microcontroller . | 2-127 |
| CDP6805F2C |  |  |
| CDP6805G2 | CMOS High Performance Silicon Gate 8-Bit Microcontroller . | 2-149 |
| CDP6805G2C |  |  |
| CDP68EM05C4 | CMOS High Performance Silicon Gate 8-Bit Microcontroller Emulator | 3-3 |
| CDP68EM05C4N |  |  |
| CDP68EM05D2 | CMOS High Performance Silicon Gate 8-Bit Microcontroller Emulator | 3-9 |
| CDP68EM05D2N |  |  |
| CDP68HC05CO | 8-Bit Microcontroller | 2-3 |
| CDP68HC05C4, C8, C 7 | 8-Bit Microcontroller Series | 2-5 |
| CDP68HCL05C4, C8, C7 |  |  |
| CDP68HSC05C4, C8, C7 |  |  |
| CDP68HC05D2 | HCMOS Microcontroller | 2-77 |
| CDP68HC05J3 | 8-Bit Microcontroller | 2-123 |
| CDP68HC05W4 | 8-Bit Microcontroller | 2-125 |
| CDP68HC68A2 | CMOS Serial 10-Bit A/D Converter | 6-3 |
| CDP68HC68P1 | CMOS Single Port Input/Output . | 6-19 |
| CDP68HC68P2 | CMOS Octal Serial Solenoid Driver | 6-27 |
| CDP68HC68R1 | CMOS 128 Word (CDP68HC68R1) and 256 Word (CDP68HC68R2) . | 6-32 |
| CDP68HC68R2 | By 8-Bit Static RAMs |  |
| CDP68HC68S1 | Serial Bus Interface . | 6-38 |
| CDP68HC68T1 | CMOS Real-Time Clock With RAM and Power Sense/Control | 6-52 |
| CDP68HC68T2 | CMOS Real-Time Clock With Serial Peripheral Interface (SPI) Bus. | 6-70 |
| CDP68HC68W1 | Digital Pulse Width Modulator . . . . | 6-72 |

## PRODUCT INDEX BY FAMILY

MICROCONTROLLERS PAGE
CDP68HC05C0 8-Bit Microcontroller ..... 2-3
CDP68HC05C4, C8, C7 8-Bit Microcontroller Series ..... 2-5
CDP68HCLO5C4, C8, C7
CDP68HSC05C4, C8, C7
CDP68HC05D2 HCMOS Microcontroller ..... 2-77
CDP68HC05J3 8-Bit Microcontroller ..... 2-123
CDP68HC05W4 8-Bit Microcontroller ..... 2-125
CDP6805F2CDP6805F2C
CDP6805G2 CMOS High Performance Silicon Gate 8-Bit Microcontroller ..... 2-149
CDP6805G2C
MICROPROCESSORS
CDP68EM05C4 CMOS High Performance Silicon Gate 8-Bit Microcontroller Emulator ..... 3-3
CDP68EM05C4N
CDP68EM05D2 CMOS High Performance Silicon Gate 8-Bit Microcontroller Emulator ..... 3-9
CDP68EM05D2N
CDP6805E2, E2C CMOS 8-Bit Microprocessor ..... 3-16
CDP6805E3, E3C
8-BIT BUS PERIPHERALS
CDP6402 CMOS Universal Asynchronous Receiver/Transmitter (UART) ..... 5-3
CDP6402C
CDP65C51 CMOS Asynchronous Communications Interface Adapter (ACIA) ..... 5-11
CDP6818 CMOS Real-Time Clock With RAM ..... 5-29
CDP6818A CMOS Real-Time Clock Plus RAM ..... 5-48
CDP6823 CMOS Parallel Interface ..... 5-67
CDP6853 CMOS Asynchronous Communications Interface Adapter (ACIA) ..... 5-81
with MOTEL Bus
SPI SERIAL BUS PERIPHERALS
CDP68HC68A2 CMOS Serial 10-Bit A/D Converter ..... 6-3
CDP68HC68P1 CMOS Single Port Input/Output ..... 6-19
CDP68HC68P2 CMOS Octal Serial Solenoid Driver ..... 6-27
CDP68HC68R1 CMOS 128 Word (CDP68HC68R1) and 256 Word (CDP68HC68R2) ..... 6-32
CDP68HC68R2 By 8-Bit Static RAMs
Serial Bus Interface ..... 6-38
CDP68HC68S1
CMOS Real-Time Clock With RAM and Power Sense/Control ..... 6-52
CDP68HC68T1
6-70
CDP68HC68T2 CMOS Real-Time Clock With Serial Peripheral Interface (SPI) Bus6-72

An all CMOS line of microprocessor, microcontroller and peripheral integrated circuits for use in a broad range of diverse industrial, consumer and military applications is available. These devices offer the user all the advantages unique to CMOS technology, including:

- Low Power Drain - makes CMOS integrated circuits a natural choice for battery operated systems, battery backed-up systems and systems in which heat dissipation is a prime consideration.
- High Noise Immunity and Wide Operating Temperature Range (Up To $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )* - allows CMOS integrated circuits to be used in the most demanding industrial environments.
- Wide Operating Voltage Range - reduces the need for expensive regulated power supplies and thereby allows the design engineer greater freedom to concentrate on other aspects of system design.


## CDP6805 Series (See Table 1)

The CDP6805 series offers a wide selection of 8-bit CMOS microprocessors, microcontrollers and associated peripheral devices. The series is based on a familiar architecture, optimized for controller applications. The architecture includes features such as on-chip timer/counter with interrupt, external interrupt, multiple subroutine nesting, true bit manipulation, and an index register. Table I shows the wide variety of 6805 Series microprocessors and microcontrollers available to the designer. In addition, the 6805 micros are supported by a broad line of CMOS peripherals that include both serial and parallel bus interfaces. The serial peripheral interface (SPI) featured on most 6805 series microcontrollers is a full duplex, three wire synchronous data transfer system. In addition, many microcontroller types also utilize an on-chip UART to provide a full duplex asynchrounous serial communication interface (SCI) featuring a standard non-return-to-zero format and a variety of software programmable baud rates. The series offers pin for pin replacements for Motorola's MC146805 and MC68HC05 series of microprocessors, microcontrollers and peripherals.

## Surface Mounted Packages

The CMOS microprocessor/microcontroller/peripheral product line now includes chips in a new generation of IC miniaturized packages.

Microprocessors, microcontrollers and peripherals are now offered in three versions of the surface mounted package configuration as follows:

- Small Outline Package (SOP)
- Plastic Leaded Chip Carrier (PLCC)
- Metric Plastic Quad Flatpack (MPQFP)

The Small Outline Package (SOP) will be offered in 16, 20, 24 and 28 lead versions with 50 mil lead centers; the Plastic Leaded Chip Carrier (PLCC) will be offered as 28 and 44 lead packages with 50 mil lead centers; and the Metric Plastic Quad Flatpack (MPQFP) in a 44 lead version.

## Enhanced Product

Most microprocessor, microcontroller and peripheral parts are available with burn-in to enhance commercial reliability. This cost effective approach is provided by the Enhanced Product. Enhanced product is identified with the suffix ' $X$ ', e.g., CDP68HC05C4EX.

## 68HC05 Core Macrocells

The development of application specific microcontrollers based on the UH68HCO5 core macrocells is supported. The UH 68 HCO 5 is an enhanced version of the CDP68HC05 8-bit microcontroller architecture. Macrocore designs offer many benefits, including improved system reliability, reduced system cost, lower power consumption, and reduced overall system size. Typical applications include automotive instrument cluster, automotive cruise control, security systems, telephones, pagers, sonar, printers, scales, consumer electronics, modems and smart cards. Several alternatives for supporting $68 \mathrm{HCO5}$ macrocore hardware design and software development is offered. Refer to "Customized Microcontrollers" in Section 4 of this data book for more information.

[^0]| FEATURES | CDP |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 6805E2 | 6805 E3 | 6805F2 | 6805G2 | 68HCO5CO | 68HCO5C4 | 68HCL05C4 | 68HSCO5C4 | 68HCO5C7 | 68HCLO5C7 | 68HSC05C7 | 68HCO5C8 | 68HCL05C8 | 68HSC05C8 | 68HCO5D2 | 68HCO5J3 | 68HCOSW4 |
| Technology | cmos | cmos | смоs |  | cmos | cmos | CMOS | cmos |  | cmos | cmos | cmos | cmos | cmos |  |  |  |
| Package(s) | E Q | E Q | $\mathrm{E} \quad \mathrm{Q}$ | E | E Q N | E Q N | E Q N | $\mathrm{E} \quad \mathrm{Q} \quad \mathrm{N}$ | E Q N | $\mathrm{E} \quad \mathrm{Q} \quad \mathrm{N}$ | E Q N | E Q N | E Q N | E Q N | E Q N | E M | $E \quad \mathrm{Q}$ |
| Pins On-Chip RAM (Bytes) | $\left\|\begin{array}{cc} 40 & 44 \\ 112 \end{array}\right\|$ | $\left\|\begin{array}{cc} 40 & 44 \\ 112 \end{array}\right\|$ | $\left\|\begin{array}{cc} 28 & 28 \\ 64 \end{array}\right\|$ | $\begin{gathered} 40 \\ 112 \end{gathered}$ | $\begin{gathered} 404444 \\ 176 \end{gathered}$ | $\left\|\begin{array}{ccc} 40 & 44 & 44 \\ 176 \end{array}\right\|$ | $\begin{array}{ccc} 40 & 44 & 44 \\ & 176 & \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline 40 & 44 & 44 \\ & 176 & \\ \hline \end{array}$ | $\begin{array}{\|lll} 40 & 44 & 44 \\ & 256 & \end{array}$ | $\begin{array}{\|lll} 40 & 44 & 44 \\ & 256 & \\ \hline \end{array}$ | $\begin{array}{\|ccc} 40 & 44 & 44 \\ & 256 & \\ \hline \end{array}$ | $\left\|\begin{array}{cc} 40 & 44 \\ 176 \end{array}\right\|$ | $\begin{gathered} 404444 \\ 176 \\ \hline \end{gathered}$ | $\begin{array}{\|ccc} 40 & 44 & 44 \\ & 176 & \\ \hline \end{array}$ | $\begin{array}{r} 404444 \\ 96 \\ \hline \end{array}$ | $\left\lvert\, \begin{array}{cc} 20 & 20 \\ & 128 \end{array}\right.$ | $\begin{array}{\|cc\|} \hline 40 & 44 \\ & 44 \\ 192 \end{array}$ |
| External Address Space On-Chip User ROM (Bytes) | $\begin{gathered} 8 \mathrm{~K} \\ 0 \end{gathered}$ | $\begin{gathered} 64 \mathrm{~K} \\ 0 \\ \hline \end{gathered}$ | $1089$ | $2106$ | $\begin{aligned} & 60 / 64 \\ & 3840 \\ & \hline \end{aligned}$ | $4160$ | $4160$ | $4160$ | $12096$ | $12096$ | $12096$ | $7744$ | $7744$ | $7744$ | $2176$ | $2112$ | $3840$ |
| Bidirectional I/O Lines Unidirectional I/O Lines | $\begin{gathered} 16 \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} 13 \\ 0 \\ \hline \end{gathered}$ | $\begin{aligned} & 16 \\ & 4 \text { in } \end{aligned}$ | $\begin{gathered} 32 \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} 24 \\ 7 \text { in } \\ \hline \end{gathered}$ | $\begin{gathered} 24 \\ 7 \text { in } \end{gathered}$ | $\begin{gathered} 24 \\ 7 \text { in } \\ \hline \end{gathered}$ | $\begin{gathered} 24 \\ 7 \text { in } \\ \hline \end{gathered}$ | $\begin{gathered} 24 \\ 7 \text { in } \\ \hline \end{gathered}$ | $\begin{gathered} 24 \\ 7 \text { in } \\ \hline \end{gathered}$ | $\begin{gathered} 24 \\ 7 \text { in } \end{gathered}$ | $\begin{aligned} & 24 \\ & 7 \text { in } \end{aligned}$ | $\begin{gathered} 24 \\ 7 \text { in } \end{gathered}$ | $\begin{gathered} 24 \\ 7 \text { in } \\ \hline \end{gathered}$ | $\begin{gathered} 28 \\ 3 \text { in } \\ \hline \end{gathered}$ | $\begin{gathered} 12 \\ 0 \end{gathered}$ | $\begin{gathered} 24 \\ 1 \mathrm{in}, 1 \text { out } \end{gathered}$ |
| Memory Mapped I/O <br> Timer Size (bits) | $\begin{gathered} \text { Yes } \\ 8 \\ \hline \end{gathered}$ | $\begin{gathered} \text { Yes } \\ 8 \\ \hline \end{gathered}$ | $\begin{gathered} \text { Yes } \\ 8 \\ \hline \end{gathered}$ | $\begin{gathered} \text { Yes } \\ 8 \\ \hline \end{gathered}$ | $\begin{gathered} \text { Yes; expnd } \\ 16 \\ \hline \end{gathered}$ | $\begin{gathered} \text { Yes } \\ 16 \\ \hline \end{gathered}$ | $\begin{gathered} \text { Yes } \\ 16 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { Yes } \\ & 16 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { Yes } \\ 16 \\ \hline \end{gathered}$ | $\begin{gathered} \text { Yes } \\ 16 \\ \hline \end{gathered}$ | $\begin{gathered} \text { Yes } \\ 16 \end{gathered}$ | $\begin{aligned} & \text { Yes } \\ & 16 \\ & \hline \end{aligned}$ | Yes $16$ | $\begin{gathered} \text { Yes } \\ 16 \\ \hline \end{gathered}$ | $\begin{gathered} \text { Yes } \\ 16 \\ \hline \end{gathered}$ | $\begin{gathered} \text { Yes } \\ 16 \\ \hline \end{gathered}$ | $\begin{gathered} \text { Yes } \\ 8 \\ \hline \end{gathered}$ |
| Prescaler Size (bits) <br> External Timer Oscillator | $\begin{gathered} 7 \\ \text { No } \end{gathered}$ | $\begin{gathered} 7 \\ \text { No } \end{gathered}$ | $\begin{gathered} 7 \\ \text { No } \end{gathered}$ | $\begin{gathered} 7 \\ \text { No } \end{gathered}$ | No | No | No | No | No | No | No | No | No | No | Yes | Yes | $\begin{gathered} 7 \\ Y_{e s} \end{gathered}$ |
| Serial Peripheral Interface Serial Comm. Interface | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { Yes } \\ & \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { Yes } \\ & \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { Yes } \\ & \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { Yes } \\ & \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { Yes } \\ & \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { Yes } \\ & \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { Yes } \\ & \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { Yes } \\ & \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { Yes } \\ & \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { Yes } \\ & \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { Yes } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ | Master SPI No |
| Keypad Scan Interface I/O Port Handshaking | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { No } \\ & \text { No } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { No } \\ & \text { No } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { Yes } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { Yes } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { Yes } \\ & \text { Yes } \end{aligned}$ |
| Interrupts: | $\begin{aligned} & \text { Extrnl } \\ & \text { Timer } \\ & \text { SWI } \end{aligned}$ | Extrnl <br> Timer <br> SWI | Extrnl <br> Timer <br> SWI | Extrnl <br> Timer <br> SWI | $\begin{array}{\|c} \text { Extrnl } \\ \text { Timer } \\ \mathrm{SCl} \quad \mathrm{SPI} \\ \mathrm{SWI} \end{array}$ | $$ |  | $$ | $$ | $$ | $\left\lvert\,\right.$ | $$ | $$ | $\underbrace{\begin{array}{c} \text { Extrnl } \\ \text { Timer } \end{array}}$ | Extrnl <br> Timer SPI Port B SWI | Extrnl <br> Timer <br> SWI <br> Port B | Extrn! Prt C Timr PWM SPI NMI SWI |
| Computer Operating Properly (COP) Illegal Opcode Trap (IOT) | No <br> No | No <br> No | No <br> No | No <br> No | Yes <br> No | No <br> No | No <br> No | No <br> No | No <br> No | No <br> No | No <br> No | No <br> No | No <br> No | No <br> No | No <br> No | No <br> No | Yes <br> Yes |
| $8 \times 8$ Unsigned Mult. Instruc PWM | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { No } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { Yes } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { Yes } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { Yes } \\ & \text { No } \end{aligned}$ | $\begin{aligned} & \text { Yes } \\ & \text { No } \end{aligned}$ | Yes No | Yes No | $\begin{aligned} & \text { Yes } \\ & \text { No } \end{aligned}$ | Yes No | $\begin{aligned} & \text { Yes } \\ & \text { No } \end{aligned}$ | Yes <br> No | Yes No | $\begin{aligned} & \text { Yes } \\ & \text { No } \end{aligned}$ | $\begin{gathered} \text { Yes } \\ 2 \end{gathered}$ |
| Self-Check Mode Oscillator Mode | No Quartz | $\begin{aligned} & \text { No } \\ & \text { Quartz } \end{aligned}$ | Yes <br> RC or <br> Quartz | Yes RC or Quartz | Yes RCor Quartz | Yes RC or Quartz | Yes RC or Quartz | Yes RC or Quartz | Yes RC or Quartz | $\begin{aligned} & \text { Yes } \\ & \text { RC or } \\ & \text { Quartz } \end{aligned}$ | Yes RC or Quartz | $\begin{aligned} & \text { Yes } \\ & \text { RCor } \\ & \text { Quartz } \end{aligned}$ | $\begin{aligned} & \text { Yes } \\ & \text { RC or } \end{aligned}$ Quartz | $\begin{aligned} & \text { Yes } \\ & \text { RC or } \\ & \text { Quartz } \end{aligned}$ | $\begin{aligned} & \text { Yes } \\ & \text { RC or } \\ & \text { Quartz } \end{aligned}$ |  | No RC or Quartz |
| Oscillator Startup Delay Msk Option | - | - | No | No | Yes | No | No | No | No | No | No | No | No | No | Yes | Yes | Prgmmble |
| Typical Power Dissipation at $_{A}=25^{\circ} \mathrm{C}$ Max Freq \& 5 V : (HCL shown at 2.4 V \& $\mathrm{F}_{\mathrm{OSC}}=1 \mathrm{MHz}$ ) Run <br> Wait Mode <br> Stop Mode | 35 mW <br> 5 mW <br> $25 \mu \mathrm{~W}$ |  | $\begin{gathered} 10 \mathrm{~mW} \\ 3 \mathrm{~mW} \\ 5 \mu \mathrm{~W} \\ \hline \end{gathered}$ | 12 mW 4 mW $5 \mu \mathrm{~W}$ | TBE TBE TBE | 17.5 mW 8.0 mW $10.0 \mu \mathrm{~W}$ | 1.2 mW <br> 0.5 mW <br> $<2.4 \mu \mathrm{~W}$ | 33.5 mW 15.0 mW $10 \mu \mathrm{~W}$ | 17.5 mW 8.0 mW $10.0 \mu \mathrm{~W}$ | 1.2 mW <br> 0.5 mW <br> $<2.4 \mu \mathrm{~W}$ | 33.5 mW 15.0 mW $10 \mu \mathrm{~W}$ | 17.5 mW 8.0 mW $10.0 \mu \mathrm{~W}$ | 1.2 mW 0.5 mW $<2.4 \mu \mathrm{~W}$ | 33.5 mW <br> 15.0 mW <br> $10 \mu \mathrm{~W}$ | 17.5 mW 8.0 mW $10.0 \mu \mathrm{~W}$ | $\begin{aligned} & \text { TBE } \\ & \text { TBE } \\ & \text { TBE } \end{aligned}$ | TBE TBE TBE |

* Prescaler fixed as divide by 4.


## ©(O) Microcontrollers

2

## MICROCONTROLLERS

PAGE

CDP68HC05CO
CDP68HC05C4, C8, C7 CDP68HCL05C4, C8, C7 CDP68HSC05C4, C8, C7

CDP68HC05D2
CDP68HC05J3
CDP68HC05W4

CDP6805F2
CDP6805F2C

CDP6805G2
CDP6805G2C

8-Bit Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-3
8-Bit Microcontroller Series
2-5

HCMOS Microcontroller
2-77
8-Bit Microcontroller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-123
8-Bit Microcontroller
2-125
CMOS High Performance Silicon Gate 8-Bit Microcontroller ................. . 2-127

CMOS High Performance Silicon Gate 8-Bit Microcontroller
2-149

## PRELIMINARY

January 1991

8-Bit Microcontroller

## Hardware Features

- Standard 8-Bit Architecture
- On Chip Memory
- ROM

3,856 Bytes

- RAM

176 Bytes

- Total Usable Memory
- 44 Lead Version .

65,536 Bytes

- Addressable Off Chip.

61,472 Bytes

- 40 Lead Version 32,768 Bytes
- I/O Lines
- Bidirectional I/O Lines

24

- Dedicated Inputs7
- 16-Bit, Free Running Timer
- Output Compare Input Capture
- Full Duplex UART with Baud Rate Generator (SCI)
- Synchronous Serial Interface (SPI)
- Computer Operating Properly (COP) Circuitry
- Watchdog Timer
- Oscillator Startup Delay Mask Option for 4064 or 4 Cycles
- HCMOS Technology
- Fully Static with Power Saving WAIT, STOP, and Data Retention Modes
- Operating Range $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +3 V to +5.5 V
- Data Retention ............................................... 2V
- 8.4MHz Crystal . . . . . . . . . . . . . . . . . . 2.1 MHz CPU Clock
- Supplied in 40 Pin DIP, 44 Pin PLCC, \& MQFP Packages


## Software Features

- Supports Full CDP68HC05 Instruction Set - $8 \times 8$ Multiply Bit Set, Clear, and Test


## Description

The CDP68HC05CO is a member of the Harris CDP68HC05 family of 8 -bit, HCMOS microcontrollers. This single chip microcontroller contains 3,856 bytes of masked ROM and 176 bytes of RAM. The CDP68HC05CO can operate with the on board memory in "single chip" mode or it can run in any one of three "expanded" modes, addressing up to 64 K of usable memory. The expansion modes are ideal for microcontroller systems requiring customized I/O or extensive memory stores.
In addition to the integrated ROM and RAM the CDP68HC05C0 possesses a flexible 16-bit timer with input capture and compare features, $31 \mathrm{I} / \mathrm{O}$ lines ( 24 bidirectional I/O and 7 input only lines), a full duplex UART with baud rate generator ( SCl ), a synchronous serial peripheral interface (SPI), computer operating properly (COP) circuitry, and an on chip oscillator. The timer can be used for pulse width measurements or timing. The SCI system provides a standard UART interface for 8 or 9 bit words at baud rates up to 131KBaud. "Wake" logic integrated into the SCI facilitates interprocessor communications in a multiprocessor environment. Interfacing to external serial peripherals utilizing a minimum of pins is easy with the SPI port. The COP circuitry which includes a watchdog timer provides a level of failsafe system security.
The CDP68HC05C0 supports the full CDP68HCO5 instruction set. Development can be performed with tools supplied by Harris or offered by numerous third party vendors. Available tools include assemblers, C compilers, and ICE systems. The expansion modes facilitate breadboarding.
The CDP68HCO5CO is supplied in a 40 lead dual-in-line plastic package ( E suffix), a 44 lead plastic leaded chip carrier ( $N$ suffix), and a 44 lead metric quad flatpack (Q suffix).

## Block Diagram




TYPICAL INTERFACE OF CDP68HCO5CO TO EXTERNAL MEMORY


CDP68HCO5CO ADDRESS MAP

## CDP68HC05C4, C8, C7 CDP68HCL05C4, C8, C7 CDP68HSC05C4, C8, C7

## Description

The CDP68HC05C4 HCMOS Microcomputer is a member of the CDP68HC05 family of low-cost single chip microcomputers. This 8-bit microcomputer unit (MCU) contains an on-chip oscillator, CPU, 176 bytes of RAM, 4160 bytes of user ROM, I/O, two serial interface systems, and timer. The fully static design allows operation at frequencies down to DC, further reducing its already low-power consumption.

The CDP68HC05C8 and CD68HC05C7* are similar to the CDP68HC05C4 except for the size of on-chip ROM and RAM. The CDP68HC05C8 and CDP68HC05C7 have 7744 bytes and 12,096 bytes of on-chip user ROM, respectively. The CDP68HC05C7 has 256 bytes of on-chip RAM. All information pertaining to the CDP68HC05C4 MCU applies to the CDP68HC05C8 and CDP68HC05C7 with the exception of the memory description.

The CDP68HCL05C4, CDP68HCL05C8 and CDP68HCL05C7 MCU devices are low-power versions of the CDP68HC05C4, CDP68HC05C8 and CDP68HC05C7, respectively. They contain all the features of the CDP68HC05C4, CDP68HC05C8 and CDP68HC05C7 with additional features of lower power consumption in the RUN, WAIT and STOP modes; and low voltage operation down to 2.4 volts.

The CDP68HSC05C4, CDP68HSC05C8 and CDP68HSC05C7 MCU devices are high-speed versions of the CDP68HC05C4, CDP68HC05C8, CDP68HC05C7, respectively. They also contain all the features of the CDP68HC05C4, CDP68HC05C8 and CDP68HC05C7 with the additional capability of higher frequency operation at 8.0 MHz.

## Features

The following are some of the hardware and software highlights of the CDP68HC05C4 family of HCMOS Microcomputers.

## HARDWARE FEATURES

All Types:

- HCMOS Technology
- 8-Bit Architecture
- Power-Saving Stop, Wait and Data Retention Modes
- Fully Static Operation
- On-Chip Memory
- CDP68HC05C4, CDP68HCL05C4, CDP68HSC05C4
- 176 Bytes of RAM
- 4160 Bytes of User ROM
- CDP68HC05C8, CDP68HCL05C8, CDP68HSC05C8
- 176 Bytes of RAM
- 7744 Bytes of User ROM
- CDP68HC05C7, CDP68HCL05C7, CDP68HSC05C7
- 256 Bytes of RAM
- 12,096 Bytes of User ROM
- 24 Bidirectional I/O Lines and 7 Input-Only Lines
- Internal 16-Bit Timer
- Serial Communications Interface (SCI) System
- Serial Peripheral Interface (SPI) System
- Self-Check Mode
- External, Timer, SCI, and SPI Interrupts
- Master Reset and Power-On Reset
- On-Chip Oscillator with RC or Crystal Mask Options
- 40-Pin Dual-In-Line, 44-Lead $\dagger$ Plastic Chip Carrier, and 44-Lead Metric Plastic Quad Flatpack Packages
- CDP68HC05C4, CDP68HC05C8, CDP68HC05C7
- 4.2 MHz Operating Frequency (2.1 MHz Internal Bus Frequency) at 5 Volts; 2.0 MHz ( 1.0 MHz Internal Bus) at 3.0 Volts
- Single 3.0 to 6.0 Volt Supply (2.0 Volt Data Retention Mode)
- CDP68HCLO5C4, CDP68HCL05C8, CDP68HCL05C7
- Lower Supply Current, Idd in RUN, WAIT and STOP modes at $5.5 \mathrm{~V}, 3.6 \mathrm{~V}$ and 2.4 V
- Single 2.4V to 6.0V Supply (2 Volt Data Retention Mode)
- CDP68HSC05C4, CDP68HSC05C8, CDP68HSC05C7
- 8.0 MHz Operating Frequency (4.0 MHz Internal Bus Frequency)
- Single 3.0 to 6.0 Volt Supply (2.0 Volt Data Retention Mode)


## SOFTWARE FEATURES

- Similar to MC6800
- $8 \times 8$ Unsigned Multiply Instruction
- Efficient Use of Program Space
- Versatile Interrupt Handling
- True Bit Manipulation
- Addressing Modes with Indexed Addressing for Table
- Efficient Instruction Set
- Memory Mapped I/O
- Two Power-Saving Standby Modes
- Upward Software Compatible with the CDP6805 CMOS Family

[^1]

FIGURE 1-1. MICROCOMPUTER BLOCK DIAGRAM.

## Functional Pin Description, Input/Output Programming, Memory, CPU Registers, and Self-Check

This section provides a description of the functional pins, input/output programming, memory, CPU registers, and self-check.

## FUNCTIONAL PIN DESCRIPTION

## $V_{D D}$ and $V_{S S}$

Power is supplied to the MCU using these two pins. VDD is power and $\mathrm{V}_{\text {SS }}$ is ground.

## IRQ (Maskable Interrupt Request)

$\overline{\mathrm{RQ}}$ is a programmable option which provides two different choices of interrupt triggering sensitivity. These options are: 1.) negative edge-sensitive triggering only, or 2.) both negative edge-sensitive and level-sensitive triggering. In the latter case, either type of input to the $\overline{\mathrm{RQ}}$ pin will produce the interrupt. The MCU completes the current instruction before it responds to the interrupt request. When the $\overline{\operatorname{RQ}}$ pin goes low for at least one $\mathrm{I}_{\mathrm{ILIH}}$, a logic one is latched internally to signify an interrupt has been requested. When the MCU completes its current instruction, the interrupt latch is tested. If the interrupt latch contains a logic one, and the interrupt mask bit (I bit) in the condition code register is clear, the MCU then begins the interrupt sequence.

If the option is selected to include level-sensitive triggering, then the $\overline{\mathrm{RQ}}$ input requires an external resistor to $\mathrm{V}_{D D}$ for "wire-OR" operation. See INTERRUPTS for more detail concerning interrupts.

## RESET

The $\overline{\operatorname{RESET}}$ input is not required for startup but can be used to reset the MCU internal state and provide an orderly software startup procedure. Refer to RESETS for a detailed description.

## TCAP

The TCAP input controls the input capture feature for the onchip programmable timer system. Refer to Input Capture Register for additional information.

## TCMP

The TCMP pin (35) provides an output for the output compare feature of the on-chip timer system. Refer to Output Compare Register for additional information.

## OSC1, OSC2

The CDP68HC05C4 family of MCUs can be configured to accept either a crystal input or an RC network to control the internal oscillator. The internal clocks are derived by a divide-by-two of the internal oscillator frequency (fOSC).

## Crystal

The circuit shown in Figure 2-1 (b) is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz-crystal resonator in the frequency range specified for fOSC in 9.7 or 9.8 Control Timing. Use of an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. Refer to 9.5 or 9.6 for $V_{D D}$ specifications.

## Ceramic Resonator

A ceramic resonator may be used in place of the crystal in cost-sensitive applications. The circuit in Figure 2-1(b) is recommended when using a ceramic resonator. Figure 2-1(a) lists the recommended capacitance and feedback resistance values. The manufacturer of the particular ceramic resonator being considered should be consulted for specific information.

## RC

If the RC oscillator option is selected, then a resistor is connected to the oscillator pins as shown in Figure 2-1(d).

## External Clock

An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 2-1(e). An external clock may be used with either the RC or crystal oscillator option. The tOXOV or tILCH specifications do not apply when using an external clock input. The equivalent specification of the external clock source should be used in lieu of toxov or tILCH.

PAO - PA7
These eight I/O lines comprise port A. The state of any pin is software programmable and all port A lines are configured as input during power-on or reset. Refer to Input/Output Programming paragraph below for a detailed description of I/O programming.

PBO - PB7
These eight lines comprise port B. The state of any pin is software programmable and all port B lines are configured as input during power-on or reset. Refer to Input/Output Programming paragraph below for a detailed description of I/O programming.

## PCO - PC7

These eight lines comprise port C. The state of any pin is software programmable and all port $C$ lines are configured as input during power-on reset. Refer to Input/Output Programming paragraph below for a detailed description of I/O programming.

PDO - PD5, PD7
These seven lines comprise port D , a fixed input port that is enabled during power-on. All enabled special functions (SPI and SCl ) affect the pins on this port. Four of these lines, PD2/MISO, PD3/MOSI, PD4/SCK, and PD5/SS, are used in the serial peripheral interface (SPI). Two of these lines, PDO/RDI and PD1/TDO, are used in the serial communications interface (SCI). Refer to INPUT/OUTPUT PROGRAMMING for a detailed description of I/O programming.

## INPUT/OUTPUT PROGRAMMING

## Parallel Ports

Ports A, B, and C may be programmed as an input or an output under software control. The direction of the pins is determined by the state of the corresponding bit in the port data direction register (DDR). Each 8-bit port has an associated 8-bit data direction register. Any port A, port B, or port C pin is configured as an output if its corresponding DDR bit is set to a logic one. A pin is configured as an input if its corresponding DDR bit is cleared to a logic zero. At power-on or reset, all DDRs are cleared, which configure all port $A, B$, and $C$ pins as inputs. The data direction registers are capable of

CRYSTAL

|  | 2 MHz | 4 MHz | UNITS |
| :--- | :---: | :---: | :---: |
| $R_{\text {SMAX }}$ | 400 | 75 | $\Omega$ |
| $\mathrm{C}_{0}$ | 5 | 7 | pF |
| $\mathrm{C}_{1}$ | 0.008 | 0.012 | $\mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {OSC } 1}$ | $15-40$ | $15-30$ | pF |
| $\mathrm{C}_{\text {OSC } 2}$ | $15-30$ | $15-25$ | pF |
| $\mathrm{Rp}_{\mathrm{p}}$ | 10 | 10 | $\mathrm{M} \Omega$ |
| $\mathrm{Q}^{2}$ | 30 | 40 | K |

CERAMIC RESONATOR

|  | $2-4 \mathrm{MHz}$ | UNITS |
| :--- | :---: | :---: |
| $R_{\text {S }}$ (typical) | 10 | $\Omega$ |
| $\mathrm{C}_{0}$ | 40 | pF |
| $\mathrm{C}_{1}$ | 4.3 | pF |
| $\mathrm{COSC1}$ | 30 | pF |
| $\mathrm{COSC}_{2}$ | 30 | pF |
| $R_{p}$ | $1-10$ | $\mathrm{M} \Omega$ |
| $Q^{2}$ | 1250 | - |

(a) Crystal/Ceramic Resonator Parameters

being written to or read by the processor. Refer to Figure 2-2 and Table 2-1. During the programmed output state, a read of the data register actually reads the value of the output data latch and not the I/O pin.

TABLE 2-1. I/O PIN FUNCTIONS

| $R / \overline{\mathbf{W}^{*}}$ | DDR | I/O PIN FUNCTION |
| :---: | :---: | :--- |
| 0 | 0 | The I/O pin is in input mode. Data is <br> written into the output data latch. |
| 0 | 1 | Data is written into the output data <br> latch and output to the I/O pin. |
| 1 | 0 | The state of the I/O pin is read. |
| 1 | 1 | The I/O pin is in an output mode. <br> The output data latch is read. |

* $R / \bar{W}$ is an internal signal.


## Fixed Port

Port D is a 7-bit fixed input port (PDO - PD5, PD7) that continually monitors the external pins whenever the SPI or SCI systems are disabled. During power-on reset or external reset all seven bits become valid input ports because all special function output drivers are disabled. For example, with the serial communications interface ( SCl ) system disabled ( $\mathrm{SPE}=0$ ) PD2 through PD5 will read the state of the pin at the time of the read operation. No data register is associated with the port when it is used as an input.

NOTE: It is recommended that all unused inputs, except OSC2, and I/O ports (configured as inputs) be tied to an appropriate logic level (e.g. either VDD or $V_{S S}$ ).

## Serial Port (SCI and SPI)

The serial communications interface (SCI) and serial peripheral interface (SPI) use the port D pins for their functions. The SCl function requires two of the pins (PDO - PD1) for its receive data input (RDI) and transmit data output (TDO) respectively, whereas the SPI function requires four of the pins (PD2 - PD5) for its serial data input/output (MISO), serial data output/input (MOSI), system clock (SCK), and slave select ( $\overline{\mathrm{SS}}$ ) respectively. Refer to Serial Communications Interface and Serial Peripheral Interface for a more detailed discussion.

## MEMORY

As shown in Figure 2-3, the CDP68HC05C4, CDP68HCL05C4 and CDP68HSC05C4 MCUs are capable of addressing 8192 bytes of memory and I/O registers with its program counter. The MCUs have implemented 4601 bytes of these locations. The first 256 bytes of memory (page zero) include: 25 bytes of I/O features such as data ports, the port DDRs, timer, serial peripheral interface (SPI), and serial communication interface (SCI); 48 bytes of user ROM, and 176 bytes of RAM. The next 4096 bytes complete the user ROM. The self-check ROM ( 224 bytes) and self-check vectors (16 bytes) are contained in memory locations \$1F00 through $\$ 1$ FEF. The 16 highest address bytes contain the user defined reset and the interrupt vectors. Seven bytes of the lowest 32 memory locations are unused and the 176 bytes of user RAM include up to 64 bytes for the stack. Since most programs use only a small part of the allocated stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are
usable for program data storage. Figure 2-4 illustrates the memory map for CDP68HC05C8, CDP68HCL05C8 and CDP68HSC05C8 MCUs. It is similar to the memory map in Figure 2-3, except for 3584 bytes of additional user ROM at memory locations \$1100 through \$1EFF. Figure 2-5 illustrates the memory map for the CDP68HC05C7, CDP68HCL05C7 and CDP68HSC05C7 MCUs.

(a)

(b)


NOTES:

1. *Denotes devices have same physical size, and are enhancement type.
2. $\mathrm{IP}=$ Input Protection.
3. Latch-up protection not shown.
(c)

FIGURE 2-2 TYPICAL PARALLEL PORT I/O CIRCUITRY


FIGURE 2-3. ADDRESS MAP FOR CDP68HC05C4, CDP68HCL05C4 AND CDP68HSC05C4.


FIGURE 2-4. ADDRESS MAP FOR CDP68HCO5C8, CDP68HCL05C8 AND CDP68HSCO5C8.


FIGURE 2-5. ADDRESS MAP FOR CDP68HC05C7, CDP68HCL05C7 AND CDP68HSC05C7.

## CPU Register

The CPU contains five registers, as shown in the programming model of Figure 2-6. The interrupt stacking order is shown in Figure 2-7.


FIGURE 2-6 PROGRAMMING MODEL


NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

FIGURE 2-7 STACKING ORDER

## Accumulator (A)

The accumulator is an 8-bit general purpose register used to hold operands, results of the arithmetic calculations, and data manipulations.

## Index Register (X)

The $X$ register is an 8-bit register which is used during the indexed modes of addressing. It provides an 8-bit value which is used to create an effective address. The index register is also used for data manipulations with the read-modify-write type of instructions and as a temporary storage register when not performing addressing operations.

## Program Counter (PC)

The program counter is a 13 -bit* register that contains the address of the next instruction to be executed by the processor.

## Stack Pointer (SP)

The stack pointer is a 13-bit* register containing the address of the next free locations on the push-down/pop-up stack. When accessing memory, the most significant bits are permanently configured to 0000011 . These bits are appended to the six least significant register bits to produce an address within the range of \$00FF to \$00CO. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. During external or power-on reset, and during a reset stack pointer (RSP) instruction, the stack pointer is set to its upper limit (\$00FF). Nested interrupt and/or subroutines may use up to 64 (decimal) locations. When the 64 locations are exceeded, the stack pointer wraps around and points to its upper limit (\$00FF), thus, losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five RAM bytes.

## Condition Code Register (CC)

The condition code register is a 5 -bit register which indicates the results of the instruction just executed as well as the state of the processor. These bits can be individually tested by a program and specified action taken as a result of their state. Each bit is explained in the following paragraphs.

## Half Carry Bit (H)

The H bit is set to a one when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H bit is useful in binary coded decimal subroutines.

## Interrupt Mask Bit (I)

When the I bit is set, all interrupts are disabled. clearing this bit enables the interrupts. If an external interrupt occurs while the I bit is set, the interrupt is latched and processed after the I bit is next cleared; therefore, no interrupts are lost because of the I bit being set. An internal interrupt can be lost if it is cleared while the I bit is set (refer to Programmable Timer, Serial Communications Interface, and Serial Peripheral Interface Sections for more information).

## Negative ( N )

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation is negative (bit 7 in the result is a logic one).

## Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation is zero.

## Carry/Borrow (C)

Indicates that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

[^2]
## SELF-CHECK

The self-check capability of the CDP68HC05C4 MCU provides an internal check to determine if the device is functional. Self-check is performed using the circuit shown in the schematic diagram of Figure 2-8. As shown in the diagram, port C pins PCO - PC3 are monitored (light emitting diodes are shown but other devices could be used) for the self-check results. The self-check mode is entered by applying a 9 Vdc input (through a 4.7 kilohm resistor) to the IRQ pin (2) and 5 Vdc input (through a 4.7 kilohm resistor) to the TCAP pin (37) and then depressing the reset switch to execute a reset. After reset, the following seven tests are performed automatically:

> 1/O - Functionally exercises ports A, B and C
> RAM - Counter test for each RAM byte
> Timer - Tracks counter register and checks OCF flags

SCI - Transmission Test; checks for RDRF, TDRE, TC, and FE flags
ROM - Exclusive OR with odd ones parity result
SPI - Transmission test with check for SPIF, WCOL, and MODF flags
INTERRUPTS - Tests external, timer, SCI, and SPI interrupts

Self-check results (using the LEDs as monitors) are shown in Table 2-2. The following subroutines are available to user programs and do not require any external hardware.

## TIMER TEST SUBROUTINE

This subroutine returns with the $\mathbf{Z}$ bit cleared if any error is detected; otherwise, the $Z$ bit is set.

This subroutine is called at location $\$ 1$ FOE* $^{*}$. The output compare register is first set to the current timer state. Because the timer is free running and has only a divide-by-four prescaler,
each timer count cannot be tested. The test tracks the counter until the timer wraps around, triggering the output compare flag in the timer status register. RAM locations \$0050 and $\$ 0051$ are overwritten. Upon return to the user's program, $X=40$. If the test passed, $A=0$.

## ROM CHECKSUM SUBROUTINE

This subroutine returns with the $\mathbf{Z}$ bit cleared if any error is detected; otherwise, the $\mathbf{Z}$ bit is set.

This subroutine is called at location \$1F93* with RAM location $\$ 0053$ equal to $\$ 01$ and $\mathbf{A}=0$. A short routine is set up and executed in RAM to compute a checksum of the entire ROM pattern. Upon return to the user's program, $X=0$. If the test passed, $A=0$. RAM locations $\$ 0050$ through $\$ 0053$ are overwritten.

TABLE 2-2. SELF-CHECK RESULTS

| PC3 | PC2 | PC1 | PCO | REMARKS |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 0 | 1 | Bad I/O |
| 1 | 0 | 1 | 0 | Bad RAM |
| 1 | 0 | 1 | 1 | Bad Timer |
| 1 | 1 | 0 | 0 | Bad SCI |
| 1 | 1 | 0 | 1 | Bad ROM |
| 1 | 1 | 1 | 0 | Bad SPI |
| 1 | 1 | 1 | 1 | Bad Interrupts or IRQ Request |
| Flashing |  |  |  | Good Device |
| All Others |  |  |  |  |

0 indicates LED on; 1 indicates LED is off.

[^3]

NOTE: The RC Oscillator Option may also be used in this circuit.

FIGURE 2-8. SELF-CHECK CIRCUIT SCHEMATIC DIAGRAM.

## Resets, Interrupts, and Low Power Modes

## RESETS

The MCU has two reset modes: an active low external reset pin (RESET) and a power-on reset function; refer to Figure 3-1.

## RESET Pin

The $\overline{\text { RESET input pin is used to reset the MCU to provide an }}$ orderly software startup procedure. When using the external reset mode, the RESET pin must stay low for a minimum of one and one half $t_{\text {cyc. }}$. The RESET pin contains an internal Schmitt Trigger as part of its input to improve noise immunity.

## Power-On Reset

The power-on reset occurs when a positive transition is detected on VDD. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision for a powerdown reset. The power-on circuitry provides for a $4064 t_{\text {cyc }}$ delay from the time that the oscillator becomes active. If the external $\overline{\text { RESET }}$ pin is low at the end of the 4064 t $_{\text {cyc }}$ time out, the processor remains in the reset condition until RESET goes high.
Table 3-1 shows the actions of the two resets on internal circuits, but not necessarily in order of occurrence ( X indicates that the condition occurs for the particular reset).


[^4]FIGURE 3-1. POWER-ON $\overline{\text { RESET AND } \overline{R E S E T}}$

## INTERRUPTS

Systems often require that normal processing be interrupted so that some external event may be serviced. The CDP68HC05C4 may be interrupted by one of five different methods: either one of four maskable hardware interrupts (IRQ, SPI, SCI, or Timer) and one non-maskable software interrupt (SWI). Interrupts such as Timer, SPI, and SCI have several flags which will cause the interrupt. Generally, interrupt flags are located in read-only status register, whereas their equivalent enable bits are located in associated control registers. The interrupt flags and enable bits are never contained in the same register. If the enable bit is a logic zero it blocks the interrupt from occurring but does not inhibit the flag from being set. Reset clears all enable bits to preclude interrupts during the reset procedure.

The general sequence for clearing an interrupt is a software sequence of first accessing the status register while the interrupt flag is set, followed by a read or write of an associated register. When any of these interrupts occur, and if the enable bit is a logic one, normal processing is suspended at the end of the current instruction execution. Interrupts cause the processor registers to be saved on the stack (see Figure 2-7) and the interrupt mask (I bit) set to prevent additional interrupts. The appropriate interrupt vector then points to the starting address of the interrupt service routine (refer to Figure 2-4 for vector location). Upon completion of the interrupt service routine, the RTI instruction (which is normally a part of the service routine) causes the register contents to be recovered from the stack followed by a return to normal processing. The stack order is shown in Figure 2-7.

TABLE 3-1. RESET ACTION ON INTERNAL CIRCUIT

| CONDITION | $\begin{aligned} & \text { RESET } \\ & \text { PIN } \end{aligned}$ | $\frac{\text { POWER-ON }}{\text { RESET }}$ |
| :---: | :---: | :---: |
| Timer Prescaler reset to zero state | X | X |
| Timer counter configured to \$FFFC | X | X |
| Timer output compare (TCMP) bit reset to zero | X | X |
| All timer interrupt enable bits cleared (ICIE, OCIE, and TOIE) to disable timer interrupts The OLVL timer bit is also cleared by reset. | X | X |
| All data direction registers cleared to zero (input) | X | X |
| Configure stack pointer to \$00FF | X | X |
| Force internal address bus to restart vector (See Table 3.2) | X | X |
| Set I bit in condition code register to a logic one | X | X |
| Clear STOP latch | X* | X |
| Clear external interrupt latch | X | X |
| Clear WAIT latch | X | X |
| Disable SCl (serial control bits $\mathrm{TE}=0$ and $\mathrm{RE}=0$ ). Other SCl bits cleared by reset include: TIE, TCIE, RIE, ILIE, RWU, SBK, RDRF, IDLE, OR, NF, and FE. | X | X |
| Disable SPI (serial output enable control bit SPE $=0$ ). Other SPI bits cleared by reset include: SPIE, MSTR, SPIF WCOL, and MODF. | X | X |
| Set serial status bits TDRE and TC | X | X |
| Clear all serial interrupt enable bits (SPIE, TIE and TCIE) | X | X |
| Place SPI system in slave mode ( $\mathrm{MSTR}=0$ ) | X | X |
| Clear SCI prescaler rate control bits SCPO - SCP1 | X | X |

[^5]NOTE: The interrupt mask bit (I bit) will be cleared if and only if the corresponding bit stored in the stack is zero.

A discussion of interrupts, plus a table listing vector addresses for all interrupts including reset, in the MCU is provided in Table 3-2.

## Hardware Controlled Interrupt Sequence

The following three functions (RESET, STOP, and WAIT) are not in the strictest sense an interrupt; however, they are acted upon in a similar manner. Flowcharts for hardware interrupts are shown in Figure 3-2, and for STOPand WAIT are provided in Figure 3-3. A discussion is provided below.
(a) A low input on the $\overline{\operatorname{RESET}}$ input pin causes the program to vector to its starting address which is specified by the contents of memory locations \$1FFE and \$1FFF (Refer to Table 3.2 for $\mathbf{C} 7$ locations). The I bit in the condition code register is also set. Much of the MCU is configured to a known state during this type of reset as previously described in RESETS paragraph.
(b) STOP - The STOP instruction causes the oscillator to be turned off and the processor to "sleep" until an external interrupt ( $\overline{\mathrm{RQ}}$ ) or reset occurs.
(c) WAIT - The WAIT instruction causes all processor clocks to stop, but leaves the Timer, SCI, and SPI clocks running. This "rest" state of the processor can be cleared by reset, an external interrupt (IRQ), Timer interrupt, SPI interrupt, or SCl interrupt. There are no special wait vectors for these individual interrupts.

## Software Interrupt (SWI)

The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The

SWI is executed regardless of the state of the interrupt mask (l bit) in the condition code register. The interrupt service routine address is specified by the contents of memory location \$1FFC and \$1FFD (Refer to Table 3.2 for C7 locations).

## External Interrupt

If the interrupt mask (I bit) of the condition code register has been cleared and the external interrupt pin (IRQ) has gone low, then the external interrupt is recognized. when the interrupt is recognized, the current state of the CPU is pushed onto the stack and I bit is set. This masks further interrupts until the present one is serviced. The interrupt service routine address is specified by the contents of memory location \$1FFA and \$1FFB (Refer to Table 3.2 for C7 locations). Either a level-sensitive and negative edge-sensitive trigger, or a negative edgesensitive only trigger are available as a mask option. Figure 3-4 shows both a functional and mode timing diagram for the interrupt line. The timing diagram shows two different treatments of the interrupt line (IRQ) to the processor. The first method shows single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the number of cycles required to execute the interrupt service routine plus 21 cycles. Once a pulse occurs, the next pulse should not occur until the MCU software has exited the routine (an RTI occurs). The second configuration shows several interrupt lines "wire-ORed" to form the interrupts at the processor. Thus, if after servicing one interrupt the interrupt line remains low, then the next interrupt is recognized.

NOTE: The internal interrupt latch is cleared in the first part of the service routine; therefore, one (and only one) external interrupt pulse could be latched during tilil and serviced as soon as the I bit is cleared.

TABLE 3.2. VECTOR ADDRESS FOR INTERRUPTS AND RESET

| REGISTER | FLAG <br> NAME | INTERRUPTS | CPU INTERRUPT | C4, C 8 | C7 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | VECTOR ADDRESS | VECTOR <br> ADDRESS |
| N/A | N/A | Reset | RESET | \$1FFE-\$1FFF | \$3FFE-\$3FFF |
| N/A | N/A | Software | SWI | \$1FFC-\$1FFD | \$3FFC-\$3FFD |
| N/A | N/A | External Interrupt | $\overline{\text { IRQ }}$ | \$1FFA - \$1FFB | \$3FFA - \$3FFB |
| Timer Status | ICF <br> OCF <br> TOF | Input Capture Output Compare Timer Overflow | Timer | \$1FF8-\$1FF9 | \$3FF8-\$3FF9 |
| SCI Status | TDRE <br> TC RDRF IDLE OR | Transmit Buffer Empty Transmit Complete Receiver Buffer Full Idie Line Detect Overrun | SCl | \$1FF6-\$1FF7 | \$3FF6-\$3FF7 |
| SPI Status | SPIF MODF | Transfer Complete Mode Fault | SPI | \$1FF4-\$1FF5 | \$3FF4-\$3FF5 |



* Refer to Table 3.2 for C7 locations.

FIGURE 3-2. HARDWARE INTERRUPT FLOWCHART


FIGURE 3-3. STOP/WAIT FLOWCHARTS

## Timer Interrupt

There are three different timer interrupt flags that will cause a timer interrupt whenever they are set and enabled. These three interrupt flags are found in the three most significant bits of the timer status register (TSR, location \$13) and all three will vector to the same interrupt service routine (\$1FF8 - \$1FF9)*.

All interrupt flags have corresponding enable bits (ICIE, OCIE, and TOIE) in the timer control register (TCR, location \$12). Reset clears all enable bits, thus preventing an interrupt from occurring during the reset time period. The actual processor interrupt is generated only if the I bit in the condition code register is also cleared. When the interrupt is recognized, the current machine state is pushed onto the stack and I bit is set. This masks further interrupts until the present one is serviced. The interrupt service routine address is specified by the contents of memory location \$1FF8* and \$1FF9*. The general sequence for clearing an interrupt is a software sequence of accessing the status register while the flag is set, followed by a read or write of an associated register. Refer to Programmable Timer for additional information about the timer circuitry.

## Serial Communications Interface (SCI) Interrupts

An interrupt in the serial communications interface (SCI) occurs when one of the interrupt flag bits in the serial communications status register is set, provided the 1 , bit in the condition code register is clear and the enable bit in the serial communications control register 2 (locations \$OF) is enabled. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I bit in the condition code register is set. This masks further interrupts until the present one is serviced. The SCI interrupt causes the program counter to vector to memory location \$1FF6* and \$1FF7* which contains the starting address of the interrupt service routine. Software in the serial interrupt service routine must determine the priority and cause of the SCI interrupt by examining the interrupt flags and the status bits located in the serial communications status register (location \$10). The general sequence for clearing an interrupt is a software sequence of accessing the serial communications status register while the flag is set followed by a read or write of an associated register. Refer to Serial Communications Interface for a description of the SCl system and its interrupts.

## Serial Peripheral Interface (SPI) Interrupts

An interrupt in the serial peripheral interface (SPI) occurs when one of the interrupt flag bits in the serial peripheral status register (location \$OB) is set; provided the I bit in the condition code register is clear and the enable bit in the serial peripheral control register (location \$OA) is enabled. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I bit in the condition code register is set. This
masks further interrupts until the present one is serviced. The SPI interrupt causes the program counter to vector to memory location \$1FF4* and \$1FF5* which contain the starting address of the interrupt service routine. Software in the serial peripheral interrupt service routine must determine the priority and cause of the SPI interrupt by examining the interrupt flag bits located in the SPI status register. The general sequence for clearing an interrupt is a software sequence of accessing the status register while the flag is set, followed by a read or write of an associated register. Refer to Serial Peripheral Interface for a description of the SPI system and its interrupts.


NOTE: Edge-Sensitive Trigger Condition - The minimum pulse width ( $\left.\mathrm{t}_{\mathrm{LI}} \mathrm{H}\right)$ ) is either $125 \mathrm{~ns}(\mathrm{VDD}=5 \mathrm{~V}$ ) or 250 ns (VDD $=3 \mathrm{~V}$ ). The period tILIL should not be less than the number of tcyc cycles it takes to execute the interrupt service routine plus 21 tcyc cycles.

Level-Sensitive Trigger Condition - If after servicing an interrupt the $\overline{I R Q}$ remains low, then the next interrupt is recognized.
(b) Interrupt Mode Diagram

FIGURE 3-4. EXTERNAL INTERRUPT

[^6]
## LOW POWER MODES

## STOP Instruction

The STOP instruction places the MCU in its lowest power consumption mode. In the STOP mode the internal oscillator is turned off, causing all internal processing to be halted; refer to Figure 3-3. During the STOP mode, the I bit in the condition code register is cleared to enable external interrupts. All other registers and memory remain unaltered and all input/output lines remain unchanged. This continues until an external interrupt ( $\overline{\mathrm{RQ}}$ ) or reset is sensed at which time the internal oscillator is turned on. The external interrupt or reset causes the program counter to vector to memory location \$1FFA* and \$IFFB* or \$1FFE* and \$1FFF* which contains the starting address of the interrupt or reset service routine respectively.

## WAIT Instruction

The WAIT instruction places the MCU in a low power consumption mode, but the WAIT mode consumes somewhat more power than the STOP mode. In the WAIT mode, the
internal clock remains active, and all CPU processing is stopped; however, the programmable timer, serial peripheral interface, and serial communications interface systems remain active. Refer to Figure 3-3. During the WAIT mode, the I bit in the condition code register is cleared to enable all interrupts. All other registers and memory remain unaltered and all parallel input/output lines remain unchanged. This continues until any interrupt or reset is sensed. At this time the program counter vectors to the memory location (\$1FF4 through \$1FFF)* which contains the starting address of the interrupt or reset service routine.

## DATA RETENTION MODE

The contents of RAM and CPU registers are retained at supply voltages as low as 2 V dc. This is referred to as the DATA RETENTION mode, where the data is held, but the device is not guaranteed to operate.

[^7]
## Programmable Timer

## INTRODUCTION

The programmable timer, which is preceded by a fixed divide-by-four prescaler, can be used for many purposes, including input waveform measurements while simultaneously generating an output waveform. Pulse widths can vary from several microseconds to many secods. A block diagram of the timer is shown in Figure 4-1 and timing diagrams are shown in Figure 4-2 through 4-5.
Because the timer has a 16-bit architecture, each specific functional segment (capability) is represented by two registers. These registers contain the high and low byte of that functional segment. Generally, accessing the low byte of a specific timer function allows full control of that function; however, an access of the high byte inhibits that specific timer function until the low byte is also accessed.

NOTE: The I bit in the condition code register should be set while manipulating both the high and low byte register of a specific timer function to ensure that an interrupt does not occur. This prevents interrupts from occurring between the time that the high and low bytes are accessed.

The programmable timer capabilities are provided by using the following ten addressable 8-bit registers (note the high and low represent the significance of the byte). A description of each register is provided below.

> Timer Control Register (TCR) locations $\$ 12$, Timer Status Register (TSR) location $\$ 13$, Input Capture High Register location $\$ 14$, Input Capture Low Register location $\$ 15$, Output Compare High Register location $\$ 16$, Output Compare Low Register location $\$ 17$, Counter High Register location $\$ 18$, Counter Low Register location $\$ 19$, Alternate Counter High Register location $\$ 1 \mathrm{~A}$, and Alternate Counter Low Register location $\$ 1 \mathrm{~B}$.

## COUNTER

The key element in the programmable timer is a 16-bit free running counter, or counter register, preceded by a prescaler which divides the internal processor clock by four. The prescaler gives the timer a resolution of 2.0 microseconds if the internal processor clock is 2.0 MHz . the counter is clocked to increasing values during the low portion of the internal processor clock. Software can read the counter at any time without affecting its value.
The double byte free running counter can be read from either of two locations $\$ 18-\$ 19$ (called counter register at this location), or \$1A - \$1B (counter alternate register at this location). If a read sequence containing only a read of the least significant byte of the free running counter or counter alternate register first addresses the most significant byte (\$18, \$1A) it causes the least significant byte ( $\$ 19, \$ 1 B$ ) to be transferred to a buffer. This buffer value remains fixed after the first most significant byte "read" even if the user reads the most significant byte several times. This buffer is accessed when
reading the free running counter or counter alternate register, if the most significant byte is read, the least significant byte must also be read in order to complete the sequence.

The free running counter is configured to \$FFFC during reset and is always a read-only register. During a power-on-reset (POR), the counter is also configured to \$FFFC and begins running after the oscillator startup delay. Because the free running counter is 16 bits preceded by a fixed divide-by-four prescaler, the value in the free running counter repeats every 262,144 MPU internal processor clock cycles. When the counter rolls over from \$FFFF to $\$ 0000$, the timer overflow flag (TOF) bit is set. An interrupt can also be enabled when counter rollover occurs by setting its interrupt enable bit (TOIE).

## OUTPUT COMPARE REGISTER

The output compare register is a 16-bit register, which is made up of two 8-bit registers at locations $\$ 16$ (most significant byte) and $\$ 17$ (least significant byte). The output compare register can be used for several purposes such as, controlling an output waveform or indicating when a period of time has elapsed. The output compare register is unique in that all bits are readable and writable and are not altered by the timer hardware. Reset does not affect the contents of this register and if the compare function is not utilized, the two bytes of the output compare register can be used as storage locations.

The contents of the output compare register are compared with the contents of the free running counter once during every four internal processor clocks. If a match is found, the corresponding output compare flag (OCF) bit is set and the corresponding output level (OLVL) bit is clocked (by the output compare circuit pulse) to an output level register. The values in the output compare register and the output level bit should be changed after each successful comparison in order to control an output waveform or establish a new elapsed timeout. An interrupt can also accompany a successful output compare provided the corresponding interrupt enable bit, OCIE, is set.

After a processor write cycle to the output compare register containing the most significant byte (\$16), the output compare function is inhibited until the least signigicant byte (\$17) is also written. The user must write both bytes (locations) if the most significant byte is written first. A write made only to the least significant byte (\$17) will not inhibit the compare function. The free running counter is updated every four internal processor clock cycles due to the internal prescaler. The minimum time required to update the output compare register is a function of the software program rather than the internal hardware.

A processor write may be made to either byte of the output compare register without affecting the other byte. The output level (OLVL) bit is clocked to the output level register regardless of whether the output compare flag (OCF) is set or clear.

Because neither the output compare flag (OCF bit) or output compare register is affected by reset, care must be exercised when initializing the output compare function with software. The following procedure is recommended:



NOTE: The Counter Register and Timer Control Register are the only ones affected by $\overline{\text { RESET. }}$
FIGURE 4-2. TIMER STATE TIMING DIAGRAM FOR RESET


FIGURE 4-3. TIMER STATE TIMING DIAGRAM FOR INPUT CAPTURE


NOTES: 1. The CPU write to the compare register may take place at any time, but a compare only occurs at timer state T01. Thus, a 4-cycle difference may exist between the write to the compare register and the actual compare.
2. Internal compare takes place during timer state TO1.
3. OCF is set at the timer state T11 which follows the comparison match (\$FFED in this example).

FIGURE 4-4. TIMER STATE TIMING DIAGRAM FOR OUTPUT COMPARE

(1) Write the high byte of the output compare register to inhibit further compares until the low byte is written.
(2) Read the timer status register to arm the OCF if it is already set.
(3) Write the output compare register low byte to enable the output compare function with the flag clear.

The advantage of this procedure is to prevent the OCF bit from being set between the time it is read and the write to the output compare register. A software example is shown below.

| B716 | STA | OCMPH; | INHIBIT OUTPUT COMPARE |
| :--- | :--- | :--- | :--- |
| B613 | LDA | TSTAT; | ARM OCF BIT IF SET |
| BF17 | STX | OCMPLO; | READY FOR NEXT COMPARE |

## INPUT CAPTURE REGISTER

The two 8-bit registers which make up the 16-bit input capture register are read-only and are used to latch the value of the free running counter after a defined transition is sensed by the corresponding input capture edge detector. The level transition which triggers the counter transfer is defined by the corresponding input edge bit (IEDG). Reset does not affect the contents of the input capture register.

The result obtained by an input capture will be one more than the value of the free running counter on the rising edge of the internal processor clock preceding the external transition (refer to timing diagram shown in Figure 4-3). This delay is required for internal synchronization. Resolution is affected by the prescaler allowing the timer to only increment every four internal processor clock cycles.

After a read of the most significant byte of the input capture register (\$14), counter transfer is inhibited until the least significant byte (\$15) of the input capture register is also read. This characteristic forces the minimum pulse period attainable to be determined by the time used in the capture software routine and its interaction with the main program. The free running counter increments every four internal processor clock cycles due to the prescaler.

A read of the least significant byte (\$15) of the input capture register does not inhibit the free running counter transfer. Again, minimum pulse periods are ones which allow software to read the least significant byte (\$15) and perform needed operations. There is no conflict between the read of the input capture register and the free running counter transfer since they occur on opposite edges of the internal processor clock.

## TIMER CONTROL REGISTER (TCR)

The timer control register (TCR, location \$12) is an 8-bit read/ write register which contains five control bits. Three of these bits control interrupts associated with each of the three flag bits found in the timer status register (discussed below). The other two bits control: 1) which edge is significant to the capture edge detector (i.e., negative or positive), and 2) the next value to be clocked to the output level register in response to a successful output compare. The timer control register and the
free running counter are the only sections of the timer affected by reset. The TCMP pin is forced low during external reset and stays low until a valid compare changes it to a high. The timer control register is illustrated below followed be a definition of each bit.

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICIE | OCIE | TOIE | 0 | 0 | 0 | IEDG | OLVL |

$B 7, I C I E \quad$ If the input capture interrupt enable (ICIE) bit is set, a timer interrupt is enabled when the ICF status flag (in the timer status register) is set. If the ICIE bit is clear, the interrupt is inhibited. The ICIE bit is cleared by reset.
$\mathrm{B} 6, \mathrm{OCIE}$ If the output compare interrupt enable (OCIE) bit is set, a timer interrupt is enabled whenever the OCF status flag is set. If the OCIE bit is clear, the interrupt is inhibited. The OCIE bit is cleared by reset.

B5, TOIE If the timer overflow interrupt enable (TOIE) bit is set, a timer interrupt is enabled whenever the TOF status flag (in the timer status register) is set. If the TOIE bit is clear, the interrupt is inhibited. The TOIE bit is cleared by reset.

B1, IEDG The value of the input edge (IEDG) bit determines which level transition on pin 37 will trigger a free running counter transfer to the input capture register. Reset does not affect the IEDG bit.

$$
\begin{aligned}
& 0=\text { negative edge } \\
& 1=\text { positive edge }
\end{aligned}
$$

BO, OLVL The value of the output level (OLVL) bit is clocked into the output level register by the next successful output compare and will appear at pin 35. This bit and the output level register are cleared by reset.

$$
\begin{aligned}
& 0=\text { low output } \\
& 1=\text { high output }
\end{aligned}
$$

## TIMER STATUS REGISTER (TSR)

The timer status register (TSR) is an 8-bit register of which the three most significant bits contain read-only status information. These three bits indicate the following:

1) A proper transition has taken place at pin 37 with an accompanying transfer of the free running counter contents to the input capture register,
2) A match has been found between the free running counter and the output compare register, and
3) A free running counter transition from $\$$ FFFF to $\$ 0000$ has been sensed (timer overflow).

The timer status register is illustrated below followed by a definition of each bit. Refer to timing diagrams shown in Figures 4-2, 4-3, and 4-4 for timing relationship to the timer status register bits.


B7, ICF The input capture flag (ICF) is set when a proper edge has been sensed by the input capture edge detector. It is cleared by a processor access of the timer status register (with ICF set) followed by accessing the low byte (\$15) of the input capture register. Reset does not affect the input compare flag.

B6, OCF The output compare flag (OCF) is set when the output compare register contents match the contents of the free running counter. The OCF is cleared by accessing the timer status register (with OCF set) and then accessing the low byte (\$17) of the output compare register. Reset does not affect the output compare flag.

B5, TOF The timer overflow flag (TOF) bit is set by a transition of the free running counter from $\$$ FFFF to $\$ 0000$. It is cleared by accessing the timer status register (with TOF set) followed by an access of the free running counter least significant byte (\$19). Reset does not affect the TOF bit.

Accessing the timer status register satisfies the first condition required to clear any status bits which happen to be set during the access. The only remaining step is to provide an access of the register which is associated with the status bit. Typically, this presents no problem for the input capture and output compare functions.

A problem can occur when using the timer overflow function and reading the free running counter at random times to measure an elapsed time. Without incorporating the proper precautions into software, the timer overflow flag could unintentionally be cleared if: 1) the timer status register is read or written when TOF is set, and 2) the least significant byte of the free running counter is read but not for the purpose of servicing the flag. The counter alternate register at address \$1A and \$1B contains the same value as the free running counter (at address $\$ 18$ and $\$ 19$ ); therefore, this alternate register can be read at any time without affecting the timer overflow flag in the timer status register.

During STOP and WAIT instructions, the programmable timer functions as follows: during the wait mode, the timer continues to operate normally and may generate an interrupt to trigger the CPU out of the wait state; during the stop mode, the timer holds at its current state, retaining all data, and resumes operation from this point when an external interrupt is received.

## Serial Communications Interface (SCI)

## INTRODUCTION

A full-duplex asynchronous serial communications interface ( SCl ) is provided with a standard NRZ format and a variety of baud rates. The SCI transmitter and receiver are functionally independent, but use the same data format and bit rate. The serial data format is standard mark/space (NRZ) which provide one start bit, eight or nine data bits, and one stop bit. "Baud" and "bit rate" are used synonymously in the following description.

## SCI Two Wire System Features

- Standard NRZ (mark/space) format
- Advanced error detection method includes noise detection for noise duration of up to $1 / 16$ bit time.
- Full-duplex operation (simultaneous transmit and receive)
- Software programmable for one of 32 different baud rates
- Software selectable word length (eight or nine bit words)
- Separate transmitter and receiver enable bits.
- SCI may be interrupt driven
- Four separate enable bits available for interrupt control


## SCI Receiver Features

- Receiver wake-up function (idle or address bit)
- Idle line detect
- Framing error detect
- Noise detect
- Overrun detect
- Receiver data register full flag


## SCI Transmitter Features

- Transmit data register empty flag
- Transmit complete flag
- Break send

Any SCl two-wired system requires receive data in (RDI) and transmit data out (TDO).

## DATA FORMAT

Receive data in (RDI) or transmit data out (TDO) is the serial data which is presented between the internal data bus and the output pin (TDO), and between the input pin (RDI) and the internal data bus. Data format is as shown for the NRZ in Figure 5-1 and must meet the following criteria:

1. A high level indicates a logic one and a low level indicates a logic zero.
2. The idle line is in a high (logic one) state prior to transmission/reception of a message.
3. A start bit (logic zero) is transmitted/received indicating the start of a message.
4. The data is transmitted and received least-significant-bit first.
5. A stop bit (high in the tenth or eleventh bit position) indicates the byte is complete.
6. A break is defined as the transmission or reception of a low (logic zero) for some multiple of the data format.


* Stop bit is always high.

FIGURE 5-1. DATA FORMAT

## WAKE-UP FEATURE

In a typical multiprocessor configuration, the software protocol will usually identify the addressee(s) at the beginning of the message. In order to permit uninterested MPUs to ignore the remainder of the message, a wake-up feature is included whereby all further SCI receiver flag (and interrupt) processing can be inhibited until its data line returns to the idle state. An SCl receiver is re-enabled by an idle string of at least ten (or eleven) consecutive ones. Software for the transmitter must provide for the required idle string between consecutive messages and prevent it from occurring within messages.

The user is allowed a second method of providing the wake-up feature in lieu of the idle string discussed above. This method allows the user to insert a logic one in the most significant bit of the transmit data word which needs to be received by all "sleeping" processors.

## RECEIVE DATA IN

Receive data in is the serial data which is presented from the input pin via the SCI to the internal data bus. While waiting for a start bit, the receiver samples the input at a rate which is 16 times higher than the set baud rate. this 16 times higher-thanbaud rate is referred to as the RT rate in Figures 5-2 and 5-3, and as the receiver clock in Figure 5-7. When the input (idle) line is detected low, it is tested for three more sample times (referred to as the start edge verification samples in Figure $5-2$ ). If at least two of these three verification samples detect a logic low, a valid start bit is assumed to have been detected (by a logic low following the three start qualifiers) as shown in Figure 5-2; however, if in two or more of the verification samples a logic high is detected, the line is assumed to be idle. (A noise flag is set if one of the three verification sample detects a logic high, thus a valid start bit could be assumed and a noise flag still set.) The receiver clock generator is controlled by the baud rate register (see Figures 5-6 and 5-7); however, the serial communications interface is synchronized by the start bit (independent of the transmitter).
Once a valid start bit is detected, the start bit, each data bit, and the stop bit are sampled three times at RT intervals of 8RT, 9RT, and 10RT (1RT is the position where the bit is expected to start as shown in Figure 5-3. The value of the bit is determined by voting logic which takes the value of the majority of samples (two or three out of three). A noise flag is set when all three samples on a valid start bit or a data bit or the stop bit do not agree. (As discussed above, a noise flag is also set when the start bit verification samples do not agree).

| PREVIOUS BIT |  |  | PRESENT BIT | SAMPLES |  |  | NEXT BIT |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RDI |  |  |  | v | V | v |  |  |
|  | 16 | 1 |  | 8 | 9 | 10 | 16 | 1 |
|  | R | R |  | R | R | R | R | R |
|  | T | T |  | T | T | T | T | T |

FIGURE 5-3. SAMPLING TECHNIQUE USED ON ALL BITS

## START BIT DETECTION FOLLOWING A FRAMING ERROR

If there has been a framing error without detection of a break (10 zeros for 8-bit format or 11 zeros for 9 -bit format), the circuit continues to operate as if there actually were a stop bit and the start edge will be placed artificially. the last bit received in the data shift register is inverted to a logic one, and the three logic one start qualifiers (shown in Figure 5-2) are forced into the sample shift register during the interval when detection of a start bit is anticipated (see Figure 5-4); therefore the start bit will be accepted no sooner than it is anticipated.

If the receiver detects that a break ( $\mathrm{RDRF}=1, \mathrm{FE}=1$, receiver data register $=\$ 00$ ) produced the framing error, the start bit will not be artificially induced and the receiver must actually


FIGURE 5-2. EXAMPLES OF START BIT SAMPLING TECHNIQUE

## REGISTERS

There are five different registers used in the serial communications interface (SCI) and the internal configuration of these registers is discussed in the following paragraphs. A block diagram of the SCl system is shown in Figure 5-6.

## Serial Communications Data Register (SCDAT)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Serial Communications Data Register |  |  |  |  |  |  |  |

The serial communications data register performs two functions in the serial communications interface; i.e. it acts as the receive data register when it is read and as the transmit data register when it is written. Figure 5-6 shows the register as two separate registers, namely: the recieve data register (RDR) and the transmit data register (TDR). As shown in Figure 5-6, the TDR (transmit data register) provides the parallel interface from the internal data bus to the transmit shift register and the receive data register (RDR) provides the interface from the receive shift register to the internal data bus.

When SCDAT is read, it becomes the receive data register and contains the last byte of data received. The receive data register, represented above, is a read-only register containing the last byte of data received from the shift register for the internal data bus. The RDRF bit (receive data register full bit in the serial communications status register) is set to indicate that a byte has been transferred from the input serial shift register to the serial communications data register. The transfer is synchronized with the receiver bit rate clock (from the receive control) as shown in Figure 5-6. All data is received least-significant-bit first.

When SCDAT is written, it becomes the transmit data register and contains the next byte of data to be transmitted. the transmit data register, also represented above, is a write-only register containing the next byte of data to be applied to the transmit shift register from the internal data bus. As long as the transmitter is enabled, data stored in the serial communications data register is transferred to the transmit shift register (after the current byte in the shift register has been transmitted). The transfer from the SCDAT to the transmit shift register is synchronized with the bit rate clock (from the transmit control) as shown in Figure 5-6. All data is transmitted least-significant-bit first.

## Serial Communications Control Register 1 (SCCR1)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R8 | T8 | - | M | WAKE | - | - | - |

The serial communications control register 1 (SCCR1) provides the control bits which: 1) determine the word length (either 8 or 9 bits), and 2) selects the method used for the wake-up feature. Bits 6 and 7 provide a location for storing the ninth bit for longer bytes.
$B 6, T 8$ If the $M$ bit is one, then this bit provides a

B7, R8

B4, M

B3, WAKE

If the $M$ bit is a one, then this bit provides a storage location for the ninth bit in the receive data byte. Reset does not affect this bit. storage locations for the ninth bit in the transmit data byte. Reset does not affect this bit.

The option of the word length is selected by the configuration of this bit and is shown below. Reset does not affect this bit.
$0=1$ start bit, 8 data bits, 1 stop bit
$1=1$ start bit, 9 data bits, 1 stop bit
This bit allows the user to select the method for receiver "wake up". If the WAKE bit is a logic zero, an idle line condition will "wake up" the receiver. If the WAKE bit is set to a logic one, the system acknowledges an address bit (most significant bit). The address bit is dependent on both the WAKE bit and the M bit level (table shown below). (Additionally, the receiver does not use the wake-up feature unless the RWU control bit in serial communications control register 2 is set as discussed below). Reset does not affect this bit.

| WAKE | M | METHOD OF RECEIVER "WAKE-UP"' |
| :---: | :---: | :--- |
| 0 | X | Detection of an idle line allows the next data byte <br> received to cause the receive data register to fill <br> and produce an RDRF flag. |
| 1 | 0 | Detection of a received one in the eighth data bit <br> allows an RDRF flag and associated error flags. |
| 1 | 1 | Detection of a received one in the ninth data bit <br> allows an RDRF flag and associated error flags. |


(a) Case 1, Receive Line Low During Artificial Edge

(b) Case 2, Receive Line High During Expected Start Edge

FIGURE 5-4. SCI ARTIFICIAL START FOLLOWING A FRAMING ERROR

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIE | TCIE | RIE | ILIE | TE | RE | RWU | SBK |

The serial communications control register 2 (SCCR2) provides the control bits which: individually enable/disable the transmitter or receiver, enable the system interrupts, and provide the wake-up enable bit and a "send break code" bit. Each of these bits is described below. (The individual flags are discussed in the Serial Communications Status Register Section.)

B7, TIE When the transmit interrupt enable bit is set the SCI interrupt occurs provided TDRE is set (see Figure 5-6). When TIE is clear, the TDRE interrupt is disabled. Reset clears the TIE bit.
B, TCIE When the transmission complete interrupt enable bit is set, the SCl interrupt occurs provided TC is set (see Figure 5-6). When TCIE is clear, the TC interrupt is disabled. Reset clears the TCIE bit.

B5, RIE When the receive interrupt enable bit is set, the SCl interrupt occurs provided OR is set or RDRF is set (see Figure 5-6). When RIE is clear, the OR and RDRF interrupts are disabled. Reset clears the RIE bit.

B4, ILIE When the idle line interrupt enable bit is set, the SCI interrupt occurs provided IDLE is set (see Figure 5-6). When ILIE is clear, the IDLE interrupt is disabled. Reset clears the ILIE bit.

B3, TE When the transmit enable bit is set, the transmit shift register output is applied to the TDO line. Depending on the state of control bit $M$ in serial communications control register 1 , a preamble of $10(M=0)$ or $11(M=1)$ consecutive ones is transmitted when software sets the TE bit from a cleared state. If a transmission is in progress, and TE is written to a zero, then the transmitter will wait until after the present byte has been transmitted before placing the TDO pin in the idle high-impedance state. If the TE pin has been written to a zero and then set to a one before the current byte is transmitted, the transmitter will wait until that byte is transmitted and will then initiate transmission of a new preamble. After the preamble is transmitted, and provided the TDRE bit is set (no new data to transmit), the line remains idle (driven high while $T E=1$ ); otherwise, normal transmission occurs. This function allows the user to "neatly" terminate a transmission sequence. After loading the last byte in the serial communications data register and receiving the interrupt from TDRE, indicating the data has been transferred into the shift register, the user should clear TE. The last byte will then be transmitted and the line will go idle (high impedance). Reset clears the TE bit.

B2, RE

B1, RWU

BO, SBK
When the send break bit is set the transmitter sends zeros in some number equal to a multiple of the data format bits. If the SBK bit is toggled set and clear, the transmitter sends $10(M=0)$ or $11(M=1)$ zeros and then reverts to idle or sending data. The actual number of zeros sent when SBK is toggled depends on the data format set by the $M$ bit in the serial communications control register 1; therefore, the break code will be synchronous with respect to the data stream. At the completion of the break code, the transmitter sends at least one high bit to guarantee recognition of a valid start bit. Reset clears the SBK bit.


FIGURE 5-5. SCI START BIT FOLLOWING A BREAK


NOTE: The Serial Communications Data Register (SCDAT) is controlled by the internal R/W signal. It is the transmit data register when written and receive data register when read.

FIGURE 5-6. SERIAL COMMUNICATIONS INTERFACE BLOCK DIAGRAM

| 7 | 6 | 5 | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TDRE | TC | RDRF | IDLE | OR | NF | FE | - |

The serial communications status register (SCSR) provides inputs to the interrupt logic circuits for generation of the SCl system interrupt. In addition, a noise flag bit and a framing error bit are also contained in the SCSR.

B7, TDRE The transmit data register empty bit is set to indicate that the contents of the serial communications data register have been transferred to the transmit serial shift register. If the TDRE bit is clear, it indicates that the transfer has not yet occurred and a write to the serial communications data register will overwrite the previous value. The TDRE bit is cleared by accessing the serial communications status register (with TDRE set), followed by writing to the serial communication data register. Data can not be transmitted unless the serial communications status register is accessed before writing to the serial communications data register to clear the TDRE flag bit. Reset sets the TDRE bit.
B6, TC The transmit complete bit is set at the end of a data frame, preamble, or break condition if:

1. $T E=1$, $\operatorname{TDRE}=1$, and no pending data, preamble, or break is to be transmitted; or
2. $T E=0$, and the data, preamble, or break (in the transmit shift register) has been transmitted.
The TC bit is a status flag which indicates that one of the above conditions has occurred. The TC bit is cleared by accessing the serial communications status register (with TC set), followed by writing to the serial communications data register. It does not inhibit the transmitter function in any way. Reset sets the TC bit.

B5, RDRF When the receive data register full bit is set, it indicates that the receiver serial shift register is transferred to the serial communications data register. If multiple errors are detected in any one received word, the NF, FE, and RDRF bits will be affected as appropriate during the same clock cycle. The RDRF bit is cleared when the serial communications status register is accessed (with RDRF set) followed by a read of the serial communications data register. Reset clears the RDRF bit.

B4, IDLE

B3, OR

B2, NF

When the idle line detect bit is set, it indicates that a receiver idle line is detected (receipt of a minimum number of ones to constitute the number of bits in the byte format). The minimum number of ones needed will be $10(M=0)$ or $11(M=1)$. This allows a receiver that is not in the wake-up mode to detect the end of a message, detect the preamble of a new message, or to resynchronize with the transmitter. The IDLE bit is cleared by accessing the serial communications status register (with IDLE set) followed by a read of the serial communications data register. The IDLE bit will not be set again until after an RDRF has been set; i.e., a new idle line occurs. The IDLE bit is not set by an idle line when the receiver "wakes up" from the wake-up mode. Reset clears the IDLE bit.

When the overrun error bit is set, it indicates that the next byte is ready to be transferred from the receive shift register to the serial communications data register when it is already full (RDRF bit is set). Data transfer is then inhibited until the RDRF bit is cleared. Data in the serial communications data register is valid in this case, but additional data received during an overrun condition (including the byte causing the overrun) will be lost. The OR bit is cleared when the serial communications status register is accessed (with OR set), followed by a read of the serial communications data register. Reset clears the OR bit.

The noise flag bit is set if there is noise on a "valid" start bit or if there is noise on any of the data bits or if there is noise on the stop bit. It is not set by noise on the idle line nor by invalid (false) start bits. If there is noise, the NF bit is not set until the RDRF flag is set. Each data bit is sampled three times as described above in RECEIVE DATA $\mathbb{N}$ and shown in Figure 5-3. The NF bit represents the status of the byte in the serial communications data register. For the byte being received (shifted in) there will also be a "working" noise flag the value of which will be transferred to the NF bit when the serial data is loaded into the serial communications data register. The NF bit does not generate an interrupt because the RDRF bit gets set with NF and can be used to generate the interrupt. The NF bit is cleared when the serial communications status register is accessed (with NF set), followed by a read of the serial communications data register. Reset clears the NF bit.

B1, FE The framing error bit is set when the byte boundaries in the bit stream are not synchronized with the receiver bit counter (generated by a "lost" stop bit). The byte is transferred to the serial communications data register and the RDRF bit is set. The FE bit does not generate an interrupt because the RDRF bit is set at the same time as FE and can be used to generate the interrupt. Note that if the byte received causes a framing error and it will also cause an overrun if transferred to the serial communications data register, then the overrun bit will be set, but not the framing error bit, and the byte will not be transferred to the serial communications data register. The FE bit is cleared when the serial communications status register is accessed (with FE set) followed by a read of the serial communications data register. Reset clears the FE bit.

## Baud Rate Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | SCP1 | SCPO | - | SCR2 | SCR1 | SCRO |

The baud rate register provides the means for selecting different baud rates which may be used as the rate control for the transmitter and receiver. The SCPO - SCP1 bits function as a prescaler for the SCRO - SCR2 bits. Together, these five bits provide multiple, baud rate combinations for a given crystal frequency.

B5, SCP1 B4, SCPO

These two bits in the baud rate register are used as a prescaler to increase the range of standard baud rates controlled by the SCRO SCR2 bits. A table of the prescaler internal processor clock division versus bit levels is provided below. Reset clears SCP1 - SCPO bits (divide-by-one).

| SCP1 | SCPO | INTERNAL PROCESSOR <br> CLOCK DIVIDE BY |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 3 |
| 1 | 0 | 4 |
| 1 | 1 | 13 |

B2, SCR2
B1, SCR1
BO, SCRO

These three bits in the baud rate register are used to select the baud rates of both the transmitter and receiver. A table of baud rates versus bit levels is shown below. Reset does not affect the SCR2 - SCRO bits.

| SCR2 | SCR1 | SCRO | PRESCALER OUTPUT <br> DIVIDE BY |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 2 |
| 0 | 1 | 0 | 4 |
| 0 | 1 | 1 | 8 |
| 1 | 0 | 0 | 16 |
| 1 | 0 | 1 | 32 |
| 1 | 1 | 0 | 64 |
| 1 | 1 | 1 | 128 |

The diagram of Figure 5-7 and Tables 5-1 and 5-2 illustrate the divided chain used to obtain the baud rate clock (transmit clock). Note that there is a fixed rate divide-by-16 between the receive clock (RT) and the transmit clock (Tx). The actual divider chain is controlled by the combined SCPO - SCP1 and SCRO - SCR2 bits in the baud rate register as illustrated. All divided frequencies shown in the first table represent the final transmit clock (the actual baud rate) resulting from the internal processor clock division shown in the "divide-by" column only (prescaler division only). The second table illustrates how the prescaler output can be further divided by action of the SCl select bits (SCRO - SCR2). For example, assume that a 9600 Hz baud rate is required with a 2.4576 MHz external crystal. In this case the prescaler bits (SCPO - SCP1) could be configured as a divide-by-one or a divide-by-four. If a divide-by-four prescaler is used, then the SCRO - SCR2 bits must be configured as a divide-by-two. This results in a divide-by-128 of the internal processor clock to produce a 9600 Hz baud rate clock. Using the same crystal, the 9600 baud rate can be obtained with a prescaler divide-by-one and the SCRO - SCR2 bits configured for a divide-by-eight.

NOTE: The crystal frequency is internally divided-by-two to generate the internal processor clock.


FIGURE 5-7. RATE GENERATOR DIVISION

TABLE 5-i. PRESCALER HIGHEST BAUD RATE FREQUENCY OUTPUT

| SCP BIT |  | $\begin{aligned} & \text { CLOCK* } \\ & \text { DIVIDED BY } \end{aligned}$ | CRYSTAL FREQUENCY MHz |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 |  | $8.0 \dagger$ | 4.194304 | 4.0 | 2.4576 | 2.0 | 1.8432 |
| 0 | 0 | 1 | 250.000 kHz | 131.072 kHz | 125.000 kHz | 76.80 kHz | 62.50 kHz | 57.60 kHz |
| 0 | 1 | 3 | 83.332 kHz | 43.691 kHz | 41.666 kHz | 25.60 kHz | 20.833 kHz | 19.20 kHz |
| 1 | 0 | 4 | 62.500 kHz | 32.768 kHz | 31.250 kHz | 19.20 kHz | 15.625 kHz | 14.40 kHz |
| 1 | 1 | 13 | 19.200 kHz | 10.082 kHz | 9600 Hz | 5.907 kHz | 4800 Hz | 4430 Hz |

* The clock in the "CLOCK DIVIDED BY" column is the internal processor clock.
$\dagger$ CDP68HSC05C4, CDP68HSC05C8, CDP68HSC05C7 types.
NOTE: The divided frequencies shown in Table 5-1 represent baud rates which are the highest transmit baud rate (Tx) that can be obtained by a specific crystal frequency and only using the prescaler division. Lower baud rates may be obtained by providing a further division using the SCI rate select bits as shown below for some representative prescaler outputs.

TABLE 5-2. TRANSMIT BAUD RATE OUTPUT FOR A GIVEN PRESCALER OUTPUT

| SCR BITS |  |  | DIVIDE BY | REPRESENTATIVE HIGHEST PRESCALER BAUD RATE OUTPUT |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | 1 | 0 |  | $250.000 \mathrm{kHz} \dagger$ | 131.072 kHz | 32.768 kHz | 76.80 kHz | 19.20 kHz | 9600 Hz |
| 0 | 0 | 0 | 1 | - | 131.072 kHz | 32.768 kHz | 76.80 kHz | 19.20 kHz | 9600 Hz |
| 0 | 0 | 1 | 2 | 125.000 kHz | 65.536 kHz | 16.384 kHz | 38.40 kHz | 9600 Hz | 4800 Hz |
| 0 | 1 | 0 | 4 | 62.500 kHz | 32.678 kHz | 8.192 kHz | 19.20 kHz | 4800 Hz | 2400 Hz |
| 0 | 1 | 1 | 8 | 31.250 kHz | 16.384 kHz | 4.096 kHz | 9600 Hz. | 2400 Hz | 1200 Hz |
| 1 | 0 | 0 | 16 | 15.625 kHz | 8.192 kHz | 2.048 kHz | 4800 Hz | 1200 Hz | 600 Hz |
| 1 | 0 | 1 | 32 | 7.813 kHz | 4.096 kHz | 1.024 kHz | 2400 Hz | 600 Hz | 300 Hz |
| 1 | 1 | 0 | 64 | 3.906 kHz | 2.048 kHz | 512 Hz | 1200 Hz | 300 Hz | 150 Hz |
| 1 | 1 | 1 | 128 | 1.953 kHz | 1.024 kHz | 256 Hz | 600 Hz | 150 Hz | 75 Hz |

$\dagger$ CDP68HSC05C4, CDP68HSCO5C8, CDP68HSC05C7 types.
NOTE: Table 5-2 illustrates how the SCl select bits can be used to provide lower transmitter baud rates by further dividing the prescaler output frequency. The five examples are only representative samples. In all cases, the baud rates shown are transmit baud rates (transmit clock) and the receiver clock is 16 times higher in frequency than the actual baud rate.

## Serial Peripheral Interface (SPI)

## INTRODUCTION AND FEATURES

## Introduction

The serial peripheral interface (SPI) is an interface built into the MCU which allows several MCUs, or one MCU plus peripheral devices, to be interconnected within a single "black box" or on the same printed circuit board. In a serial peripheral interface (SPI), separate wires (signals) are required for data and clock. In the SPI format, the clock is not included in the data stream and must be furnished as a separate signal. An SPI system may be configured as one containing one master MCU and several slave MCUs, or in a system in which an MCU is capable of being either a master or a slave.

Figure 6-1 illustrates a typical multicomputer system configuration. Figure 6-1 represents a system of five different MCUs in which there are one master and four slave ( $0,1,2,3$ ). In this system four basic line (signals) are required for the MOSI (master out slave in), MISO (master in slave out), SCK serial clock, and SS (slave select) lines.

## Features

- Full duplex, three-wire synchronous transfers
- Master or slave operation
- Master bit frequency
- 1.05 MHz maximum (CDP68HC05C4, CDP68HC05C8, CDP68HC05C7 and CDP68HCLO5C4, CDP68HCL05C8, CDP68HCL05C7)
- 2.0 MHz maximum (CDP68HSC05C4, CDP68HSC05C8, CDP68HSC05C7)
- Slave bit frequency
- 2.1 MHz maximum (CDP68HC05C4, CDP68HC05C8, CDP68HC05C7, and CDP68HCLO5C4, CDP68HCL05C8, CDP68HCL05C7)
- 4.0 MHz maximum (CDP68HSCO5C4, CDP68HSC05C8, CDP68HSC05C7)
- Four programmable master bit rates
- Programmable clock polarity and phase
- End of transmission interrupt flag
- Write collision flag protection
- Master-Master mode fault protection capability


SINGLE MASTER, FOUR SLAVES

FIGURE 6-1. MASTER-SLAVE SYSTEM CONFIGURATION

## SIGNAL DESCRIPTION

The four basic signals (MOSI, MISO, SCK, $\overline{\text { SS }}$ ) discussed above are described in the following paragraphs. Each signal function is described for both the master and slave mode.

## Master Out Slave In (MOSI)

The MOSI pin is configured as a data output in a master (mode) device and as a data input in a slave (mode) device. In this manner data is transferred serially from a master to a slave on this line; most significant bit first, least significant bit last. The timing diagrams of Figure 6-2 summarize the SPI timing and show the relationship between data and clock (SCK). As shown in Figure 6-2, four possible timing relationships may be chosen by using control bits CPOL and CPHA. The master device always allows data to be applied on the MOSI line a half-cycle before the clock edge (SCK) in order for the slave device to latch the data.

NOTE: Both the slave device(s) and a master device must be programmed to similar timing modes for proper data transfer.
When the master device transmits data to a second (slave) device via the MOSI line, the slave device responds by sending data to the master device via the MISO line. This implies full duplex transmission with both data out and data in synchronized with the same clock signal (one which is provided by the master device). Thus, the byte transmitted is replaced by the byte received and eliminates the need for separate transmit-empty and receiver-full status bits. A single status bit (SPIF) is used to signify that the I/O operation is complete.

Configuration of the MOSI pin is a funtion of the MSTR bit in the serial peripheral control register (SPCR, location \$OA). When a device is operating as a master, the MOSI pin is an output because the program in firmware sets the MSTR bit to a logic one.

## Master In Slave Out (MISO)

The MISO pin is configured as an input in a master (mode) device and as an output in a slave (mode) device. In this manner data is transferred serially from a slave to a master on this line; most significant bit first, least significant bit last. The MISO pin of a slave device is placed in the high-impedance state if it is not selected by the master; i.e., its $\overline{\mathrm{SS}}$ pin is a logic one. The timing diagram of Figure 6-2 shows the relationship between data and clock (SCK). As shown in Figure 6-2, four possible timing relationships may be chosen by using control bits CPOL and CPHA. The master device always allows data to be applied on the MOSI line a half-cycle before the clock edge (SCK) in order for the slave device to latch the data.

NOTE: The slave device(s) and a master device must be programmed to similar timing modes for proper data transfer.

When the master device transmits data to a slave device via the MOSI line, the slave device responds by sending data to the master device via the MISO line. This implies full duplex transmission with both data out and data in synchronized with the same clock signal (one which is provided by the master device). Thus, the byte transmitted is replaced by the byte received and eliminates the need for separate transmit-empty and receiver-full status bits. A single status bit (SPIF) in the serial peripheral status register (SPSR, location \$OB) is used to signify that the I/O operation is complete.


FIGURE 6-2. DATA CLOCK TIMING DIAGRAM

In the master device, the MSTR control bit in the serial peripheral control register (SPCR, location \$OA) is set to a logic one (by the program) to allow the master device to receive data on its MISO pin. In the slave device, its MISO pin is enable by the logic level of the $\overline{S S}$ pin; i.e., if $\overline{S S}=1$ then the MISO pin is placed in the high-impedance state, whereas, if $\overline{S S}=0$ the MISO pin is an output for the slave device.

## Slave Select ( $\overline{\mathbf{S S}}$ )

The slave select ( $\overline{\mathrm{SS}}$ ) pin is a fixed input (PD5, pin 34), which receives an active low signal that is generated by the master device to enable slave device(s) to accept data. To ensure that data will be accepted by a slave device, the $\overline{\mathrm{SS}}$ signal line must be a logic low prior to occurrence of SCK (system clock) and must remain low until after the last (eighth) SCK cycle. Figure 6-2 illustrates the relationship between SCK and the data for two different level combinations of CPHA, when $\overline{\mathrm{S}}$ is pulled low. These are: 1) with CPHA $=1$, the first bit of data is applied to the MISO line for transfer (SS must go high between successive characters), and 2) when CPHA $=0$ the slave device is prevented from writing to its data register ( $\overline{\mathrm{SS}}$ can remain low between characters). Refer to the WCOL status flag in the serial peripheral status register (location \$OB) description for further information on the effects that the $\overline{S S}$ input and CPHA control bit have on the I/O data register. A high level SS signal forces the MISO (master in slave out) line to the highimpedance state. Also, SCK and the MOSI (master out slave in) line are ignored by a slave device when its $\overline{\mathrm{SS}}$ signal is high.
When a device is a master, it constantly monitors its $\overline{\mathrm{SS}}$ signal input for a logic low. The master device will become a slave device any time its $\overline{S S}$ signal input is detected low. This ensures that there is only one master controlling the $\overline{\mathrm{SS}}$ line for a particular system. When the $\overline{S S}$ line is detected low, it clears the MSTR control bit (serial peripheral control register, location \$OA). Also, control bit SPE in the serial peripheral control register is cleared which causes the serial peripheral interface
(SPI) to be disabled (port D SPI pins become inputs). The MODF flag bit in the serial peripheral status register (location \$OB) is also set to indicate to the master device that another device is attempting to become a master. Two devices attempting to be outputs are normally the result of a software error; however, a system could be configured which would contain a default master which would automatically "take-over " and restart the system.

## Serial Clock (SCK)

The serial clock is used to synchronize the movement of data both in and out of the device through its MOSI and MISO pins. The master and slave devices are capable of exchanging a data byte of information during a sequence of eight clock pulses. Since the SCK is generated by the master device, the SCK line becomes an input on all slave devices and synchronizes slave data transfer. The type of clock and it relationship to data are controlled by the CPOL and CPHA bits in the serial peripheral control register (location \$OA) discussed below. Refer to Figure 6-2 for timing.

The master device generates the SCK through a circuit driven by the internal processor clock. Two bits (SPRO and SPR1) in the serial peripheral control register (location \$OA) of the master device select the clock rate. The master device uses the SCK to latch incoming slave device data on the MISO line and shifts out data to the slave device on the MOSI line. Both master and slave devices must be operated in the same timing mode as controlled by the CPOL and CPHA bit in the serial peripheral control register. In the slave device, SPRO, SPR1 have no effect on the operation of the serial peripheral interface. Timing is shown in Figure 6-2.

## FUNCTIONAL DESCRIPTION

A block diagram of the serial peripheral interface (SPI) is shown in Figure 6-3. In a master configuration, the master start


NOTES: The $\overline{\mathrm{SS}}$, SCK, MOSI and MISO are external pins which provide the following functions:
a. MOSI - Provides serial output to slave unit(s) when device is configured as a master. Receives serial input from master unit when device is configured as a slave unit.
b. MISO - Receives serial input from slave unit(s) when device is configured as a master. Provides serial output to master when device is configured as a slave unit.
c. SCK - Provides system clock when device is configured as a master unit. Receives sysiem clock when device is configured as a slave unit.
d. SS - Provides a logic low to select device for a transfer with a master device.
logic receives an input from the CPU (in the form of a write to the SPI rate generator) and originates the system clock (SCK) based on the internal processor clock. This clock is also used internally to control the state controller as well as the 8-bit shift register. As a master device, data is parallel loaded into the 8 -bit shift register (from the internal bus) during a write cycle, data is applied serially from a slave device via the MISO pin to the 8-bit shift register. After the 8-bit shift register is loaded, its data is parallel transferred to the read buffer and then is made available to the internal data bus during a CPU read cycle.

In a slave configuration, the slave start logic receives a logic low (from a master device) at the $\overline{\mathrm{SS}}$ pin and a system clock input (from the same master device) at the SCK pin. Thus, the slave is synchronized with the master. Data from the master is received serially at the slave MOSI pin and loads the 8-bit shift register. After the 8 -bit shift register is loaded, its data is parallel transferred to the read buffer and then is made available to the internal data bus during a CPU read cycle. During a write cycle, data is parallel loaded into the 8-bit shift register from the internal data bus and then shifted out serially to the MISO pin for application to the master device.

Figure 6-4 illustrates the MOSI, MISO, and SCK master-slave interconnections. Note that in Figure 6-4 the master $\overline{\mathrm{SS}}$ pin is tied to a logic high and the slave $\overline{\mathrm{SS}}$ pin is a logic low. Figure 6-1 provides a larger system connection for these same pins. Note that in Figure 6-1, all $\overline{\text { SS }}$ pins are connected to a port pin of a master/slave device. In this case any of the devices can be a slave.


FIGURE 6-4. SERIAL PERIPHERAL INTERFACE MASTER-SLAVE INTERCONNECTION

## REGISTERS

There are three register in the serial parallel interface which provide control, status, and data storage functions. These registers which include the serial peripheral control register (SPCR, location \$OA), serial peripheral status register (SPSR, location \$OB), and serial peripheral data I/O register (SPDR, location $\$ 0 \mathrm{C}$ ) are described below.

## Serial Peripheral Control Register (SPCR)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPIE | SPE | - | MSTR | CPOL | CPHA | SPR1 | SPRO |

\$0A

The serial peripheral control register bits are defined as follows:

B7, SPIE When the serial peripheral interrupt enable is high, it allows the occurrence of a processor interrupt, and forces the proper vector to be loaded into the program counter if the serial peripheral status register flag bit (SPIF and/or MODE) is set to a logic one. It does not inhibit the setting of a status bit. The SPIE bit is cleared by reset.

B6, SPE

B4, MSTR

B3, CPOL

The clock phase bit controls the relationship between the data on the MISO and MOSI pins and the clock produced or received at the SCK pin. This control has effect in both the master and slave modes. It must be used in conjunction with the clock polarity control bit (CPOL) to produce the wanted clock-data relation. The CPHA bit in general selects the clock edge which captures data and allows it to change states. It has its greatest impact on the first bit transmitted (MSB) in that it does or does not allow a clock transition before the first data capture edge. The CPHA bit is not affected by reset. Refer to Figure 6-2.
When the serial peripheral output enable control bit is set, all output drive is applied to the external pins and the system is enabled. When the SPE bit is set, it enables the SPI system by connecting it to the external pins thus allowing it to interface with the external SPI bus. The pins that are defined as output depend on which mode (master or slave) the device is in. Because the SPE bit is cleared by reset, the SPI system is not connected to the external pins upon reset.
The master bit determines whether the device is a master or a slave. If the MSTR bit is a logic zero it indictes a slave device and a logic one denotes a master device. If the master mode is selected, the function of the SCK pin changes from an input to an output and the function of the MISO and MOSI pins are reversed. This allows the user to wire device pins MISO to MISO, and MOSI to MOSI, and SCK to SCK without incident. The MSTR bit is cleared by reset; therefore, the device is always placed in the slave mode during reset.

The clock polarity bit controls the normal or steady state value of the clock when data is not being transferred. The CPOL bit affects both the master and slave modes. It must be used in conjunction with the clock phase control bit (CPHA) to produce the wanted clock-data relationship between a master and a slave device. When the CPOL bit is a logic zero, it produces a steady state low value at the SCK pin of the master device. If the CPOL bit is a logic one, a high value is produced at the SCK pin of the master device when data is not being transferred. The CPOL bit is not affected by reset. Refer to Figure 6-2.

B1, SPR1 B0, SPRO

These two serial peripheral rate bits select one of four baud rates to used as SCK if the device is a master; however they have no effect in the slave mode. The slave device is capable of shifting data in and out at a maximum rate which is equal to the CPU clock. A rate table is given below for the generation of the SCK from the master. The SPR1 and SPRO bits are not affected by reset.

| SPR1 | SPRO | INTERNAL PROCESSOR <br> CLOCK DIVIDE BY |
| :---: | :---: | :---: |
| 0 | 0 | 2 |
| 0 | 1 | 4 |
| 1 | 0 | 16 |
| 1 | 1 | 32 |

## Serial Peripheral Status Register (SPSR)



The status flags which generate a serial peripheral interface (SPI) interrupt may be blocked by the SPIE control bit in the serial peripheral control register. The WCOL bit does not cause an interrupt. The serial peripheral status register bits are defined as follows:

B7,SPIF The serial peripheral data transfer flag bit notifies the user that a data transfer between the device and an external device has been completed. With the completion of the data transfer, SPIF is set, and if SPIE is set, a serial peripheral interrupt (SPI) is generated. During the clock cycle that SPIF is being set, a copy of the received data byte in the shift register is moved to a buffer. When the data register is read, it is the buffer that is read. During an overrun condition, when the master device has sent several bytes of data and the slave device has not responded to the first SPIF, only the first byte sent is contained in the receiver buffer and all other bytes are lost.

The transfer of data is initiated by the master device writing its serial peripheral data register.

Clearing the SPIF bit is accomplished by a software sequence of accessing the serial peripheral status register while SPIF is set and followed by a write to or a read of the serial peripheral data register. While SPIF is set, all writes to the serial peripheral data register are inhibited until the serial peripheral status register is read. This occurs in the master device. In the slave device, SPIF can be cleared (using a similar sequence) during a second transmission; however, it must be cleared
before the second SPIF in order to prevent an overrun condition. The SPIF bit is cleared by reset.
B6, WCOL The function of the write collision status bit is to notify the user that an attempt was made to write the serial peripheral data register while a data transfer was taking place with an external device. The transfer continues uninterrupted; therefore, a write will be unsuccessful. A "read collision" will never occur since the received data byte is placed in a buffer in which access is always synchronous with the MCU operation. If a "write collision" occurs, WCOL is set but no SPI interrupt is generated. The WCOL bit is a status flag only.
Clearing the WCOL bit is accomplished by a software sequence of accessing the serial peripheral status register while WCOL is set, followed by 1) a read of the serial peripheral data register prior to the SPIF bit being set, or 2) a read or write of the serial peripheral data register after the SPIF bit is set. A write to the serial peripheral data register (SPDR) prior to the SPIF bit being set, will result in generation of another WCOL status flag. Both the SPIF and WCOL bits will be cleared in the same sequence. If a second transfer has started while trying to clear (the previously set) SPIF and WCOL bits with a clearing sequence containing a write to the serial peripheral data register, only the SPIF bit will be cleared.
A collision of a write to the serial peripheral data register while an external data transfer is taking place can occur in both the master mode and the slave mode, although with proper programming the master device should have sufficient information to preclude this collision.
Collision in the master device is defined as a write of the serial peripheral data register while the internal rate clock (SCK) is in the process of transfer. The signal on the $\overline{\mathrm{SS}}$ pin is always high on the master device.
A collision in a slave device is defined in two separate modes. One problem arises in a slave device when the CPHA control bit is a logic zero. When CPHA is a logic zero, data is latched with the occurrence of the first clock transition. The slave device does not have any way of knowing when that transition will occur; therefore, the slave device collision occurs when it attempts to write the serial peripheral data register after its $\overline{S S}$ pin has been pulled low. The $\overline{S S}$ pin of the slave device freezes the data in its serial peripheral data register and does not allow it to be altered if the CPHA bit is a logic zero. The master device must raise the $\overline{\mathrm{SS}}$ pin of the slave device high between each byte it transfers to the slave device.

The second collision mode is defined for the state of the CPHA control bit being a logic one. With the CPHA bit set, the slave device will be receiving a clock (SCK) edge prior to the latch of the first data transfer. This first clock edge will freeze the data in the slave device I/O register and allow the msb onto the external MISO pin of the slave device. The $\overline{S S}$ pin low state enables the slave device but the drive onto the MISO pin does not take place until the first data transfer clock edge. The WCOL bit will only be set if the I/O register is accessed while a transfer is taking place. By definition of the second collision mode, a master device might hold a slave device $\overline{S S}$ pin low during a transfer of serveral bytes of data without a problem.

A special case of WCOL occurs in the slave device. This happens when the master device starts a transfer sequence (an edge on SCK for CPHA $=1$; or an active $\overline{S S}$ transition for CPHA $=0$ ) at the same time the slave device CPU is writing to its serial peripheral interface data register. In this case it is assumed that the data byte written (in the slave device serial peripheral interface) is lost and the contents of the slave device read buffer becomes the byte that is transferred. Because the master device receives back the last byte transmitted, the master device can detect that a fatal WCOL occurred.

Since the slave device is operating asynchronously with the master device, the WCOL bit may be used as an indicator of a collision occurrence. This helps alleviate the user from a strict real-time programming effort. The WCOL bit is cleared by reset.

B4, MODF The function of the mode fault flag is defined for the master mode (device). If the device is a slave device the MODF bit will be prevented from toggling from a logic zero to a logic one; however, this does not prevent the device from being in the slave mode with the MODF bit set. The MODF bit is normally a logic zero and is set only when the master device has its $\overline{\mathrm{SS}}$ pin pulled low. Toggling the MODF bit to a logic one affects the internal serial peripheral interface (SPI) system in the following ways:

1. MODF is set and SPI interrupt is generated if SPIE $=1$.
2. The SPE bit is forced to a logic zero. This blocks all output drive from the device, disables the SPI system.
3. The MSTR bit is forced to a logic zero, thus forcing the device into the slave mode.


#### Abstract

Clearing the MODF is accomplished by a software sequence of accessing the serial peripheral status register while MODF is set followed by a write to the serial peripheral control register. Control bit SPE and MSTR may be restored to their original set state during this cleared sequence or after the MODF bit has been cleared. Hardware does not allow the user to set the SPE and MSTR bit while MODF is a logic one unless it is during the proper clearing sequence. The MODF flag bit indicates that there might have been a multi-master conflict for system control and allows a proper exit from system operation to a reset or default system state. The MODF bit is cleared by reset.


## Serial Peripheral Data I/O Register (SPDR)



The serial peripheral data I/O register is used to transmit and receive data on the serial bus. Only a write to this register will initiate transmission/reception of another byte and this will only occur in the master device. A slave device writing to its data I/O register will not initiate a transmission. At the completion of transmitting a byte of data, the SPIF status bit is set in both the master and slave devices. A write or read of the serial peripheral data 1/O register, after accessing the serial peripheral status register with SPIF set, will clear SPIF.
During the clock cycle that the SPIF bit is being set, a copy of the received data byte in the shift register is being moved to a buffer. When the user reads the serial peripheral data I/O register, the buffer is actually being read. During an overrun condition, when the master device has sent several bytes of data and the slave device has not internally responded to clear the first SPIF, only the first byte is contained in the receive buffer of the slave device; all others are lost. The user may read the buffer at any time. The first SPIF must be cleared by the time a second transfer of data from the shift register to the read buffer is initiated or an overrun condition will exist.

A write to the serial peripheral data I/O register is not buffered and places data directly into the shift register for transmission.

The ability to access the serial peripheral data I/O register is limited when a transmission is taking place. It is important to read the discussion defining the WCOL and SPIF status bit to understand the limits on using the serial peripheral data I/O register.

## SERIAL PERIPHERAL INTERFACE (SPI) SYSTEM CONSIDERATIONS

There are two types of SPI systems; single master system and multi-master systems. Figure 6-1 illustrates a single master system and a discussion of both is provided below.

Figure 6-1 illustrates how a typical single master system may be configured, using a CDP68HC05 family device as the master and four CDP68HC05 family devices as slaves. As shown, the MOSI, MISO, and SCK pins are all wired to equivalent pins on each of the five devices. The master device generates the SCK clock, the slave device all receive it. Since the CDP68HC05 master device is the bus master, it internally controls the function of its MOSI and MISO lines, thus writing data to the slave devices on the MOSI and reading data from the slave devices on the MISO lines. The master device selects the individual slave devices by using four pins of a parallel port to control the four $\overline{S S}$ pins of the slave devices. A slave device is selected when the master device pulls its SS pin low. The SS pins are pulled high during reset since the master device ports will be forced to be inputs at that time, thus disabling the slave devices. Note that the slave devices do not have to be enabled in a mutually exclusive fashion except to prevent bus contention on the MISO line. For example, three slave devices, enabled for a transfer, are permissible if only one has the capability of being read by the master. An example of this is a
write to several display drivers to clear a display with a single I/O operation. To ensure that proper data transmission is occurring between the master device and a slave device, the master device may have the slave device respond with a previously received data byte (this data byte could be inverted or at least be a byte that is different from the last one sent by the master device). The master device will always receive the previous byte back from the slave device if all MISO and MOSI lines are connected and the slave has not written its data I/O register. Other transmission security methods might be defined using ports for handshake lines or data bytes with command fields.

A multi-master system may also be configured by the user. An exchange of master control could be implemented using a handshake method through the I/O ports or by an exchange of code messages through the serial peripheral interface system. The major device control that plays a part in this system is the MSTR bit in the serial peripheral control register and the MODF bit in the serial peripheral status register.

## Effects of Stop and Wait Modes on the Timer and Serial Systems

## INTRODUCTION

The STOP and WAIT instructions have different effects on the programmable timer, serial communications interface (SCI), and serial peripheral interface (SPI) systems. These different effects are discussed separately below.

## STOP MODE

When the processor executes the STOP instruction, the internal oscillator is turned off. This halts all internal CPU processing including the operation of the programmable timer, serial communications interface, and serial peripheral interface. The only way for the MCU to " wake up" from the stop mode is by receipt of an external interrupt (logic low on IRQ pin) or by the detection of a reset (logic low on RESET pin or a power-on reset). The effects of the stop mode on each of the MCU systems (Timer, SCI, and SPI) are described separately.

## Timer During Stop Mode

When the MCU enters the stop mode, the timer counter stops counting (the internal processor is stopped) and remains at that particular count value until the stop mode is exited by an interrupt (if exited by reset the counter is forced to \$FFFC). If the stop mode is exited by an external low on the IRQ pin, then the counter resumes from its stopped value as if nothing had happened. Another feature of the programmable timer, in the stop mode, is that if at least one valid input capture edge occurs at the TCAP pin, the input capture detect circuitry is armed. This action does not set any timer flags or "wake up" the MCU, but when the MCU does "wake up" there will be an active input capture flag (and data) from that first valid edge which occurred during the stop mode. If the stop mode is exited by an external reset (logic low on RESET pin), then no such input capture flag or data action takes place even if there was a valid input capture edge (at the TCAP pin) during the MCU stop mode.

## SCI During Stop Mode

When the MCU enters the stop mode, the baud rate generator which drives the receiver and transmitter is shut down. This essentially stops all SCl activity. The receiver is unable to receive and transmitter is unable to transmit. If the STOP instruction is executed during a transmitter transfer, that transfer is halted. When the stop mode is exited, that particular transmission resumes (if the exit is the result of a low input to the IRQ pin). Since the previous transmission resurnes after an IRQ interrupt stop mode exit, the user should ensure that the SCI transmitter is in the idle state when the STOP instruction is executed. If the receiver is receiving data when the STOP instruction is executed, received data sampling is stopped
(baud rate generator stops) and the rest of the data is lost. For the above reasons, all SCI transactions should be in the idle state when the STOP instruction is executed.

## SPI During Stop Mode

When the MCU enters the stop mode, the baud rate generator which drives the SPI shuts down. This essentially stops all master mode SPI operation, thus the master SPI is unable to transmit or receive any data. If the STOP instruction is executed during an SPI transfer, that transfer is halted until the MCU exits the stop mode (provided it is an exit resulting from a logic low on the IRQ pin). If the stop mode is exited by a reset, then the appropriate control/status bits are cleared and the SPI is disabled. If the device is in the slave mode when the STOP instruction is executed, the slave SPI will still operate. It can still accept data and clock information in addition to transmitting its own data back to a master device.

At the end of a possible transmission with a slave SPI in the stop mode, no flags are set until a logic low IRQ input results in an MCU "wake up". Caution should be observed when operating the SPI (as a slave) during the stop mode because none of the protection circuitry (write collision, mode fault, etc.) is active.

It should also be noted that when the MCU enters the stop mode all enabled output drivers (TDO, TCMP, MISO, MOSI, and SCK ports) remain active and any sourcing currents from these outputs will be part of the total suply current required by the device.

## WAIT MODE

When the MCU enters the wait mode, the CPU clock is halted. All CPU action is suspended; however, the timer, SCI , and SPI systems remain active. In fact an interrupt from the timer, SCl , or SPI (in addition to a logic low on the $\overline{\operatorname{RQ} Q}$ or $\overline{\operatorname{RESET}}$ pins) causes the processor to exit the wait mode. Since the three systems mentioned above operate as they do in the normal mode, only a general discussion of the wait mode is provided below.

The wait mode power consumption depends on how many systems are active. The power consumption will be highest when all the systems (timer, TCMP, SCI, and SPI) are active. The power consumption will be the least when the SCl and SPI systems are disabled ( timer operation cannot be disabled in the wait mode). If a non-reset exit from the wait mode is performed (i.e., timer overflow interrupt exit), the state of the remaining systems will be unchanged. If a reset exit from the wait mode is performed all the systems revert to the disabled reset state.

## Instruction Set and Addressing Modes

## INSTRUCTION SET

The MCU has a set of 62 basic instructions. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

All of the instructions used in the CDP6805 CMOS Family are available in the CDP68HC05C4 family of MCU's, plus an additional one; the multiply (MUL) instruction. This instruction allows for unsigned multiplication of the contents of the accumulator ( $A$ ) and the index register ( X ). The high order product is then stored in the index register and the low order product is stored in the accumulator. A detailed definition of the MUL instruction is shown below.

## Register/Memory Instructions

Most of these instructions use two operands. The first operand is either the accumulator or the index register. The second operand is obtained from memory using one of the addressing modes. The operand for the jump unconditional (JMP) and jump to subroutine (JSR) instructions is the program counter. Refer to Table 8-1.

## Read-Modify-Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to Table 8-2.


TABLE 8-1. REGISTER/MEMORY INSTRUCTIONS

|  |  | ADDRESSING MODES |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Immediate |  |  | DIRECT |  |  | EXTENDED |  |  | $\begin{aligned} & \text { INDEXED } \\ & \text { (NO OFFSET) } \end{aligned}$ |  |  | INDEXED (8-BIT OFFSET) |  |  | INDEXED <br> (16-BIT OFFSET) |  |  |
| FUNCTION | MNEM. | $\begin{gathered} \text { OP } \\ \text { CODE } \end{gathered}$ | NO. BYTES | NO. CYCLES | OP CODE | NO. BYTES | NO. CYCLES | OP CODE | $\begin{aligned} & \text { NO. } \\ & \text { BYTES } \end{aligned}$ | NO. CYCLES | $\begin{gathered} \text { OP } \\ \text { CODE } \end{gathered}$ | NO. BYTES | NO. CYCLES | OP CODE | $\begin{aligned} & \text { NO. } \\ & \text { BYTES } \end{aligned}$ | NO. CYCLES | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | NO. BYTES | NO. CYCLES |
| Load A from Memory | LDA | A6 | 2 | 2 | B6 | 2 | 3 | C6 | 3 | 4 | F6 | 1 | 3 | E6 | 2 | 4 | D6 | 3 | 5 |
| Load X from Memory | LDX | AE | 2 | 2 | BE | 2 | 3 | CE | 3 | 4 | FE | 1 | 3 | EE | 2 | 4 | DE | 3 | 5 |
| Store A in Memory | STA | - | - | - | B7 | 2 | 4 | C7 | 3 | 5 | F7 | 1 | 4 | E7 | 2 | 5 | D7 | 3 | 6 |
| Store X in Memory | STX | - | - | - | BF | 2 | 4 | CF | 3 | 5 | FF | 1 | 4 | EF | 2 | 5 | DF | 3 | 6 |
| Add Memory to A | ADD | AB | 2 | 2 | B8 | 2 | 3 | CB | 3 | 4 | FB | 1 | 3 | EB | 2 | 4 | DB | 3 | 5 |
| Add Memory and Carry to A | ADC | A9 | 2 | 2 | B9 | 2 | 3 | C9 | 3 | 4 | F9 | 1 | 3 | E9 | 2 | 4 | D9 | 3 | 5 |
| Subtract Memory | SUB | AO | 2 | 2 | B0 | 2 | 3 | C0 | 3 | 4 | FO | 1 | 3 | E0 | 2 | 4 | DO | 3 | 5 |
| Subtract Memory From A with Borrow | SBC | A2 | 2 | 2 | B2 | 2 | 3 | C2 | 3 | 4 | F2 | 1 | 3 | E2 | 2 | 4 | D2 | 3 | 5 |
| AND Memory to A | AND | A4 | 2 | 2 | B4 | 2 | 3 | C4 | 3 | 4 | F4 | 1 | 3 | E4 | 2 | 4 | D4 | 3 | 5 |
| OR Memory with A | ORA | AA | 2 | 2 | BA | 2 | 3 | CA | 3 | 4 | FA | 1 | 3 | EA | 2 | 4 | DA | 3 | 5 |
| Exclusive OR Memory with A | EOR | A8 | 2 | 2 | B8 | 2 | 3 | C8 | 3 | 4 | F8 | 1 | 3 | E8 | 2 | 4 | D8 | 3 | 5 |
| Arithmetic Compare A with Memory | CMP | A1 | 2 | 2 | B1 | 2 | 3 | C1 | 3 | 4 | F1 | 1 | 3 | E1 | 2 | 4 | D1 | 3 | 5 |
| Arithmetic Compare X with Memory | CPX | A3 | 2 | 2 | B3 | 2 | 3 | C3 | 3 | 4 | F3 | 1 | 3 | E3 | 2 | 4 | D3 | 3 | 5 |
| Bit Test Memory with A (Logical Compare) | BIT | A5 | 2 | 2 | B5 | 2 | 3 | C5 | 3 | 4 | F5 | 1 | 3 | E5 | 2 | 4 | D5 | 3 | 5 |
| Jump Unconditional | JMP | - | - | - | BC | 2 | 2 | CC | 3 | 3 | FC | 1 | 2 | EC | 2 | 3 | DC | 3 | 4 |
| Jump to Subroutine | JSR | - | - | - | BD | 2 | 2 | CD | 3 | 3 | FD | 1 | 5 | ED | 2 | 6 | DD | 3 | 7 |

TABLE 8-2. READ-MODIFY-WRITE INSTRUCTIONS

|  |  | AdDRESSING MODES |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | INHERENT (A) |  |  | inherent (X) |  |  | direct |  |  | $\begin{aligned} & \text { INDEXED } \\ & \text { (NO OFFSET) } \end{aligned}$ |  |  | $\begin{gathered} \text { INDEXED } \\ \text { 8-BIT OFFSET) } \end{gathered}$ |  |  |
| FUNCTION | MNEMONIC | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | No. BYTES | $\begin{aligned} & \text { NO. } \\ & \text { CYCLES } \end{aligned}$ | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | NO. BYTES | $\begin{aligned} & \text { No. } \\ & \text { CYCLES } \end{aligned}$ | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | $\begin{aligned} & \text { NO. } \\ & \text { BYTES } \end{aligned}$ | NO. CYCLES | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | $\begin{aligned} & \text { NO: } \\ & \text { BYTES } \end{aligned}$ | No. cycles | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | $\begin{aligned} & \text { NO. } \\ & \text { BYTES } \end{aligned}$ | No. cYCLEs |
| Increment | INC | 4 C | 1 | 3 | 5 C | 1 | 3 | 3 C | 2 | 5 | 7 C | 1 | 5 | 6 C | 2 | 6 |
| Decrement | DEC | 4A | 1 | 3 | 5A | 1 | 3 | 3 A | 2 | 5 | 7A | 1 | 5 | 6A | 2 | 6 |
| Clear | CLR | 4 F | 1 | 3 | 5 F | 1 | 3 | 3 F | 2 | 5 | 7 F | 1 | 5 | 6 F | 2 | 6 |
| Complement | COM | 43 | 1 | 3 | 53 | 1 | 3 | 33 | 2 | 5 | 73 | 1 | 5 | 63 | 2 | 6 |
| Negate (2's Complement) | NEG | 40 | 1 | 3 | 50 | 1 | 3 | 30 | 2 | 5 | 70 | 1 | 5 | 60 | 2 | 6 |
| Rotate Left Thru Carry | ROL | 49 | 1 | 3 | 59 | 1 | 3 | 39 | 2 | 5 | 79 | 1 | 5 | 69 | 2 | 6 |
| Rotate Right Thru Carry | ROR | 46 | 1 | 3 | 56 | 1 | 3 | 36 | 2 | 5 | 76 | 1 | 5 | 66 | 2 | 6 |
| Logical Shift Left | LSL | 48 | 1 | 3 | 58 | 1 | 3 | 38 | 2 | 5 | 78 | 1 | 5 | 68 | 2 | 6 |
| Logical Snift Right | LSR | 44 | 1 | 3 | 54 | 1 | 3 | 34 | 2 | 5 | 74 | 1 | 5 | 64 | 2 | 6 |
| Arithmetic Shift Right | ASR | 47 | 1 | 3 | 57 | 1 | 3 | 37 | 2 | 5 | 77 | 1 | 5 | 67 | 2 | 6 |
| Test for Negative or Zero | TST | 4D | 1 | 3 | 5D | 1 | 3 | 3D | 2 | 4 | 7D | 1 | 4 | 6D | 2 | 5 |
| Multiply | muL | 42 | 1 | 11 | - | - | - | - | - | - | - | - | - | - | - | - |

## Branch Instructions

Most branch instructions test the state of the condition code register and if certain criteria are met, a branch is executed. This adds an offset between -127 and +128 to the current program counter. Refer to Table 8-3.

TABLE 8-3. BRANCH INSTRUCTIONS

|  | RELATIVE ADDRESSING |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  |  | MODE |  |  |
| FUNCTION | MNEM. | OP <br> CODE | NO. <br> BYTES | NO. <br> CYCLES |
| Branch Always | BRA | 20 | 2 | 3 |
| Branch Never | BRN | 21 | 2 | 3 |
| Branch IFF Higher | BHI | 22 | 2 | 3 |
| Branch IFF Lower or Same | BLS | 23 | 2 | 3 |
| Branch IFF Carry Clear | BCC | 24 | 2 | 3 |
| (Branch IFF Higher or Same) | (BHS) | 24 | 2 | 3 |
| Branch IFF Carry Set | BCS | 25 | 2 | 3 |
| (Branch IFF Lower) | (BLO) | 25 | 2 | 3 |
| Branch IFF Not Equal | BNE | 26 | 2 | 3 |
| Branch IFF Equal | BEQ | 27 | 2 | 3 |
| Branch IFF Half Carry Clear | BHCC | 28 | 2 | 3 |
| Branch IFF Half Carry Set | BHCS | 29 | 2 | 3 |
| Branch IFF Plus | BPL | $2 A$ | 2 | 3 |
| Branch IFF Minus | BMI | $2 B$ | 2 | 3 |
| Branch IFF Interrupt Mask <br> Bit is Clear | BMC | $2 C$ | 2 | 3 |
| Branch IFF Interrupt Mask <br> Bit is Set | BMS | $2 D$ | 2 | 3 |
| Branch IFF Interrupt Line <br> is Low | BIL | $2 E$ | 2 | 3 |
| Branch IFF Interrupt Line <br> is High | BIH | $2 F$ | 2 | 3 |
| Branch to Subroutine | BSR | AD | 2 | 6 |

## Bit Manipulation Instructions

The MCU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space except for ROM, port D data location (\$03), serial peripheral status register (\$OB), serial communications status register (10), timer status register (\$13), and timer input capture register (\$14-\$15). All
port registers, port DDRs, timer, two serial systems, on-chip RAM, and 48 bytes of ROM reside in the first 256 bytes (page zero). An additional feature allows the software to test and branch on the state of any bit within the first 256 locations. The bit set, bit clear, and bit test and branch functions are all implemented with a single instruction. For the test and branch instructions, the value of the bit tested is automatically placed in the carry bit of the condition code register. Refer to Table 8-4.

## Control Instructions

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to Table 8-5.

TABLE 8-5. CONTROL INSTRUCTIONS

|  | INHERENT |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| FUNCTION |  | OP <br>  <br> MNEM. | NO. <br> CODE | NO. <br> CYCLES |
| Transfer A to X | TAX | 97 | 1 | 2 |
| Transfer X to A | TXA | $9 F$ | 1 | 2 |
| Set Carry Bit | SEC | 99 | 1 | 2 |
| Clear Carry Bit | CLC | 98 | 1 | 2 |
| Set Interrupt Mask Bit | SEI | $9 B$ | 1 | 2 |
| Clear Interrupt Mask Bit | CLI | $9 A$ | 1 | 2 |
| Software Interrupt | SWI | 83 | 1 | 10 |
| Return from Subroutine | RTS | 81 | 1 | 6 |
| Return from Interrupt | RTI | 80 | 1 | 9 |
| Reset Stack Pointer | RSP | $9 C$ | 1 | 2 |
| No-Operation | NOP | $9 D$ | 1 | 2 |
| Stop | STOP | $8 E$ | 1 | 2 |
| Wait | WAIT | $8 F$ | 1 | 2 |

## Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 8-6.

## Opcode Map

Table 8-7 is an opcode map for the instructions used on the MCU.

TABLE 8-4. BIT MANIPULATION INSTRUCTIONS

|  |  | ADDRESSING MODES |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | BIT SET/CLEAR |  |  | BIT TEST AND BRANCH |  |  |
| FUNCTION | MNEMONIC | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | NO. BYTES | NO. CYCLES | $\begin{gathered} \mathrm{OP} \\ \mathrm{CODE} \end{gathered}$ | NO. BYTES | $\begin{aligned} & \text { NO. } \\ & \text { CYCLES } \end{aligned}$ |
| Branch IFF Bit n is Set | BRSET $n(n=0 \ldots 7)$ | - | - | - | $2 \cdot n$ | 3 | 5 |
| Branch IFF Bit n is Clear | BRCLR $n(n=0 \ldots 7)$ | - | - | - | $01+2 \cdot n$ | 3 | 5 |
| Set Bit n | $\operatorname{BSETn}(\mathrm{n}=0 \ldots .7)$ | $10+2 \cdot n$ | 2 | 5 | - | - | - |
| Clear Bitn | BCLR $n(\mathrm{n}=0 \ldots 7)$ | $11+2 \cdot n$ | 2 | 5 | - | - | - |

TABLE 8-6. INSTRUCTION SET

|  | ADDRESSING MODES |  |  |  |  |  |  |  |  |  | CONDITION CODES |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MNEM. | INHERENT | IMMEDIATE | DIRECT | EXTENDED | RELATIVE | $\begin{aligned} & \text { INDEXED } \\ & \text { (NO } \\ & \text { OFFSET) } \end{aligned}$ | INDEXED (8 BITS) | $\begin{aligned} & \text { INDEXED } \\ & \text { (16 BITS) } \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { BIT } \\ \text { SET/ } \\ \text { CLEAR } \end{array}$ | $\begin{gathered} \text { BIT } \\ \text { TEST \& } \\ \text { BRANCH } \end{gathered}$ | H | 1 | N | $z$ | c |
| ADC |  | X | x | X |  | X | X | x |  |  | $\Lambda$ | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| ADD |  | X | X | X |  | X | X | X |  |  | $\Lambda$ | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| AND |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | - | $\Lambda$ |
| ASL | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| ASR | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| BCC |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| BCLR |  |  |  |  |  |  |  |  | X |  | - | - | - | - | - |
| BCS |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| BEQ |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| BHCC |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| BHCS |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | - | - |
| BHI |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| BHS |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| BIH |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| BIL |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | - | - |
| BIT |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | - |
| BLO |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | - | - | - |
| BLS |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | - | - |
| BMC |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| BMI |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| BMS |  |  |  |  | X |  |  |  |  |  | - | $\bullet$ | - | $\bullet$ | - |
| BNE |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| BPL |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| BRA |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| BRN |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| BRCLR |  |  |  |  |  |  |  |  |  | X | - | - | - | - | $\Lambda$ |
| BRSET |  |  |  |  |  |  |  |  |  | X | - | - | - | - | $\Lambda$ |
| BSET |  |  |  |  |  |  |  |  | X |  | - | - | - | - | - |
| BSR |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| CLC | X |  |  |  |  |  |  |  |  |  | - | - | - | - | 0 |
| CLI | X |  |  |  |  |  |  |  |  |  | - | 0 | - | - | - |
| CLR | X |  | X |  |  | X | X |  |  |  | - | - | 0 | 1 | - |
| CMP |  | X | X | X |  | X | X | X |  |  | - | - | 人 | $\Lambda$ | $\Lambda$ |

Condition Code Symbols:
$\begin{aligned} \mathbf{H} & =\text { Half Carry (from Bit 3) } \\ \mathbf{I} & =\text { Interrupt Mask } \\ \mathbf{N} & =\text { Negate (Sign Bit) } \\ \mathbf{Z} & =\text { Zero } \\ \mathbf{C} & =\text { Carry/Borrow }\end{aligned}$
$\Lambda=$ Test and Set if True Cleared Otherwise

- = Not Affected
? = Load CC Register From Stack
$0=$ Cleared
$1=$ Set

TABLE 8-6. INSTRUCTION SET (Continued)

|  | ADDRESSING MODES |  |  |  |  |  |  |  |  |  | CONDITION CODES |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MNEM. | INHERENT | IMMEDIATE | DIRECT | EXTENDED | RELATIVE |  | INDEXED (8 BITS) | $\begin{array}{\|l\|} \hline \text { INDEXED } \\ \text { (16 BITS) } \end{array}$ |  | BIT TEST \& BRANCH | H | 1 | N | z | C |
| COM | X |  | X |  |  | X | x |  |  |  | - | - | $\Lambda$ | $\Lambda$ | 1 |
| CPX |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| DEC | X |  | x |  |  | X | x |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| EOR |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| INC | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | - |
| JMP |  |  | X | X |  | X | X | X |  |  | - | - | - | - | - |
| JSR |  |  | X | X |  | X | x | X |  |  | - | - | - | - | $\bullet$ |
| LDA |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | - |
| LDX |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| LSL | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| LSR | X |  | X |  |  | X | X |  |  |  | - | - | 0 | $\Lambda$ | $\Lambda$ |
| MUL | X |  |  |  |  |  |  |  |  |  | 0 | - | - | - | 0 |
| NEG | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| NOP | X |  |  |  |  |  |  |  |  |  | - | - | - | - | $\bullet$ |
| ORA |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| ROL | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| ROR | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| RSP | X |  |  |  |  |  |  |  |  |  | - | - | - | - | $\bullet$ |
| RTI | X |  |  |  |  |  |  |  |  |  | ? | ? | ? | ? | ? |
| RTS | X |  |  |  |  |  |  |  |  |  | - | - | - | - | $\bullet$ |
| SBC |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| SEC | X |  |  |  |  |  |  |  |  |  | - | - | - | - | 1 |
| SEI | X |  |  |  |  |  |  |  |  |  | - | 1 | - | - | $\bullet$ |
| STA |  |  | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| STOP | X |  |  |  |  |  |  |  |  |  | - | 0 | - | - | $\bullet$ |
| STX |  |  | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| SUB |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| SWI | X |  |  |  |  |  |  |  |  |  | - | 1 | - | - | - |
| TAX | X |  |  |  |  |  |  |  |  |  | - | - | - | - | $\bullet$ |
| TST | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| TXA | X |  |  |  |  |  |  |  |  |  | - | - | - | - | $\bullet$ |
| WAIT | X |  |  |  |  |  |  |  |  |  | - | 0 | - | - | - |

Condition Code Symbols:

| $\mathbf{H}=$ Half Carry (from Bit 3) | $\Lambda=$ Test and Set if True Cleared Otherwise |
| :--- | :--- |
| $\mathbf{I}=$ Interrupt Mask | $\bullet=$ Not Affected |
| $\mathbf{N}=$ Negate (Sign Bit) | $?=$ Load CC Register From Stack |
| $\mathbf{Z}=$ Zero | $0=$ Cleared |
| $\mathbf{C}=$ Carry/Borrow | $1=$ Set |

TABLE 8-7. HCMOS INSTRUCTION SET OPCODE MAP

|  | $\begin{gathered} \text { BIT } \\ \text { MANIPULATION } \end{gathered}$ |  | $\begin{array}{\|c\|} \hline \text { BRANCH } \\ \hline \text { REL } \\ \hline \end{array}$ | READ/MODIFY/WRITE |  |  |  |  | CONTROL |  | REGISTER/MEMORY |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BTB | BSC |  | DIR | INH | INH | IX1 | IX | INH | INH | IMM | DIR | EXT | IX2 | IX1 | IX |  |
| HI <br> LOW | $\begin{gathered} 0 \\ 0000 \end{gathered}$ | $\begin{gathered} 1 \\ 0001 \end{gathered}$ | $\begin{gathered} 2 \\ 0010 \end{gathered}$ | $\begin{gathered} 3 \\ 0011 \end{gathered}$ | $\begin{gathered} 4 \\ 0100 \end{gathered}$ | $\begin{gathered} 5 \\ 0101 \end{gathered}$ | $\begin{gathered} 6 \\ 0110 \end{gathered}$ | $\begin{gathered} 7 \\ 0111 \end{gathered}$ | $\begin{gathered} 8 \\ 1000 \end{gathered}$ | $\begin{gathered} 9 \\ 1001 \end{gathered}$ | $\begin{gathered} \text { A } \\ 1010 \end{gathered}$ | $\begin{gathered} B \\ 1011 \end{gathered}$ | $\begin{gathered} C \\ 1100 \end{gathered}$ | $\begin{gathered} \text { D } \\ 1101 \end{gathered}$ | $\begin{gathered} E \\ 1110 \end{gathered}$ | $\begin{gathered} F \\ 1111 \end{gathered}$ | HI LOW |
| $\begin{gathered} 0 \\ 0000 \end{gathered}$ | $\begin{array}{\|rr\|} \hline & 5 \\ \text { BRSETO } \\ 3 & \text { BTB } \\ \hline \end{array}$ | $\left\|\begin{array}{rr}  & 5 \\ \text { BSETO } \\ 2 & \text { BSC } \end{array}\right\|$ |  | $\left\|\begin{array}{cc}  & 5 \\ 2 & \mathrm{NEG}^{5} \end{array}\right\|$ | $\begin{array}{\|r\|r}  & 3 \\ & \text { NEG A } \\ 1 & \text { INH } \end{array}$ | $\left\|\begin{array}{rr}  & 3 \\ & \text { NEG X } \\ 1 & \text { INH } \end{array}\right\|$ | $\left.\right\|_{2}{ }_{2}{ }^{\text {NEG }}{ }^{6}$ | ${ }_{1}{ }^{2} \mathrm{IXG}^{5}$ | $$ |  | $\left.\right\|_{2}{ }_{2}{ }^{2} \text { IMM }{ }^{2}$ | $\left.\right\|_{2}{ }_{2} \text { SUB }^{3}$ | $\left\lvert\, \begin{array}{cc}  & { }^{4} \\ & \text { SUB } \end{array}\right.$ | $\left\lvert\, \begin{array}{cc}  & 5 \\ & \text { SUB }^{5} \\ 3 & 1 \times 2 \end{array}\right.$ | $\left.\right\|_{2}{ }_{2}{ }^{\text {SUB }}{ }^{4}$ | $\left.\right\|_{1}{ }^{2} \text { SUB }^{3} 1 \mathrm{x}$ | $\begin{gathered} 0 \\ 0000 \end{gathered}$ |
| $\begin{gathered} 1 \\ 0001 \end{gathered}$ | BRCLRO  <br> 3 BTB | $\begin{array}{\|r\|r\|} \hline & 5 \\ 3 & \text { BCLRO } \\ 2 & B S C \\ \hline \end{array}$ | $2{ }_{2}{ }^{3} \text { REL }$ |  |  |  |  |  | $$ |  | $$ | $\begin{aligned} & \mathrm{CMP}^{3} \\ & 2 \quad \mathrm{DIR} \\ & \hline \end{aligned}$ | $\begin{array}{\|cc\|}  & { }^{4} \\ 3 & \text { CMP } \\ \hline \end{array}$ | $$ | ${ }^{2} \mathrm{CMP}^{4}$ | $$ | $\begin{gathered} 1 \\ 0001 \end{gathered}$ |
| $\begin{gathered} 2 \\ 0010 \end{gathered}$ | $\begin{array}{\|rr\|}  & 5 \\ \text { BRSET1 } \\ 3 & \text { BTB } \\ \hline \end{array}$ | $\begin{array}{\|r\|r\|} \hline & \\ \hline & \\ \text { BSET1 } \\ 2 & \text { BSC } \\ \hline \end{array}$ | $2^{\mathrm{BHI}^{3}}$ |  | $\left.\right\|_{1} \mathrm{MUL}^{11}{ }^{11} \mathrm{INH}$ |  |  |  |  |  | $$ | $\begin{gathered} { }^{3}{ }_{2}{ }^{3} \\ 2 \quad \text { DIR } \\ \hline \end{gathered}$ | $$ | $$ | $$ | $$ | $\begin{gathered} 2 \\ 0010 \\ \hline \end{gathered}$ |
| $\begin{gathered} 3 \\ 0011 \end{gathered}$ | $\begin{array}{\|r\|r\|}  & 5 \\ \text { BRCLR1 } \\ 3 & \text { BTB } \end{array}$ | BCLR1  <br> 2 BSC | $2 \text { BLS }^{3}$ | $$ | $\begin{array}{r} 3 \\ \text { COMA } \\ 1 \quad \text { INH } \\ \hline \end{array}$ | $\begin{array}{\|r\|r\|}  & 3 \\ \text { COMX } \\ 1 & \mathrm{INH} \\ \hline \end{array}$ | $\left\lvert\,\right.$ | $\mathrm{COM}^{5}$ | $\left.\right\|_{1}{ }^{\text {SWI }}{ }^{10}$ |  | $$ | $2_{2} \mathrm{CPX}^{3}$ | ${ }_{3}{ }^{3} \text { CPX }{ }^{4}$ | $\begin{array}{\|ll\|} \hline & 5 \\ \hline & \mathrm{CPX} \\ \hline & \mathrm{IX} 2 \\ \hline \end{array}$ | $$ | $$ | $\begin{gathered} 3 \\ 0011 \end{gathered}$ |
| $\begin{gathered} 4 \\ 0100 \end{gathered}$ | $\begin{array}{\|r\|} \hline 5 \\ \text { BRSET2 } \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|rr\|} \hline & 5 \\ \hline & \\ \text { BSET2 } \\ 2 & \mathrm{BSC} \\ \hline \end{array}$ | ${ }^{3} \mathrm{BCC}{ }^{3}$ | $\begin{array}{\|cc\|} \hline & \text { LSR }^{5} \\ 2 & \text { DTR } \end{array}$ | $\begin{gathered} \text { LSRA }^{3} \\ 1 \quad \text { INH } \\ \hline \end{gathered}$ | $$ | $\left.\right\|_{2}{ }^{\text {LSR }}{ }^{6}$ | $$ |  |  | $\underbrace{2}{ }^{2} \quad{ }^{2} \quad \mathrm{MMM}$ | $\begin{gathered} \text { AND }^{3} \\ \hline \end{gathered}$ | $$ | $$ | $$ | $$ | $\begin{gathered} 4 \\ 0100 \end{gathered}$ |
| $\begin{gathered} 5 \\ 0101 \end{gathered}$ | BRCLR2  <br> 3 BTB | $\begin{array}{\|rr\|} \hline & 5 \\ 3 & \text { BCLR2 } \\ 2 & B S C \\ \hline \end{array}$ | $2^{\mathrm{BCS}^{3}}{ }^{3}$ |  |  |  |  |  |  |  | ${ }_{2}{ }_{2}{ }_{2}$ BIT $^{2}$ | $2^{3}{ }^{\text {BIT }}{ }^{3}$ | $\begin{array}{\|lll\|} \hline & & 4 \\ & \text { BIT } & \\ \hline & \text { EXT } \\ \hline \end{array}$ | ${ }_{3} \mathrm{BIT}^{5}$ | ${ }_{2}^{\|c\|}{ }_{2} \mathrm{BIT}^{4}$ | $\begin{array}{\|cc\|} \hline & \\ & \text { BIT } \\ 1 & \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 0101 \\ \hline \end{gathered}$ |
| $\begin{gathered} 6 \\ 0110 \end{gathered}$ | $\begin{array}{\|r\|r\|} \hline & 5 \\ \text { BRSET3 } \\ 3 & \text { BTB } \\ \hline \end{array}$ | $\begin{array}{\|r\|r\|} \hline & 5 \\ \text { BSET3 } \\ 2 & \text { BSC } \\ \hline \end{array}$ |  | $$ | $\begin{aligned} & \mathrm{RORA}^{3} \\ & 1 \text { INHY } \end{aligned}$ | $$ | $$ | $$ |  |  | $\begin{array}{\|c\|c\|}  & { }^{2} \\ 2 \quad I M M \\ \hline \end{array}$ | $2^{\text {LDA }^{3}}$ | ${ }_{3} \text { LDA }^{4}$ | $\begin{array}{\|l\|} \hline \\ \hline \end{array}{ }^{5}{ }^{5}{ }^{3} 1 \times 2 A^{3}$ | $$ | $\begin{array}{\|cc\|} \hline \text { LDA }^{3} \\ \hline \end{array}$ | $\begin{gathered} 6 \\ 0110 \end{gathered}$ |
| $\begin{gathered} 7 \\ 0111 \end{gathered}$ | BRCLR3  <br> 3 BTB$\|$ | $\begin{array}{\|rr\|}  & 5 \\ \text { BCLR3 } \\ 2 & B S C \\ \hline \end{array}$ | $2 B E Q^{3}$ | $\underbrace{}_{2}{ }_{2}{ }^{5} \mathrm{DIR}^{5}$ | ASRA <br> 1 INH | $\left.\right\|_{\substack{3 \\ \text { ASRX } \\ 1 \\ 1 \\ \text { INH }}}$ | $\left.\right\|_{2}{ }_{2}{ }^{\text {ASR }}{ }^{6}$ | ${ }_{1} \quad \begin{array}{ll}  & 5 \\ & \text { ASR } \\ \hline \end{array}$ |  | TAX |  | 2 STA $^{4}$ | $\left\lvert\, \begin{array}{cc}  & 5 \\ & \text { STA }^{5} \\ 3 & \text { EXT } \end{array}\right.$ | $\begin{array}{\|cc\|} \hline & 6 \\ \hline & \text { STA } \\ \hline & 1 \times 2 \\ \hline \end{array}$ | $\left.\right\|_{2}{ }_{2}{ }^{\text {STA }}$ | ${ }_{1} \text { STA }^{4} 1 \mathrm{X}$ | $\begin{gathered} 7 \\ 0111 \end{gathered}$ |

Abbreviations for Address Modes:

| INH | $=$ Inherent |
| ---: | :--- |
| A | $=$ Accumulator |
| X | $=$ Index Register |
| IMM | $=$ Immediate |
| DIR | $=$ Direct |
| EXT | $=$ Extended |
| REL | $=$ Relative |
| BSC | $=$ Bit Set/Clear |
| BTB | $=$ Bit Test and Branch |



TABLE 8-7. HCMOS INSTUCTION SET OPCODE MAP (Continued)

|  | BIT <br> MANIPULATION |  | $\begin{array}{\|c\|} \hline \text { BRANCH } \\ \hline \text { REL } \\ \hline \end{array}$ | READ/MODIFY/WRITE |  |  |  |  | CONTROL |  | REGISTER/MEMORY |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BTB | BSC |  | DIR | INH | INH | IX1 | IX | INH | INH | IMM | DIR | EXT | IX2 | IX1 | IX |  |
| LOW HI | $\begin{gathered} 0 \\ 0000 \end{gathered}$ | $\begin{gathered} 1 \\ 0001 \end{gathered}$ | $\begin{gathered} 2 \\ 0010 \end{gathered}$ | $\begin{gathered} 3 \\ 0011 \end{gathered}$ | $\begin{gathered} 4 \\ 0100 \end{gathered}$ | $\begin{gathered} 5 \\ 0101 \end{gathered}$ | $\begin{gathered} 6 \\ 0110 \\ \hline \end{gathered}$ | $\begin{gathered} 7 \\ 0111 \end{gathered}$ | $\begin{gathered} 8 \\ 1000 \end{gathered}$ | $\begin{gathered} 9 \\ 1001 \end{gathered}$ | $\begin{gathered} A \\ 1010 \end{gathered}$ | $\begin{gathered} B \\ 1011 \end{gathered}$ | $\begin{gathered} C \\ 1100 \end{gathered}$ | $\begin{gathered} \text { D } \\ 1101 \end{gathered}$ | $\begin{gathered} E \\ 1110 \end{gathered}$ | $\begin{gathered} F \\ 1111 \end{gathered}$ | HI LOW |
| $\begin{gathered} 8 \\ 1000 \end{gathered}$ | $\begin{array}{\|r\|r} 5 \\ \text { BRSET4 } \\ 3 & \text { BTB } \end{array}$ | $\begin{array}{\|rr\|} \hline & 5 \\ \text { BSET4 } \\ 2 & \mathrm{BSC} \\ \hline \end{array}$ | $\begin{array}{cc} { }^{3} \mathrm{BHCC} \\ 2 \\ 2 & \text { REL } \\ \hline \end{array}$ | $\left.\right\|_{2}{ }_{2}{ }^{5}$ | $\left.\right\|_{1} \text { LSLA }^{3} \text { INH }$ | $\left.\right\|_{1} \operatorname{LSLX}^{3}$ | $2_{2}{ }^{L S L^{6}}$ | $1^{\text {LSL }^{5}}{ }^{5}$ |  | $\mathrm{CLC}^{2}$ | ${ }_{2}{ }^{2}{ }^{2} \quad \text { IMM }$ | $\left.\right\|_{2}{ }^{\text {EOR }}{ }^{3}$ | ${ }_{3} \text { EOR }^{4}{ }^{4}$ | $$ | ${ }_{2}{ }_{2}{ }^{\text {EOR }}{ }^{4}$ | $\boldsymbol{E O R}^{3} \mathrm{IX}$ | $\begin{gathered} 8 \\ 1000 \end{gathered}$ |
| $\begin{gathered} 9 \\ 1001 \end{gathered}$ | $\begin{array}{\|rr}  & 5 \\ \text { BRCLR4 } \\ 3 & \text { BTB } \end{array}$ | $\begin{array}{\|rr\|}  & 5 \\ \mathrm{BCLR} \\ 2 & \mathrm{BSC} \\ \hline \end{array}$ | $$ | $\mathrm{ROL}^{5}{ }^{2} \mathrm{DIR}$ | $\begin{array}{\|c}  \\ \mathrm{ROLA}^{3} \\ 1 \quad \text { INH } \\ \hline \end{array}$ | $\left\lvert\, \begin{gathered} \mathrm{ROLX}^{3} \\ 1 \quad \text { INH } \\ \hline \end{gathered}\right.$ | $\mathrm{ROL}^{6} \mathrm{IX}^{6}$ | $$ |  | ${ }^{2} \text { SEC }^{2}$ | ${ }^{2} \mathrm{ADC}^{2}$ | $\int_{2} \mathrm{ADC}^{3}$ | ${ }_{3}{ }_{3} \quad C^{4} C^{4}$ | ${ }^{3} \quad \begin{aligned} & 5 \\ & 3 \end{aligned}$ | ${ }_{2}{ }^{2} \quad{ }^{4}{ }^{4}$ | ${ }_{1} \mathrm{ADC}^{3} \mathrm{IX}$ | $\begin{gathered} 9 \\ 1001 \end{gathered}$ |
| $\begin{gathered} \text { A } \\ 1010 \end{gathered}$ | $\begin{array}{\|r} 5 \\ \text { BRSET5 } \\ 3 \\ \hline \end{array}$ | $$ |  | $\begin{array}{\|c} \mathrm{DEC}^{5} \\ 2 \quad \text { DIR } \\ \hline \end{array}$ | $$ | $$ | $$ | $$ |  | ${ }^{3} \mathrm{CLI}^{2}$ | $$ | $\left.\right\|^{{ }^{2} \text { ORA }^{3}}{ }_{2} \quad \text { DIR }$ | $\begin{array}{\|c\|c\|}  & { }^{4} \\ & \text { ORA } \\ 3 \quad \text { EXT } \end{array}$ | $\begin{array}{\|cc\|}  & 5 \\ \text { ORA }^{5} \\ \hline \end{array}$ | $$ | $\begin{array}{\|c\|c\|}  & 3 \\ { }^{\text {ORA }} \\ \hline \end{array}$ | $\begin{gathered} \text { A } \\ 1010 \end{gathered}$ |
| $\begin{gathered} \text { B } \\ 1011 \end{gathered}$ | $\begin{array}{\|r} 5 \\ \text { BRCLR5 } \\ 3 \\ 3 \end{array}$ | $\begin{array}{\|r\|r\|}  & 5 \\ 3 & \text { BCLR5 } \\ 2 & \mathrm{BSC} \\ \hline \end{array}$ | $\begin{array}{ll}  & 3 \\ 2 & \mathrm{BMI}^{3} \\ 2 & \mathrm{REL} \\ \hline \end{array}$ |  |  |  |  |  |  | ${ }{ }^{2} \mathrm{SEI}{ }^{2}$ | $\begin{gathered} { }^{2} \quad{ }^{2} \\ 2 \quad I M M \\ \hline \end{gathered}$ | ${ }_{2}{ }^{\text {ADD }}{ }^{3}$ |  | ${ }^{3}{ }^{2 D D}{ }^{5} \quad \text { IX2 }$ | $$ | ${ }_{1}{ }^{\text {ADD }^{3}}{ }^{3}$ | $\begin{gathered} B \\ 1011 \end{gathered}$ |
| $\begin{gathered} C \\ 1100 \end{gathered}$ | $\begin{array}{\|r\|r} 5 \\ \text { BRSET6 } \\ 3 & \text { BTB } \\ \hline \end{array}$ | $\begin{array}{\|rr\|} \hline & 5 \\ \text { BSET6 } \\ 2 & \text { BSC } \\ \hline \end{array}$ | BMC 2 REL | $\left.\right\|_{2}{ }^{2 N C^{5}}$ | ${ }_{1} \mathrm{INCA}^{3}$ | $\begin{array}{\|c\|} \text { INCX }^{3} \\ 1 \mathrm{NH} \end{array}$ | ${ }_{2} \mathrm{INC}^{6}$ | $$ |  | ${ }^{2}{ }^{2}{ }^{2} \quad \mathrm{INH}$ |  | ${ }_{2} \mathrm{JMP}^{2}$ | ${ }_{3} \mathrm{JMP}^{3}$ | $\begin{array}{\|c\|c\|}  & 4 \\ 3 & \mathrm{JMP}^{4} \\ \hline \end{array}$ | ${ }^{2}{ }^{3}{ }^{3}{ }^{3}$ | $\mathrm{JMP}^{2} \mathrm{IX}$ | $\begin{gathered} C \\ 1100 \\ \hline \end{gathered}$ |
| $\begin{gathered} \text { D } \\ 1101 \end{gathered}$ | 5 <br> BRCLR6 <br> 3 <br> 3 | $\begin{array}{\|rr\|} \hline & 5 \\ 3 & \text { BCLR6 } \\ 2 & B S C \\ \hline \end{array}$ | $$ | $$ | $\begin{array}{\|r} 3 \\ \text { TSTA } \\ 1 \quad \mathrm{INH} \\ \hline \end{array}$ | $\begin{array}{\|c} \mathrm{TSTX}^{3} \\ \mathrm{TSH}^{\mathrm{TS}} \quad \mathrm{INH} \\ \hline \end{array}$ | $$ | ${ }^{2} \mathrm{TST}^{4}{ }^{4} \mathrm{Ix}$ |  | ${ }^{2}{ }^{\mathrm{NOP}}{ }^{2}$ | $2^{2} \quad{ }_{2} \quad{ }^{6}$ | $\underbrace{}_{2}{ }^{3 S R}{ }^{5}$ | $\begin{array}{\|c\|c\|}  & 6 \\ 3 & \text { JSR } \\ \hline \end{array}$ | $$ | $$ | ${ }_{1} \mathrm{JSR}^{5}$ | $\begin{gathered} \text { D } \\ 1101 \end{gathered}$ |
| $\underset{1110}{E}$ | $\begin{array}{\|r\|r} 5 & 5 \\ \text { BRSET7 } \\ 3 & \text { BTB } \end{array}$ | $\begin{array}{\|r\|r\|} \hline & 5 \\ \hline \text { BSET7 } \\ 2 & \mathrm{BSC} \\ \hline \end{array}$ | $$ |  |  |  |  |  | $$ |  | $$ | $\underbrace{}_{2} \mathrm{LDX}^{3}$ | $$ | $\begin{aligned} & \text { LDX }^{5} \\ & 3 \quad \text { IX2 } \\ & \hline \end{aligned}$ | $$ | $\operatorname{LDX}^{3}{ }^{3}$ | $\begin{gathered} \text { E } \\ 1110 \end{gathered}$ |
| $\underset{1111}{F}$ | $\begin{array}{\|r\|r}  & 5 \\ \text { BRCLR7 } \\ 3 & \text { BTB } \end{array}$ | $\begin{array}{\|rr\|} \hline & 5 \\ \text { BCLR7 } \\ 2 & B S C \\ \hline \end{array}$ | $2 \quad \mathrm{BEL}$ | $\left.\right\|_{2}{ }_{2}{ }^{5}$ | $\underset{1}{\mathrm{CLRA}^{3}}{ }_{\mathrm{INH}}$ | $\underset{1}{\mathrm{CLRX}^{3}}{ }^{3}$ | ${ }_{2}{ }_{2}{ }^{\text {CLR }}{ }^{6}$ | $\mathrm{Cl}^{2} \mathrm{CLR}^{5}$ | $\text { WAIT }^{2}{ }^{2} \quad \mathrm{INH}^{2}$ | ${ } \quad{ }^{2}{ }^{2} \quad \text { IXA }$ |  | $\left.\right\|_{2}{ }_{2}{ }^{\text {STX }}{ }^{4}$ | $\int_{3} \text { STX }^{5}$ | $\left.\right\|_{3}{ }_{3} \mathrm{STX}^{6} \mathrm{IX2}$ | $\left.\right\|_{2}{ }_{2}{ }^{\text {STX }}{ }^{5}$ | $\int_{1} \operatorname{STX}_{1 x}^{4}$ | $\underset{1111}{F}$ |

Abbreviations for Address Modes:

| INH | $=$ Inherent |
| ---: | :--- |
| A | $=$ Accumulator |
| $X$ | $=$ Index Register |
| IMM | $=$ Immediate |
| DIR | $=$ Direct |
| EXT | $=$ Exiended |
| REL | $=$ Relative |
| BSC | $=$ Bit Set/Clear |
| BTB | $=$ Bit Test and Branch |



## ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code to all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) permit accessing tables throughout memory. Short absolute (direct) and long absolute (extended) addressing are also included. One and two byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory. Table 8-7 shows the addressing modes for each instruction, with the effects each instruction has on the condition code register.

The term "effective address" (EA) is used in describing the various addressing modes, and is defined as the byte address to or from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate "contents of" the location or register referred to; e.g., (PC) indicates the contents of the location pointed to by the PC. An arrow indicates "is replaced by", and a colon indicates concatenation of two bytes.

## Inherent

In inherent instructions, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, and no other arguments, are included in this mode.

## Immediate

In immediate addressing, the operand is contained in the byte immediately following the opcode. Immediate addressing is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

$$
E A=P C+1 ; P C \leftarrow P C+2
$$

## Direct

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two byte instruction. This includes most on-chip RAM and all I/O registers. Direct addressing is efficient in both memory and time.

$$
E A=(P C+1) ; P C \leftarrow P C+2
$$

Address Bus High $\leftarrow 0$; Address Bus Low $\leftarrow(P C+1)$

## Extended

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing modes are capable of referencing arguments anywhere in memory with a single three-byte instruction.

$$
E A=(P C+1):(P C+2) ; P C \longleftarrow P C+3
$$

Address Bus High $\leftarrow(P C+1)$; Address Bus Low $\leftarrow(P C+2)$

## Indexed, No Offset

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is used to move a pointer through a table or to address a frequently referenced RAM or I/O location.

$$
\begin{gathered}
E \mathrm{~A}=\mathrm{X} ; \mathrm{PC} \leftarrow \mathrm{PC}+1 \\
\text { Address Bus High } \leftarrow 0 \text {; Address Bus Low } \leftarrow \mathrm{X}
\end{gathered}
$$

## Indexed, 8-Bit Offset

Here the EA is obtained by adding the contents of the byte following the opcode to that of the index register; therefore, the operand is located anywhere within the lowest 511 memory locations. For example, this mode of addressing is useful for selecting the mth element in a $n$ element table. All instructions are two bytes. The content of the index register ( S ) is not changed. The content of (PC +1) is an unsigned 8-bit integer. One byte offset indexing permits look-up tables to be easily accessed in either RAM or ROM.

$$
E A=X+(P C+1) ; P C \leftarrow P C+2
$$

Address Bus High $\leftarrow K$; Address Bus Low $\leftarrow \mathrm{X}+(\mathrm{PC}+1)$ where: $K=$ the carry from the addition of $x+(P C+1)$.

## Indexed, 16-Bit Offset

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed 8-bit offset, except that this three byte instruction allows tables to be anywhere in memory (e.g., jump tables in ROM). The content of the index register is not changed.

$$
\begin{aligned}
\mathrm{EA}= & \mathrm{X}+[(\mathrm{PC}+1):(\mathrm{PC}+2)] ; \mathrm{PC} \leftarrow \mathrm{PC}+3 \\
& \text { Address Bus High } \leftarrow(\mathrm{PC}+1)+\mathrm{K} \\
& \text { Address Bus Low } \leftarrow \mathrm{X}+(\mathrm{PC}+2)
\end{aligned}
$$

where: $K=$ The carry from the addition of $X+(P C+2)$

## Relative

Relative addressing is only used in branch instructions. in relative addressing, the content of the 8-bit signed byte following the opcode (the offset) is added to the PC if and only if the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is limited to the range of -126 to +129 bytes from the branch instruction opcode location.

$$
\begin{gathered}
E A=P C+2+(P C+1) ; P C \leftarrow E A \text { if branch taken; } \\
\text { otherwise }, E A=P C \leftarrow P C+2
\end{gathered}
$$

## Bit Set/Clear

Direct addressing and bit addressing are combined in instructions which set and clear individual memory and I/O bits. In the bit set and clear instructions, the byte is specified as a direct address in the location following the opcode. The first 256 addressable locations are thus accessed. The bit to be modified within that byte is specified in the first three bits of the opcode. The bit set and clear instructions occupy two bytes, one for the opcode (including the bit number) and the other to address the byte which contains the bit of interest.

$$
\begin{gathered}
E A=(P C+1) ; P C \leftarrow P C+2 \\
\text { Address Bus High } \leftarrow 0 \text {; Address Bus Low } \leftarrow(P C+1)
\end{gathered}
$$

## Bit Test and Branch

Bit test and branch is a combination of direct addressing, bit set/clear addressing, and relative addressing. The actual bit to be tested, within the byte, is specified within the low order nibble of the opcode. The address of the data byte to be tested is located via a direct address in the location following the opcode byte (EA1). The signed relative 8-bit offset is in the third byte (EA2) and is added to the PC if the specified bit is set or cleared in the specified memory location. This single three
byte instruction allows the program to branch based on the condition of any bit in the first 256 locations of memory.

$$
E A 1=(P C+1)
$$

Address Bus High $\leftarrow 0$; Address Bus Low $\leftarrow(P C+1)$ $E A 2=P C+3+(P C+2) ; P C \leftarrow E A 2$ if branch taken; otherwise, $\mathrm{PC} \leftarrow \mathrm{PC}+3$

## Electrical Specifications

## INTRODUCTION

This section contains the electrical specifications and associated timing information.
MAXIMUM RATINGS (Voltages Referenced to VSS)

| RATINGS | SYMBOL | VALUE | UNIT |
| :---: | :---: | :---: | :---: |
| Supply Voltage | VDD | -0.5 to +7 | V |
| Input Voltage | $\mathrm{V}_{\text {in }}$ | $\begin{gathered} V_{S S}-0.3 \text { to } \\ V_{D D}+0.3 \end{gathered}$ | V |
| Self-Check Mode (IRQ Pin Only) | $\mathrm{v}_{\text {in }}$ | $\begin{gathered} V_{S S}-0.3 \text { to } \\ 2 \times V_{D D}+0.3 \\ \hline \end{gathered}$ | V |
| Current Drain Per Pin Excluding $V_{D D}$ and $V_{S S}$ | 1 | 25 | mA |
|  | $\mathrm{T}_{\text {A }}$ | -40 to +125 <br> 0 to +70 <br> 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

This device contains circuitry to protect the inputs against damage due to high static voltages of electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that $V_{\text {in }}$ and $V_{\text {out }}$ be constrained to the range $V_{S S}<\left(V_{\text {in }}\right.$ or $\left.V_{\text {out }}\right)<$ $V_{D D}$. Reliability of operation is enhanced if unused inputs except OSC2 are connected to an appropriate logic voltage level (e.g., either $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ ).

## THERMAL CHARACTERISTICS

| CHARACTERISTICS | SYMBOL | VALUE | UNIT |
| :---: | :---: | :---: | :---: |
| Thermal Resistance | OJA |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Ceramic Dual-In-Line |  | 50 |  |
| Plastic Dual-In-Line |  | 100 |  |
| Plastic Chip Carrier |  | 70 |  |
| Metric Plastic Quad Flat Pack |  | 120 |  |


| PINS | R1 | R2 | C |
| :---: | :---: | :---: | :---: |
| $V_{D D}=4.5 \mathrm{~V}$ |  |  |  |
| $\begin{aligned} & \text { PAO - PA7, PB0 - PB7 } \\ & \text { PC0 - PC7, PD6 } \end{aligned}$ | $3.26 \mathrm{k} \Omega$ | $2.38 \mathrm{k} \Omega$ | 50 pF |
| PD1 - PD4 | $1.9 \mathrm{k} \Omega$ | $2.26 \mathrm{k} \Omega$ | 200 pF |
| $V_{D D}=3.0 \mathrm{~V}$ |  |  |  |
| $\begin{aligned} & \text { PAO - PA7, PB0 - PB7 } \\ & \text { PCO - PC7, PD6 } \end{aligned}$ | $10.19 \mathrm{k} \Omega$ | $6.32 \mathrm{k} \Omega$ | 50 pF |
| PD1 - PD4 | $6 \mathrm{k} \Omega$ | $6 \mathrm{k} \Omega$ | 200 pF |



FIGURE 9.1. EQUIVALENT TEST LOAD

## POWER CONSIDERATIONS

The average chip-junction temperature, $T_{J}$, in ${ }^{\circ} \mathrm{C}$ can be obtained from: $T_{J}=T_{A}+\left(P_{D} \bullet \theta_{J A}\right)$
Where: $T_{A}=$ Ambient Temperature, ${ }^{\circ} \mathrm{C}$
$\theta_{\mathrm{JA}}=$ Package Thermal Resistance, Junction-to-Ambient, ${ }^{\circ} \mathrm{C} / \mathrm{W}$
$P_{D}=P_{\text {INT }}+P_{I / O}$
$P_{\text {INT }}=I_{\text {CC }} \times V_{\text {CC }}$, Watts - Chip Internal Power $P_{1 / O}=$ Power Dissipation on Input and Output Pins User Determined

For most applications $\mathrm{Pl}_{\mathrm{I} / \mathrm{O}}<\mathrm{P}_{\mathrm{INT}}$ and can be neglected.

An approximate relationship between $P_{D}$ and $T J$ (if $P_{I / O}$ is neglected) is: $P_{D}=K \div\left(T_{J}+273^{\circ} \mathrm{C}\right)$

Solving equations 1 and 2 for $K$ gives:
$K=P_{D} \cdot\left(T_{A}+273^{\circ} \mathrm{C}\right)+\theta_{J A} \cdot P_{D}{ }^{2}$
Where $K$ is a constant pertaining to the particular part. K can be determined from equation 3 by measuring $P_{D}$ (at equilibrium) for a known $T_{A}$. Using this value of $K$ the values of $P_{D}$ and $T_{J}$ can be obtained by solving equations (1) and (2) iteratively for any value of $\mathrm{T}_{\mathrm{A}}$.

## CDP68HC05C4, CDP68HC05C8, CDP68HC05C7 ELECTRICAL SPECIFICATIONS

## CDP68HC05C4, CDP68HC05C8, CDP68HC05C7

DC ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \mathrm{dc} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \mathrm{dc}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ unless otherwise noted)

| CHARACTERISTIC | SYMBOL | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |
| Output Voltage, L LOAD $<10 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.1 | V |
|  | $\mathrm{V}_{\mathrm{OH}}$ | VDD-0.1 | - | - |  |
| Output High Voltage $(\mathrm{ILOAD}=0.8 \mathrm{~mA}) \mathrm{PAO}-\mathrm{PA}, \mathrm{PBO}-\mathrm{PB} 7, \mathrm{PCO}-\mathrm{PC} 7, \mathrm{TCMP}$ | $\mathrm{VOH}_{\mathrm{OH}}$ | $V_{D D}-0.8$ | - | - | V |
| (LIOAD $=1.6 \mathrm{~mA}$ ) PD1 - PD4 | $\mathrm{V}_{\mathrm{OH}}$ | VDD -0.8 | - | - |  |
| Output Low Voltage $(\mathrm{ILOAD}=1.6 \mathrm{~mA}) \text { PA0 - PA7, PBO - PB7, PC0 - PC7, PD1 - PD4, TCMP }$ | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.4 | V |
| Input High Voltage $\begin{aligned} & \text { PAO - PA7, PBO - PB7, PCO - PC7, PDO - PD5, PD7, TCAP, } \overline{\mathrm{RQQ}} \text {, } \\ & \overline{R E S E T}, \mathrm{OSC} 1 \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \times V_{\text {DD }}$ | - | VDD | v |
| Input Low Voltage $\begin{aligned} & \text { PAO - PA7, PB0 - PB7, PC0 - PC7, PDO - PD5, PD7, TCAP, } \overline{\mathrm{IRQ}} \text {, } \\ & \overline{R E S E T}, ~ O S C 1 ~ \end{aligned}$ | VIL | VSS | - | $0.2 \times V_{\text {DD }}$ | V |
| Data Retention Mode ( $0^{\circ}$ to $70^{\circ} \mathrm{C}$ ) | $\mathrm{V}_{\text {RM }}$ | 2 | - | - | V |
| Supply Current (See Notes) Run | IDD | - | 3.5 | 7 | mA |
| Wait | IDD | - | 1.6 | 4 |  |
| Stop $25^{\circ} \mathrm{C}$ | IDD | - | 2 | 50 | $\mu \mathrm{A}$ |
| $0^{\circ}$ to $70^{\circ} \mathrm{C}$ | IDD | - | - | 140 |  |
| $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ | IDD | - | - | 180 |  |
| $-40^{\circ}$ to $+125^{\circ} \mathrm{C}$ | IDD | - | - | 250 |  |
| I/O Ports Hi-Z Leakage Current PA0-PA7, PB0-PB7, PC0 - PC7, PD1 - PD4 | IL | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { Input Current } \\ & \text { RESET, IRQ, TCAP, OSC1, PDO, PD5, PD7 } \end{aligned}$ | lin | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Capacitance Ports (as Input or Output) $\overline{\text { RESET, }} \overline{\mathrm{IRQ}}, \mathrm{TCAP}, \mathrm{OSC} 1, ~ P D O-P D 5, ~ P D 7$ | COUT | - | - | 12 | pF |
|  | $\mathrm{CIN}^{\text {I }}$ | - | - | 8 |  |

## NOTES

1. All values shown reflect average measurements.
2. Typical values at midpoint of voltage range, $25^{\circ} \mathrm{C}$ only.
3. Wait IDD: Only timer system active ( $S P E=T E=R E=0$ ). If SPI, $S C I$ active ( $S P E=T E=R E=1$ ) add $10 \%$ current draw.
4. Run (Operating) IDD, Wait IDD: Measured using external square-wave clock source (fosC $=4.2 \mathrm{MHz}$ ), all inputs 0.2 V from rail, no DC loads, less than 50 pF on all outputs, $C_{L}=20 p F$ on OSC2.
5. Wait, Stop IDD: All ports configured as inputs, $\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$.
6. Stop IDD measured with OSC1 $=V_{\text {SS }}$.
7. Wait IDD is affected linearly by the OSC2 capacitance.

## CDP68HC05C4, CDP68HC05C8, CDP68HC05C7

DC ELECTRICAL CHARACTERISTICS $\left(V_{D D}=3.3 \mathrm{~V} \mathrm{dc} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ unless otherwise noted)

| CHARACTERISTIC | SYMBOL | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |
| Output Voltage, ILOAD $\leq 10 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.1 | V |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}-0.1$ | - | - |  |
| Output High Voltage $(\mathrm{ILOAD}=0.2 \mathrm{~mA}) \text { PAO }-\mathrm{PA}, \text { PBO }-\mathrm{PB} 7, \text { PCO }-\mathrm{PC} 7, \text { TCMP }$ | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-0.3$ | - | - | V |
| (ILOAD $=0.4 \mathrm{~mA}$ ) PD1 - PD 4 | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}-0.3$ | - | - |  |
| Output Low Voltage $(\text { ILOAD }=0.4 \mathrm{~mA}) \text { PAO }- \text { PA7, PBO - PB7, PC0 - PC7, PD1 - PD4, TCMP }$ | $\mathrm{VOL}_{\text {O }}$ | - | - | 0.3 | V |
| Input High Voltage $\begin{aligned} & \text { PAO - PA7, PB0 - PB7, PC0 - PC7, PDO - PD5, PD7, TCAP, } \overline{\mathrm{IRQ}} \text {, } \\ & \text { RESET, OSC1 } \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \times V_{\text {DD }}$ | - | $V_{\text {DD }}$ | V |
| $\begin{aligned} & \text { Input Low Voltage } \\ & \text { PAO - PA7, PB0 - PB7, PC0 - PC7, PDO - PD5, PD7, TCAP, } \overline{\mathrm{RQQ}} \text {, } \\ & \text { RESET, OSC1 } \end{aligned}$ | VIL | VSS | - | $0.2 \times \mathrm{V}$ DD | V |
| Data Retention Mode ( $0^{\circ}$ to $70^{\circ} \mathrm{C}$ ) | $\mathrm{V}_{\text {RM }}$ | 2 | - | - | V |
| Supply Current (See Notes) Run | IDD | - | 1 | 2.5 | mA |
| Wait | IDD | - | 0.5 | 1.4 |  |
| Stop $25^{\circ} \mathrm{C}$ | IDD | - | 1 | 30 | $\mu \mathrm{A}$ |
| $0^{\circ}$ to $70^{\circ} \mathrm{C}$ | IDD | - | - | 80 |  |
| $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ | IDD | - | - | 120 |  |
| $-40^{\circ}$ to $+125^{\circ} \mathrm{C}$ | IDD | - | - | 175 |  |
| I/O Ports Hi-Z Leakage Current PAO-PA7, PB0-PB7, PC0-PC7, PD1 - PD4 | IIL | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Input Current RESET, IRQ, TCAP, OSC1, PDO, PD5, PD7 | In | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Capacitance Ports (as Input or Output) $\overline{R E S E T}, \overline{I R Q}$, TCAP, OSC1, PDO - PD5, PD7 | COUT | - | - | 12 | pF |
|  | $\mathrm{CiN}^{\text {I }}$ | - | - | 8 |  |

NOTES:

1. All values shown reflect average measurements.
2. Typical values at midpoint of voltage range, $25^{\circ} \mathrm{C}$ only.
3. Wait IDD: Only timer system active ( $S P E=T E=R E=0$ ). If $S P I, S C I$ active ( $S P E=T E=R E=1$ ) add $10 \%$ current draw.
4. Run (Operating) I ${ }^{D D}$. Wait IDD: Measured using external square-wave clock source (fOSC $=2.0 \mathrm{MHz}$ ), all inputs 0.2 V from rail, no DC loads, less than 50 pF on all outputs, $C_{L}=20 p F$ on OSC2.
5. Wait, Stop IDD: All ports configured as inputs, $\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$.
6. Stop IDD measured with OSC1 $=V_{S S}$.
7. Wait IDD is affected linearly by the OSC2 capacitance.

## CDP68HC05C4, CDP68HC05C8, CDP68HC05C7

CONTROL TIMING ( $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \mathrm{dc} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \mathrm{dc}, \mathrm{T}_{\mathrm{A}}=-40$ to $+125^{\circ} \mathrm{C}$ )

| CHARACTERISTIC | SYMBOL | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. |  |
| Frequency of Operation Crystal Option | fosc | - | 4.2 | MHz |
| External Clock Option | fosc | dc | 4.2 |  |
| Internal Operating Frequency Crystal (fosc +2 ) | ${ }^{\text {fop }}$ | - | 2.1 | MHz |
| External Clock (fosc +2 ) | $\mathrm{f}_{\mathrm{op}}$ | dc | 2.1 |  |
| Cycle Time (See Figure 3-1) | $\mathrm{t}_{\text {cyc }}$ | 480 | - | ns |
| Crystal Oscillator Startup Time for AT-cut Crystal (See Figure 3-1) | toxov | - | 100 | ms |
| Stop Recovery Startup Time (AT-cut Crystal Oscillator) (See Figure 9-2) | tilch | - | 100 | ms |
| RESET Pulse Width (See Figure 3-1) | $t_{\text {RL }}$ | 1.5 | - | $\mathrm{t}_{\text {cyc }}$ |
| Timer Resolution** | $t_{\text {RESL }}$ | 4.0 | - | ${ }^{\text {teyc }}$ |
| Input Capture Pulse Width (See Figure 9-3) | tTH, tTL | 125 | - | ns |
| Input Capture Pulse Period (See Figure 9-3) | tTLTL | *** | - | $\mathrm{t}_{\text {cyc }}$ |
| Interrupt Pulse Width Low (Edge-Triggered) (See Figure 3-4) | tILIH | 125 | - | ns |
| Interrupt Pulse Period (See Figure 3-4) | tilil | * | - | $\mathrm{t}_{\text {cyc }}$ |
| OSC1 Pulse Width | ${ }^{\text {O }}$ OH, ${ }^{\text {OL }}$ | 90 | - | ns |

* The minimum period tilil should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 tcyc-
** Since a 2-bit prescaler in the timer must count four internal cycles ( $\mathrm{t}_{\mathrm{cyc}}$ ), this is the limiting minimum factor in determining the timer resolution.
*** The minimum period tTLTL should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 tcyc-


## CDP68HC05C4, CDP68HC05C8, CDP68HC05C7

CONTROL TIMING (VDD $=3.3 \mathrm{~V}$ dc $\pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=\mathrm{OV} \mathrm{dc}, \mathrm{T}_{\mathrm{A}}=-40$ to $+125^{\circ} \mathrm{C}$ )

| CHARACTERISTIC | SYMBOL | Limits |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. |  |
| Frequency of Operation Crystal Option | fosc | - | 2.0 | MHz |
| External Clock Option | fosc | dc | 2.0 |  |
| Internal Operating Frequency Crystal (fosc +2 ) | ${ }^{\text {fop }}$ | - | 1.0 | MHz |
| External Clock (fosc +2 ) | $f_{\text {op }}$ | dc | 1.0 |  |
| Cycle Time (See Figure 3-1) | $\mathrm{t}_{\mathrm{cyc}}$ | 1000 | - | ns |
| Crystal Oscillator Startup Time for AT-cut Crystal (See Figure 3-1) | toxov | - | 100 | ms |
| Stop Recovery Startup Time (AT-cut Crystal Oscillator) (See Figure 9-2) | tilch | - | 100 | ms |
| RESET Pulse Width (See Figure 3-1) | $t_{\text {RL }}$ | 1.5 | - | $t_{\text {cyc }}$ |
| Timer Resolution** | $t_{\text {RESL }}$ | 4.0 | - | $t_{\text {cyc }}$ |
| Input Capture Pulse Width (See Figure 9-3) | $t_{\text {TH, }}$, TLL | 250 | - | ns |
| Input Capture Pulse Period (See Figure 9-3) | tTLTL | *** | - | $t_{\text {cyc }}$ |
| Interrupt Pulse Width Low (Edge-Triggered) (See Figure 3-4) | tilit | 250 | - | ns |
| Interrupt Pulse Period (See Figure 3-4) | tILIL | * | - | $\mathrm{t}_{\text {cyc }}$ |
| OSC1 Pulse Width | toh, tOL | 200 | - | ns |

[^8]
## CDP68HC05C4, CDP68HC05C8, CDP68HC05C7

SERIAL PERIPHERAL INTERFACE (SPI) TIMING (Figure 9-4)
(VDD $=5.0 \mathrm{~V} \mathrm{dc} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \mathrm{dc}, \mathrm{T}_{\mathrm{A}}=-40$ to $+125^{\circ} \mathrm{C}$ )

| NUMBER | CHARACTERISTIC | SYMBOL | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
|  | Operating Frequency Master | $\mathrm{f}_{\mathrm{op}}(\mathrm{m})$ | dc | 0.5 | ${ }_{\text {fop }}{ }^{\text {*** }}$ |
|  | Slave | $\mathrm{f}_{\mathrm{op}}(\mathrm{s}$ ) | dc | 2.1 | MHz |
| 1 | Cycle Time Master | $\mathrm{t}_{\text {cyc }}(\mathrm{m})$ | 2.0 | - | $\mathrm{t}_{\mathrm{cyc}}$ |
|  | Slave | $\mathrm{t}_{\mathrm{cyc}}$ (s) | 480 | - | ns |
| 2 | Enable Lead Time Master | $t_{\text {lead }}(\mathrm{m})$ | * | - |  |
|  | Slave | $t_{\text {lead(s) }}$ | 240 | - | ns |
| 3 | Enable Lag Time Master | $t^{\operatorname{lag}(\mathrm{m})}$ | * | - |  |
|  | Slave | $\mathrm{t}_{\text {lag(s) }}$ | 240 | - | ns |
| 4 | Clock (SCK) High Time Master | $\mathrm{t}_{\text {w(SCKH) }}$ | 340 | - | ns |
|  | Slave | $\mathrm{t}_{\text {w }}$ (SCKH) ${ }^{\text {d }}$ | 190 | - | ns |
| 5 | Clock (SCK) Low Time Master | ${ }^{\text {w }}$ (SCKL) ${ }^{\text {m }}$ | 340 | - | ns |
|  | Slave | ${ }^{\text {t }}$ (SCKL) ${ }^{\text {s }}$ | 190 | - | ns |
| 6 | Data Setup Time (Inputs) Master | $t_{\text {su }}(\mathrm{m})$ | 100 | - | ns |
|  | Slave | $t_{\text {su }}$ (s) | 100 | - | ns |
| 7 | Data Hold Time (Inputs) Master | $t_{\text {h }}(\mathrm{m})$ | 100 | - | ns |
|  | Slave | $t_{\text {h }}(\mathrm{s})$ | 100 | - | ns |
| 8 | Access Time (Time to data active from high impedance state) Slave | $t_{a}$ | 0 | 120 | ns |
| 9 | Disable Time (Hold time to high impedance state) Slave | ${ }^{\text {dis }}$ | - | 240 | ns |
| 10 | Data Valid Master (Before Capture Edge) | $t_{v}(\mathrm{~m})$ | 0.25 | - | $\mathrm{t}_{\text {cyc }}(\mathrm{m})$ |
|  | Slave (After Enable Edge)** | $\mathrm{t}_{\mathrm{v}(\mathrm{s})}$ | - | 240 | ns |
| 11 | Data Hold Time (Outputs) Master (After Capture Edge) | tho(m) | 0.25 | - | $\mathrm{t}_{\mathrm{cyc}}(\mathrm{m})$ |
|  | Slave (After Enable Edge) | tho(s) | 0 | - | ns |
| 12 | Rise Time ( $20 \% \mathrm{~V}_{\mathrm{DD}}$ to $70 \% \mathrm{~V}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ ) SPI Outputs (SCK, MOSI, MISO) | $\mathrm{tr}_{\mathrm{r}}(\mathrm{m})$ | - | 100 | ns |
|  | SPI Inputs (SCK, MOSI, MISO, $\overline{\text { SS }}$ ) | $\mathrm{tr}_{\mathrm{r}}(\mathrm{s})$ | - | 2.0 | $\mu \mathrm{s}$ |
| 13 | Fall Time ( $20 \% V_{D D}$ to $70 \% V_{D D}, C_{L}=200 p F$ ) SPI Outputs (SCK, MOSI, MISO) | $t_{f}(\mathrm{~m})$ | - | 100 | ns |
|  | SPI Inputs (SCK, MOSI, MISO, $\overline{\text { SS }}$ ) | $\mathrm{tf}_{( }(\mathrm{s})$ | - | 2.0 | $\mu \mathrm{s}$ |

[^9]** Assumes 200 pF load on all SPI pins.
*** Note that the unit this specification uses is $\mathrm{f}_{\mathrm{op}}$ (internal operating frequency), not MHz! In the master mode the SPI bus is capable of running at one-half of the device's internal operating frequency, therefore 1.05 MHz maximum.

SERIAL PERIPHERAL INTERFACE (SPI) TIMING (Figure 9-4)
(VDD $=3.3 \mathrm{~V} \mathrm{dc} \pm 10 \%, V_{S S}=O V$ dc, $T_{A}=-40$ to $+125^{\circ} \mathrm{C}$ )

| NUMBER | CHARACTERISTIC | SYMBOL | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
|  | Operating Frequency Master | $f_{0 p}(\mathrm{~m})$ | dc | 0.5 | ${ }^{\prime}{ }_{\text {Op }}{ }^{* * *}$ |
|  | Slave | $\mathrm{f}_{\mathrm{op}(\mathrm{s})}$ | dc | 1.0 | MHz |
| 1 | Cycle Time Master | $\mathrm{t}_{\mathrm{cyc}}(\mathrm{m})$ | 2.0 | - | $\mathrm{t}_{\text {cyc }}$ |
|  | Slave | $\mathrm{t}_{\mathrm{cyc}}(\mathrm{s})$ | 1.0 | - | ns |
| 2 | Enable Lead Time Master | $t_{\text {lead }}(\mathrm{m})$ | * | - |  |
|  | Slave | ${ }_{\text {tead }}$ (s) | 500 | - | ns |
| 3 |  |  |  |  |  |

[^10]
## CDP68HCL05C4, CDP68HCL05C8, CDP68HCL05C7

DC ELECTRICAL CHARACTERISTICS ( $\mathrm{VDD}=5 \mathrm{~V} \mathrm{dc} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \mathrm{dc}, \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted)

| CHARACTERISTIC | SYMBOL | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |
| Output Voltage, ILOAD $\leq 10 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.1 | V |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-0.1$ | - | - |  |
| Output High Voltage $\text { (ILOAD }=0.8 \mathrm{~mA}) \text { PAO }-\mathrm{PA} 7, \text { PBO }-\mathrm{PB} 7, \text { PCO }-\mathrm{PC} 7, \text { TCMP }$ | VOH | $V_{D D}-0.8$ | - | - | V |
| (LIOAD $=1.6 \mathrm{~mA}$ ) PD1 - PD4 | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-0.8$ | - | - |  |
| Output Low Voltage $(\mathrm{ILOAD}=1.6 \mathrm{~mA}) \mathrm{PAO}-\mathrm{PA}, \mathrm{PBO}-\mathrm{PB} 7, \mathrm{PCO}-\mathrm{PC} 7, \mathrm{PD} 1-\mathrm{PD} 4, \text { TCMP }$ | $\mathrm{V}_{\text {OL }}$ | - | - | 0.4 | V |
| Input High Voltage $\begin{aligned} & \text { PAO - PA7, PB0 - PB7, PC0 - PC7, PDO - PD5, PD7, TCAP, } \overline{\mathrm{IRQ}} \text {, } \\ & \frac{\mathrm{RESET}, \mathrm{OSC} 1}{} \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \times \mathrm{V}_{\text {DD }}$ | - | VDD | V |
| Input Low Voltage $\begin{aligned} & \text { PAO - PA7, PBO - PB7, PC0 - PC7, PDO - PD5, PD7, TCAP, } \overline{\mathrm{RQQ}}, \\ & \text { RESET, OSC1 } \end{aligned}$ | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\text {SS }}$ | - | $0.2 \times V_{\text {DD }}$ | V |
| Data Retention Mode ( $0^{\circ}$ to $70^{\circ} \mathrm{C}$ ) | $V_{\text {RM }}$ | 2 | - | - | V |
| Supply Current (See Notes) Run | IDD | - | - | 5.0 | mA |
| Wait | IDD | - | - | 2.75 |  |
| Stop $25{ }^{\circ} \mathrm{C}$ | IDD | - | - | 15 | $\mu \mathrm{A}$ |
| $0^{\circ}$ to $70^{\circ} \mathrm{C}$ | ${ }^{1} \mathrm{DD}$ | - | - | 25 |  |
| I/O Ports Hi-Z Leakage Current PAO - PA7, PB0 - PB7, PC0 - PC7, PD1 - PD4 | IIL. | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { Input Current } \\ & \text { RESET, IRQ, TCAP, OSC1, PDO, PD5, PD7 } \end{aligned}$ | lin | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Capacitance Ports (as Input or Output) $\overline{\mathrm{RESET}}, \overline{\mathrm{RRQ}}, \mathrm{TCAP}, \mathrm{OSC} 1$, PDO - PD5, PD7 | Cout | - | - | 12 | pF |
|  | $\mathrm{CIN}_{\text {N }}$ | - | - | 8 |  |

NOTES:

1. All values shown reflect average measurements.
2. Typical values at midpoint of voltage range, $25^{\circ} \mathrm{C}$ only.
3. Wait IDD: Only timer system active ( $S P E=T E=R E=0$ ). If $S P I, S C I$ active ( $S P E=T E=R E=1$ ) add $10 \%$ current draw.
4. Run (Operating) I ${ }_{\mathrm{DD}}$, Wait ${ }^{\mathrm{IDD}}$ : Measured using external square-wave clock source (f $\mathrm{OSC}=4.2 \mathrm{MHz}$ ), all inputs 0.2 V from rail, no DC loads, less than 50 pF on all outputs, $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ on OSC2.
5. Wait, Stop $I_{D D}$ : All ports configured as inputs, $\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$.
6. Stop IDD measured with OSC1 $=\mathrm{V}_{\mathrm{SS}}$.
7. Wait IDD is affected linearly by the OSC2 capacitance.

DC ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{DD}}=2.4 \mathrm{~V}$ dc $-3.6 \mathrm{~V} \mathrm{dc}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ dc, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted)

| CHARACTERISTIC | SYMBOL | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |
| Output Voitage, load $\leq 10 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.1 | V |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-0.1$ | - | - |  |
| Output High Voltage $(\mathrm{ILOAD}=0.2 \mathrm{~mA}) \mathrm{PAO}-\mathrm{PA} 7, \mathrm{PBO}-\mathrm{PB}, \mathrm{PCO}-\mathrm{PC} 7, \mathrm{TCMP}$ | $\mathrm{VOH}_{\text {OH }}$ | $V_{D D}-0.3$ | - | - | V |
| ( 1 LOAD $=0.4 \mathrm{~mA}$ ) PD1 - PD4 | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}-0.3$ | - | - |  |
| Output Low Voltage $(\mathrm{ILOAD}=0.4 \mathrm{~mA}) \mathrm{PAO}-\mathrm{PA}, \mathrm{PBO}-\mathrm{PB} 7, \mathrm{PCO}-\mathrm{PC} 7, \mathrm{PD} 1-\mathrm{PD} 4, \mathrm{TCMP}$ | VOL | - | - | 0.3 | V |
| Input High Voltage $\begin{aligned} & \frac{\mathrm{PAO}-\mathrm{PA}, \mathrm{PBO}-\mathrm{PB} 7, \mathrm{PCO}-\mathrm{PC} 7, \mathrm{PDO}-\mathrm{PD} 5, \mathrm{PD} 7, \mathrm{TCAP}, \overline{\mathrm{RQ}},}{\mathrm{RESET}, \mathrm{OSC} 1} \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \times V_{\text {DD }}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Input Low Voltage $\begin{aligned} & \text { PAO - PA7, PBO - PB7, PCO - PC7, PDO - PD5, PD7, TCAP, } \overline{\mathrm{RQQ}}, \\ & \overline{\mathrm{RESET}}, \mathrm{OSC} 1 \end{aligned}$ | $\mathrm{V}_{\text {IL }}$ | VSS | - | $0.2 \times \mathrm{V}_{\text {DD }}$ | V |
| Data Retention Mode ( $0^{\circ}$ to $70^{\circ} \mathrm{C}$ ) | $\mathrm{V}_{\mathrm{RM}}$ | 2 | - | - | V |
| Supply Current ( 3.6 V dc at $\mathrm{f} \mathrm{OSC}=2 \mathrm{MHz}$ ) Run | IDD | - | - | 1.75 | mA |
| Wait | IDD | - | - | 900 | $\mu \mathrm{A}$ |
| Stop $\quad 25^{\circ} \mathrm{C}$ | IDD | - | - | 5 | $\mu \mathrm{A}$ |
| $0^{\circ}$ to $70^{\circ} \mathrm{C}$ | IDD | - | - | 10 | $\mu \mathrm{A}$ |
| Supply Current ( 2.4 V dc at ${ }^{\mathrm{O}} \mathrm{OSC}=1 \mathrm{MHz}$ ) Run | IDD | - | - | 750 | $\mu \mathrm{A}$ |
| Wait | IDD | - | - | 400 | $\mu \mathrm{A}$ |
| Stop $25^{\circ} \mathrm{C}$ | IDD | - | - | 2.0 | $\mu \mathrm{A}$ |
| $0^{\circ}$ to $70^{\circ} \mathrm{C}$ | IDD | - | - | 5.0 | $\mu \mathrm{A}$ |
| I/O Ports Hi-Z Leakage Current PAO-PA7, PB0-PB7, PC0-PC7, PD1-PD4 | IL | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { Input Current } \\ & \text { RESET, IRQ, TCAP, OSC1, PDO, PD5, PD7 } \end{aligned}$ | In | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Capacitance Ports (as input or Output) $\overline{\mathrm{RESET}}, \overline{\mathrm{IRQ}}, \mathrm{TCAP}, \mathrm{OSC} 1, \mathrm{PDO}$ - PD5, PD7 | Cout | - | - | 12 | pF |
|  | $\mathrm{CIN}^{\text {N }}$ | - | - | 8 |  |

## NOTES:

1. All values shown reflect average measurements.
2. Typical values at midpoint of voltage range, $25^{\circ} \mathrm{C}$ only.
3. Wait ' $D D$ : Only timer system active ( $S P E=T E=R E=0$ ). If $S P I, S C I$ active ( $S P E=T E=R E=1$ ) add $10 \%$ current draw.
4. Run (Operating) IDD. Wait IDD: Measured using external square-wave clock source, all inputs 0.2 V from rail, no DC loads, less than 50 pF on all outputs, $C_{L}=20 p F$ on OSC2.
5. Wait, Stop IDD: All ports configured as inputs, $\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$.
6. Stop IDD measured with OSC1 $=V_{S S}$.
7. Wait IDD is affected linearly by the OSC2 capacitance.

## CDP68HCL05C4, CDP68HCL05C8, CDP68HCLO5C7

CONTROL TIMING ( $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \mathrm{dc} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \mathrm{dc}, \mathrm{T}_{\mathrm{A}}=0$ to $+70^{\circ} \mathrm{C}$ )

| CHARACTERISTIC | SYMBOL | Limits |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. |  |
| Frequency of Operation Crystal Option | fosc | - | 4.2 | MHz |
| External Clock Option | fosc | dc | 4.2 |  |
| Internal Operating Frequency Cyrstal (fosc +2 ) | $f^{\text {fop }}$ | - | 2.1 | MHz |
| External Clock (fosc + 2) | $\mathrm{f}_{\mathrm{op}}$ | dc | 2.1 |  |
| Cycle Time (See Figure 3-1) | $\mathrm{t}_{\text {cyc }}$ | 480 | - | ns |
| Crystal Oscillator Startup Time for AT-cut Crystal (See Figure 3-1) | toxov | - | 100 | ms |
| Stop Recovery Startup Time (AT-cut Crystal Oscillator) (See Figure 9-2) | $t_{\text {ILCH }}$ | - | 100 | ms |
| RESET Pulse Width (See Figure 3-1) | $t_{\text {RL }}$ | 1.5 | - | $\mathrm{t}_{\mathrm{cyc}}$ |
| Timer Resolution** | trest | 4.0 | - | $\mathrm{t}_{\text {cyc }}$ |
| Input Capture Pulse Width (See Figure 9-3) | tTh, ${ }_{\text {TLL }}$ | 125 | - | ns |
| Input Capture Pulse Period (See Figure 9-3) | tote | *** | - | $\mathrm{t}_{\mathrm{cyc}}$ |
| Interrupt Pulse Width Low (Edge-Triggered) (See Figure 3-4) | tILIH | 125 | - | ns |
| Interrupt Pulse Period (See Figure 3-4) | tilil | * | - | $\mathrm{t}_{\text {cyc }}$ |
| OSC1 Pulse Width | ${ }^{\text {O }} \mathrm{OH}, \mathrm{t}^{\text {OL}}$ | 90 | - | ns |

* The minimum period IILIL should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 tcyc-
** Since a 2-bit prescaler in the timer must count four internal cycles ( $t_{\text {cyc }}$ ), this is the limiting minimum factor in determining the timer resolution.
*** The minimum period tTLTL should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 tcyc. $^{\text {che }}$

CDP68HCL05C4, CDP68HCL05C8, CDP68HCL05C7
CONTROL TIMING ( $\mathrm{V}_{\mathrm{DD}}=2.4 \mathrm{~V}$ dc $-3.6 \mathrm{~V} \mathrm{dc}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} \mathrm{dc}, \mathrm{T}_{\mathrm{A}}=0$ to $+70^{\circ} \mathrm{C}$ )

| CHARACTERISTIC | SYMBOL | LIMITS |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | @ 3.6 V dc |  | @ 2.4V dc |  |  |
|  |  | MIN. | MAX. | MIN. | MAX. |  |
| Frequency of Operation Crystal Option | fosc | - | 2.0 | - | 1.0 | MHz |
| External Clock Option | fosc | dc | 2.0 | dc | 1.0 | MHz |
| Internal Operating Frequency Cyrstal (fosc +2 ) | ${ }^{\text {fop }}$ | - | 1.0 | - | 0.5 | MHz |
| External Clock (fosc +2 ) | $\mathrm{f}_{\mathrm{op}}$ | dc | 1.0 | dc | 0.5 | MHz |
| Cycle Time (See Figure 3-1) | $\mathrm{t}_{\text {cyc }}$ | 1000 | - | 2000 | - | ns |
| Crystal Oscillator Startup Time for AT-cut Crystal (See Figure 3-1) | toxov | - | 100 | - | 100 | ms |
| Stop Recovery Startup Time (AT-cut Crystal Oscillator) (See Figure 9-2) | tlech | - | 100 | - | 100 | ms |
| RESET Pulse Width (See Figure 3-1) | $t_{\text {PL }}$ | 1.5 | - | 1.5 | - | $t_{\text {cyc }}$ |
| Timer Resolution** | trest | 4.0 | - | 4.0 | - | ${ }^{\text {teyc }}$ |
| Input Capture Pulse Width (See Figure 9-3) |  | 250 | - | 500 | - | ns |
| Input Capture Pulse Period (See Figure 9-3) | ITLTL | *** | - | *** | - | ${ }_{\text {che }}$ |
| Interrupt Pulse Width Low (Edge-Triggered) (See Figure 3-4) | HLIH | 250 | - | 500 | - | ns |
| Interrupt Puise Period (See Figure 3-4) | tilil | * | - | * | - | ${ }_{\text {teyc }}$ |
| OSC1 Pulse Width | ${ }^{\text {toh }}$, OL | 200 | - | 400 | - | ns |

[^11]
## CDP68HCL05C4, CDP68HCL05C8, CDP68HCL05C7

SERIAL PERIPHERAL INTERFACE (SPI) TIMING (Figure 9-4)
(VDD $=5.0 \mathrm{~V}$ dc $\pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \mathrm{dc}, \mathrm{T}_{\mathrm{A}}=0$ to $+70^{\circ} \mathrm{C}$ )

| NUMBER | CHARACTERISTIC | SYMBOL | LImits |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
|  | Operating Frequency Master | $\mathrm{f}_{\mathrm{op}}(\mathrm{m})$ | dc | 0.5 | $\mathrm{f}_{\text {op }}{ }^{\text {*** }}$ |
|  | Slave | $\mathrm{f}_{\mathrm{Op}(\mathrm{s})}$ | dc | 2.1 | MHz |
| 1 | Cycle Time Master | $\mathrm{t}_{\mathrm{cyc}}(\mathrm{m})$ | 2.0 | - | $\mathrm{t}_{\mathrm{cyc}}$ |
|  | Slave | $\mathrm{t}_{\mathrm{cyc}}(\mathrm{s})$ | 480 | - | ns |
| 2 | Enable Lead Time Master | $t_{\text {lead }}(\mathrm{m})$ | * | - |  |
|  | Slave | $t_{\text {lead(s) }}$ | 240 | - | ns |
| 3 | Enable Lag Time Master | $t_{\text {lag }}(\mathrm{m})$ | * | - |  |
|  | Slave | $t_{\text {lag(s) }}$ | 240 | - | ns |
| 4 | Clock (SCK) High Time Master | $t_{\text {w }}$ (SCKH) ${ }^{\text {m }}$ | 340 | - | ns |
|  | Slave | $\mathrm{t}_{\text {w }}$ (SCKH) ${ }^{\text {s }}$ | 190 | - | ns |
| 5 | Clock (SCK) Low Time Master | $t_{\text {w }}$ (SCKL)m | 340 | - | ns |
|  | Slave | ${ }^{\text {w }}$ (SCKL) ${ }^{\text {s }}$ | 190 | - | ns |
| 6 | Data Setup Time (Inputs) Master | $t_{\text {su }}(\mathrm{m})$ | 100 | - | ns |
|  | Slave | $t_{\text {su(s) }}$ | 100 | - | ns |
| 7 | Data Hold Time (Inputs) Master | $t_{\text {h }}(\mathrm{m})$ | 100 | - | ns |
|  | Slave | $\mathrm{th}_{\mathrm{h}}(\mathrm{s})$ | 100 | - | ns |
| 8 | Access Time (Time to data active from high impedance state) Slave | $\mathrm{ta}_{\text {a }}$ | 0 | 120 | ns |
| 9 | Disable Time (Hold time to high impedance state) Slave | $t_{\text {dis }}$ | - | 240 | ns |
| 10 | Data Valid Master (Before Capture Edge) | $t_{v}(\mathrm{~m})$ | 0.25 | - | $\mathrm{t}_{\mathrm{cyc}(\mathrm{m})}$ |
|  | Slave (After Enable Edge)** | $\mathrm{t}_{\mathrm{v}}(\mathrm{s})$ | - | 240 | ns |
| 11 | Data Hold Time (Outputs) Master (After Capture Edge) | tho(m) | 0.25 | - | $\mathrm{t}_{\mathrm{cyc}(\mathrm{m})}$ |
|  | Slave (After Enable Edge) | tho(s) | 0 | - | ns |
| 12 | Rise Time ( $20 \% \mathrm{~V}_{\mathrm{DD}}$ to $\mathbf{7 0 \%} \mathrm{V}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ ) SPI Outputs (SCK, MOSI, MISO) | $t_{r}(\mathrm{~m})$ | - | 100 | ns |
|  | SPI Inputs (SCK, MOSI, MISO, $\overline{\text { SS }}$ ) | $\mathrm{tr}_{\mathrm{r}}(\mathrm{s})$ | - | 2.0 | $\mu \mathrm{s}$ |
| 13 | Fall Time ( $20 \% \mathrm{~V}_{\mathrm{DD}}$ to $\mathbf{7 0 \%} \mathrm{V}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ ) SPI Outputs (SCK, MOSI, MISO) | $\left.\mathrm{tf}_{(\mathrm{m}} \mathrm{m}\right)$ | - | 100 | ns |
|  | SPI Inputs (SCK, MOSI, MISO, $\overline{\text { SS }}$ ) | $\mathrm{tf}_{\mathrm{f}}(\mathrm{s})$ | - | 2.0 | $\mu \mathrm{s}$ |

[^12]
## CDP68HCL05C4, CDP68HCL05C8, CDP68HCL05C7

SERIAL PERIPHERAL INTERFACE (SPI) TIMING (Figure 9-4)
$\left(V_{D D}=2.4 \mathrm{Vdc}-3.6 \mathrm{~V} \mathrm{dc}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} \mathrm{dc}, \mathrm{T}_{\mathrm{A}}=0\right.$ to $+70^{\circ} \mathrm{C}$ )


[^13]
## CDP68HSC05C4, CDP68HSC05C8, CDP68HSC05C7 ELECTRICAL SPECIFICATIONS

## CDP68HSC05C4, CDP68HSC05C8, CDP68HSC05C7

DC ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \mathrm{dc} \pm 10 \%, \mathrm{VSS}=0 \mathrm{~V} \mathrm{dc}, \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted)

| Characteristic | sYMbol | Limits |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | Max. |  |
| Output Voltage, LIOAD $\leq 10 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.1 | V |
|  | VOH | $\mathrm{V}_{\mathrm{DD}}-0.1$ | - | - |  |
| Output High Voltage <br> ( L LOAD $=0.8 \mathrm{~mA}$ ) PAO - PA7, PBO - PB7, PCO - PC7, TCMP | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}-0.8$ | - | - | v |
| $(\mathrm{LLOAD}=1.6 \mathrm{~mA}) \mathrm{PD1} 1-\mathrm{PD} 4$ | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}-0.8$ | - | - |  |
| Output Low Voltage <br> (lLOAD = 1.6 mA ) PAO - PA7, PB0-PB7, PC0 - PC7, PD1-PD4, TCMP | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.4 | v |
| Input High Voltage <br> PAO - PA7, PB0 - PB7, PCO - PC7, PD0 - PD5, PD7, TCAP, $\overline{1 R Q}$, RESET, OSC1 | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \times \mathrm{V}_{\text {D }}$ | - | VDD | v |
| ```Input Low Voltage PAO-PA7, PBO-PB7, PCO-PC7,PDO-PD5, PD7,TCAP, IRQ, RESET, OSC1``` | VIL | $\mathrm{v}_{\text {ss }}$ | - | $0.2 \times \mathrm{V}_{\mathrm{DD}}$ | v |
| Data Retention Mode ( $0^{\circ}$ to $70^{\circ} \mathrm{C}$ ) | $\mathrm{V}_{\mathrm{RM}}$ | 2 | - | - | V |
| Supply Current (See Notes) Run | IDD | - | 6.7 | 13.3 | mA |
| Wait | IDD | - | 3.0 | 7.6 |  |
| Stop $25^{\circ} \mathrm{C}$ | IDD | - | 2.0 | 50 | $\mu \mathrm{A}$ |
| $0^{\circ}$ to $70^{\circ} \mathrm{C}$ | IDD | - | - | 140 |  |
| I/O Ports Hi-Z Leakage Current PAO-PA7, PB0-PB7, PC0-PC7, PD1 - PD4 | ILL | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| $\frac{\text { Input Current }}{\text { RESET, }}$ IRQ, TCAP, OSC1, PDO, PD5, PD7 | 1 n | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Capacitance Ports (as Input or Output) $\overline{\text { RESET, }} \overline{\mathrm{IRQ}}, \mathrm{TCAP}, \mathrm{OSC} 1$, PDO - PD5, PD7 | COUT | - | - | 12 | pF |
|  | $\mathrm{CIN}^{\text {IN }}$ | - | - | 8 |  |

NOTES:

1. All values shown reflect average measurements.
2. Typical values at midpoint of voltage range, $25^{\circ} \mathrm{C}$ only.
3. Wait IDD: Only timer system active ( $S P E=T E=R E=0$ ). If $S P I, S C I$ active ( $S P E=T E=R E=1$ ) add $10 \%$ current draw.
4. Run (Operating) $I_{D D}$, Wait IDD: Measured using external square-wave clock source (f $O S C=8.0 \mathrm{MHz}$ ), all inputs 0.2 V from rail, no DC loads, less than 50 pF on all outputs, $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ on OSC2.
5. Wait, Stop IDD: All ports configured as inputs, $\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$.
6. Stop IDD measured with OSC1 $=V_{S S}$.
7. Wait IDD is affected linearly by the OSC2 capacitance.

## CDP68HSC05C4, CDP68HSC05C8, CDP68HSC05C7

DC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \mathrm{dc} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \mathrm{dc}, \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted)

| CHARACTERISTIC | SYMBOL | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |
| Output Voltage, ILOAD $\leq 10 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.1 | V |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-0.1$ | - | - |  |
| Output High Voltage $(\mathrm{ILOAD}=0.8 \mathrm{~mA}) \text { PAO }-\mathrm{PA} 7, \mathrm{PBO}-\mathrm{PB}, \mathrm{PCO}-\mathrm{PC} 7, \mathrm{TCMP}$ | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-0.3$ | - | - | V |
| ( $\mathrm{LOAD}=1.6 \mathrm{~mA}$ ) PD1 - PD4 | $\mathrm{VOH}^{\text {OH}}$ | $V_{D D}-0.3$ | - | - |  |
| Output Low Voltage $(\mathrm{ILOAD}=1.6 \mathrm{~mA}) \mathrm{PAO}-\mathrm{PA}, \mathrm{PBO}-\mathrm{PB} 7, \mathrm{PCO}-\mathrm{PC} 7, \mathrm{PD} 1-\mathrm{PD} 4, \text { TCMP }$ | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.3 | V |
| Input High Voltage $\begin{aligned} & \text { PAO - PA7, PBO - PB7, PC0 - PC7, PDO - PD5, PD7, TCAP, } \overline{\mathrm{RQQ}} \text {, } \\ & \text { RESET, OSC1 } \end{aligned}$ | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \times V_{\text {DD }}$ | - | $V_{\text {DD }}$ | V |
| Input Low Voltage $\begin{aligned} & \frac{\text { PAO - PA7, PBO - PB7, PCO - PC7, PDO - PD5, PD7, TCAP, } \overline{\mathrm{RQQ}},}{\text { RESET, OSC1 }} \end{aligned}$ | VIL | VSS | - | $0.2 \times V_{\text {DD }}$ | V |
| Data Retention Mode ( $0^{\circ}$ to $70^{\circ} \mathrm{C}$ ) | $\mathrm{V}_{\text {RM }}$ | 2 | - | - | V |
| Supply Current (See Notes) Run | IDD | - | 1.0 | 2.5 | mA |
| Wait | IDD | - | 0.5 | 1.4 |  |
| Stop $\quad 25^{\circ} \mathrm{C}$ | IDD | - | 1.0 | 30 | $\mu \mathrm{A}$ |
| $0^{\circ}$ to $70^{\circ} \mathrm{C}$ | IDD | - | - | 80 |  |
| I/O Ports Hi-Z Leakage Current PAO - PA7, PB0-PB7, PC0 - PC7, PD1 - PD4 | IIL | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { Input Current } \\ & \text { RESET, IRQ, TCAP, OSC1, PDO, PD5, PD7 } \end{aligned}$ | lin | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Capacitance Ports (as Input or Output) $\overline{R E S E T}, \overline{\mathrm{R} Q}, \mathrm{TCAP}, \mathrm{OSC} 1$, PDO-PD5, PD7 | Cout | - | - | 12 | pF |
|  | $\mathrm{CIN}_{\text {I }}$ | - | - | 8 |  |

NOTES:

1. All values shown reflect average measurements.
2. Typical values at midpoint of voltage range, $25^{\circ} \mathrm{C}$ only.
3. Wait IDD: Only timer system active ( $S P E=T E=R E=0$ ). If $S P I, S C l$ active ( $S P E=T E=R E=1$ ) add $10 \%$ current draw.
4. Run (Operating) $I_{D D}$, Wait $I_{D D}$ : Measured using external square-wave clock source (fOSC $=2.0 \mathrm{MHz}$ ), all inputs 0.2 V from rail, no DC loads, less than 50 pF on all outputs, $C_{L}=20 p F$ on OSC2.
5. Wait, Stop $I_{D D}$ All ports configured as inputs, $\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$.
6. Stop IDD measured with OSC1 $=V_{\text {SS }}$.
7. Wait IDD is affected linearly by the OSC2 capacitance.

## CDP68HSC05C4, CDP68HSC05C8, CDP68HSC05C7

CONTROL TIMING ( $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \mathrm{dc} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \mathrm{dc}, \mathrm{T}_{\mathrm{A}}=0$ to $\left.+70^{\circ} \mathrm{C}\right)$

| CHARACTERISTIC | SYMBOL | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. |  |
| Frequency of Operation Crystal Option | fosc | - | 8.0 | MHz |
| External Clock Option | fosc | dc | 8.0 |  |
| Internal Operating Frequency Cyrstal (fosc +2 ) | $\mathrm{f}_{\mathrm{op}}$ | - | 4.0 | MHz |
| External Clock (fosc +2 ) | fop | dc | 4.0 |  |
| Cycle Time (See Figure 3-1) | $\mathrm{t}_{\text {cyc }}$ | 250 | - | ns |
| Crystal Oscillator Startup Time for AT-cut Crystal (See Figure 3-1) | toxov | - | 100 | ms |
| Stop Recovery Startup Time (AT-cut Crystal Oscillator) (See Figure 9-2) | tilch | - | 100 | ms |
| RESET Pulse Width (See Figure 3-1) | $t_{\text {RL }}$ | 1.5 | - | $\mathrm{t}_{\mathrm{cyc}}$ |
| Timer Resolution** | trest | 4.0 | - | $\mathrm{t}_{\text {cyc }}$ |
| Input Capture Pulse Width (See Figure 9-3) | TTH, tTL | 63 | - | ns |
| Input Capture Pulse Period (See Figure 9-3) | tTLTL | *** | - | $\mathrm{t}_{\text {cyc }}$ |
| Interrupt Pulse Width Low (Edge-Triggered) (See Figure 3-4) | tILIH | 63 | - | ns |
| Interrupt Pulse Period (See Figure 3-4) | tILIL | * | - | $\mathrm{t}_{\mathrm{cyc}}$ |
| OSC1 Pulse Width | ${ }^{\text {O }} \mathrm{OH}, \mathrm{taL}^{\text {a }}$ | 45 | - | ns |

* The minimum period tILIL should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 tcyc-
** Since a 2-bit prescaler in the timer must count four internal cycles ( $\mathbf{t}_{\mathbf{c y c}}$ ), this is the limiting minimum factor in determining the timer resolution.
*** The minimum period tTLTL should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus $24 \mathrm{l}_{\text {cyc }}$.

CDP68HSC05C4, CDP68HSC05C8, CDP68HSC05C7
CONTROL TIMING (VDD $=3.3 \mathrm{~V} \mathrm{dc} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=0$ to $+70^{\circ} \mathrm{C}$ )

| CHARACTERISTIC | SYMBOL | Limits |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | max. |  |
| Frequency of Operation Crystal Option | fosc | - | 2.0 | MHz |
| External Clock Option | fosc | dc | 2.0 |  |
| Internal Operating Frequency Cyrstal (fosc + 2) | $f_{\text {op }}$ | - | 1.0 | MHz |
| External Clock (fosc +2 ) | $\mathrm{f}_{\mathrm{op}}$ | dc | 1.0 |  |
| Cycle Time (See Figure 3-1) | $\mathrm{t}_{\text {cyc }}$ | 1000 | - | ns |
| Crystal Oscillator Startup Time for AT-cut Crystal (See Figure 3-1) | toxov | - | 100 | ms |
| Stop Recovery Startup Time (AT-cut Crystal Oscillator) (See Figure 9-2) | tilch | - | 100 | ms |
| RESET Pulse Width (See Figure 3-1) | $\mathrm{t}_{\mathrm{RL}}$ | 1.5 | - | ticyc |
| Timer Resolution** | trest | 4.0 | - | $t_{\text {cyc }}$ |
| Input Capture Pulse Width (See Figure 9-3) | the ${ }_{\text {tTL }}$ | 250 | - | ns |
| Input Capture Pulse Period (See Figure 9-3) | tTLTL | *** | - | $\mathrm{t}_{\mathrm{cyc}}$ |
| Interrupt Pulse Width Low (Edge-Triggered) (See Figure 3-4) | tiLIH | 250 | - | ns |
| Interrupt Pulse Period (See Figure 3-4) | tilil | * | - | $\mathrm{t}_{\text {cyc }}$ |
| OSC1 Pulse Width | ${ }^{\text {O }} \mathrm{OH}, \mathrm{tOL}$ | 200 | - | ns |

* The minimum period $t_{\text {ILIL }}$. should not be less than the number of cycle times it takes to execute the interrupt service routine plus $21 \mathrm{t}_{\text {cyc }}$.
** Since a 2-bit prescaler in the timer must count four internal cycles ( $t_{\text {cyc }}$ ), this is the limiting minimum factor in determining the timer resolution.
*** The minimum period $\mathrm{T}_{\mathrm{TL}}$ TL should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus 24 t cyc-

SERIAL PERIPHERAL INTERFACE (SPI) TIMING (Figure 9-4)
$\left(V_{D D}=5.0 \mathrm{~V} \mathrm{dc} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{~V} \mathrm{dc}, \mathrm{T}_{\mathrm{A}}=0\right.$ to $+70^{\circ} \mathrm{C}$ )

| NUMBER | CHARACTERISTIC | SYMBOL | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
|  | Operating Frequency Master | $\mathrm{f}_{\mathrm{op}}(\mathrm{m})$ | dc | 0.5 | $\mathrm{f}_{\text {op*** }}$ |
|  | Slave | $\mathrm{f}_{\mathrm{op}}(\mathrm{s}$ ) | dc | 4.0 | MHz |
| 1 | Cycle Time Master | $t_{\text {cyc }}(\mathrm{m})$ | 2.0 | - | $\mathrm{t}_{\mathrm{cyc}}$ |
|  | Slave | $\mathrm{t}_{\mathrm{cyc}}(\mathrm{s})$ | 250 | - | ns |
| 2 | Enable Lead Time Master | $t_{\text {lead }}(\mathrm{m})$ | * | - |  |
|  | Slave | $t_{\text {lead(s) }}$ | TBD | - | ns |
| 3 | Enable Lag Time Master | $t_{\text {lag }}(\mathrm{m})$ | * | - |  |
|  | Slave | $t_{\text {lag(s) }}$ | TBD | - | ns |
| 4 | Clock (SCK) High Time Master | $\mathrm{t}_{\mathrm{w} \text { (SCKH) }}{ }^{\text {m }}$ | TBD | - | ns |
|  | Slave | ${ }^{\text {w }}$ (SCKH) ${ }^{\text {d }}$ | TBD | - | ns |
| 5 | Clock (SCK) Low Time Master | $t_{\text {w }}$ (SCKL) ${ }^{\text {m }}$ | TBD | - | ns |
|  | Slave | ${ }^{\text {tw(SCKL) }}$ s | TBD | - | ns |
| 6 | Data Setup Time (Inputs) Master | $t_{\text {su }}(\mathrm{m})$ | TBD | - | ns |
|  | Slave | $t_{\text {su(s) }}$ | TBD | - | ns |
| 7 | Data Hold Time (Inputs) Master | $t_{\text {h }}(\mathrm{m})$ | TBD | - | ns |
|  | Slave | $t_{h(s)}$ | TBD | - | ns |
| 8 | Access Time (Time to data active from high impedance state) Slave | $\mathrm{ta}_{\text {a }}$ | 0 | TBD | ns |
| 9 | Disable Time (Hold time to high impedance state) Slave | ${ }^{\text {dis }}$ | - | TBD | ns |
| 10 | Data Valid Master (Before Capture Edge) | $t_{v}(\mathrm{~m})$ | TBD | - | $t_{\text {cyc }}(\mathrm{m})$ |
|  | Slave (After Enable Edge)** | $\mathrm{t}_{\mathrm{v}(\mathrm{s})}$ | - | TBD | ns |
| 11 | Data Hold Time (Outputs) Master (After Capture Edge) | tho(m) | TBD | - | $t_{\text {cyc }}(\mathrm{m})$ |
|  | Slave (After Enable Edge) | tho(s) | 0 | - | ns |
| 12 | Rise Time ( $20 \% \mathrm{~V}_{\mathrm{DD}}$ to $\mathbf{7 0 \%} \mathrm{V}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ ) SPI Outputs (SCK, MOSI, MISO) | $t_{r}(\mathrm{~m})$ | - | TBD | ns |
|  | SPI Inputs (SCK, MOSI, MISO, $\overline{\text { SS }}$ ) | $\mathrm{tr}_{\mathrm{r}}(\mathrm{s})$ | - | TBD | $\mu \mathrm{s}$ |
| 13 | Fall Time ( $20 \% \mathrm{~V}_{\mathrm{DD}}$ to $70 \% \mathrm{~V}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ ) SPI Outputs (SCK, MOSI, MISO) | $t_{f(m)}$ | - | TBD | ns |
|  | SPI Inputs (SCK, MOSI, MISO, $\overline{\text { SS }}$ ) | $\mathrm{t}_{\mathrm{f}}(\mathrm{s})$ | - | TBD | $\mu \mathrm{s}$ |

[^14]
## CDP68HSC05C4, CDP68HSC05C8, CDP68HSC05C7

SERIAL PERIPHERAL INTERFACE (SPI) TIMING (Figure 9-4)
$\left(V_{D D}=3.3 \mathrm{Vdc} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{~V} \mathrm{dc}, \mathrm{T}_{\mathrm{A}}=0\right.$ to $+70^{\circ} \mathrm{C}$ )

| NUMBER | CHARACTERISTIC | SYMBOL | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. |  |
|  | Operating Frequency Master | $f_{\text {op }}(\mathrm{m})$ | dc | 0.5 | $\mathrm{f}_{\mathrm{OP}}{ }^{\text {*** }}$ |
|  | Slave | $\mathrm{f}_{\mathrm{op}(\mathrm{s})}$ | dc | 1.0 | MHz |
| 1 | Cycle Time Master | $\mathrm{t}_{\mathrm{cyc}}(\mathrm{m})$ | 2.0 | - | $\mathrm{t}_{\mathrm{cyc}}$ |
|  | Slave | $\mathrm{t}_{\mathrm{cyc}}(\mathrm{s})$ | 1.0 | - | ns |
| 2 | Enable Lead Time Master | $t_{\text {lead }}(\mathrm{m})$ | * | - |  |
|  | Slave | $t_{\text {lead(s) }}$ | 500 | - | ns |
| 3 | Enable Lag Time Master | $t_{\text {lag }}(\mathrm{m})$ | * | - |  |
|  | Slave | $\mathrm{t}_{\text {lag(s) }}$ | 500 | - | ns |
| 4 | Clock (SCK) High Time Master | $\mathrm{t}_{\mathrm{w} \text { (SCKH) }} \mathrm{m}$ | 720 | - | ns |
|  | Slave | ${ }^{\text {w }}$ (SCKH) ${ }^{\text {s }}$ | 400 | - | ns |
| 5 | Clock (SCK) Low Time Master | $\mathrm{t}_{\text {w }}$ (SCKL)m | 720 | - | ns |
|  | Slave | ${ }^{\text {w }}$ (SCKL) ${ }^{\text {s }}$ | 400 | - | ns |
| 6 | Data Setup Time (Inputs) Master | ${ }^{1}$ su(m) | 200 | - | ns |
|  | Siave | $t_{\text {sup }}$ s) | 200 | - | ns |
| 7 | Data Hold Time (Inputs) Master | $t^{\prime}(m)$ | 200 | - | ns |
|  | Slave | th(s) | 200 | - | ns |
| 8 | Access Time (Time to data active from high impedance state) Slave | $t_{a}$ | 0 | 250 | ns |
| 9 | Disable Time (Hold time to high impedance state) Slave | ${ }^{\text {dis }}$ | - | 500 | ns |
| 10 | Data Valid Master (Before Capture Edge) | $t_{v}(\mathrm{~m})$ | 0.25 | - | $t_{\text {cyc }}(\mathrm{m})$ |
|  | Slave (After Enabie Edge)** | $t_{v(s)}$ | - | 500 | ns |
| 11 | Data Hold Time (Outputs) Master (After Capture Edge) | tho(m) | 0.25 | - | $t_{\text {cyc }}(\mathrm{m})$ |
|  | Slave (After Enable Edge) | tho(s) | 0 | - | ns |
| 12 | Rise Time ( $20 \% \mathrm{~V}_{\mathrm{DD}}$ to $70 \% \mathrm{VDD}_{\mathrm{DD}}, \mathrm{CL}_{\mathrm{L}}=200 \mathrm{pF}$ ) SPI Outputs (SCK, MOSI, MISO) | trim) | -- | 200 | ns |
|  | SPI Inputs (SCK, MOSI, MISO, ${ }^{\text {SS }}$ ) | tr(s) | - | 2.0 | $\mu \mathrm{s}$ |
| 13 | Fall Time ( $20 \% \mathrm{~V}_{\mathrm{DD}}$ to $70 \% \mathrm{~V}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ ) SPI Outputs (SCK, MOSI, MISO) | iff(m) | - | 200 | ns |
|  | SPI Inputs (SCK, MOSI, MISO, $\overline{\text { SS }}$ ) | $\mathrm{t}_{\mathrm{f}(\mathrm{s})}$ | - | 2.0 | $\mu s$ |

[^15]

NOTES:

1. Represents the internal gating of the OSC1 pin.
2. $\overline{\mathrm{RQQ}}$ pin edge-sensitive mask option.
3. $\overline{R Q}$ pin level and edge-sensitive mask option.
4. CDP68HC05C4 $\overline{\operatorname{RESET}}$ vector address shown for timing example.

FIGURE 9-2. STOP RECOVERY TIMING DIAGRAM


FIGURE 9-3. TIMER RELATIONSHIPS

Serial Peripheral Interface (SPI) Timing Diagrams (Al/ types)

(a) SPI Master Timing CPOL $=0, \mathrm{CPHA}=1$


NOTE: Measurement points are $\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{IH}}$.
(b) SPI Master Timing CPOL $=1, \mathrm{CPHA}=1$

FIGURE 9.4. TIMING DIAGRAM

(c) SPI Master Timing CPOL $=0, \mathrm{CPHA}=0$


NOTE: Measurement points are $\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$.
(d) SPI Master Timing CPOL $=1, \mathrm{CPHA}=0$

FIGURE 9-4. TIMING DIAGRAMS (Continued)

(a) SPI Slave Timing CPOL $=0, C P H A=1$


NOTE: Measurement points are VOL, VOH, VIL, and VIH.
(f) SPI Slave Timing CPOL $=1, \mathrm{CPHA}=1$

FIGURE 9-4. TIMING DIAGRAMS (Continued)

(g) SPI Slave Timing CPOL $=0, \mathrm{CPHA}=0$


NOTE: Measurement points are $\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$.
(h) SPI Slave Timing CPOL $=1, \mathrm{CPHA}=0$

FIGURE 9-4. TIMING DIAGRAMS (Continued)

## Mechanical Data

This section contains the pin assignment diagrams for the HCMOS family microcomputers.

## Pinouts

| RESET 1 | 40 | $V_{D D}$ |
| :---: | :---: | :---: |
| $\overline{\text { IRO }} 2$ | 39 | OSC1 |
| NC 3 | 38 | OSC2 |
| PA7 4 | 37 | tcap |
| PA6 5 | 36 | PD7 |
| PA5 6 | 35 | тCMP |
| PA4 7 | 34 | PD5/SS |
| PA3 8 | 33 | PD4/SCK |
| PA2 9 | 32 | PD3MOSI |
| PA1 10 | 31 | PD2MISO |
| PAO 11 | 30 | PD1/TDO |
| PBO 12 | 29 | PDO/RDI |
| PB1 13 | 28 | PCO |
| PB2 14 | 27 | PC1 |
| PB3 15 | 26 | PC2 |
| PB4 16 | 25 | PC3 |
| PB5 17 | 24 | PC4 |
| PB6 18 | 23 | PC5 |
| PB7 19 | 22 | PC6 |
| vss 20 | 21 | PC7 |



D Suffix - 40-Lead Dual-In-Line Side-Brazed Ceramic Package E Suffix - 40-Lead Dual-In-Line Plastic Package


Q SUFFIX - 44 LEAD METRIC PLASTIC QUAD FLATPACK

## Features

- Typical Power • Operating ................... 17.5mW
- WAIT .............................. . . 8 mW
- STOP . . . . . . . . . . . . . . . . . . . . . . 10.0 1 W
- Fully Static Operation
- On-Chip RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96 Bytes
- On-Chip ROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2176 Bytes
- I/O Lines
- Bidirectional I/O Lines . . . . . . . . . . . . . . . . . . . . . . . . . . 28
- Input Only Lines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
- Programmable Open Drain Output Lines . . . . . . . . . . 12
- On-Chip Oscillator for Timer
- Internal 16-Bit Timer
- Serial Peripheral Interface (SPI)
- External (IRQ), Timer, Port B and Serial Interrupts
- Self Check Mode
- Single 2.5V to 6V Supply (2V Data Retention Mode)
- RC or Crystal On-Chip Oscillator
- $8 \times 8$ Multiply Instruction
- True Bit Manipulation
- Indexed Addressing for Tables
- Memory Mapped I/O


## Genera!

The CDP68HC05D2 Microcontroller Unit (MCU) belongs to the CDP6805 Family of Microcontrollers. This 8 -bit MCU contains on-chip oscillator, CPU, RAM, ROM, I/O, and Timer. The fully static design allows operation at frequencies down to DC, further reducing its already low power consumption. It is a low power processor designed for low end to mid range applications in the telecommunications, consumer, automotive and industrial markets where very low power consump tion constitutes an important factor.
The CDP68HC05D2 is supplied in a 40 lead hermetic dual-in-line sidebrazed ceramic package ( $D$ suffix), a 40 lead
dual-in-line plastic package (E suffix), a 44 lead plastic chip carrier ( N suffix), and a 44 lead metric plastic quad flatpack (Q suffix).

## Functional Pin Descriptions

## $V_{D D}$ and $V_{S S}$

Power is supplied to the MCU using these two pins. VDD is power and VSS is ground.
N.C.

The pin labelled N.C. should be left disconnected.

## IRQ (Maskable Interrupt Request)

$\overline{\mathrm{IRQ}}$ is a programmable option which provides two different choices of interrupt triggering sensitivity. These options are:

1. Negative edge sensitive triggering only, or
2. Both negative edge sensitive and level sensitive triggering.
In the latter case, either type of input to the $\overline{R Q}$ pin will produce the interrupt. The MCU completes the current instruction before it responds to the interrupt request. When the $\overline{I R Q}$ pin goes low for at least one tIIIH, a logic one is latched internally to signify that an interrupt has been requested. When the MCU completes its current instruction, the interrupt latch is tested. If the interrupt latch contains a logic one, and the interrupt mask bit ( 1 bit) in the condition code register is clear, the MCU then begins the interrupt sequence. If the option is selected to include level sensitive triggering, then the IRQ input requires an external resistor to $V_{D D}$ for "wire-OR" operation. See the INTERRUPTS information for more detail.

## RESET

The RESET input is not required for startup but can be used to reset the MCU internal state and provide an orderly software startup procedure. Refer to the RESETs information for a detailed description.



NOTE: 44 LEAD METRIC PLASTIC QUAD FLATPACK TBD


Fig. 1 - CDP68HC05D2 CMOS microcomputer block diagram.

## TCAP

The TCAP input controls the input capture feature for the on-chip programmable timer system. Refer to the INPUT CAPTURE REGISTER section for additional information.

## TCMP

The TCMP pin (35) provides an output for the output compare feature of the on-chip timer system. Refer to the OUTPUT COMPARE REGISTER section for additional information.

## OSC1, OSC2

The CDP68HC05D2 can be configured to accept either a crystal input or an RC network to control the internal oscillator. This option is mask selectable. The internal clocks are derived by a divide-by-two of the internal oscillator frequency (fosc).

## CRYSTAL. (CRYSTAL OPTION*)

The circuit shown in Fig. 2(b) is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for fosc in the control timing charts، Use of an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. Refer to the Electrical Characteristics Table.

## CERAMIC RESONATOR (CRYSTAL OPTION*)

A ceramic resonator may be used in place of the crystal in cost-sensitive applications. The circuit in Fig. 2(b) is recommended when using a ceramic resonator. Fig. 2(a) lists the recommended capacitance and feedback resistance values. The manufacturer of the particular ceramic resonator being considered should be consulted for specific information.

## RC. (RESISTOR OPTION*)

If the RC oscillator option is selected, then a resistor is connected to the oscillator pins as shown in Fig. 2(d).

## EXTERNAL CLOCK.

An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Fig. 2(e). An external clock may be used with either the RC or crystal oscillator option, however, the crystal option is recommended to reduce loading on the external clock source. The toXOV or tILCH specifications do not apply when using an external clock input. The equivalent specification of the external clock should be used in lieu of toXOV or tILCH.

## PAO-PA7

These eight I/O input comprise port $A$. The state of any pin is software programmable and all port A lines are configured as input during power-on or reset. These lines are open drain software programmable. Refer to INPUT/OUTPUT PROGRAMMABLE information below for a detailed description of I/O programming.

[^16]Crystal

|  | $\mathbf{2 ~ M H z}$ | $\mathbf{4} \mathbf{~ M H z}$ | Units |
| :--- | :---: | :---: | :---: |
| $\mathrm{R}_{\text {SMAX }}$ | 400 | 75 | $\Omega$ |
| $\mathrm{C}_{0}$ | 5 | 7 | pF |
| $\mathrm{C}_{1}$ | 0.008 | 0.012 | $\mu \mathrm{~F}$ |
| $\mathrm{C}_{\text {osc }}$ | $15-40$ | $15-30$ | pF |
| $\mathrm{C}_{\text {osc } 2}$ | $15-30$ | $15-25$ | pF |
| $\mathrm{R}_{\mathrm{P}}$ | 10 | 10 | $\mathrm{M} \Omega$ |
| Q | 30 | 40 | K |

Ceramic Resonator

|  | $2-4 \mathrm{MHz}$ | Unlts |
| :--- | :---: | :---: |
| $\mathrm{R}_{\mathbf{s}}$ (typical) | 10 | $\Omega$ |
| $\mathrm{C}_{0}$ | 40 | pF |
| $\mathrm{C}_{1}$ | 4.3 | pF |
| $\mathrm{C}_{\text {osc } 1}$ | 30 | pF |
| $\mathrm{C}_{\text {osc } 2}$ | 30 | pF |
| $\mathrm{R}_{\mathrm{P}}$ | $1-10$ | $\mathrm{M} \Omega$ |
| Q | 1250 | - |

(a) Crystal/Ceramic Resonator Parameters


(d) RC Oscillator Connections

(e) External Clock Source Connections

Fig. 2 - Oscillator Connections

## PB0-PB7

These eight lines comprise port B. The state of any pin is software programmable and all port B lines are configured as input during power-on or reset. These lines may be configured to generate interrupts. Refer to port B interrupt section. Refer to INPUT/OUTPUT PROGRAMMING paragraph below for a detailed description of I/O programming.

## PC0-PC7

These eight lines comprise port C. The state of any pin is software programmable and all port C lines are configured as input during power-on or reset. Refer to INPUT/OUTPUT PROGRAMMING paragraph below for a detailed description of I/O programming.

## PD0-PD5, PD7

These seven lines comprise Port D. Four pins (PD2-PD5) are individually programmable as either inputs or outputs. PD7 is always an input line. PD0-PD5 lines are set as inputs on power-on or reset. The enabled Timer and SPI special functions listed below affect the pins on this port. PD0-PD1 (referred to as TOSC1, TOSC2) are used to control the oscillator for the timer in the external clock mode. If the external clock mode is not used, these pins are configured as inputs only. See sections EXTERNAL TIMER OSCILLATOR and SPECIAL PURPOSE PORT. MOSI is the SPI Serial Data Output (in Master Mode) MISO is the SPI Serial Data Input (in Master Mode). SCK is the clock for the SPI (configured as output in the Master Mode). SS is the Slave Select input for the SPI.

Note: It is recommended that all unused inputs (except OSC2) and I/O ports configured as inputs be tied to an appropriate logic level (e.g. either $V_{D o}$ or $V_{s s}$ ).

## Parallel I/O

The 1/O register section is found in the first 32 bytes of memory and includes the following:

- Three programmable parallel ports (Ports A, B, and C).
- One port (Port D) with three input lines and four programmable lines which share its external pins with Serial Peripheral Interface (SPI) and Timer functions.

The general memory arrangement for each system has a control register, followed by a status register, followed by a data register. A CPU read of any undefined/unused bits will obtain a value of " 0 ". The register assignment may be found in Table II.

## Input/Output Programming

## Parallel Ports

Ports A, B, and C may be programmed as an input or an output under software control. The direction of the pins is determined by the state of the corresponding bit in the port data direction register (DDR). Each 8-bit port has an associated 8 -bit data direction register. Any port $A$, port $B$, or port C pin is configured as an output if its corresponding DDR bit is set to a logic one. A pin is configured as an input if its corresponding DDR bit is cleared to a logic zero. At power-on or reset all DDRs are cleared, which configure all port $\mathrm{A}, \mathrm{B}$, and C pins as inputs. The data direction registers are capable of being written to or read by the processor.

Refer to Fig. 3 and Table l. During the programmed output state, a read of the data register actually reads the value of the output data latch and not the I/O pin.

As an option for Port A, the eight Port A outputs (PA0-PA7) can be programmed to be open drain outputs when bit 0 in the Special Port Control/Status register is set and their DDR bits are set. Also, the setting of the "Wired-OR" Mode (WOM) bit in the SPI Control Register will cause Port D lines 2-5 (when programmed as outputs) to be open drain.

## SPECIAL PURPOSE PORT

Port D contains four individually programmable bi-directional lines (PD2-PD5) and three input lines (PD0, PD1, and PD7). The direction of the four bi-directional lines is determined by the state of the data direction register (DDR). Each of these four lines has an associated DDR bit. The validity of a port bit is determined by whether the SPI system and external timer oscillator are enabled or disabled. When the SPI system is disabled, lines PD2-PD5 behave as normal I/O lines and the corresponding DDR bits determine whether the lines are inputs or outputs. Lines PD0 and PD1 are inputs when the external timer oscillator is not used. However, once the external timer oscillator has been enabled, PD1 will become an output-only line until the processor is reset.
A write to bits 0, 1, 6, and 7 of the Port D Data Direction Register will have no effect. A read of DDR bits 0,1,6, and 7 will always return zeros.
Note: When using the Serial Peripheral Interface (SPI), bit 5 of Port D is dedicated as the Slave Select (SS) input when the SPI system is enabled. In SPI Slave Mode, DDR bit 5 has no meaning or effect. In SPI Master Mode, DDR bit 5 determines whether Port D bit 5 is an error detect input to the SPI (DDR bit clear) or a general purpose output line (DDR bit set).

For bits 2,3 , and 4 (MISO, MOSI, and SCK), if the SPI is enabled and expects the bit to be an input, it will be an input regardless of the state of the DDR bit. If the SPI is enabled and expects the bit to be an output, it will be an output ONLY if the DDR bit is set.

## Memory

The CDP68HC05D2 has a total address space of 8192 bytes. The address map is shown in Fig. 4. The CDP68HC05D2 has implemented 2550 bytes of the address locations.
The first 256 bytes of memory (page zero) is comprised of the 1/O port locations, timer locations, 128 bytes of ROM and 96 bytes of RAM. The next 2048 bytes comprise the user ROM. The 16 highest address bytes contain the reset and interrupt vectors.
The stack pointer is used to address data stored on the stack. Data is stored on the stack during interrupts and subroutine calls. At power-up, the stack pointer is set to \$00FF and it is decremented as data is pushed on the stack. When data is removed from the stack, the stack pointer is incremented. A maximum of 64 bytes of RAM is available for stack usage. Since most programs use only a small part of the allocated stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are usable for program data storage. See Fig. 4 for details on stacking order.


Fig. 3 - Typical Parallel Port I/O Circuitry
Table I-I/O Pin Functions

| $\mathbf{R} / \overline{\mathbf{W}}^{*}$ | DDR | I/O Pin Function |
| :---: | :---: | :--- |
| 0 | 0 | The I/O pin is in input mode. Data is written into the output data latch. |
| 0 | 1 | Data is written into the output data latch and output to the I/O pin. |
| 1 | 0 | The state of the I/O pin is read. |
| 1 | 1 | The I/O pin is in an output mode. The output data latch is read. |

* $\mathrm{R} / \overline{\mathrm{W}}$ is an internal signal.

| \$0000 |
| :--- |

Fig. 4 - Address Map

Table II - CDP68HC05D2 I/O Registers


* = dedicated as TCMP output

IF Unused
92CS-38118R2
$-=$ unused bits


Fig. 5 - Programming model.


Note: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Fig. 6 - Stacking order.

## CPU Registers

The CDP68HC05D2 CPU contains five registers, as shown in the programming model of Fig. 5. The interrupt stacking order is shown in Fig. 6.

## Accumulator (A)

The accumulator is an 8-bit general-purpose register used to hold operands, results of the arithmetic calculations, and data manipulations.

## Index Register (X)

The x register is an 8 -bit register which is used during the indexed modes of addressing. It provides an 8 -bit value which is used to create an effective address. The index register is also used for data manipulations with the read-
modify-write type of instructions and as a temporary storage register when not performing addressing operations.

## Program Counter (PC)

The program counter is a 13-bit register that contains the address of the next instruction to be executed by the processor.

## Stack Pointer (SP)

The stack pointer is a 13-bit register containing the address of the next free locations on the push-down/pop-up stack. When accessing memory; the seven most significant bits are permanently configured to 0000011 . These seven bits are appended to the six least significant register bits to produce an address within the range of $\$ 00 \mathrm{FF}$ to $\$ 00 \mathrm{C} 0$. The
stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. During external or power-on reset, and during a reset stack pointer (RSP), instruction, the stack pointer is set to its upper limit (\$00FF). Nested interrupt and/or subroutines may use up to 64 (decimal) locations. When the 64 locations are exceeded, the stack pointer wraps around and points to its upper limit (\$00FF), losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five RAM bytes.

## Condition Code Register (CC)

The condition code register is a 5-bit register which indicates the results of the instruction just executed as well as the state of the processor. These bits can be individually tested by a program and specified action taken as a result of their state. Each bit is explained in the following paragraphs.

## HALF CARRY BIT (H).

The H bit is set to a one when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H bit is useful in binary-coded decimal subroutines.

## INTERRUPT MASK BIT (I).

When the I bit is set, all interrupts are disabled. Clearing this bit enables the interrupts. If an external interrupt occurs while the I bit is set, the interrupt is latched and is processed after the I bit is next cleared; therefore, no interrupts are lost because of the I bit being set. An internal interrupt can be lost if it is cleared while the I bit is set (refer to PROGRAMMABLE TIMER, SERIAL PERIPHERAL INTERFACE, and PORT B INTERRUPT sections for more information.

## NEGATIVE (N).

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation is negative (bit 7 in the result is a logic one).

## ZERO (Z).

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation is zero.

## CARRY/BORROW (C).

Indicates that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.


NOTE:
THE RC OSCILLATOR OPTION MAYALSO BE USED IN THIS CIRCUIT
Fig. 7 - Self-Check Circuit Schematic Diagram

## Self-Check

The CDP68HC05D2 contains in mask ROM address locations \$1F00 to \$1FEF, a program designed to check the part's integrity with a minimum of support hardware. The self-check capability of the CDP68HC05D2 MCU provides an internal check to determine if the device is functional. Self-check is performed using the circuit shown in the schematic diagram of Fig. 7. As shown in the diagram, port C pins PC0-PC3 are monitored (light-emitting diodes are shown but other devices could be used) for the self-check results. The self-check mode is entered by applying a 9Vdc input (through a 4.7 kilohm resistor) to the IRQ pin (2), a 5 Vdc input (through a 10-kilohm resistor) to the TCAP pin (37), a 5 Vdc input (through a 10 K resistor) to Port B, bit 2 (pin 14), and then depressing the reset switch to execute a reset. After reset, the following six tests are performed automatically:

1/O - Functionally exercises ports A, B, and C
RAM - Counter test for each RAM byte
Timer - Tracks counter register and checks OCF flag
ROM - Exclusive OR with odd ones parity result
SPI - Transmission test with check for SPIF, WCOL, and MODF flags
INTERRUPTS - Tests external, timer, Port B and SPI interrupts.

Self-check results (using LEDs as monitors) are shown in Table III. The following subroutines are available to user programs and do not require any external hardware.

Table III. Self-Check Results

| PC3 | PC2 | PC1 | PC0 | Remarks |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 0 | 1 | Bad I/O |
| 1 | 0 | 1 | 0 | Bad RAM |
| 1 | 0 | 1 | 1 | Bad Timer |
| 1 | 1 | 0 | 0 | Bad Port D and/or Timer Oscillator |
| 1 | 1 | 0 | 1 | Bad ROM |
| 1 | 1 | 1 | 0 | Bad SPI |
| 1 | 1 | 1 | 1 | Bad Interrupts or IRQ Request |
| Flashing |  |  |  | Good Device |
| All Others |  |  |  | Bad Device, Bad Port C, etc. |

0 indicates LED on; 1 indicates LED is off.

## TIMER TEST SUBROUTINE

This subroutine returns with the $Z$ bit cleared if any error is detected; otherwise, the $Z$ bit is set. This subroutine is called at location $\$ 1 F 0 E$. The output compare register is first set to the current timer state. Because the timer is free-running and has only a divide-by-four prescaler, each timer count cannot be tested. The test reads the timer once every 10 counts ( 40 cycles) and checks for correct counting. The test tracks the counter until the timer wraps around, triggering the output compare flag in the timer status register. RAM locations \$00A0 and \$00A1 are overwritten. Upon return to the user's program, $X=40$. If the test passed, $A=0$.

## ROM CHECKSUM SUBROUTINE

This subroutine returns with the $Z$ bit cleared if any error is detected; otherwise, the $Z$ bit is set. This subroutine is called at location $\$ 1$ F93 with RAM location \$00A3 equal to $\$ 01$ and $A=0$. A short routine is set up and executed in RAM
to compute a checksum of the entire ROM pattern. Upon return to the user's program, $X=0$. If the test passed, $A=0$. RAM locations \$00A0 through \$00A3 are overwritten.

## RESETS

The CDP68HC05D2 has two reset modes: an active low external reset pin (RESET) and a power-on reset function; refer to Fig. 8.

## RESET Pin

The $\overline{\text { RESET }}$ input pin is used to reset the MCU to provide an orderly software startup procedure. When using the external reset mode, the RESET pin must stay low for a minimum of one and one-half $\mathrm{t}_{\text {cyc }}$. The $\overline{\text { RESET }}$ pin contains an internal Schmitt Trigger as part of its input to improve noise immunity.

## Power-On-Reset

The power-on reset occurs when a positive transition is detected on $V_{D D}$. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision for power-down reset. The power-on circuitry provides for a delay from the time that the oscillator becomes active upon power-up or when exiting the STOP mode.
Associated with the mask programmable CPU oscillator option in the D2 is a mask option for controlling the timeout which occurs at power-on or when exiting the STOP mode. The user has a mask option of selecting a $4064 \mathrm{t}_{\mathrm{cyc}}$ delay (which is required for the on-chip crystal oscillator) or a 2 cycle timeout permitting faster startups with the RC oscillator mask option or external oscillator.

To permit use of an external oscillator with crystal mask option and a two cycle delay when exiting from STOP, bit 2 (DLY) of the Special Port Control/Status Register (memory location \$001E), when set, will override the 4064 cycle mask-programmable delay and force a two cycle timeout. Since this bit is reset at power-on, the power-on delay will remain as mask-programmed.
If the external $\overline{\text { RESET }}$ pin is low at the end of the delay timeout, the processor remains in the reset condition until the RESET goes high. Table IV shows the actions of the two resets on internal circuits, but not necessarily in order of occurrence.

## Interrupts

Systems often require that normal processing be interrupted so that some external event may be serviced. The CDP68HC05D2 may be interrupted by one of five different methods: either one of four maskable hardware interrupts ( $\overline{\mathrm{RQ}}, \mathrm{SPI}, \mathrm{PBINT}$, or Timer) and one non-maskable software interrupt (SWI). Interrupts such as Timer and SPI have several flags which will cause the interrupt. Generally, interrupt flags are located in read-only status registers, while their equivalent enable bits are located in associated control registers. If the enable bit is a logic zero it blocks the interrupt from occurring but does not inhibit the flag from being set. Reset clears all enable bits to preclude interrupts during the reset procedure.
The general sequence for clearing an interrupt is a software sequence of first accessing the status register while the interrupt flag is set, followed by a read or write of an associated register. When any of these interrupts occur, and if the enable bit is a logic one, normal processing is suspended at the end of the current instruction execution. Interrupts cause the processor registers to be saved on the stack (see Fig. 6) and the interrupt mask (I bit) set to prevent


* INTERNAL TIMING SIGNAL AND BUS INFORMATION NOT AVAILABLE EXTERNALLY.

92CM-39377 ** OSC1 LINE IS NOT MEANT TO REPRESENT FREQUENCY. IT IS ONLY USED TO REPRESENT TIME.

* $* *$ THE NEXT RISING EDGE OF THE INTERNAL PROCESSOR CLOCK FOLLOWING THE RISING EDGE OF RESET INITIATES THE RESET SEQUENCE.
**** DELAY IS MASK PROGRAMMABLE. (REFER TO THE SECTION DESCRIBING POWER-ON-RESET IN THE RESETS INFORMATION OF THIS DATA SHEET).

Fig. 8 - Power-On Reset and $\overline{R E S E T}$
Table IV. Reset Action on Internal Circuit

|  |
| :--- |
| Timer Prescaler reset to zero state |
| Timer counter configured to \$FFFC |
| Timer output compare (TCMP) bit reset to zero |
| All timer interrupt enable bits cleared (ICIE, OCIE, and TOIE) to disable timer interrupts. |
| The OLVL timer bit is also cleared by reset. |
| All data direction registers cleared to zero (input) |
| Configure stack pointer to \$00FF |
| Force internal address bus to restart vector (\$1FFE-\$1FFF) |
| Set I bit in condition code register to a logic one |
| Clear STOP latch* |
| Clear external interrupt latch |
| Clear WAIT latch |
| Disable SPI (serial output enable control bit SPE=0). Other SPI bits cleared by reset include: |
| SPIE, MSTR, SPIF, WCOL, and MODF. |
| Clear serial interrupt enable bit |
| Place SPI system in slave mode (MSTR=0) |
| External timer oscillator disabled and 3-stated |
| CPU oscillator connected to timer |
| Reset Port B interrupt enable |
| DWOM bit reset |
| PAOD bit reset |
| Reset DLY bit in special control/status register |

*Indicates that timeout still occurs with $\overline{\text { RESET }}$ pin
additional interrupts. The appropriate interrupt vector then points to the starting address of the interrupt service routine (refer to Fig. 4 for vector location). Upon completion of the interrupt service routine, the RTI instruction (which is normally a part of the service routine) causes the register contents to be recovered from the stack followed by a return to normal processing. The stack order is shown in Fig. 6.

Note: The interrupt mask bit (I bit) will be cleared upon returning from the interrupt if and only if the corresponding bit stored in the stack is zero. The priority of the various interrupts is as follows (highest priority to lowest priority:
RESET $\rightarrow$ * $\rightarrow$ EXT INT $\rightarrow$ TIMER $\rightarrow$ SPI $\rightarrow$ Port B
*is any instruction or the SWI service routine.
A discussion of interrupts, plus a table listing vector addresses for all interrupts including reset, in the CDP68HC05D2 is provided in Table V.

Table V. Vector Address for Interrupts and Reset

| Register | Flag <br> Name | Interrupts | CPU <br> Interrupt | Vector <br> Address |
| :---: | :---: | :--- | :---: | :---: |
| N/A | N/A | Reset | RESET | \$1FFE-\$1FFF |
| N/A | N/A | Software | SWI | \$1FFC-\$1FFD |
| N/A | N/A | External Interrupt | IRQ | \$1FFA-\$1FFB |
| Timer Status | ICF | Input Capture | TIMER | \$1FF8-\$1FF9 |
|  | OCF | Output Compare |  |  |
| SPI Status | TOF | Timer Overflow |  |  |
| SPIF | Transfer Complete | SPI | \$1FF4-\$1FF5 |  |
| Special | MODF | Mode Fault |  |  |
| Port c/s | PBIF | Port B | PB | \$1FF2-\$1FF3 |

## Hardware Controlled Interrupt Sequence

The following three functions ( $\overline{\mathrm{RESET}}, \mathrm{STOP}$, and WAIT) are not in the strictest sense an interrupt; however, they are acted upon in a similar manner. Flowcharts for hardware interrupts are shown in Fig. 9, and for STOP and WAIT are provided in Fig. 10. A discussion is provided below:

- A low input on the $\overline{\operatorname{RESET}}$ input pin causes the program to vector to its starting address which is specified by the contents of memory locations \$1FFE and \$1FFF. The I bit in the condition code register is also set. Much of the MCU is configured to a known state during this type of reset as previously described in the RESET paragraph.
- STOP - The STOP instruction causes the oscillator to be turned off and the processor to "sleep" until an external interrupt (IRQ), Port B interrupt, Timer interrupt (if using an external timer clock), or RESET occurs.
- WAIT - The WAIT instruction causes all processor clocks to stop, but leaves the Timer and SPI clocks running. This "rest" state of the processor can be cleared by reset, an external interrupt ( $\overline{\mathrm{RQ}}$ ), Timer interrupt, SPI interrupt, or Port B interrupt. There are no special wait vectors for these individual interrupts.


## Software Interrupt (SWI)

The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask (I bit) in the condition code register. The interrupt service routine address is specified by the contents of memory location \$1FFC and \$1FFD.

## External Interrupt

If the interrupt mask (I bit) of the condition code register has been cleared and the external interrupt pin ( $\overline{\mathrm{RQ}}$ ) has gone low, then the external interrupt is recognized. When the interrupt is recognized, the current state of the CPU is pushed onto the stack and the I bit is set. This masks further interrupts until the present one is serviced. The interrupt service routine address is specified by the content of memory location \$1FFA and \$1FFB. Either a level-sensitive and negative edge-sensitive trigger, or a negative edge-sensitive only trigger are available as a mask option. Fig. 11 shows both a functional and mode timing diagram for the interrupt line. The timing diagram shows two different treatments of the interrupt line (IRQ) to the processor. The first method shows single pulses on the interrupt line
spaced far enough apart to be serviced. The minimum time between pulses is a function of the number of cycles required to execute the interrupt service routine plus $21 \mathrm{cy}-$ cles. Once a pulse occurs, the next pulse should not occur until the MCU software has exited the routine (an RTI occurs). The second configuration shows several interrupt lines "wire-ORed" to form the interrupts at the processor.

Thus, if after servicing one interrupt the interrupt line remains low, then the next interrupt is recognized.

Note: The internal interrupt latch is cleared in the first part of the service routine, therefore, one (and only one) external interrupt pulse could be latched during $t_{\text {ILIL }}$ and serviced as soon as the I bit is cleared.


Fig. 9 - Hardware Interrupt Flowchart


Fig. 10 -STOP/WAIT Flowcharts

## Timer Interrupt

There are three different timer interrupt flags that will cause a timer interrupt whenever they are set and enabled. These three interrupt flags are found in the three most significant bits of the timer status register (TSR, location \$13) and all three will vector to the same interrupt service routine (\$1FF8-\$1FF9). The three timer interrupt conditions are timer overflow, output compare, and input capture.
All interrupt flags have corresponding enable bits (ICIE, OCIE, and TOIE) in the timer control register (TCR, location \$12). Reset clears all enable bits, thus preventing an interrupt from occurring during the reset period. The actual processor interrupt is generated only if the I bit in the condition code register is also cleared. When the interrupt is recognized, the current machine state is pushed onto the stack and I bit is set. This masks further interrupts until the present one is serviced. The interrupt service routine address is specified by the contents of memory location \$1FF8
and \$1FF9. The general sequence for clearing an interrupt is a software sequence of accessing the status register while the flag is set, followed by a read or write of an associated register. Refer to the PROGRAMMABLE TIMER section for additional information about the timer circuitry.

## Serial Peripheral Interface (SPI) Interrupts

An interrupt in the serial peripheral interface (SPI) occurs when one of the interrupt flag bits in the serial peripheral status register (Location \$0B) is set, provided the I bit in the condition code register is clear and the enable bit in the serial peripheral control register (location \$OA) is enabled. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I bit in the condition code register is set. This masks further interrupts until the present one is serviced. The SPI interrupt causes the program counter to vector to memory location \$1FF4 and \$1FF5 which contains the starting address of the interrupt

(a) Interrupt Function Diagram


Edge-Sensitive Trigger Condition The minimum pulse width ( $\mathrm{t}_{\mathrm{LLIH}}$ ) is either $125 \mathrm{~ns}\left(\mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}\right)$ or $250 \mathrm{~ns}\left(\mathrm{~V}_{\mathrm{DD}}\right.$ $=3 \mathrm{~V}$ ). The period $\mathrm{t}_{\text {LIL }}$ should not be less than the number of $\mathrm{t}_{\mathrm{cyc}}$ cycles it takes to execute the interrupt service routine plus $21 \mathrm{t}_{\text {cyc }}$ cycles.
Level-Sensitive Trigger Condition If after servicing an interrupt the IRQ remains low, then the next interrupt is recognized.
(b) Interrupt Mode Diagram

Fig. 11 - External Interrupt
service routine. Software in the serial peripheral interrupt service routine must determine the priority and cause of the SPI interrupt by examining the interrupt flag bits located in the SPI status register. The general sequence for clearing an interrupt is a software sequence of accessing the status register while the flag is set, followed by a read or write of an associated register. Refer to SERIAL PERIPHERALINTERFACE section for a description of the SPI system and its interrupts.

## Port B Interrupt

A Port B interrupt will occur when any one of the eight port lines (PB0-PB7) is pulled to a low level, provided the interrupt mask bit of the condition code register is clear and the enable bit (Bit 1) in the Special Port control register (Memory location $\$ 001 \mathrm{E}$ ) is enabled. Before enabling Port B interrupts, PB0 through PB7 should be programmed as inputs, i.e., their corresponding DDR bits must be 0 .

A Port B interrupt will set the Port B interrupt flag (PBIF) located in the Special Port Control/Status register (bit 7), cause the current state of the machine to be pushed onto the stack, and set the l-bit in the condition code register. This masks further interrupts until the present one is serviced. The Port B interrupt causes the Program Counter to vector to memory locations \$1FF2 and \$1FF3 which contain the starting address of the interrupt service routine. To clear a Port B interrupt, the user must read the Special Port Control/Status register followed by a read of Port B.
The purpose of this interrupt is to provide easy use of the PB0-PB7 lines as sensor inputs, such as in keyboard scanning. For systems where the keyboard response is not interrupt driven, this interrupt can be disabled. Programming any of these lines as outputs inhibits them from generating an interrupt.

Port B interrupts will cause an exit from the stop mode provided that the Port B interrupt enable bit is set. Port B interrupt vector is located at \$1FF2, \$1FF3.


Fig. 12 - Keyboard interface.

## STOP Instruction

The STOP instruction places the CDP68HC05D2 in its lowest power consumption mode. In the STOP mode the intenal oscillator is turned off, causing all internal processing to be halted; refer to Fig. 10. During the STOP mode, the I bit in the condition code register is cleared to enable external interrupts. All other registers and memory remain unaltered and all input/output lines remain unchanged. This continues until an external interrupt ( (اRQ), port B interrupt, external timer oscillator interrupt, or reset is sensed, at which time the internal oscillator is turned on. These interrupts cause the program counter to vector to their respective interrupt vector locations (\$1FFA and \$1FFB, \$1FF2 and \$1FF3, \$1FF8 and \$1FF9, and \$1FFE and \$1FFF, respectively) which contain the starting addresses of the interrupt service routines.

## WAIT Instruction

The WAIT instruction places the CDP68HC05D2 in a low power consumption mode, but the WAIT mode consumes somewhat more power than the STOP mode. In the WAIT mode, the internal clock remains active, and all CPU processing is stopped; however, the programmable timer and serial peripheral interface systems remain active. Refer to Fig. 10. During the WAIT mode, the I bit in the condition code register is cleared to enable all interrupts. All other registers and memory remain unaltered and all parallel input/output lines remain unchanged. This continues until any interrupt or reset is sensed. At this time the program counter vectors to the memory location (\$1FF2 through \$1FFF) which contains the starting address of the interrupt or reset service routine.

## Data Retention Mode

The contents of RAM and CPU registers are retained at supply voltages as low as 2 Vdc . This is referred to as the data retention mode, where the data is held, but the device is not guaranteed to operate.

## PROGRAMMABLE TIMER

The programmable timer, which is preceded by a fixed divide-by-four prescaler, can be used for many purposes, including input waveform measurements while simultaneously generating an output waveform. Pulse widths can vary from several microseconds to many seconds. A block diagram of the timer is shown in Fig. 15 and timing diagrams are shown in Figs. 16 through 19.
Because the timer has a 16-bit architecture, each specific functional segment (capability) is represented by two registers. These registers contain the high and low byte of that functional segment. Generally, accessing the low byte of a specific timer function allows full control of that function; however, an access of the high byte inhibits that specific timer function until the low byte is also accessed.

Note: The I bit in the condition code register should be set while manipulating both the high and low byte register of a specific timer function to ensure that an interrupt does not occur. This prevents interrupts from occurring between the time that the high and low bytes are accessed.

The programmable timer capabilities are provided by using the following ten addressable 8-bit registers (note the high and low represent the significance of the byte). A description of each register is provided in the following pages.

Timer Control Register (TCR) location \$12,
Timer Status Register (TSR) location \$13,
Input Capture High Register location \$14, input Capture Low Register location \$15, Output Compare High Register location \$16, Output Compare Low Register location \$17, Counter High Register location \$18, Counter Low Register location \$19, Alternate Counter High Register location \$1A, and Alternate Counter Low Register location \$1B.

## External Timer Oscillator

In addition to clocking the CDP68HC05D2's internal 16-bit timer with the CPU clock, a separate oscillator circuit may

## CDP68HC05D2

be used by connecting an RC or crystal circuit to pins 29 and 30 (TOSC1 and TOSC2). The circuits shown in Figs. 13(b) and 13(c) are recommended when using a crystal. This oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for $\mathrm{f}_{\text {tosc }}$ in the Control Timing Tables at the end of this specification. See Fig. 13(a) for the RC circuit.

When not using the external timer oscillator feature these pins function as input lines. However, once the external timer oscillator has been enabled, PD1 will become an output only line until the processor is reset.

The EOE (External Oscillator Enable bit 4) and ECC (External Clock Connect bit 3) bits in the Timer Control Register control the external timer oscillator. If bit 3 (ECC) in the timer control register is set, the internal clock input to the timer is disabled and the clock to the timer is connected to the external timer oscillator. This clock can be either a crystal or RC oscillator. Since this mode of operation permits the timer to continue running when the CPU is in the stop mode, timer interrupts, if enabled, will still occur and can be used to exit from the stop mode. Fig. 14 shows the timer oscillator controls. The frequency of the external oscillator must be less than one-quarter the CPU oscillator frequency.

The procedures for using this circuit are:

- Crystal Oscillator Operation - First set the EOE bit to start the crystal oscillating. When oscillation has stabilized, the ECC bit can be set to begin clocking the timer with the external timer oscillator. This time delay may vary depending upon crystal frequency and manufacturer.
- RC Oscillator Operation - When it is desired to clock the timer from an RC timer oscillator, set both the EOE and the ECC bits at the same time in order to keep power consumption minimal.
- No external timer oscillator being used - If the EOE bit is never set, the oscillator will remain in its high impedance state allowing its pins to be used as PD0 and PD1 input lines. In this case, these pins function as normal inputs and should not be left floating.
- Timer Oscillator used for event counting - Set both the EOE and ECC bits and drive the timer oscillator input pin with the event signal which is to be counted. If EOE remains reset and only ECC is set, the event signal can be connected to the timer oscillator output pin, and the input can be used as a Port D input line.

Fig. 13 - External Timer Oscillator Connections
(a) RC Oscillator Connections

(b) Crystal Oscillator connections for crystal speeds above approx. 400 KHz . The $C_{\text {in }}$ and $C_{\text {out }}$ values may vary depending upon crystal manufacturer.

(c) Crystal Oscillator connections for crystal speeds below approx. 400 KHz . The $C_{\text {in }}, C_{1}$ and $R_{1}$ values shown work well for most 32.768 KHz crystals; however, sizes may vary depending upon crystal frequency and manufacturer.


Fig. 14 - External Timer Oscillator Controls


Fig. 15 - Programmable Timer Block Diagram


[^17]Fig. 16 - Timer State Timing Diagram For Reset


Fig. 17 - Timer State Timing Diagram For Input Capture

## CDP68HC05D2



Fig. 18 - Timer State Timing Diagram For Output Compare


Fig. 19 - Timer State Diagram For Timer Overflow

## Counter

The key element in the programmable timer is a 16-bit free-running counter, or counter register, preceded by a prescaler which divides the internal processor clock by four. The prescaler gives the timer a resolution of 2.0 microseconds if the internal processor clock is 2.0 MHz . The counter is clocked to increasing values during the low portion of the internal processor clock. Software can read the counter at any time without affecting its value.
The double-byte free-running counter can be read from either of two locations \$18-\$19 (called counter register at this location), or \$1A-\$1B (counter alternate register at this location). A read sequence containing only a read of the least significant byte of the free-running counter (\$19, \$1B) will receive the count value at the time of the read. If a read of the free-running counter or counter alternate register first addresses the most significant byte ( $\$ 18, \$ 1 \mathrm{~A}$ ) it causes the least significant byte ( $\$ 19, \$ 1 \mathrm{~B}$ ) to be transferred to a buffer. This buffer value remains fixed after the first most significant byte "read" even if the user reads the most significant byte several times. This buffer is accessed when reading the free-running counter or counter alternate register least significant byte (\$19 or \$1B), and thus completes a read sequence of the total counter value. Note that in reading either the free-running counter or counter alternate register, if the most significant byte is read, the least significant byte must also be read in order to complete the sequence.
The free-running counter is configured to \$FFFC during reset and is always a read-only register. During a power-onreset (POR), the counter is also configured to \$FFFC and begins running after the oscillator startup delay. Because the free-running counter is 16 bits preceded by a fixed divide-by-four prescaler, the value in the free-running counter repeats every 262,144 MPU internal processor clock cycles. When the counter rolls over from \$FFFF to $\$ 0000$, the timer overflow flag (TOF) bit is set. An interrupt can also be enabled when counter rollover occurs by setting its interrupt enable bit (TOIE).

## Output Compare Register

The output compare register is a 16-bit register, which is made up of two 8-bit registers at locations $\$ 16$ (most significant byte) and $\$ 17$ (least significant byte). The output compare register can be used for several purposes, such as, controlling an output waveform or indicating when a period of time has elapsed. The output compare register is unique in that all bits are readable and writeable and are not altered by the timer hardware. Reset does not affect the contents of this register and if the compare function is not utilized, the two bytes of the output compare register can be used as storage locations.
The contents of the output compare register are compared with the contents of the free-running counter once during every four internal processor clocks. If a match is found, the corresponding output compare flag (OCF) bit is set and the corresponding output level (OLVL) bit is clocked (by the output compare circuit pulse) to an output level register. The values in the output compare register and the output level bit should be changed after each successful comparison in order to control an output waveform or establish a new elapsed timeout. An interrupt can also accompany a successful output compare provided the corresponding interrupt enable bit, OCIE, is set.
After a processor write cycle to the output compare register containing the most significant byte (\$16), the output com-
pare function is inhibited until the least significant byte (\$17) is also written. The user must write both bytes (locations) if the most significant byte is written first. A write made only to the least significant byte (\$17) will not inhibit the compare function. The free-running counter is updated every four internal processor clock cycles due to the internal prescaler. The minimum time required to update the output compare register is a function of the software program rather than the internal program.
A processor write may be made to either byte of the output compare register without affecting the other byte. The output level (OLVL) bit is clocked to the output level register regardless of whether the output compare flag (OCF) is set or clear.
Because neither the output compare flag (OCF bit) nor output compare register is affected by reset, care must be exercised when initializing the output compare function with software. The following procedure is recommended:
(1) Write the high byte of the output compare register to inhibit further compares until the low byte is written.
(2) Read the timer status register to arm the OCF if it is already set.
(3) Write the output compare register low byte to enable the output compare function with the flag clear.
The advantage of this procedure is to prevent the OCF bit from being set between the time it is read and the write to the output compare register. A software example is shown below.

| B7 | 16 | STA | OCMPHI | INHIBIT OUTPUT COMPARE |
| :--- | :--- | :--- | :--- | :--- |
| B6 | 13 | LDA | TSTAT | ARM OCF BIT IF SET |
| BF | 17 | STX | OCMPLD | READY FOR NEXT COMPARE |

## Input Capture Register

The two 8 -bit registers which make up the 16-bit input capture register are read-only and are used to latch the value of the free-running counter after a defined transition is sensed by the corresponding input capture edge detector. The level transition which triggers the counter transfer is defined by the corresponding input edge bit (IEDG). Reset does not affect the contents of the input capture register.

The result obtained by an input capture will be one more than the value of the free-running counter on the rising edge of the internal processor clock preceding the external transition (refer to timing diagram shown in Fig. 17). This delay is required for external synchronization. Resolution is affected by the prescaler allowing the timer to only increment every four internal processor clock cycles.

The free-running counter contents are transferred to the input capture register on each proper signal transition regardless of whether the input capture flag (ICF) is set or clear. The input capture register always contains the freerunning counter value which corresponds to the most recent input capture.
After a read of the most significant byte of the input capture register (\$14), counter transfer is inhibited until the least significant byte (\$15) of the input capture register is aiso read. This characteristic forces the minimum pulse period attainable to be determined by the time used in the capture software routine and its interaction with the main program. A polling routine using instructions such as BRSET, BRA, LDA, STA, INCX, CMPX, and BEG might take 34 machine cycles to complete. The free-running counter increments
every four internal processor clock cycles due to the prescaler. A read of the least significant byte (\$15) of the input capture register does not inhibit the free-running counter transfer. Again, minimum pulse periods are ones which allow software to read the least significant byte (\$15) and perform the needed operations. There is no conflict between the read of the input capture register and the freerunning counter since they occur on opposite edges of the internal processor clock.

## Timer Control Register (TCR)

The timer control register (TCR, location \$12) is an 8-bit read/write register which contains seven control bits. Three of these bits control interrupts associated with each of the three flag bits found in the timer status register (discussed below). The other four bits control: 1) which edge is significant to the input capture edge detector (i.e., negative or positive), 2) the next value to be clocked to the output level register in response to a successful output compare, 3) the source of the timer clock, and 4) whether the external timer oscillator is enabled. The timer control register and the free-running counter are the only sections of the timer affected by reset. The TCMP pin is forced low during external reset and stays low until a valid compare changes it to a high. The timer control register is illustrated below followed by a definition of each bit.

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICIE OCIE TOIE EOE ECC 0 IEDG OLVL | $\$ 12$ |  |  |  |  |  |  |

B7, ICIE If the input capture interrupt enable (ICIE) bit is set, a timer interrupt is enabled when the ICF status flag (in the timer status register) is set. If the ICIE bit is clear, the interrupt is inhibited. The ICIE bit is cleared by reset.
B6, OCIE If the output compare interrupt enable (OCIE) bit is set, a timer interrupt is enabled whenever the OCF status flag is set. If the OCIE bit is clear, the interrupt is inhibited. The OCIE bit is cleared by reset.
B5, TOIE If the timer overflow interrupt enable (TOIE) bit is set, a timer interrupt is enabled whenever the TOF status flag (in the timer status register) is set. If the TOIE bit is clear, the interrupt is inhibited. The TOIE bit is cleared by reset.

B4, EOE External Oscillator Enable - If set, the external timer oscillator is enabled. If it is then cleared, the inverter between pins 29 and 30 is prevented from switching and cannot be used in a crystal or RC oscillator. This bit is cleared by reset which configures both TOSC1 and TOSC2 as inputs.
B3, ECC If the external clock connect (ECC) is set, the internal clock input to the timer is disabled and the timer oscillator is connected to the input to the timer. It is cleared by reset. Accuracy of the timer count is not guaranteed while this bit is switched.

B1, IEDG The value of the input edge (IEDG) bit determines which level transition on pin 37 will trigger a free-running counter transfer to the input capture register. Reset clears the IEDG bit.
$0=$ negative edge
$1=$ positive edge

BO, OLVL The value of the output level (OLVL) bit is clocked into the output level register by the next successful output compare and will appear at pin 35. This bit and the output level register are cleared by reset.
$0=$ low output
$1=$ high output

## Timer Status Register (TSR)

The timer status register (TSR) is an 8-bit register of which the three most significant bits contain read-only status information. These three bits indicate the following:

1. A proper transition has taken place at pin 37 with an accompanying transfer of the free-running counter contents to the intput capture register,
2. A match has been found between the free-running counter and the output compare register, and
3. A free-running counter transition from \$FFFF to $\$ 0000$ has been sensed (timer overflow)

The timer status register is illustrated below followed by a definition of each bit. Refer to timing diagrams shown in Fig. 16, 17, and 18 for timing relationship to the timer status register bits.

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICF | OCF | TOF | 0 | 0 | 0 | 0 | 0 |

B7, ICF
The input capture flag (ICF) is set when a proper edge has been sensed by the input capture edge detector. It is cleared by a processor read of the timer status register (with ICF set) followed by reading the low byte ( $\$ 15$ ) of the input capture register. Reset does not affect the input compare flag.

B6, OCF The output compare flag (OCF) is set when the output compare register contents matches the contents of the free-running counter. The OCF is cleared by reading the timer status register (with the OCF set) and then writing to the low byte (\$17) of the output compare register. Reset does not affect the output compare flag.
B5, TOF The timer overflow flag (TOF) bit is set by a transition of the free-running counter from $\$$ FFFF to $\$ 0000$. It is cleared by reading the timer status register (with TOF set) followed by a read of the free-running counter least significant byte (\$19). Reset does not affect the TOF bit.
Reading the timer status register satisfies the first condition required to clear any status bits which happened to be set during the access. The only remaining step is to provide an access of the register which is associated with the status bit. Typically, this presents no problem for the input capture and output compare functions.

A problem can occur when using the timer overflow function and reading the free-running counter at random times to measure an elapsed time. Without incorporating the proper precautions into software, the timer overflow flag could unintentionally be cleared if: 1) the timer status register is read when TOF is set, and 2) the least significant byte of the free-running counter is read but not for the purpose of servicing the flag. The counter alternate register at address \$1A and \$1B contains the same value as the freerunning counter (at address \$18 and \$19); therefore, this
alternate register can be read at any time without affecting the timer overflow flag in the timer status register.
During STOP and WAIT instructions, the programmable timer functions as follows if using the CPU clock: during the wait mode, the timer continues to operate normally and may generate an interrupt to trigger the CPU out of the wait
state; during the stop mode, the timer holds at its current state, retaining all data, and resumes operation from this point when an external interrupt is received. If using an external timer oscillator the timer will continue to count and generate interrupts.

## Serial Peripheral Interface (SPI)

The Serial Peripheral Interface (SPI) is a four wire synchronous serial communication system with separate wires for input data, output data, clock and slave select. A master MCU, which produces the clocking signal, initiates the exchange of data bytes with a slave MCU or peripheral device such as an LCD display driver or an A/D converter. A diagram of the control, status, and data registers may be found in the section labelled "Registers". The SPI system registers are found at addresses \$000A-\$000C. The SPI output drivers may be switched off to allow the user access to external pins for use as parallel inputs to Port D. Upon power-up or reset the SPI output drivers will be initialized in the off state. The serial system enable bit which controls the output drivers and other functional inhibits is the SPE bit found in the serial control register.
Fig. 20 illustrates two different system configurations. Fig. 20a represents a system of five different MCUs in which there are one master and four slaves ( $0,1,2,3$ ). In this system four basic lines (signals) are required for the MOSI (master out, slave in), MISO (master in, slave out), SCK (serial clock), and $\overrightarrow{\text { SS }}$ (slave select) lines. Fig. 20b represents a system of three MCUs in which each MCU is capable of being a master or a slave. The SPI interface is well-suited for multiprocessor communications.

## Features

- Full duplex, three-wire synchronous transfers
- Master or slave operation
- 1.05 MHz (maximum) master bit frequency
- 2.1 MHz (maximum) slave bit frequency
- Four programmable master bit rates
- Programmable clock polarity and phase
- End of transmission interrupt flag
- Write collision flag protection
- Master-Master mode fault protection capability


## Signal Description

The four basic signals (MOSI, MISO, SCK, and $\overline{\text { SS }}$ ) discussed above are described in the following paragraphs. Each signal function is described for both the master and slave mode.

## Master Out Slave In (MOSI)

The MOSI pin is configured as a data output in a master (mode) device and as a data input in a slave (mode) device. In this manner data is transferred serially from a master to a slave on this line; most significant bit first, least significant bit last. The timing diagrams of Fig. 21 summarize the SPI timing diagram and show the relationship between data and clock (SCK). As shown in Fig. 21 four possible timing relationships may be chosen by using control bits CPOL and CPHA. The master device always allows data to be applied on the MOSI line a half-cycle before the clock edge (SCK) in order for the slave device to latch the data.

Note: Both the slave device(s) and a master device must be programmed to similar timing modes for proper data transfer.

When the master device transmits data to a second (slave) device via the MOSI line, the slave device responds by sending data to the master device via the MISO line. This implies full duplex transmission with both data out and data in synchronized with the same clock signal (one which is provided by the master device). Thus, the byte transmitted is replaced by the byte received and eliminates the need for separate transmit-empty and receiver-full status bits. A single status bit (SPIF) is used to signify that the I/O operation is complete.

Configuration of the MOSI pin is a function of the MSTR bit in the serial peripheral control register (SPCR, loction \$0A). Setting the MSTR bit will place the device in the Master mode and cause the MOSI pin to be an output.

Note: The Port D Data Direction Register bit 3 must be set for the MOSI pin to transfer data in the Master mode.

## Master In Slave Out (MISO)

The MISO pin is configured as an input in a master (mode) device and as an output in a slave (mode) device. In this manner data is transferred serially from a slave to a master on this line; most significant bit first, least significant bit last. The MISO pin of a slave device is placed in the highimpedance state if it is not selected by the master; i.e., its $\overline{\mathrm{SS}}$ pin is a logic one. The timing diagram of Fig. 21 shows the relationship between data and clock (SCK). As shown in Fig.21, four possible timing relationships may be chosen by using control bits CPOL and CPHA. The master device always allows data to be applied on the MOSI line a half-cycle before the clock edge (SCK) in order for the slave device to latch the data.

Note: The slave device (s) and a master device must be programmed to similar timing modes for proper data transfer.

When the master device transmits data to a slave device via the MOSI line, the slave device responds by sending data to the master device via the MISO line. This implies full duplex transmission with both data out and data in synchronized with the same clock signal (one which is provided by the master device). Thus, the byte transmitted is replaced by the byte received and eliminates the need for separate transmit-empty and receiver-full status bits. A single status bit (SPIF) in the serial peripheral status register (SPSR, location \$0B) is used to signify that the I/O operation is complete.

In the master device, the MSTR control bit in the serial peripheral control register (SPCR, location \$OA) is set to a logic one (by the program) to allow the master device to receive data on its MISO pin. In the slave device, its MISO pin is enabled by the logic level of the $\overline{\mathrm{SS}}$ pin; i.e., if $\overline{\mathrm{SS}}=1$ then the MISO pin is placed in the high-impedance state, whereas, if $\overline{\mathrm{SS}}=0$ the MISO pin is an output for the slave device.

Note: The Port D Data Direction Register bit 2 must be set for the MISO pin to transfer data in the slave mode.

(a) Single Master, Four Slaves


Fig. 20 - Master-Slave System Configuration


Fig. 21 - Data Clock Timing Diagram

## Slave Select (SS)

In the slave mode the slave select ( $\overline{\mathrm{SS}}$ ) pin is an input (PD5, pin 34), which receives an active low signal that is generated by the master device to enable slave device(s) to accept data. To ensure that data will be accepted by a slave device, the $\overline{S S}$ signal line must be a logic low prior to occurrence of SCK (system clock) and must remain low until after the last (eighth) SCK cycle. Fig. 21 illustrates the relationship between SCK and the data for two different level combinations of CPHA, when $\overline{\mathrm{SS}}$ is pulled low. These are: 1) with $\mathrm{CPHA}=1$ of 0 , the first bit of data is applied to the NilSO line for transfer, and 2) when CPHA $=0$ the slave device is prevented from writing to its data register. Refer to the WCOL status flag in the serial peripheral status register (location \$0B) description for further information on the effects that the SS input and CPHA control bit have on the I/O data register. A high level SS signal forces the MISO (master in, slave out) line to the high-impedance state. Also, SCK and the MOSI (master out, slave in) line are ignored by a slave device when its $\overline{\mathrm{SS}}$ signal is high.
When a device is a master, it monitors its $\overline{\mathrm{SS}}$ signal for a logic low, provided that Port D bit 5 is cleared. See Note. The master device will become a slave device any time its $\overline{\mathrm{SS}}$ signal is detected low. This ensures that there is only one master controlling the $\overline{\mathrm{SS}}$ line for a particular system. When the $\overline{\mathrm{SS}}$ line is detected low, it clears the MSTR control bit (serial peripheral control register, location \$0A). Also, control bit SPE in the serial peripheral control register is cleared which causes the serial peripheral interface (SPI) to be disabled (port D SPI pins become inputs). The MODF
flag bit in the serial peripheral status register (location \$0B) is also set to indicate to the master device that another device is attempting to become a master. Two devices attempting to be outputs are normally the result of a software error; however, a system could be configured which would contain a default master which would automatically "take over" and restart the system.

Note: In the master mode Port D DDR bit 5 determines whether Port D bit $5(\overline{\mathrm{SS}})$ is an error detect input to the SPI (DDR bit 5 clear) or a general-purpose output line (DDR bit 5 set), that can be used to strobe the $\overline{\mathrm{SS}}$ lines of slaves.

## Serial Clock (SCK)

The serial clock is used to synchronize the movement of data both in and out of the device through its MOSI and MISO pins. The master and slave devices are capable of exchanging a data byte of information during a sequence of eight clock pulses. Since the SCK is generated by the master device, the SCK line becomes an input on all slave devices and synchronizes slave data transfer. The type of clock and its relationship to data are controlled by the CPOL and CPHA bits in the serial peripheral control register (location \$OA) discussed below. Refer to Fig. 21 for timing.

The master device generates the SCK through a circuit driven by the internal processor clock. Two bits (SPR0 and SPR1) in the serial peripheral control register (location \$0A) of the master device select the clock rate. The master device uses the SCK to latch incoming slave device data on
the MISO line and shifts out data to the slave on the MOSI line. Both master and slave devices must be operated in the same timing mode as controlled by the CPOL and CPHA bit in the serial peripheral control register. In the slave device, SPRO and SPR1 have no effect on the operation of the Serial Peripheral Interface. Timing is shown in Fig. 21.

Note: The Port D Data Direction Register bit 4 must be set for the SCK pin to generate (output) a SCK signal.

## Functional Description

A block diagram of the serial peripheral interface (SPI) is shown in Fig. 22. In a master configuration the master start logic receives an input from the CPU (in the form of a write to the SPI rate generator) and originates the system clock (SCK) based on the internal processor clock. This clock is also used internally to control the state controller as well as the 8 -bit shift register. As a master device, data is parallel loaded into the 8 -bit shift register (from the internal bus) during a write cycle and then shifted out serially to the MOSI pin for application to the slave device(s). During a read cycle, data is applied serially from a slave device via the MISO pin to the 8 -bit shift register. After the 8 -bit shift
register is loaded, its data is parallel transferred to the read buffer and then is made available to the internal data bus during a CPU read cycle.
In a slave configuration, the slave start logic receives a logic low (from a master device) at the $\overline{\mathrm{SS}}$ pin and a system clock input (from the same master device) at the SCK pin. Thus, the slave is synchronized with the master. Data from the master is received serially at the slave MOSI pin and loads the 8-bit shift register. After the 8-bit shift register is loaded, its data is parallel transferred to the read buffer and then is made available to the internal data bus during a CPU read cycle. During a write cycle, data is parallel loaded into the 8 -bit shift register from the internal data bus and then shifted out serially to the MISO pin for application to the master device.
Fig. 23 illustrates the MOSI, MISO, and SCK master-slave interconnections. Note that in Fig. 23 the master $\overline{\mathrm{SS}}$ pin is tied to a logic high and the slave $\overline{\mathrm{SS}}$ pin is a logic low. Fig. 21a provides a larger system connection for these same pins. Note that in Fig. 20(a), all $\overline{S S}$ pins are connected to a port pin of a master/slave device. In this case any of the devices can be a slave.


NOTES:
THE SS, SCK, MOSI, AND MISO ARE EXTERNAL PINS WHICH PROVIDE THE
FOLLOWING FUNCTIONS:
(a) MOSI-PROVIDES SERIAL OUTPUT TO SLAVE UNIT(S) WHEN DEVICE IS CONFIGURED AS A MASTER. RECEIVES SERIAL INPUT FROM MASTER UNIT WHEN DEVICE IS CONFIGURED AS A SLAVE UNIT.
(b) MISO-RECEIVES SERIAL INPUT FROM SLAVE UNIT(S) WHEN DEVICE IS CONFIGURED AS A MASTER. PROVIDES SERIAL OUTPUT TO MASTER WHEN DEVICE IS CONFIGURED AS A SLAVE UNIT.
(c) SCK -PROVIDES SYSTEM CLOCK WHEN DEVICE IS CONFIGURED AS A MASTER UNIT. RECEIVES SYSTEM CLOCK WHEN DEVICE IS CONFIGURED AS A SLAVE UNIT.
(d) $\overline{\mathrm{SS}}$-PROVIDES A LOGIC LOW TO SELECT A SLAVE DEVICE FOR A TRANSFER WITH A MASTER DEVICE.


Fig. 23 - Serial Peripheral Interface Master-Slave Interconnection

## Registers

There are three registers in the serial parallel interface which provide control, status, and data storage functions. These registers, which include the serial peripheral control register (SPCR, location \$0A), serial peripheral status register (SPSR, location \$0B), and serial peripheral data I/O register (SPDR, location \$0C) are described below.

Note: In addition, the Port D Data Direction Register (DDR) must be properly configured. See note in the section labelled "Input/Output Programming-Special-Purpose Port".

The serial peripheral control register bits are defined as follows:

B7, SPIE When the serial peripheral interrupt enable bit is high, it allows the occurrence of a processor interrupt, and forces the proper vector to be loaded into the program counter if the serial peripheral status register flag bit (SPIF and/or MODF) is set to a logic one. It does not inhibit the setting of a status bit. The SPIE bit is cleared by reset.
B6, SPE When the serial peripheral output enable control bit is set, all output drive is applied to the external pins and the system is enabled. When the SPE bit is set, it enables the SPI system by connecting it to the external pins thus allowing it to interface with the external SPI bus. The pins that are defined as output depend on which mode (master or slave) the device is in. Because the SPE bit is cleared by reset, the SPI system is not connected to the external pins upon reset.
B5, DWOM The Port D Wire-OR Mode bit controls the output buffers for Port D bits 2 through 5. If DWOM $=1$, the four Port D output buffers behave as open-drain outputs. If $D W O M=0$, the four Port D output buffers operate as normal CMOS outputs. DWOM is cleared by reset.

B4, MSTR The master bit determines whether the device is a master or a slave. If the MSTR bit is a logic zero it indicates a slave device and a logic one denotes a master device. If the master mode is selected, the function of the SCK pin changes from an input to an output and the function of the MISO and MOSI pins are reversed. This allows the user to wire device pins MISO to MISO, and MOSI to MOSI and SCK to SCK without incident. The MSTR bit is cleared by reset; therefore, the device is always placed in the slave mode during reset.
B3, CPOL The clock polarity bit controls the normal or steady state value of the clock when data is not being transferred. The CPOL bit affects both the master and slave modes. It must be used in conjunction with the clock phase control bit (CPHA) to produce the wanted clock-data relationship between a master and a slave device. When the CPOL bit is a logic zero, it produces a steady state low value at the SCK pin of the master device. If the CPOL bit is a logic one, a high value is produced at the SCK pin of the master device when data is not being transferred. The CPOL bit is not affected by reset. Refer to Fig. 21.
B2, CPHA The clock phase bit controls the relationship between the data on the MISO and MOSI pins and the clock produced or received at the SCK pin. This control has effect in both the master and slave modes. It must be used in conjunction with the clock polarity control bit (CPOL) to produce the wanted clock-data relation. The CPHA bit in general selects the clock edge which captures data and allows it to change states. It has its greatest impact on the first bit transmitted (MSB) in that it does or does not allow a clock transition before the first data capture edge. The CPHA bit is not affected by reset. Refer to Fig. 21. B0, SPRO

B1, SPR1 These two serial peripheral rate bits select one of four baud rates to be used as SCK if the device is a master; however, they have no effect in the slave mode. The slave device is
capable of shifting data in and out at a maximum rate which is equal to the CPU clock (maximum $=2.1 \mathrm{MHz}$ ). A rate table is given below for the generation of the SCK from the master. The SPR1 and SPR0 bits are not affected by reset.

| SPR1 | SPR0 | Internal Processor <br> Clock Divide By |
| :---: | :---: | :---: |
| 0 | 0 | 2 |
| 0 | 1 | 4 |
| 1 | 0 | 16 |
| 1 | 1 | 32 |

## Serial Peripheral Status Register (SPSR)

 \$0B

The status flags which generate a serial peripheral interface (SPI) interrupt will not be blocked by the SPIE control bit in the serial peripheral control register; however, the interrupt will be blocked. The WCOL bit does not cause an interrupt. The serial peripheral status register bits are defined as follows:
B7, SPIF The serial peripheral data transfer flag bit notifies the user that a data transfer between the device and an external device has been completed. With the completion of the data transfer, SPIF is set, and if SPIE is set, a serial peripheral interrupt (SPI) is generated. During the clock cycle that SPIF is being set, a copy of the received data byte in the shift register is moved to a buffer. When the data register is read, it is the buffer that is read. During an overrun condition, when the master device has sent several bytes of data and the slave device has not responded to the first SPIF, only the first byte sent is contained in the receiver buffer and all other bytes are lost.
The transfer of data is initiated by the master device writing its serial peripheral data register.

Clearing the SPIF bit is accomplished by a software sequence of accessing the serial peripheral status register while SPIF is set and followed by a write to or a read of the serial peripheral data register. While SPIF is set, all writes to the serial peripheral data register are inhibited until the proper clearing sequence is followed. This occurs in the master device. In the slave device, SPIF can be cleared (using a similar sequence) during a second transmission; however, it must be cleared before the second SPIF in order to prevent an overrun condition. The SPIF bit is cleared by reset.

B6, WCOL The function of the write collision status bit is to notify the user that an attempt was made to write the serial peripheral data register while a data transfer was taking place with an external device. The transfer continues uninterrupted; therefore, a write will be unsuccessful. A "read collision" will never occur since the received data byte is placed in a buffer in which access is always synchronous with the MCU opera-
tion. If a "write collision" occurs, WCOL is set but no SPI interrupt is generated. The WCOL bit is a status flag only.
Clearing the WCOL bit is accomplished by a software sequence of accessing the serial peripheral status register while WCOL is set, followed by 1) a read of the serial peripheral data register prior to the SPIF bit being set, or 2) a read or write of the serial peripheral data register after the SPIF bit is set. A write to the serial peripheral data register (SPDR) prior to the SPIF bit being set, will result in generation of another WCOL status flag. Both the SPIF and WCOL bits will be cleared in the same sequence. If a second transfer has started while trying to clear (the previously set) SPIF and WCOL bits with a clearing sequence containing a write to the serial peripheral data register, only the SPIF bit will be cleared.

A collision of a write to the serial peripheral data register while an external data transfer is taking place can occur in bcth the master mode and the slave mode, although with the proper programming the master device should have sufficient information to preclude this collision.

Collision in the master device is defined as a write of the serial peripheral data register while the internal rate clock (SCK) is in the process of transfer. The signal on the SS pin is always high on the master device.

A collision in a slave device is defined in two separate modes. One problem arises in a slave device when the CPHA control bit is a logic zero. When CPHA is a logic zero, data is latched with the occurrence of the first clock transition. The slave device does not have any way of knowing when that transition will occur; therefore, the slave device collision occurs when it attempts to write the serial periphera! data register after its $\overline{\mathrm{SS}}$ pin has been pulled low. The $\overline{\mathrm{SS}}$ pin of the slave device freezes the data in its serial peripheral data register and does not allow it to be altered if the CPHA bit is a logic zero. The master device must raise the $\overline{\mathrm{SS}}$ pin of the slave device high between each byte it transfers to the slave device.
The second collision mode is defined for the state of CPHA control bit being a logic one. With the CPHA bit set, the slave device will be receiving a clock (SCK) edge prior to the latch of the first data transfer. This first clock edge will freeze the data in the slave device 1/O register and allow the MSB onto the external MISO pin of the slave device. The $\overline{S S}$ pin low state enables the slave device but the drive onto the MISO pin does not take place until the first data transfer clock edge. The WCOL bit will only be set if the I/O register is accessed while a transfer is taking place. By definition of the second collision mode, a master device might hold a slave device $\overline{\mathrm{SS}}$ pin low during a transfer of several bytes of data without a problem.

A special case of WCOL occurs in the slave device. This happens when the master device
starts a transfer sequence (an edge of SCK for CPHA $=1$; or an active $\overline{\mathrm{SS}}$ transition for CPHA $=0$ ) at the same time the slave device CPU is writing to its serial peripheral interface data register. In this case it is assumed that the data byte written (in the slave device serial peripheral interface) is lost and the contents of the slave device read buffer become the byte that is transferred. Because the master device receives back the last byte transmitted, the master device can detect that a fatal WCOL occurred.

Because the slave device is operating asynchronously with the master device, the WCOL bit may be used as an indicator of a collision occurrence. This helps alleviate the user from a strict real-time programming effort. The WCOL bit is cleared by reset.
Bit 4 MODF The function of the mode fault flag (MODF) is defined for the master mode device. If the device is a slave device, the MODF bit will be prevented from toggling from a logic zero to a logic one; however, this does not prevent the device from being in the slave mode with the MODF bit set. The MODF bit is normally a logic zero and is set only when the master device has its $\overline{S S}$ pin pulled low. Toggling the MODF bit to a logic one affects the internal serial peripheral interface (SPI) system in the following ways:

1. MODF is set and SPI interrupt is generated if SPIE=1.
2. The SPE bit is forced to a logic zero. This blocks all output drive from the device, disabled the SPI system.
3 .The MSTR bit is forced to a logic zero, thus forcing the device into the slave mode.
Clearing the MODF is accomplished by a software sequence of accessing the serial peripheral status register while MODF is set followed by a write to the serial peripheral control register. Control bits SPE and MSTR may be restored to their original set state during this clearing sequence or after the MODF bit has been cleared. Hardware does not allow the user to set the SPE and MSTR bit while MODF is a logic one unless it is during the proper clearing sequence. The MODF flag bit indicates that there might have been a multi-master conflict for system control and allows a proper exit from system operation to a reset or default system state. The MODF bit is cleared by reset.

## Serial Peripheral Data I/O Register (SPDR)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial Peripheral Data !/O Register |  |  |  |  |  |  |  | \$0C

The serial peripheral data I/O register is used to transmit and receive data on the serial bus. Only a write to this register will initiate transmission/reception of another byte and this will only occur in the master device. A slave device writing to its data I/O register will not initiate a transmission. At the completion of transmitting a byte of data, the SPIF status bit is set in both the master and slave devices. A write
or read of the serial peripheral data I/O register, after accessing the serial peripheral status register with SPIF set, will clear SPIF.
During the clock cycle that the SPIF bit is being set, a copy of the received data byte in the shift register is being moved to a buffer. When the user reads the serial peripheral data I/O register, the buffer is actually being read. During an overrun condition, when the master device has sent several bytes of data and the slave device has not internally responded to clear the first SPIF, only the first byte is contained in the receive buffer of the slave device; all others are lost. The user may read the buffer at any time. The first SPIF must be cleared by the time a second transfer of data from the shift register to the read buffer is initiated or an overrun condition will exist.
A write to the serial peripheral data I/O register is not buffered and places data directly into the shift register for transmission.

The ability to access the serial peripheral data I/O register is limited when a transmission is taking place. It is important to read the discussion defining the WCOL and SPIF status bits to understand the limits on using the serial peripheral data I/O register.

## Serial Peripheral Interface (SPI) System Considerations

There are two types of SPI systems: single master system and multi-master systems. Figure 20 illustrates both of these systems and a discussion of each is provided below.
Figure 20 a illustrates how a typical single master system may be configured, using a CDP6805 CMOS Family device as the master and four CDP6805 CMOS Family devices as slaves. As shown, the MOSI, MISO, and SCK pins are all wired to equivalent pins on each of the five devices. The master device generates the SCK clock, the slave devices all receive it. Because the CDP6805 CMOS master device is the bus master, it internally controls the function of its MOSI and MISO lines, thus writing data to the slave devices on the MOSI and reading data from the slave devices on the MISO lines. The master device selects the individual slave devices by using four pins of a parallel port to control the four $\overline{\text { SS }}$ pins of the slave devices. A slave device is selected when the master device pulls its $\overline{S S}$ pin low. The $\overline{S S}$ pins are pulled high during reset because the master device ports will be forced to be inputs at that time, thus disabling the slave devices. Notice that the slave devices do not have to be enabled in a mutually exclusive fashion except to prevent bus contention on the MISO line. For example, three slave devices enabled for a transfer are permissible if only one has the capability of being read by the master. An example of this is a write to several display drivers to clear a display with a single I/O operation. To ensure that proper data transmission is occurring between the master device and a slave device, the master device may have the slave device respond with a previously received data byte (this data byte could be inverted or at least be å byte that is different from the last one sent by the master device). The master device will always receive the previous byte back from the slave device if all MISO and MOS! lines are connected and the slave has not written to its data I/O register. Other transmission security methods might be defined using ports for handshake lines or data bytes with command fields.
A multi-master system may also be configured by the user. A system of this type is shown in Figure 20b. An exchange of
master control could be implemented by an exchange of code messages through the serial peripheral interface system. The major device control that plays a part in this system is the MSTR bit in the serial peripheral control register and the MODF bit in the serial peripheral status register.

Note that the DWOM bit would also be set to prevent bus contention. For additional information on this configuration and SPI in general, refer to RCA Application Note ICAN 7264 entitled "Versatile Serial Protocol for a Microcom-puter-Peripheral Interface."

# Effects of Stop and Wait Modes on the Timer and Serial System 

The STOP and WAIT instructions have different effects on the programmable timer and serial peripheral interface (SPI) system. These different effects are discussed separately below.

## Stop Mode

When the processor executes the STOP instruction, the internal oscillator is turned off. This halts all internal CPU processing and the serial peripheral interface. The programmable timer will only continue to count if an external timer oscillator is used. The only way for the MCU to "wake up" from the stop mode is by receipt of an external interrupt (logic low on $\overline{\mathrm{RQ}} \mathrm{pin}$ ), an external timer oscillator interrupt, a Port B interrupt or by the detection of a reset (logic low on RESET pin or a power-on reset). The effects of the stop mode on each of the MCU systems (Timer and SPI) are described separately.

## Timer During Stop Mode

When the MCU enters the STOP mode, the timer will continue to count and generate interrupts if using an external timer oscillator. If using the CPU clock to clock the timer, the timer counter stops counting (the internal processor clock is stopped) and remains at that particular count value until the stop mode is exited by an interrupt (if exited by reset the counter is forced to $\$ F F F C$ ). If the stop mode is exited by an external low on the $\overline{\mathrm{RQ}}$ pin, then the counter resumes from its stopped value as if nothing had happened. Another feature of the programmable timer, in the stop mode, is that if at least one valid input capture edge occurs at the TCAP pin, the input capture detect circuitry is armed. This action does not set any timer flags or "wake up" the MCU, but when the MCU does "wake up" there will be an active input capture flag (and data) from that first valid edge which occurred during the stop mode. If the stop mode is exited by an external reset (logic low on RESET pin), then no such input capture flag or data action takes place even if there was a valid input capture edge (at the TCAP pin) during the MCU stop mode.

## SPI During Stop Mode

When the MCU enters the stop mode, the baud rate generator which drives the SPI shuts down. This essentially stops
all master mode SPI operation, thus the master SPI is unable to transmit or receive any data. If the STOP instruction is executed during an SPI transfer, that transfer is halted until the MCU exits the stop mode (provided it is an exit resulting from a logic low on the IRQ pin). If the stop mode is exited by a reset, then the appropriate control/status bits are cleared and the SPI is disabled. If the device is in the slave mode when the STOP instruction is executed, the slave SPI will still operate. It can still accept data and clock information in addition to transmitting its own data back to a master device.

At the end of a possible transmission with a slave SPI in the STOP mode, no flags are set until a logic low IRQ input results in an MCU "wake up". Caution should be observed when operating the SPI (as a slave) during the stop mode because none of the protection circuitry (write collision, mode fault, etc.) is active.
It should also be noted that when the MCU enters the stop mode all enabled output drivers (TDO, TCMP, MISO, MOSI, and SCK ports) remain active and any sourcing currents from these outputs will be part of the total supply current required by the device.

## Wait Mode

When the MCU enters the wait mode, the CPU clock is halted. All CPU action is suspended; however, the timer and SPI systems remain active. In fact an interrupt from the timer or SPI (in addition to a logic low on the IRQ or RESET pins or a Port B interrupt, if enabled) causes the processor to exit the wait mode. Since the three systems mentioned above operate as they do in the normal mode, only a general discussion of the wait mode is provided below.

The wait mode power consumption depends on how many systems are active. The power consumption will be highest when all the systems (timer, TCMP and SPI) are active. The power consumption will be the least when the SPI system is disabled (timer operation cannot be disabled in the wait mode). If a non-reset exit from the wait mode is performed (i.e., timer overflow interrupt exit), the state of the remaining systems will be unchanged. If a reset exit from the wait mode is performed all the systems revert to the disabled reset state.

# Instruction Set 

The MCU has a set of 62 basic instructions. They can be divided into five different types: register/memory, read/ modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.
All of the instructions used in the CDP6805 CMOS Family are used in the CDP68HC05D2 MCU, plus an additional one; the multiply (MUL) instruction. This instruction allows for unsigned multiplication of the contents of the accumulator $(A)$ and the index register $(X)$. The high order product is then stored in the index register and the low order product is stored in the accumulator. A detailed definition of the MUL instruction is shown below.

Operation: $\quad X: A \leftarrow X^{*} A$
Description: Multiplies the eight bits in the index register by the eight bits in the accumulator to obtain a 16-bit unsigned number in the concatenated accumulator and index register.

Condition Codes:

H: Cleared
I: Not affected
N : Not affected

Z: Not affected<br>C: Cleared

Source Form(s):

MUL Addressing Mode
Inherent $\begin{array}{ccc}\text { Cycles } & \text { Bytes } & \text { Opcode } \\ 11 & 1 & \$ 42\end{array}$

## Register/Memory Instructions

Most of these instructions use two operands. The first operand is either the accumulator or the index register. The second operand is obtained from memory using one of the addressing modes. The operand for the jump unconditional (JMP) and jump to subroutine (JSR) instructions is the program counter. Refer to Table VI.

## Ready-Modify-Write Instructions

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write sequence since it does not modify the value. Refer to Table VII.

Table VI - Register/Memory Instructions

|  |  | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Immediate |  |  | Direct |  |  | Extended |  |  | $\begin{gathered} \text { Indexed } \\ \text { (No Offset) } \\ \hline \end{gathered}$ |  |  | Indexed (8-Bit Offset) |  |  | $\begin{gathered} \text { Indexed } \\ \text { (16-Bit Offset) } \end{gathered}$ |  |  |
| Function | Mnem. | $\begin{gathered} \text { Op } \\ \text { Code } \end{gathered}$ | Bytes |  | Op Code | \# Bytes |  | Op Code | Bytes | \# Cycles | Op Code | Bytes |  | Op Code | Bytes | Cycles | OP Code | Byies | Cycles |
| Load A from Memory | LDA | A6 | 2 | 2 | B6 | 2 | 3 | C6 | 3 | 4 | F6 | 1 | 3 | E6 | 2 | 4 | D6 | 3 | 5 |
| Load X from Memory | LDX | AE | 2 | 2 | BE | 2 | 3 | CE | 3 | 4 | FE | 1 | 3 | EE | 2 | 4 | DE | 3 | 5 |
| Store A in Memory | STA | - | - | - | B7 | 2 | 4 | C7 | 3 | 5 | F7 | 1 | 4 | E7 | 2 | 5 | D7 | 3 | 6 |
| Store X in Memory | STX | - | - | - | BF | 2 | 4 | CF | 3 | 5 | FF | 1 | 4 | EF | 2 | 5 | DF | 3 | 6 |
| Add Memory to $A$ | ADD | $A B$ | 2 | 2 | BB | 2 | 3 | CB | 3 | 4 | FB | 1 | 3 | EB | 2 | 4 | DB | 3 | 5 |
| Add Memory and Carry to A | ADC | A9 | 2 | 2 | B9 | 2 | 3 | C9 | 3 | 4 | F9 | 1 | 3 | E9 | 2 | 4 | D9 | 3 | 5 |
| Subtract Memory | SUB | A0 | 2 | 2 | B0 | 2 | 3 | CO | 3 | 4 | F0 | 1 | 3 | E0 | 2 | 4 | D0 | 3 | 5 |
| Subtract Memory from A with Borrow | SBC | A2 | 2 | 2 | B2 | 2 | 3 | C2 | 3 | 4 | F2 | 1 | 3 | E2 | 2 | 4 | D2 | 3 | 5 |
| AND Memory to A | AND | A4 | 2 | 2 | B4 | 2 | 3 | C4 | 3 | 4 | F4 | 1 | 3 | E4 | 2 | 4 | D4 | 3 | 5 |
| OR Memory with A | ORA | AA | 2 | 2 | BA | 2 | 3 | CA | 3 | 4 | FA | 1 | 3 | EA | 2 | 4 | DA | 3 | 5 |
| Exclusive OR Memory with A | EOR | $A B$ | 2 | 2 | B8 | 2 | 3 | C8 | 3 | 4 | F8 | 1 | 3 | E8 | 2 | 4 | D8 | 3 | 5 |
| Arithmetic Compare A with Memory | CMP | A1 | 2 | 2 | B1 | 2 | 3 | C1 | 3 | 4 | F1 | 1 | 3 | E1 | 2 | 4 | D1 | 3 | 5 |
| Arithmetic Compare X with Memory | CPX | A3 | 2 | 2 | B3 | 2 | 3 | C3 | 3 | 4 | F3 | 1 | 3 | E3 | 2 | 4 | D3 | 3 | 5 |
| Bit Test Memory with A (Logical Compare) | BIT | A5 | 2 | 2 | B5 | 2 | 3 | C5 | 3 | 4 | F5 | 1 | 3 | E5 | 2 | 4 | D5 | 3 | 5 |
| Jump Unconditional | JMP | - | - | - | BC | 2 | 2 | CC | 3 | 3 | FC | 1 | 2 | EC | 2 | 3 | DC | 3 | 4 |
| Jump to Subroutine | JSR | - | - | - | BD | 2 | 5 | CD | 3 | 6 | FD | 1 | 5 | ED | 2 | 6 | DD | 3 | 7 |

Table VII - Read-Modify-Write Instructions

|  |  | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Inherent (A) |  |  | Inherent ( X ) |  |  | Direct |  |  | Indexed (No Offset) |  |  | Indexed (8-Bit Offset) |  |  |
| Function | Mnemonic | Op Code | Bytes |  | Op Code | Bytes |  | Op Code | Bytes |  | Op Code | Bytes |  | Op Code |  | \# Cycles |
| Increment | INC | 4C | 1 | 3 | 5C | 1 | 3 | 3C | 2 | 5 | 7 C | 1 | 5 | 6C | 2 | 6 |
| Decrement | DEC | 4A | 1 | 3 | 5A | 1 | 3 | 3A | 2 | 5 | 7A | 1 | 5 | 6A | 2 | 6 |
| Clear | CLR | 4 F | 1 | 3 | 5 F | 1 | 3 | 3F | 2 | 5 | 7 F | 1 | 5 | 6 F | 2 | 6 |
| Complement | COM | 43 | 1 | 3 | 53 | 1 | 3 | 33 | 2 | 5 | 73 | 1 | 5 | 63 | 2 | 6 |
| Negate (2's Complement) | NEG | 40 | 1 | 3 | 50 | 1 | 3 | 30 | 2 | 5 | 70 | 1 | 5 | 60 | 2 | 6 |
| Rotate Left Thru Carry | ROL | 49 | 1 | 3 | 59 | 1 | 3 | 39 | 2 | 5 | 79 | 1 | 5 | 69 | 2 | 6 |
| Rotate Right Thru Carry | ROR | 46 | 1 | 3 | 56 | 1 | 3 | 36 | 2 | 5 | 76 | 1 | 5 | 66 | 2 | 6 |
| Logical Shift Left | LSL | 48 | 1 | 3 | 58 | 1 | 3 | 38 | 2 | 5 | 78 | 1 | 5 | 68 | 2 | 6 |
| Logical Shift Right | L.SR | 44 | 1 | 3 | 54 | 1 | 3 | 34 | 2 | 5 | 74 | 1 | 5 | 64 | 2 | 6 |
| Arithmetic Shift Right | ASR | 47 | 1 | 3 | 57 | 1 | 3 | 37 | 2 | 5 | 77 | 1 | 5 | 67 | 2 | 6 |
| Test for Negative or Zero | TST | 4D | 1 | 3 | 5D | 1 | 3 | 3D | 2 | 4 | 7D | 1 | 4 | 6D | 2 | 5 |
| Multiply | MUL | 42 | 1 | 11 | - | - | - | - | - | - | - | - | - | - | - | - |

## Branch Instructions

Most branch instructions test the state of the condition code register and, if certain criteria are met, a branch is
executed. This adds an offset between -127 and +128 to the current program counter. Refer to Table VIII.

Table VIII - Branch Instructions

|  |  | Relative Addressing Mode |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Function | Mnemonic | Op <br> Code | $\#$ <br> Bytes | $\#$ <br> Cycles |
| Branch Always | BRA | 20 | 2 | 3 |
| Branch Never | BRN | 21 | 2 | 3 |
| Branch IFF Higher | BHI | 22 | 2 | 3 |
| Branch IFF Lower or Same | BLS | 23 | 2 | 3 |
| Branch IFF Carry Clear | BCC | 24 | 2 | 3 |
| (Branch IFF Higher or Same) | (BHS) | 24 | 2 | 3 |
| Branch IFF Carry Set | BCS | 25 | 2 | 3 |
| (Branch IFF Lower) | (BLO) | 25 | 2 | 3 |
| Branch IFF Not Equal | BNE | 26 | 2 | 3 |
| Branch IFF Equal | BEQ | 27 | 2 | 3 |
| Branch IFF Half Carry Clear | BHCC | 28 | 2 | 3 |
| Branch IFF Half Carry Set | BHCS | 29 | 2 | 3 |
| Branch IFF Plus | BPL | $2 A$ | 2 | 3 |
| Branch IFF Minus | BMI | $2 B$ | 2 | 3 |
| Branch IFF Interrupt Mask Bit is Clear | BMC | $2 C$ | 2 | 3 |
| Branch IFF Interrupt Mask Bit is Set | BMS | $2 D$ | 2 | 3 |
| Branch IFF Interrupt Line is Low | BIL | $2 E$ | 2 | 3 |
| Branch IFF Interrupt Line is High | BIH | $2 F$ | 2 | 3 |
| Branch to Subroutine | BSR | AD | 2 | 6 |

## Bit Manipulation Instructions

The MCU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space except for ROM, port D data location (\$03) bits $0,1,6,7$, serial peripheral status register (\$0B), timer status register (\$13), and timer input capture register ( $\$ 14, \$ 15$ ). All port registers, DDRs, timer, serial system, on-chip RAM, and 128 bytes of ROM
reside in the first 256 bytes (pages zero). An additional feature allows the software to test and branch on the state of any bit within the first 256 locations. The bit set, bit clear, and bit test and branch functions are all implemented with a single instruction. For the test and branch instructions, the value of the bit tested is automatically placed in the carry bit of the condition code register. Refer to Table IX.

Table XI - Bit Manipulation Instructions

|  |  | Addressing Modes |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit Set/Clear |  |  | Bit Test and Branch |  |  |
| Function | Mnemonic | Op Code | Bytes | \# Cycles | Op Code | \# Bytes | \# Cycles |
| Branch IFF Bit n is Set | BRSET $n(n=0 . . .7)$ | - | - | - | $2 \cdot n$ | 3 | 5 |
| Branch IFF Bit n is Clear | BRCLR $n(n=0 . . .7)$ | - | - | - | $01+2 \cdot n$ | 3 | 5 |
| Set Bit $n$ | BSET n ( $\mathrm{n}=0 . . .7$ ) | $10+2 \cdot n$ | 2 | 5 | - | - | - |
| Clear Bit n | BCLR $n(n=0 \ldots 7)$ | $11+2 \cdot n$ | 2 | 5 | - | - | - |

## Control Instructions

These instructions are register reference instructions and
are used to control processor operation during a program execution. Refer to Table X.

Table X - Control Instructions

|  |  | Inherent |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Function | Mnemonic | Op <br> Code | $\#$ <br> Bytes | $\#$ <br> Cycles |
| Transfer A to X | TAX | 97 | 1 | 2 |
| Transfer X to A | TXA | $9 F$ | 1 | 2 |
| Set Carry Bit | SEC | 99 | 1 | 2 |
| Clear Carry Bit | CLC | 98 | 1 | 2 |
| Set Interrupt Mask Bit | SEI | $9 B$ | 1 | 2 |
| Clear Interrupt Mask Bit | CLI | $9 A$ | 1 | 2 |
| Software Interrupt | SWI | 83 | 1 | 10 |
| Return from Subroutine | RTS | 81 | 1 | 6 |
| Return from Interrupt | RTI | 80 | 1 | 9 |
| Reset Stack Pointer | RSP | $9 C$ | 1 | 2 |
| No-Operation | NOP | $9 D$ | 1 | 2 |
| Stop | STOP | $8 E$ | 1 | 2 |
| Wait | WAIT | $8 F$ | 1 | 2 |

## Alphabetical Listing

The complete instruction set is given in alphabetical order in Table XI.

## Opcode Map

Table XII is an opcode map for the instructions used on the MCU.

## Addressing Modes

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code to all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) permit accessing tables
throughout memory. Short absolute (direct) and long absolute (extended) addressing are also included. One and two byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory. Table XII shows the addressing modes for each instruction, with the effects each instruction has on the condition code register.

The term "effective address" (EA) is used in describing the various addressing modes, and is defined as the byte address to or from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate "contents of" the location or register referred to; e.g., (PC) indicates the contents of the location pointed to by the PC. An arrow indicates "is replaced by", and a colon indicates concatenation of two bytes.

Table XI - Instruction Set

|  | Addressing Modes |  |  |  |  |  |  |  |  |  | Condition Codes |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Inherent | immediate | Direct | Extended | Relative | Indexed (No Offset) | Indexed (8 Bits) | Indexed (16 Bits) | $\begin{aligned} & \text { Bit } \\ & \text { Set/ } \\ & \text { Clear } \\ & \hline \end{aligned}$ | Bit Test \& Branch | H | 1 | N | 2 | C |
| ADC |  | x | x | x |  | x | x | x |  |  | A | - | A | A | A |
| ADD |  | X | X | X |  | X | x | X |  |  | A | - | A | A | A |
| AND |  | x | x | x |  | x | $x$ | x |  |  | - | - | A | A | $\bullet$ |
| ASL | $x$ |  | X |  |  | X | X |  |  |  | - | - | A | A | A |
| ASR | $\times$ |  | $\times$ |  |  | X | x |  |  |  | $\bullet$ | $\bullet$ | A | A | A |
| BCC |  |  |  |  | X |  |  |  |  |  | - | - | - | - | $\bullet$ |
| BCLR |  |  |  |  |  |  |  |  | X |  | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ |
| BCS |  |  |  |  | x |  |  |  |  |  | - | - | $\bullet$ | $\bullet$ | $\bullet$ |
| BEQ |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| BHCC |  |  |  |  | $x$ |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| BHCS |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| BHI |  |  |  |  | x |  |  |  |  |  | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ |
| 8HS |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\cdots$ | $\bullet$ |
| BIH |  |  |  |  | x |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| BIL |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | $\bullet$ | $\bullet$ |
| BIT |  | $\times$ | x | x |  | x | X | X |  |  | $\bullet$ | - | A | A | $\bullet$ |
| BLO |  |  |  |  | x |  |  |  |  |  | $\bullet$ | - | - | $\bullet$ | $\bullet$ |
| BLS |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| BMC |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| BMI |  |  |  |  | x |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |
| BMS |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| BNE |  |  |  |  | $x$ |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| BPL |  |  |  |  | x |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| BRA |  |  |  |  | x |  |  |  |  |  | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ |
| BRN |  |  |  |  | x |  |  |  |  |  | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ |
| BRCLR |  |  |  |  |  |  |  |  |  | x | $\bullet$ | $\bullet$ | $\bullet$ | - | A |
| BRSET |  |  |  |  |  |  |  |  |  | X | - | $\bullet$ | $\bullet$ | - | A |
| BSET |  |  |  |  |  |  |  |  | x |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| BSA |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| CLC | $x$ |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | 0 |
| CL! | $x$ |  |  |  |  |  |  |  |  |  | $\bullet$ | 0 | $\bullet$ | $\bullet$ | - |
| CLR | X |  | $x$ |  |  | x | x |  |  |  | $\bullet$ | - | 0 | 1 | $\bullet$ |
| CMP |  | $\times$ | X | $\times$ |  | X | x | X |  |  | $\bullet$ | $\bullet$ | A | A | A |
| COM | x |  | X |  |  | X | X |  |  |  | $\bullet$ | - | A | A | 1 |
| CPX |  | x | x | X |  | X | $x$ | X |  |  | $\bullet$ | - | A | A | A |
| DEC | X |  | $x$ |  |  | $x$ | $x$ |  |  |  | $\bullet$ | - | A | A | $\bullet$ |
| EOR |  | x | x | x |  | X | x | X |  |  | $\bullet$ | - | A | A | $\bullet$ |
| INC | X |  | $x$ |  |  | X | $x$ |  |  |  | $\bullet$ | $\bullet$ | A | A | $\bullet$ |
| JMP |  |  | $x$ | $x$ |  | X | X | $x$ |  |  | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ |
| JSR |  |  | $x$ | x |  | x | X | X |  |  | $\bullet$ | $\bullet$ | - | - | $\bullet$ |
| LDA |  | $x$ | $x$ | X |  | X | X | X |  |  | $\bullet$ | - | A | A | $\bullet$ |
| LDX |  | x | $x$ | x |  | X | $x$ | X |  |  | $\bullet$ | - | A | A | $\bullet$ |
| LSL | $x$ |  | X |  |  | $x$ | $x$ |  |  |  | - | - | A | A | A |
| LSR | $x$ |  | X |  |  | X | X |  |  |  | $\bullet$ | - | 0 | A | A |
| MUL | X |  |  |  |  |  |  |  |  |  | 0 | - | - | - | 0 |
| NEG | X |  | x |  |  | X | X |  |  |  | - | - | A | A | A |
| NOP | $x$ |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ | - | - | $\bullet$ |
| ORA |  | X | $x$ | x |  | $x$ | $x$ | x |  |  | $\bullet$ | - | A | A | $\bullet$ |
| ROL | $x$ |  | $x$ |  |  | $x$ | X |  |  |  | $\bullet$ | $\bullet$ | A | A | A |
| ROR | x |  | $x$ |  |  | X | X |  |  |  | $\bullet$ | $\bullet$ | A | A | A |
| RSP | X |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| RTI | x |  |  |  |  |  |  |  |  |  | ? | ? | ? | ? | ? |
| RTS | x |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| SBC |  | X | $x$ | X |  | X | X | x |  |  | - | - | A | A | A |
| SEC | x |  |  |  |  |  |  |  |  |  | - | - | - | - | 1 |
| SEI | X |  |  |  |  |  |  |  |  |  | - | - | $\bullet$ | $\bullet$ | - |
| STA |  |  | X | X |  | X | x | X |  |  | $\bullet$ | - | A | A | - |
| STOP | $x$ |  |  |  |  |  |  |  |  |  | $\bullet$ | 0 | $\bullet$ | - | $\bullet$ |
| STX |  |  | x | $x$ |  | x | X | $x$ |  |  | - | $\bullet$ | A | A | $\bullet$ |
| SUB |  | x | X | X |  | X | X | X |  |  | $\bullet$ | - | A | A | A |
| SWI | $x$ |  |  |  |  |  |  |  |  |  | $\bullet$ | 1 | - | - | $\bullet$ |
| TAX | $x$ |  |  |  |  |  |  |  |  |  | - | - | - | $\bullet$ | - |
| TST | X |  | x |  |  | X | $x$ |  |  |  | $\bullet$ | - | A | A | - |
| TXA | x |  |  |  |  |  |  |  |  |  | - | - | $\bullet$ | - | $\bullet$ |
| WAIT | X |  |  |  |  |  |  |  |  |  | $\bullet$ | 0 | $\bullet$ | $\bullet$ | $\bullet$ |

Condition Code Symbols:
H Half Carry (From Bit 3) Interrupt Mask
Z Zero Negate (Sign Bit)
A Test and Set if True Cleared Otherwise

Table XII - CDP68HC05D2 HCMOS Instruction Set Opcode Map

|  | Bit Manipulation |  | Branch <br> REL | Read/Modify/Write |  |  |  |  | Control |  | Register/Memory |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BTB | BSC |  | DIR | INH | INH | \|X1 | IX | INH | INH | IMM | DIR | EXT | 1X2 | \|X1 | IX |  |
|  | $\begin{gathered} 0 \\ 0000 \end{gathered}$ | $\begin{gathered} 1 \\ 0001 \end{gathered}$ | $\begin{gathered} 2 \\ 0010 \\ \hline \end{gathered}$ | $\begin{gathered} 3 \\ 0011 \\ \hline \end{gathered}$ | $\begin{gathered} 4 \\ 0100 \\ \hline \end{gathered}$ | $\begin{gathered} 5 \\ 0101 \end{gathered}$ | $\begin{gathered} 6 \\ 0110 \end{gathered}$ | $\begin{gathered} 7 \\ 0111 \\ \hline \end{gathered}$ | $\begin{gathered} 8 \\ 1000 \\ \hline \end{gathered}$ | $\begin{gathered} 9 \\ 1001 \\ \hline \end{gathered}$ | $\begin{gathered} \text { A } \\ 1010 \\ \hline \end{gathered}$ | $\begin{gathered} \text { B } \\ 1011 \\ \hline \end{gathered}$ | $\begin{gathered} \text { C } \\ 1100 \end{gathered}$ | $\begin{gathered} \text { D } \\ 1101 \\ \hline \end{gathered}$ | $\underset{1110}{\mathbf{E}}$ | $\begin{gathered} F \\ 1111 \\ \hline \end{gathered}$ | $\begin{array}{\|l\|l\|} \hline \text { Hi } & \\ & \text { Low } \end{array}$ |
| $\begin{gathered} 0 \\ 0000 \\ \hline \end{gathered}$ | $\begin{array}{\|r} \hline 5 \\ \hline \end{array} \begin{array}{r} 5 \\ \text { BRSETO } \\ 3 \\ \hline \end{array}$ |  | $\begin{array}{r} 3 \\ 3 \\ 2 \quad \text { BEL } \\ \hline \end{array}$ | $$ | $\begin{array}{r} 3 \\ \mathrm{NEG}^{3} \\ 1 \quad \mathrm{INH} \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline & 3 \\ \mathrm{NEG}^{3} \\ \hline \end{array}$ | $$ | $1^{N E G}{ }^{5}$ |  |  | $\begin{array}{r} \text { SUB }^{2} \\ 2 \quad \text { IMM } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline{ }^{3} \text { SUB }^{3} \\ 2 \quad \text { DIR } \\ \hline \end{array}$ | $\begin{array}{r} 4 \\ 3 \\ { }^{3} \text { SUB } \\ \hline \end{array}$ | $\begin{array}{r} \text { SUB }^{5} \\ 3 \quad 1 \times 2 \\ \hline \end{array}$ | $$ | $\begin{array}{\|c\|} \hline \text { SUB }^{3} \\ \hline \end{array}$ | $\begin{gathered} 0 \\ 0000 \\ \hline \end{gathered}$ |
| $\begin{gathered} 1 \\ 0001 \\ \hline \end{gathered}$ | $\begin{array}{r}  \\ \hline \text { BRCLR } \\ 3 \\ 3 \\ \hline \end{array}$ | $$ | $\begin{gathered} 3 \\ 2 \\ 2 \mathrm{BRN} \\ \hline \end{gathered}$ |  |  |  |  |  | $\begin{array}{\|r} \quad 6 \\ \text { RTS } \\ 1 \quad \text { INH } \end{array}$ |  | ${ }_{2} \mathrm{CMP}^{2} \mathrm{IMM}$ | ${ }_{2} \mathrm{CMP}^{3}$ | ${ }_{3} \mathrm{CMP}^{4}$ | ${ }_{3} \mathrm{CMP}^{5}$ | ${ }_{2} \mathrm{CMP}^{4} \mathrm{IX} 1$ | $\mathrm{CMP}^{3}$ | $\begin{gathered} 1 \\ 0001 \\ \hline \end{gathered}$ |
| $\begin{gathered} 2 \\ 0010 \\ \hline \end{gathered}$ | $\begin{array}{\|r} \hline \\ \hline \end{array} \begin{array}{r} 5 \\ \text { BRSET1 } \\ 3 \quad \text { BTB } \\ \hline \end{array}$ | $\begin{array}{\|r\|r\|} \hline & 5 \\ \text { BSET1 } \\ 2 \quad \text { BSC } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \\ 2 \\ 2 \quad \mathrm{BHI} \\ \hline \end{array}$ |  | $\mathrm{i}_{\mathrm{MUL}}^{\mathrm{INH}}$ |  |  |  |  |  | $\begin{array}{r}  \\ 2 \\ \mathrm{SBC}^{2} \\ \hline \end{array}$ |  | $\begin{array}{\|c\|c}  & { }^{4} \text { SBC }^{4} \\ \hline \end{array}$ | $\begin{array}{r} 5 \\ 3 \quad{ }^{5} \times 2 \\ \hline \end{array}$ | $$ | $\mathrm{S}_{1} \mathrm{SBC}^{3} \mathrm{x}$ | $\begin{gathered} 2 \\ 0010 \\ \hline \end{gathered}$ |
| $\begin{gathered} 3 \\ 0011 \\ \hline \end{gathered}$ | $\begin{array}{\|r} \hline 5 \\ \hline \end{array} \begin{array}{r} 5 \\ \text { BRCLR1 } \\ 3 \end{array}$ | $\begin{array}{\|r\|r\|} \hline & 5 \\ \text { BCLLR1 } \\ 2 \quad \text { BSC } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \\ 2 \\ 2 \\ 2 \end{array}$ | $$ | $\begin{array}{r} 3 \\ \text { COMA } \\ 1 \quad \mathrm{INH} \\ \hline \end{array}$ | $$ | $\begin{array}{\|c} \mathrm{COM}^{6} \\ { }_{2} \quad \mathrm{I} \mathrm{X}_{1} \\ \hline \end{array}$ | $\mathrm{C}^{\mathrm{COM}}{ }^{5}$ | $$ |  | $\begin{array}{r}  \\ \\ { }_{2} \mathrm{CPX} \\ \hline \end{array}$ | $\begin{array}{\|r} \mathrm{CPX}^{3} \\ 2 \quad \mathrm{DIR} \\ \hline \end{array}$ | $\begin{gathered} { }^{3}{ }^{4}{ }^{4} \\ 3 \quad \text { EXT } \\ \hline \end{gathered}$ | $\begin{array}{r}  \\ \hline \end{array}{ }^{\mathrm{CPX}}{ }^{5}$ | $\begin{array}{\|r} \hline{ }^{4} \\ \hline{ }^{4} \quad 1 X_{1} \\ \hline \end{array}$ | $\mathrm{C}_{1} \mathrm{CPX}^{3} \mathrm{Ix}$ | $\begin{gathered} 3 \\ 0011 \\ \hline \end{gathered}$ |
| $\begin{gathered} 4 \\ 0100 \\ \hline \end{gathered}$ | $\begin{array}{rr} \hline & 5 \\ \text { BRSET2 } \\ 3 & \text { BTB } \\ \hline \end{array}$ | $\begin{array}{\|rr\|} \hline & 5 \\ \text { BSET2 } \\ 2 & \text { BSC } \\ \hline \end{array}$ | $\begin{array}{\|c}  \\ 2 \quad \mathrm{BCC} \\ \\ 2 \end{array}$ | $$ | $\begin{gathered} 3 \\ { }^{\text {LSRA }} \\ 1 \quad \text { INH } \\ \hline \end{gathered}$ | $\begin{array}{\|c\|c\|} \hline \text { LSRX }^{3} \\ 1 \quad \text { INH } \\ \hline \end{array}$ | $$ | $1 \begin{gathered} 5 \\ { }^{\text {LSR }} \\ \hline \end{gathered}$ |  |  | $\begin{array}{r} \text { AND } \\ 2 \quad \text { IMM } \\ \hline \end{array}$ | $\begin{array}{\|r}  \\ { }^{\text {AND }} \\ 2 \\ 2 \\ \hline \end{array}$ | $\begin{aligned} & \hline{ }^{3}{ }^{4}{ }^{4} \text { EXT } \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|c\|} \hline{ }^{\text {AND }} \\ \hline \end{array}$ |  | $\begin{array}{\|r\|} \hline{ }^{4} \\ \\ \mathrm{AND}^{3} \\ \hline \end{array}$ | $\begin{gathered} 4 \\ 0100 \\ \hline \end{gathered}$ |
| $\begin{gathered} 5 \\ 0101 \\ \hline \end{gathered}$ | $\begin{array}{\|r} \hline 5 \\ \hline \text { BRCLR2 } \\ 3 \quad \text { BTB } \\ \hline \end{array}$ | $\begin{array}{\|lr\|} \hline & 5 \\ 3 & \text { BCLR2 } \\ 2 & B S C \\ \hline \end{array}$ | ${ }_{2} \quad \mathrm{BCS}{ }^{3}$ |  |  |  |  |  |  |  | $2 \stackrel{\text { BIT }}{ }{ }^{2}$ | ${ }_{2} \text { BIT }^{3}$ | $3_{3} \mathrm{BIT}^{4}$ | $3^{8}{ }^{8 I T}{ }^{5} \times 2$ | $$ | ${ }^{-\quad \text { BIT }}{ }^{3}$ | $\begin{gathered} 5 \\ 0101 \\ \hline \end{gathered}$ |
| $\begin{gathered} 6 \\ 0110 \\ \hline \end{gathered}$ | $\begin{array}{\|r\|r\|} \hline & 5 \\ \text { BRSET3 } \\ 3 \quad \text { BTB } \\ \hline \end{array}$ | $\begin{array}{\|rr\|} \hline & 5 \\ \hline & \text { BSET3 } \\ 2 & \text { BSC } \\ \hline \end{array}$ | $\begin{array}{r} 3 \\ 2 \quad \mathrm{BNE} \\ 2 \quad \mathrm{REL} \\ \hline \end{array}$ |  |  |  | $\begin{array}{\|r} \hline{ }^{8}{ }^{6} \\ 2 . \quad 1 X_{1} \\ \hline \end{array}$ | $\begin{array}{r} \text { ROR }^{5} \\ 1 \quad 1 \times \\ \hline \end{array}$ |  |  | $\begin{array}{r} { }^{2} \\ 2 \quad 1 M M \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline{ }^{\text {LDA }} \\ 2 \quad \text { DIR } \\ \hline \end{array}$ | $\begin{aligned} & { }^{\text {LDA }} \\ & 3 \quad \text { EXT } \\ & \hline \end{aligned}$ | $\begin{array}{\|} 5 \\ 3 \quad 1 \times 2 \\ \hline \end{array}$ | $\begin{array}{\|r} 4 \\ \hline \text { LDA } \\ 2 \quad 1 \times 1 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline{ }^{2} \\ 1^{3} \\ \hline \end{array}$ | $\begin{gathered} 6 \\ 0110 \\ \hline \end{gathered}$ |
| $\begin{gathered} 7 \\ 0111 \\ \hline \end{gathered}$ | $\begin{array}{\|r} \hline 5 \\ \hline \text { BRCLR3 } \\ 3 \quad \text { BTB } \\ \hline \end{array}$ | $\begin{array}{\|r\|r\|} \hline 5 \\ \hline \text { BCLR3 } \\ 2 \quad B S C \\ \hline \end{array}$ | $$ | $$ | $\begin{array}{r} 3 \\ \begin{array}{c} \text { ASRA } \\ 1 \quad \mathrm{INH} \\ \hline \end{array}{ }^{3} \\ \hline \end{array}$ |  | $\begin{array}{\|c} { }^{3}{ }^{6}{ }^{6}{ }^{\prime} \mathrm{X}_{1} \\ \hline \end{array}$ | $1^{\text {ASR }^{5}}{ }^{5}$ |  |  |  | $$ | $\begin{aligned} & { }^{3}{ }^{5}{ }^{5}{ }^{3} \text { EXT } \\ & \hline \end{aligned}$ | $$ | $$ | $\begin{array}{\|c\|} \hline{ }^{2}{ }^{4}{ }^{4} \\ \hline \end{array}$ | $\begin{gathered} 7 \\ 0111 \end{gathered}$ |
| $\begin{gathered} 8 \\ 1000 \end{gathered}$ | $\begin{array}{\|r} 5 \\ \hline \text { BRSET4 } \\ 3 \quad \text { BTB } \\ \hline \end{array}$ | $\begin{array}{\|r\|r\|} \hline & 5 \\ { }^{3} \text { BSET4 } \\ 2 \quad \text { BSC } \end{array}$ | $\begin{array}{\|cc\|} \hline{ }^{3} \mathrm{BHCC} \\ 2 \quad \mathrm{REL} \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline{ }^{5} \\ \hline \end{array}$ | $\begin{gathered} { }^{3} \\ { }_{1} \mathrm{LSLA} \\ \hline \end{gathered}$ | $\operatorname{LSLX}^{3}{ }^{\text {LSH }}$ | ${ }_{2}{ }^{\text {LSL }}{ }^{6}{ }^{6}$ | $1_{1}^{\text {LSL }}{ }_{1 X}^{5}$ |  | $\mathrm{CLC}^{2} \mathrm{INH}^{2}$ | $\begin{gathered} \mathrm{EOR}^{2} \\ 2 \quad \mathrm{IMM} \end{gathered}$ | $\begin{array}{\|c\|c\|} \hline{ }_{2}^{3} \\ 2 \text { DIR } \\ \hline \end{array}$ | $\begin{aligned} & 3{ }_{3}{ }^{4}{ }^{4} \quad \text { EXT } \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|c\|} \hline 5 \\ 3 \\ 3 \\ \hline \end{array}$ | $$ | $\begin{array}{\|c\|} \hline{ }^{\text {EOR }} \\ \hline \end{array}$ | $\begin{gathered} 8 \\ 1000 \\ \hline \end{gathered}$ |
| $\begin{gathered} 9 \\ 1001 \\ \hline \end{gathered}$ | $\begin{array}{\|r\|}  \\ \\ \text { BRCLR4 } \\ 3 \\ 3 \end{array}$ | $\begin{array}{\|r\|} \hline 5 \\ \hline \text { BCLR4 } \\ 2 \quad B S C \\ \hline \end{array}$ | $$ | $\begin{array}{r} \mathrm{ROL}^{5} \\ 2 \quad \mathrm{DIR} \\ \hline \end{array}$ | $\begin{array}{r} 3 \\ \mathrm{ROLA}^{3} \\ 1 \quad \mathrm{INH} \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { ROL. }^{3} \\ \mathrm{RO}^{3} \quad \mathrm{INH} \\ \hline \end{array}$ | $$ | $\begin{array}{\|c\|} \hline \mathrm{ROL}^{5} \\ \hline \end{array}$ |  |  | $\begin{array}{r} { }^{A D C^{2}} \\ 2 \quad \mathrm{IMM} \\ \hline \end{array}$ | $\begin{array}{\|r}  \\ { }_{2} \mathrm{ADC}^{3} \\ 2 \quad \mathrm{DIR} \\ \hline \end{array}$ | $\begin{aligned} & { }^{3}{ }^{A D C}{ }^{4} \\ & \hline \end{aligned}$ | $3^{4 D C C^{5}}$ | $$ | $\begin{array}{\|r} { }^{4 D C} \\ \\ \\ \hline \end{array}$ | $\begin{gathered} 9 \\ 1001 \\ \hline \end{gathered}$ |
| $\begin{gathered} \text { A } \\ 1010 \\ \hline \end{gathered}$ | $\begin{array}{\|r\|} \hline 5 \\ \text { BRSET5 } \\ 3 \quad \text { BTB } \\ \hline \end{array}$ | $\begin{array}{\|r\|r\|} \hline 5 \\ \hline \text { BSET5 } \\ 2 \quad \text { BSC } \\ \hline \end{array}$ |  | $\begin{array}{r} 5 \\ { }^{5} \text { DEC } \\ 2 \quad \text { DIR } \\ \hline \end{array}$ |  | $\begin{array}{\|c} \begin{array}{c} 3 \\ \mathrm{DECX}^{3} \\ 1 \quad \mathrm{INH} \\ \hline \end{array} \mathrm{e} \\ \hline \end{array}$ |  | ${ }^{2} \mathrm{DEC}^{5} \mathrm{IX}$ |  |  | $\begin{array}{r} { }^{2} \\ \mathrm{ORA}^{2} \\ 2 \quad \mathrm{IMM} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline{ }^{3} \\ 2 \text { ORA } \\ 2 \quad \text { DIR } \\ \hline \end{array}$ | $\begin{aligned} & { }^{\text {ORA }}{ }^{4} \\ & 3 \text { EXT } \\ & \hline \end{aligned}$ | $\begin{array}{r} 5 \\ 3 \quad \text { ORA } \\ 3 \quad 1 \times 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline 4 \\ \hline \text { ORA } \\ 2 \quad 1 \times 1 \\ \hline \end{array}$ | $\begin{array}{\|r}  \\ \text { ORA }^{3} \\ 1 \quad 1 \mathrm{X} \\ \hline \end{array}$ | $\begin{gathered} \text { A } \\ 1010 \end{gathered}$ |
| $\begin{gathered} \text { B } \\ 1011 \end{gathered}$ | $\begin{array}{\|r} 5 \\ \text { BRCLR5 } \\ 3 \quad \text { BTB } \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline 5 \\ \hline \text { BCLR5 } \\ 2 \quad \text { BSC } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \\ 2 \\ 2 \\ \hline \end{array}$ |  |  |  |  |  |  |  |  | $\begin{array}{\|r} \hline{ }^{3} \\ { }^{\text {ADD }} \\ 2 \quad D I R \\ \hline \end{array}$ | $\begin{aligned} & { }^{4}{ }^{4}{ }^{4} \\ & 3 \quad \text { EXT } \\ & \hline \end{aligned}$ | $\begin{array}{r} 5 \\ 3 \quad 1 \times 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline{ }^{4}{ }^{4} \\ 2 \quad 1 X_{1} \\ \hline \end{array}$ | $\mathrm{A}_{1}{ }^{3}$ | $\begin{gathered} B \\ 1011 \\ \hline \end{gathered}$ |
| $\begin{gathered} \text { C } \\ 1100 \\ \hline \end{gathered}$ | $\begin{array}{\|r} 5 \\ \text { BRSET6 } \\ 3 \\ 3 \end{array}$ | $\begin{array}{\|r} 5 \\ \hline \text { BSET6 } \\ 2 \quad \text { BSC } \\ \hline \end{array}$ | $\begin{array}{\|c} \mathrm{BMC}^{3} \\ 2 \\ \hline \end{array}$ | $2^{\text {INC }}{ }^{5}$ | $\begin{array}{\|r}  \\ \hline \\ \\ { }^{3} \quad \mathrm{INH} \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|}  \\ \mathrm{INCX}^{5} \\ 1 \quad \mathrm{INH} \\ \hline \end{array}$ | $$ | ${ }^{2} \quad{ }^{I N C}{ }^{5}$ |  |  |  | $\begin{array}{\|c} \mathrm{JMP}^{2} \\ 2 \mathrm{DIR} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{JMP}^{3} \\ 3 \\ \hline \end{array}$ | $3 \begin{aligned} & \mathrm{JMP} \\ & \hline \end{aligned}$ | $\begin{array}{\|r\|} \hline \\ \hline \quad \mathrm{JMP} \\ \hline \end{array}$ | $1_{1} \mathrm{JMP}^{2} \mathrm{IX}$ | $\begin{gathered} \text { C } \\ 1100 \\ \hline \end{gathered}$ |
| $\begin{gathered} \text { D } \\ 1101 \\ \hline \end{gathered}$ | $\begin{array}{\|r\|} 5 \\ \text { BRCLR6 } \\ 3 \quad \text { BTB } \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline 5 \\ \hline \text { BCLR6 } \\ 2 \quad \text { BSC } \\ \hline \end{array}$ | $\begin{array}{r}  \\ \\ { }^{3} \mathrm{BMS} \\ 2 \quad \mathrm{REL} \\ \hline \end{array}$ | $2 \begin{gathered} { }^{4}{ }^{4} \mathrm{TSTR}^{2} \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline 3 \\ { }^{\text {TSTA }} \\ 1 \quad \mathrm{INH} \\ \hline \end{array}$ | $\begin{array}{\|r} \hline{ }^{3} \\ \text { TSTX }^{\text {TST }} \\ \hline \end{array}$ | $$ | $\begin{array}{\|r\|} \hline{ }^{\text {TST }} \\ \hline \end{array}$ |  |  | $\begin{array}{\|c}  \\ 2 \mathrm{BSR} \\ 2 \end{array}$ | $\begin{array}{\|c\|c\|} \hline & 5 \\ 2 & \text { JSR } \\ \hline \end{array}$ | $3{ }^{3}{ }^{\text {JSH }}{ }^{6}$ | $\begin{array}{\|c} \hline{ }^{7}{ }^{7} \\ 3 \quad \mathrm{IX2} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \\ \hline \end{array}{ }^{6}$ | $1^{\mathrm{JSR}^{5}} \mathrm{IX}^{5}$ | $\begin{gathered} \text { D } \\ 1101 \\ \hline \end{gathered}$ |
| $\begin{gathered} E \\ 1110 \\ \hline \end{gathered}$ | $\begin{array}{\|r\|r\|} \hline 5 \\ \text { BRSET7 } \\ 3 & \text { BTB } \\ \hline \end{array}$ | $\begin{array}{r}  \\ 3 \\ \text { BSET7 } \\ 2 \quad \text { BSC } \\ \hline \end{array}$ | $$ |  |  |  |  |  | $\begin{aligned} & { }^{2}{ }^{2} \\ & \text { STOP }^{2} \quad \text { NH } \end{aligned}$ |  | $\begin{array}{\|r} \hline{ }^{\text {LOX }} \\ 2 \\ 2 \quad I M M \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { LDX }^{3} \\ 2 \quad \text { DIR } \\ \hline \end{array}$ | $\begin{array}{r} \text { LDX }^{4} \\ 3 \quad \text { EXT } \\ \hline \end{array}$ | $\begin{array}{r} 5 \\ { }_{3} \quad \begin{array}{r} \text { LDX } \\ \hline \end{array}{ }^{2} \times 2 \end{array}$ | $\begin{array}{\|c\|} \hline \text { LDX }^{4} \\ 2 \quad X_{1} \\ \hline \end{array}$ | $\operatorname{LDX}^{3}$ | $\begin{gathered} \mathrm{E} \\ 1110 \\ \hline \end{gathered}$ |
| $\begin{gathered} \text { F } \\ 1111 \end{gathered}$ |  5 <br> BRCLR7  <br> 3 BTB | $\begin{array}{r}  \\ \begin{array}{r} 5 \\ \text { BCLR7 } \\ 2 \quad \text { BSC } \end{array} \end{array}$ |  |  | $\underset{1}{\substack{\text { CLRA } \\ \text { INH }}}$ | ${ }_{1}^{\mathrm{CLRX}^{3}}{ }^{\mathrm{INH}}$ | ${ }_{2}{ }^{\mathrm{CLR}}{ }^{6}$ | $1_{1}^{C L R}{ }_{1 x}^{5}$ | $\boldsymbol{W A I T}^{2}{ }^{2} \text { INH }$ |  |  | $2_{2} \operatorname{STX}^{4}$ | $3_{\text {STX }}^{5}$ | $3 \begin{aligned} & \text { STX } \\ & { }^{6} \\ & \text { IX2 } \end{aligned}$ | $\int_{2} \operatorname{STX}^{5}$ | $\int_{1} \operatorname{STX}_{i x}^{4}$ | $\underset{1111}{F}$ |

## Abbreviations for Address Modes

LEGEND


## Inherent

In inherent instructions, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, and no other arguments, are included in this mode.

## Immediate

In immediate addressing, the operand is contained in the byte immediately following the opcode. Immediate addressing is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

$$
E A=P C+1 ; P C \leftarrow P C+2
$$

## Direct

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two byte instruction. This includes all on-chip RAM and I/O registers, and 128 bytes of on-chip ROM. Direct addressing is efficient in both memory and time.

$$
E A=(P C+1) ; P C \leftarrow P C+2
$$

Address Bus High $\leftarrow 0$; Address Bus Low $\leftarrow(P C+1)$

## Extended

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing modes are capable of referencing arguments anywhere in memory with a single three-byte instruction.

$$
E A=(P C+1):(P C+2) ; P C \leftarrow P C+3
$$

Address Bus High $\leftarrow(P C+1)$; Address Bus Low $\leftarrow(P C+2)$

## Indexed, No Offset

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is used to move a pointer through a table or to address a frequently referenced RAM or I/O location.

$$
E A=X ; P C \leftarrow P C+1
$$

Address Bus High $\leftarrow 0$; Address Bus Low $\leftarrow X$

## Indexed, 8-Bit Offset

Here the EA is obtained by adding the contents of the byte following the opcode to that of the index register; therefore, the operand is located anywhere within the lowest 511 memory locations. For example, this mode of addressing is useful for selecting the mth element in a $n$ element table. All instructions are two bytes. The content of the index register $(X)$ is not changed. The content of ( $P C+1$ ) is an unsigned 8 -bit integer. One byte offset indexing permits look-up tables to be easily accessed in either RAM or ROM.

$$
E A=X+(P C+1) ; P C \leftarrow P C+2
$$

Address Bus High $\leftarrow K$; Address Bus Low $\leftarrow X+(P C+1)$ where;

$$
K=\text { The carry from the addition of } X+(P C+1)
$$

## Indexed, 16-Bit Offset

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8 -bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed 8-bit offset, except that this three byte instruction allows tables to be anywhere in memory (e.g., jump tables in ROM). The content of the index register is not changed.

$$
\begin{gathered}
\mathrm{EA}=\mathrm{X}+[(\mathrm{PC}+1):(\mathrm{PC}+2))] ; \mathrm{PC} \leftarrow \mathrm{PC}+3 \\
\text { Address Bus High } \leftarrow(\mathrm{PC}+1)+\mathrm{K} ; \\
\text { Address Bus Low } \leftarrow \mathrm{X}+(\mathrm{PC}+2)
\end{gathered}
$$

where:

$$
K=\text { The carry from the addition of } X+(P C+2)
$$

## Relative

Relative addressing is used only in branch instructions. In relative addressing, the content of the 8 -bit signed byte following the opcode (the offset) is added to the PC if and only if the branch condition is true. Otherwise, control pro-
ceeds to the next instruction. The span of relative addressing is limited to the range of -126 to +129 bytes from the branch instruction opcode location.

$$
\begin{gathered}
E A=P C+2+(P C+1) ; P C \leftarrow E A \text { if branch taken; } \\
\text { otherwise, } E A=P C \leftarrow P C+2
\end{gathered}
$$

## Bit Set/Clear

Direct addressing and bit addressing are combined in instructions which set and clear individual memory and I/O bits. In the bit set and clear instructions, the byte is specified as a direct address in the location following the opcode. The first 256 addressable locations are thus accessed. The bit to be modified within that byte is specified in the first three bits of the opcode. The bit set and clear instructions occupy two bytes, one for the opcode (including the bit number) and the other to address the byte which contains the bit of interest.

$$
E A=(P C+1) ; P C \leftarrow P C+2
$$

Address Bus High - 0; Address Bus Low - ( $P C+1$ )

## Bit Test and Branch

Bit test and branch is a combination of direct addressing, bit set/clear addressing, and relative addressing. The actual bit to be tested, within the byte, is specified within the low order nibble of the opcode. The address of the data byte to be tested is located via a direct address in the location following the opcode byte (EA1). The signed relative 8-bit offset is in the third byte (EA2) and is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any bit in the first 256 locations of memory.

$$
E A 1=(P C+1)
$$

Address Bus High $\leftarrow 0$; Address Bus Low $\leftarrow(P C+1)$ $E A 2=P C+3+(P C+2) ; P C \leftarrow E A 2$ if branch taken; otherwise, $\mathrm{PC} \leftarrow \mathrm{PC}+3$

## Device Characteristics

MAXIMUM RATINGS (Voltages Referenced to $V_{s s}$ )

| Ratings | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.5 to +7.0 | V |
| Input Voltage | $\mathrm{V}_{\text {in }}$ | $\mathrm{V}_{\mathrm{SS}}-0.5$ to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| Current Drain Per Pin Excluding $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{Ss}}$ | I | 25 | mA |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## THERMAL CHARACTERISTICS

| Characteristics | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Thermal Resistance |  |  |  |
| Ceramic | OJA | 50 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic |  | 100 |  |
| Plastic Chip Carrier |  | 70 |  |

This device contains circuitry to protect the inputs against damage due to high static voltages of electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that $V_{\text {in }}$ and $V_{\text {out }}$ be constrained to the range $V_{s s} \leq\left(V_{\text {in }}\right.$ or $\left.V_{\text {out }}\right) \leq V_{\text {DD }}$. Reliability of operation is enhanced if unused inputs except OSC2 are connected to an appropriate logic voltage level (e.g., either $\mathrm{V}_{\mathrm{ss}}$ or $\mathrm{V}_{\mathrm{DD}}$ ).

## $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$

| Pins | R1 | R2 | C |
| :--- | :---: | :---: | :---: |
| PA0-PA7, <br> PB0-PB7, <br> PC0-PC7, <br> PD6 | $3.26 \mathrm{k} \Omega$ | $2.38 \mathrm{k} \Omega$ | 50 pF |
| PD1-PD4 | $1.9 \mathrm{k} \Omega$ | $2.26 \mathrm{k} \Omega$ | 200 pF |

$\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$

| Pins | R1 | R2 | C |
| :--- | :---: | :---: | :---: |
| PAO-PA7, <br> PB0-PB7, <br> PC0-PC7, <br> PD6 | $10.91 \mathrm{k} \Omega$ | $6.32 \mathrm{k} \Omega$ | 50 pF |
| PD1-PD4 | $6 \mathrm{k} \Omega$ | $6 \mathrm{k} \Omega$ | 200 pF |



Fig. 24 - Equivalent Test Load

## Power Considerations

The average chip-junction temperature, $\mathrm{T}_{\star}$, in ${ }^{\circ} \mathrm{C}$ can be obtained from:

$$
T_{J}=T_{A}+\left(P_{D} \cdot \theta_{J A}\right)
$$

Where:
$\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature, ${ }^{\circ} \mathrm{C}$
$\theta_{\mathrm{JA}}=$ Package Thermal Resistance, Junction-
to-Ambient, ${ }^{\circ} \mathrm{C} / \mathrm{W}$
$P_{D}=P_{\text {INT }}+P_{1 / 0}$
$P_{\text {int }}=I_{\text {cc }} \times V_{\text {cc }}$, Watts - Chip Internal Power
$P_{1 / 0}=$ Power Dissipation on Input and Output
Pins - User Determined
For most applications $\mathrm{P}_{1 / 0}<\mathrm{P}_{\text {INt }}$ and can be neglected.

An approximate relationship between $P_{D}$ and $T_{J}$ (if $P_{1 / 0}$ is neglected is:

$$
\begin{equation*}
P_{D}=K+\left(T_{J}+273^{\circ} \mathrm{C}\right) \tag{2}
\end{equation*}
$$

Solving equations 1 and 2 for $K$ gives:

$$
\begin{equation*}
K=P_{D} \cdot\left(T_{A}+273^{\circ} \mathrm{C}\right)+\theta_{J A}{ }^{\bullet} P_{D} 2 \tag{3}
\end{equation*}
$$

Where $K$ is a constant pertaining to the particular part. K can be determined from equation 3 by measuring $P_{D}$ (at equilibri$u m$ ) for a known $T_{A}$. Using this value of $K$ the values of $P_{D}$ and $T_{」}$ can be obtained by solving equations (1) and (2) iteratively for any value of $T_{A}$.

DC ELECTRICAL CHARACTERISTICS $\left(V_{\mathrm{DD}}=5.0 \mathrm{Vdc} \pm 10 \%, V_{\mathrm{ss}}=0 \mathrm{Vdc}\right.$,
$T_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ unless otherwise noted)

|  |  | Limits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Characteristic | Symbol | Min | Typ | Max | Unit |
| Output Voltage, lioad $\leq 10.0 \mu \mathrm{~A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{OH}} \\ & \hline \end{aligned}$ | $V_{D O}-0.1$ | - | 0.1 - | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| $\begin{aligned} & \text { Output High Voltage } \\ & (\text { I Load }=0.8 \mathrm{~mA} \text { ) PAO-PA7, PB0-PB7, PC0-PC7, TCMP } \\ & \left(\text { ILoad }^{\text {Lon }}=1.6 \mathrm{~mA}\right. \text { ) PD1-PD4 } \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OH}} \end{aligned}$ | $\begin{aligned} & V_{\mathrm{DD}}-0.8 \\ & \mathrm{~V}_{\mathrm{DD}}-0.8 \\ & \hline \end{aligned}$ | - | - | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \\ & \hline \end{aligned}$ |
| Output Low Voltage <br> ( $\mathrm{L}_{\text {Load }}=1.6 \mathrm{~mA}$ ) PA0-PA7, PB0-PB7, PC0-PC7, PD2-PD5, TCMP | VoL | - | - | 0.4 | V |
| Input High Voltage <br> PA0-PA7, PB0-PB7, PCO-PC7, PD0-PD5, PD7, TCAP, IRQ, $\overline{\text { RESET, OSC1 }}$ | $\mathrm{V}_{\text {IH }}$ | $0.7 \times V_{\text {DD }}$ | - | $V_{D D}$ | V |
| Input Low Voltage <br> PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, IRQ, $\overline{\text { RESET, OSC1 }}$ | V IL | $\mathrm{V}_{\text {ss }}$ | - | $0.2 \times V_{\text {DD }}$ | V |
| Total Supply Current ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ on Ports, no dc Loads, $\mathrm{t}_{\mathrm{cyc}}=500 \mathrm{~ns}$, $\left(\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}\right)$ No external timer oscillator. <br> RUN <br> WAIT (See Note) <br> STOP (See Note) | $\begin{aligned} & l_{D D} \\ & l_{D D} \\ & l_{D D} \\ & \hline \end{aligned}$ | - | $\begin{gathered} 3.5 \\ 1.6 \\ 2 \\ \hline \end{gathered}$ | $\begin{gathered} 7 \\ 4 \\ 250 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| Total Supply Current ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ on Ports, no dc Loads, $\mathrm{t}_{\mathrm{cyc}}=500 \mathrm{~ns}$, $\left(\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}\right) 32.768 \mathrm{KHz}$ external timer crystal oscillator for circuit as shown in Fig. 13(c). <br> RUN <br> WAIT (See Note) <br> STOP (See Note) | $\begin{aligned} & \mathrm{I}_{\mathrm{DD}} \\ & \mathrm{IDOD}^{\mathrm{I}_{\mathrm{DD}}} \end{aligned}$ | 三 | $\begin{aligned} & 4 \\ & 2.1 \\ & 0.5 \end{aligned}$ | $\begin{gathered} 8 \\ 5.5 \\ 1 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \hline \end{aligned}$ |
| I/O Ports Hi-Z Leakage Current PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD5 | ILI | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Input Current <br> RESET, IRQ, TCAP, OSC1, PDO, PD7 | lin | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Capacitance <br> Ports (as input or output) <br> RESET, IRQ, TCAP, OSC1, PD0-PD5, PD7 | $\begin{aligned} & \mathrm{C}_{\text {out }} \\ & \mathrm{C}_{\text {in }} \end{aligned}$ | - | - | $\begin{gathered} 12 \\ 8 \end{gathered}$ | pF pF |

NOTE: Measured under the following conditions:

1. All ports are configured as input, $\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$.
2. No load on TCMP, $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ on OSC2.
3. $\mathrm{OSC}_{1}$ is a square wave with $\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$.
4. $\mathrm{SPE}=0$
5. Typical values at midpoint of voltage range, $+25^{\circ} \mathrm{C}$ only.

DC ELECTRICAL CHARACTERISTICS ( $V_{\mathrm{DD}}=3.3 \mathrm{Vdc} \pm 10 \%, V_{\mathrm{SS}}=0 \mathrm{Vdc}$,
$T_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ unless otherwise noted)

|  |  | Limits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Characteristic | Symbol | Min | Typ | Max | Unit |
| Output Voltage, $\mathrm{l}_{\text {LOAD }} \leq 10.0 \mu \mathrm{~A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{OH}} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}-0.1$ | - | $0.1$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| ```Output High Voltage (ILoad}=0.2\textrm{mA}) PA0-PA7, PB0-PB7, PC0-PC7, TCMP, PD5 ( Lload = 0.4 mA) PD1-PD4``` | $\begin{aligned} & \mathrm{VOH}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OH}} \end{aligned}$ | $\begin{aligned} & V_{\mathrm{DD}-0.3} \\ & \mathrm{~V}_{\mathrm{DD}-0.0} \end{aligned}$ | - | - | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| Output Low Voltage <br> $\left({ }_{\text {Load }}=0.4 \mathrm{~mA}\right)$ PA0-PA7, PB0-PB7, PC0-PC7, PD2-PD5, TCMP | VoL | - | - | 0.3 | V |
| Input High Voltage <br> PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, IRQ, $\overline{R E S E T}$, OSC1 | $\mathrm{V}_{\mathrm{H}}$ | $0.7 \times \mathrm{V}_{\text {D }}$ | - | $V_{\text {D }}$ | V |
| Input Low Voltage <br> PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, $\overline{\mathrm{RQ}}, \overline{\mathrm{RESET}}, \mathrm{OSC} 1$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {ss }}$ | - | $0.2 \times V_{\text {Do }}$ | V |
| Total Supply Current ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ on Ports, no dc Loads, $\mathrm{t}_{\mathrm{cyc}}=1000 \mathrm{~ns}$, $\left(\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}\right)$ No external timer oscillator. <br> RUN <br> WAIT (See Note) <br> STOP (See Note) | $\begin{aligned} & I_{D D} \\ & l_{\text {DD }} \\ & I_{\text {DD }} \\ & \hline \end{aligned}$ | - | $\begin{gathered} 1 \\ 0.5 \\ 1 \end{gathered}$ | $\begin{aligned} & 2.5 \\ & 1.4 \\ & 175 \end{aligned}$ | mA mA $\mu \mathrm{A}$ |
| Total Supply Current ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ on Ports, no dc Loads, $\mathrm{t}_{\text {cyc }}=1000 \mathrm{~ns}$, $\left(\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}\right) 32.768 \mathrm{KHz}$ external timer crystal oscillator circuit as shown in Fig. 13(c). <br> RUN <br> WAIT (See Note) <br> STOP (See Note) | $\begin{aligned} & I_{\text {OD }} \\ & I_{\text {Do }} \\ & l_{\text {D }} \end{aligned}$ | 二 | $\begin{gathered} 1.1 \\ 0.6 \\ 100 \\ \hline \end{gathered}$ | $\begin{gathered} 2.75 \\ 1.8 \\ 275 \\ \hline \end{gathered}$ | mA <br> mA <br> $\mu \mathrm{A}$ |
| I/O Ports Hi-Z Leakage Current PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD5 | IIL | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Input Current $\overline{R E S E T}, \overline{\mathrm{R} Q}, \mathrm{TCAP}, \mathrm{OSC} 1$, PD0, PD7 | 1 in | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Capacitance Ports (as input or output) RESET, $\overline{\mathrm{RQ}}, \mathrm{TCAP}, \mathrm{OSC} 1, ~ P D 0-P D 5, ~ P D 7$ | $\begin{aligned} & \mathrm{C}_{\text {out }} \\ & \mathrm{C}_{\text {in }} \end{aligned}$ | - | - | $\begin{gathered} 12 \\ 8 \end{gathered}$ | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |

NOTE: Measured under the following conditions:

1. All ports are configured as input, $\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$.
2. No load on TCMP, $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ on OSC2.
3. OSC 1 is a square wave with $\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$.
4. $\mathrm{SPE}=0$
5. Typical values at midpoint of voltage range, $+25^{\circ} \mathrm{C}$ only.

CONTROL TIMING ( $V_{D D}=5.0 \mathrm{Vdc} \pm 10 \%, V_{\mathrm{SS}}=0 \mathrm{Vdc}, T_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

|  |  | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Characteristic | Symbol | Min | Max | Unit |
| Frequency of Operation Crystal Option External Clock Option | $\begin{aligned} & f_{\text {fosc }} \\ & f_{\text {osc }} \\ & \hline \end{aligned}$ | dc | $\begin{aligned} & 4.2 \\ & 4.2 \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Internal Operating Frequency Crystal ( $f_{\text {osc }} \div 2$ ) <br> External Clock (fosc $\div 2$ ) | $\begin{aligned} & f_{\text {op }} \\ & f_{\text {op }} \\ & \hline \end{aligned}$ | dc | $\begin{aligned} & 2.1 \\ & 2.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Cycle Time (See Figure 8) | $\mathrm{t}_{\text {cyc }}$ | 480 | - | ns |
| Crystal Oscillator Startup Time for At-Cut Crystal (See Figure 8) | toxov | - | 100 | ms |
| Stop Recovery Startup Time (At-Cut Crystal Oscillator) (See Figure 25) | $\mathrm{t}_{\text {ILCH }}$ | - | 100 | ms |
| RESET Pulse Width (See Figure 9) | $t_{\text {RL }}$ | 1.5 | - | $\mathrm{t}_{\mathrm{cyc}}$ |
| ```Timer Resolution** Input Capture Pulse Width (See Figure 26) Input Capture Pulse Period (See Figure 26)``` | $t_{\text {RESL }}$ <br> $t_{T H}, t_{T L}$ <br> $t_{\text {tlitl }}$ | $\begin{aligned} & 4.0 \\ & 125 \\ & * * * \end{aligned}$ | - | $\begin{gathered} \mathrm{t}_{\mathrm{cyc}} \\ \mathrm{~ns} \\ \mathrm{t}_{\mathrm{cyc}} \\ \hline \end{gathered}$ |
| Interrupt Pulse Width Low (Edge-Triggered) (See Figure 11) | $\mathrm{t}_{\text {ILIH }}$ | 125 | - | ns |
| Interrupt Pulse Period (See Figure 11) | tiLIL | * | - | $\mathrm{t}_{\text {cyc }}$ |
| OSC1 Pulse Width | $\mathrm{t}_{\mathrm{OH}}$, toL | 90 | - | ns |
| External Timer Oscillator frequency of operation | $\mathrm{f}_{\text {tosc }}$ | - | $\mathrm{f}_{\text {osc }} \div 4$ | $\mathrm{f}_{\text {osc }}$ |

*The minimum period $t_{\text {ILIL }}$ should not be less than the number of cycle times it takes to execute the interrupt service routine plus $21 \mathrm{t}_{\mathrm{cyc}}$.
**Since a 2-bit prescaler in the timer must count four internal cycles ( $\mathrm{t}_{\mathrm{cyc}}$ ), this is the limiting minimum factor in determining the timer resolution.
***The minimum period $t_{T L T L}$ should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus $24 \mathrm{t}_{\text {cyc }}$.


Fig. 25 - Stop Recovery Timing Diagram

CONTROL TIMING ( $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{Vdc} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+125^{\circ} \mathrm{C}\right)$

|  |  | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Characteristic | Symbol | Min | Max | Unit |
| Frequency of Operation Crystal Option External Clock Option | $\begin{aligned} & f_{\text {fosc }} \\ & f_{\text {osc }} \\ & \hline \end{aligned}$ | $\mathrm{dc}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Internal Operating Frequency Crystal ( $f_{\text {osc }} \div 2$ ) <br> External Clock (fosc $\div 2$ ) | $\begin{aligned} & f_{\text {op }} \\ & f_{\text {op }} \\ & \hline \end{aligned}$ | dc | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \\ & \hline \end{aligned}$ |
| Cycle Time (See Figure 8) | $\mathrm{t}_{\text {cyc }}$ | 1000 | - | ns |
| Crystal Oscillator Startup Time for At-Cut Crystal (See Figure 8) | toxov | - | 100 | ms |
| Stop Recovery Startup Time (At-Cut Crystal Oscillator) (See Figure 25) | $\mathrm{tiLCH}^{\text {d }}$ | - | 100 | ms |
| RESET Pulse Width - Excluding Power-Up (See Figure 8) | $t_{\text {RL }}$ | 1.5 | - | $\mathrm{t}_{\mathrm{cyc}}$ |
| ```Timer Resolution** Input Capture Pulse Width (See Figure 26) Input Capture Pulse Period (See Figure 26)``` | $t_{\text {resL }}$ <br> $t_{T H}, t_{T L}$ <br> $t_{\text {tLTL }}$ | $\begin{aligned} & 4.0 \\ & 250 \\ & * * * \end{aligned}$ | - | $\begin{gathered} \mathrm{t}_{\mathrm{cyc}} \\ \mathrm{~ns} \\ \mathrm{t}_{\mathrm{cyc}} \\ \hline \end{gathered}$ |
| Interrupt Pulse Width Low (Edge-Triggered) (See Figure 11) | $\mathrm{t}_{\text {ILIH }}$ | 250 | - | ns |
| Interrupt Pulse Period (See Figure 11) | $\mathrm{t}_{\text {LILI }}$ | * | - | $\mathrm{t}_{\text {cyc }}$ |
| OSC1 Pulse Width | $\mathrm{t}_{\mathrm{OH},} \mathrm{t}_{\mathrm{OL}}$ | 200 | - | ns |
| External timer oscillator frequency of operation | $\mathrm{f}_{\text {tosc }}$ | - | $\mathrm{fosc}^{\text {ose }}$ | $\mathrm{f}_{\text {osc }}$ |

*The minimum period $t_{\text {ILIL }}$ should not be less than the number of cycle times it takes to execute the interrupt service routine plus $21 \mathrm{t}_{\mathrm{cyc}}$.
**Since a 2-bit prescaler in the timer must count four internal cycles ( $\mathrm{t}_{\text {cyc }}$ ), this is the limiting minimum factor in determining the timer resolution.
***The minimum period ttita should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus $24 \mathrm{t}_{\text {cyc }}$.


SERIAL PERIPHERAL INTERFACE (SPI) TIMING (Figure 29)
( $V_{\mathrm{DD}}=5.0 \mathrm{Vdc} \pm 10 \%, V_{\mathrm{ss}}=0 \mathrm{Vdc}, T_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

|  |  |  | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Num. | Characteristic | Symbol | Min | Max | Unit |
|  | Operating Frequency Master Slave | $\begin{aligned} & f_{\text {op }(m)} \\ & f_{o p(s)} \\ & \hline \end{aligned}$ | dc dc | $\begin{aligned} & 0.5 \\ & 2.1 \end{aligned}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{op}}{ }^{* * *} \\ & \mathrm{MHz} \end{aligned}$ |
| 1 | Cycle Time Master Slave | $\mathrm{t}_{\mathrm{cyc}(\mathrm{m})}$ $t_{\text {cyc(s) }}$ | $\begin{array}{r} 2.0 \\ 480 \\ \hline \end{array}$ | - | $\begin{aligned} & \mathrm{t}_{\text {cyc }} \\ & \mathrm{ns} \end{aligned}$ |
| 2 | Enable Lead Time Master Slave | $t_{\text {lead(m) }}$ $t_{\text {lead(S) }}$ | $240$ | - | ns |
| 3 | Enable Lag Time Master Slave | $\begin{aligned} & \left.\mathrm{t}_{\text {lag}(m)}\right) \\ & \mathrm{t}_{\mathrm{lag}(\mathrm{~s})} \end{aligned}$ | $240$ | - | ns |
| 4 | Clock (SCK) High Time Master Slave | $\mathrm{t}_{\mathrm{w} \text { (SCKH) }}$ $t_{\text {w(SCKH) }}$ | $\begin{aligned} & 340 \\ & 190 \end{aligned}$ | - | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| 5 | Clock (SCK) Low Time Master Slave | $\mathrm{t}_{\mathrm{w}(\mathrm{SCKL}) \mathrm{m}}$ $\mathrm{t}_{\text {w(SCKL) }}$ | $\begin{array}{r} 340 \\ 190 \\ \hline \end{array}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| 6 | Data Setup Time (Inputs) <br> Master <br> Slave | $\begin{aligned} & t_{\text {su(m) }} \\ & \left.t_{\text {su(s }}\right) \end{aligned}$ | $\begin{aligned} & 100 \\ & 100 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| 7 | Data Hold Time (Inputs) Master Slave | $\begin{aligned} & t_{h(m)} \\ & t_{h(s)} \end{aligned}$ | $\begin{array}{r} 100 \\ 100 \\ \hline \end{array}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| 8 | Access Time (Time to data active from high impedance state) Slave | $\mathrm{ta}_{\text {a }}$ | 0 | 120 | ns |
| 9 | Disable Time (Hold Time to High-Impedance State) Slave | $\mathrm{t}_{\text {dis }}$ | - | 240 | ns |
| 10 | Data Valid Master (Before Capture Edge) Slave (After Enable Edge)** | $\begin{aligned} & t_{v(m)} \\ & t_{v(s)} \end{aligned}$ | 0.25 | $\overline{240}$ | $t_{\mathrm{cyc}(\mathrm{m})}$ ns |
| 11 | Data Hold Time (Outputs) Master (After Capture Edge) Slave (After Enable Edge) | $t_{\text {ho(m) }}$ <br> $t_{\text {no(s) }}$ | $\begin{gathered} 0.25 \\ 0 \\ \hline \end{gathered}$ | - | $\begin{gathered} \mathrm{t}_{\text {cyc }(m)} \\ \mathrm{ns} \\ \hline \end{gathered}$ |
| 12 | Rise Time ( $20 \% V_{D D}$ to $70 \% V_{D D}, C_{L}=200 \mathrm{pF}$ ) SPI Outputs (SCK, MOSI, MISO) SPI Inputs (SCK, MOSI, MISO, SS) | $\begin{aligned} & \mathrm{t}_{\mathrm{rm}} \\ & \mathrm{t}_{\mathrm{rs}} \end{aligned}$ | - | $\begin{array}{r} 100 \\ 2.0 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{ns} \\ & \mu \mathrm{~s} \end{aligned}$ |
| 13 | Fall Time ( $70 \% \mathrm{~V}_{\mathrm{DD}}$ to $20 \% \mathrm{~V}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ ) SPI Outputs (SCK, MOSI, MISO) SPI Inputs (SCK, MOSI, MISO, $\overline{\text { SS }}$ ) | $\begin{aligned} & \mathrm{t}_{\mathrm{fm}} \\ & \mathrm{t}_{\mathrm{fs}} \end{aligned}$ | - | $\begin{aligned} & 100 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mu \mathrm{~s} \end{aligned}$ |

*Signal production depends on software.
**Assumes 200 pF load on all SPI pins.
**Note that the unit this specification uses is fop (internal operating frequency), not MHz! In the master mode the SPI bus is capable of running at one-half of the device's internal operating frequency, therefore 1.05 MHz maximum.

SERIAL PERIPHERAL INTERFACE (SPI) TIMING (Figure 29)
$\left(V_{\mathrm{DD}}=3.3 \mathrm{Vdc} \pm 10 \%, V_{\mathrm{Ss}}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ )

|  |  |  | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Num. | Characteristic | Symbol | Min | Max | Unit |
|  | Operating Frequency Master Slave | $\begin{aligned} & f_{\text {op }(m)} \\ & f_{o p(s)} \end{aligned}$ | $\begin{aligned} & \mathrm{dc} \\ & \mathrm{dc} \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{op}}^{* * *} \\ & \mathrm{MHz} \end{aligned}$ |
| 1 | Cycle Time Master Slave | $\begin{aligned} & \left.\mathrm{t}_{\text {cyc }(m)}\right) \\ & \mathrm{t}_{\mathrm{cyc}(\mathrm{~s})} \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 1.0 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \mathrm{t}_{\text {cyc }} \\ & \mu \mathrm{S} \end{aligned}$ |
| 2 | Enable Lead Time Master Slave | $t_{\text {lead(m) }}$ $t_{\text {lead(S) }}$ | $500$ | - | ns |
| 3 | Enable Lag Time Master Slave | $\begin{aligned} & \left.t_{\text {lag }(m)}\right) \\ & \left.t_{\text {lag( } 15}\right) \end{aligned}$ | $500$ | - | ns |
| 4 | Clock (SCK) High Time Master Slave | $\mathrm{t}_{\mathrm{w} \text { (SCKH)m }}$ $\mathrm{t}_{\mathrm{w}(\mathrm{SCKH}) \mathrm{s}}$ | $\begin{array}{r} 720 \\ 400 \\ \hline \end{array}$ | - | $\begin{aligned} & \mu \mathrm{s} \\ & \mathrm{~ns} \end{aligned}$ |
| 5 | Clock (SCK) Low Time Master Slave | $\mathrm{t}_{\mathrm{w} \text { (SCKL) }}$ $\mathrm{t}_{\text {w(SCKL) }}$ | $\begin{array}{r} 720 \\ 400 \\ \hline \end{array}$ | - | $\begin{aligned} & \mu \mathrm{s} \\ & \mathrm{~ns} \end{aligned}$ |
| 6 | Data Setup Time (Inputs) Master <br> Slave | $\begin{aligned} & \mathrm{t}_{\text {su(m) }} \\ & \mathrm{t}_{\text {su(s) }} \\ & \hline \end{aligned}$ | $\begin{array}{r} 200 \\ 200 \\ \hline \end{array}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| 7 | Data Hold Time (Inputs) Master <br> Slave | $\begin{aligned} & t_{h(m)} \\ & t_{h(s)} \\ & \hline \end{aligned}$ | $\begin{array}{r} 200 \\ 200 \\ \hline \end{array}$ | - | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| 8 | Access Time (Time to data active from high impedance state) Slave | $t_{a}$ | 0 | 250 | ns |
| 9 | Disable Time (Hold Time to High-Impedance State) Slave | $t_{\text {dis }}$ | - | 500 | ns |
| 10 | Data Valid Master (Before Capture Edge) Slave (After Enable Edge)** | $\begin{aligned} & \mathrm{t}_{\mathrm{v}(m)} \\ & \mathrm{t}_{\mathrm{v}(\mathrm{~s})} \\ & \hline \end{aligned}$ | 0.25 - | $\overline{500}$ | $\begin{gathered} \mathrm{t}_{\mathrm{cyc}(\mathrm{~m})} \\ \mathrm{ns} \\ \hline \end{gathered}$ |
| 11 | Data Hold Time (Outputs) Master (After Capture Edge) *Slave (After Enable Edge) | $t_{\text {ho(m) }}$ $t_{\text {ho(s) }}$ | $\begin{gathered} 0.25 \\ 0 \\ \hline \end{gathered}$ | - | $\begin{gathered} \mathrm{t}_{\mathrm{cyc}(\mathrm{~m})} \\ \mathrm{ns} \\ \hline \end{gathered}$ |
| 12 | Rise Time ( $20 \% \mathrm{~V}_{\mathrm{DD}}$ to $70 \% \mathrm{~V}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ ) SPI Outputs (SCK, MOSI, MISO) SPI Inputs (SCK, MOSI, MISO, SS) | $\begin{aligned} & \mathrm{t}_{\mathrm{tm}} \\ & \mathrm{t}_{\mathrm{rs}} \\ & \hline \end{aligned}$ | - | $\begin{array}{r} 200 \\ 2.0 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{ns} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |
| 13 | Fall Time ( $70 \% \mathrm{~V}_{\mathrm{DD}}$ to $20 \% \mathrm{~V}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ ) SPI Outputs (SCK, MOSI, MISO) SPI Inputs (SCK, MOSI, MISO, SS) | $\begin{aligned} & \mathrm{t}_{\mathrm{tm}} \\ & \mathrm{t}_{\mathrm{ts}} \\ & \hline \end{aligned}$ | - | $\begin{array}{r} 200 \\ 2.0 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{ns} \\ & \mu \mathrm{~s} \\ & \hline \end{aligned}$ |

*Signal production depends on software.
**Assumes 200 pF load on all SPI pins.
***Note that the unit this specification uses is $f_{\text {op }}$ (internal operating frequency), not MHz! In the master mode the SPI bus is capable of running at one-half of the device's internal operating frequency, therefore 0.5 MHz maximum.


92CM-39372


NOTE: MEASUREMENT POINTS ARE $V_{O L} \cdot V_{O H}, V_{I L}, V_{I H}$

Fig. 27 - Timing Diagrams

(c) SPI Master Timing CPOL $=0, C P H A=0$

92CM-39372

(d) SPI Master Timing CPOL $=1, C P H A=0$

NOTE: MEASUREMENT POINTS ARE $V_{O L}, V_{O H}, V_{I L}$ AND $V_{I H}$

Fig. 27 - Timing Diagrams (Continued)

(e) SPI Slave Timing $C P O L=0, C P H A=1$

(f) SPI Slave Timing CPOL $=1, C P H A=1$

92CM-39372
NOTE: MEASUREMENT POINTS ARE $V_{O L} \cdot V_{O H}, V_{I L}$, AND $V_{I H}$.

Fig. 27 - Timing Diagrams (Continued)


NOTE: MEASUREMENT POINTS ARE $V_{O L}, V_{O H}, V_{I L}$ AND $V_{I H}$

Fig. 27 - Timing Diagrams (Concluded)

CDP68HC05J3

## PRELIMINARY

## Hardware Features

- Standard 8-Bit Architecture
- On-Chip Memory
- ROM

2,352 Bytes

- RAM

128 Bytes

- 12 Bidirectional I/O Lines
- 8 Software Programmable As Open Drain
- 4 Interruptable Inputs
- 16-Bit, Free Running Timer
- Output Compare
- Input Capture
- Separate Timer Oscillator Allows Timing During Power Saving Modes
- HCMOS Technology
- Fully Static with Power Saving WAIT, STOP, and Data Retention Modes
- Operating Range . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to +1250 C
- Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 V to 5.5V
- Data Retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 V
- 4.2MHz Crystal - 2.1 MHz CPU Clock
- Supplied in 20 Lead DIP or 20 Lead Small Outline Packages


## Software Features

- Supports Full CDP68HC05 Instruction Set
- $8 \times 8$ Multiply
- Bit Set, Clear, and Test


## Description

The CDP68HC05J3 is a member of the CDP68HC05 family of 8 -bit, HCMOS microcontrollers. This single chip microcontroller contains 2,352 bytes of masked ROM, 128 bytes of RAM, a flexible 16-bit timer with input capture and output compare features, 12 bidirectional I/Os (eight programmable as open drain and four interruptable), an on chip oscillator, and an optional, independent oscillator for the timer. The timer can be used for pulse width measurements, timing, or event counting. Optionally, the timer can run off an oscillator that is independent of and typically at a lower frequency than the CPU oscillator. The dedicated timer oscillator allows timekeeping functions to be maintained during the low power STOP mode. In conjunction with the open drain outputs, the four interruptable port lines can be used for switch scanning. The interruptable port lines provide additional external interrupts for systems requiring additional interrupts and can be used to exit the power down modes.

The CDP68HC05J3 supports the full CDP68HC05 instruction set. Development can be performed with tools supplied by Harris or offered by numerous third party vendors. Available tools include assemblers, C compilers, and ICE systems.
The CDP68HC05J3 is supplied in a 20 lead dual-in-line plastic package ( E suffix) and in a 20 lead small outline plastic package (M suffix).

Pinout
PACKAGE TYPES E AND M TOP VIEW


## Block Diagram




## PRELIMINARY



## Hardware Features

- Standard 8-bit Architecture
- On Chip Memory
- ROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3,866 bytes
- RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 192 bytes
- Two 8-Bit Pulse Width Modulators
- 24 Bidirectional I/O Lines
- 8 with Data Transfer Handshaking

4 Interruptable inputs
Synchronous Serial Port (SPI)

- Programmable 8-Bit Timer with 7-Bit Prescaler

Computer Operating Properly (COP) Circuitry

- Illegal Opcode Trap
- HCMOS Technology
- Fully Static with Power Saving WAIT, STOP, and Data Retention Modes
- Supplied in 40 Pin DIP or 44 Pin PLCC \& QFP Packages
- Operating Range . . . . . . . . . . . . . . . . . . $40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . +3 V to +5.5 V
- Data Retention .................................................. 2V
- Supports Full CDP68HCO5 Instruction Set -8x8 Multiply $\quad$ Bit Set, Clear, and Test


## Description

The CDP68HC05W4 is a member of the Harris CDP68HC05 family of 8-bit, HCMOS microcontrollers. This single chip microcontroller contains 3,866 bytes of masked ROM, 192 bytes of RAM, two pulse width modulators, an 8-bit timer, a synchronous serial (SPI) port, 24 bidirectional 1/Os ( 8 with data transfer handshaking), six external interrupts, a computer operating properly (COP) circuitry, an on chip oscillator, and a built in prototyping mode. The PWMs can be used as 8-bit D to A converters, speed controllers, or tone generators. The timer with 7-bit prescaler can be used for pulse width measurements, timing, or event counting. Interfacing to external serial peripherals is easy with the SPI port. The interruptable VPORT C can be used for switch scanning or to exit the power down modes. The COP circuitry provides a level of failsafe system security.

The CDP68HC05W4 supports the full CDP68HC05 instruction set. Development can be performed with tools supplied by Harris or offered by numerous third party vendors. Available tools include assemblers, C compilers, and ICE systems. The prototyping mode facilitates breadboarding.
The CDP68HC05W4 is supplied in a 40 lead dual-in-line plastic package (E suffix), a 44 lead plastic leaded chip carrier ( N suffix), and a 44 lead metric quad flatpack ( Q suffix).

## Pinout

## PACKAGE TYPE E

 TOP VIEW| Pco 1 | 40 | vod |
| :---: | :---: | :---: |
| PC1 2 | 39 | rin |
| PC2 3 | 38 | cntla |
| PC3 4 | 37 | CNTLB |
| PC4 5 | 36 | PO1 |
| PC5 6 | 35 | PO2 |
| PC6 7 | 34 | sck |
| PC7 8 | 33 | miso |
| NM1 9 | 32 | mos |
| osc2 10 | 31 | MODE |
| OSC1 11 | 30 | RESET |
| PAO 12 | 29 | $\overline{\mathrm{IRO1}}$ |
| PA1 13 | 28 | PBO |
| PA2 14 | 27 | PB1 |
| PA3 15 | 26 | PB2 |
| PA4 16 | 25 | PB3 |
| PA5 17 | 24 | PB4 |
| PAB 18 | 23 | PB5 |
| PA7 19 | 22 | PB6 |
| vss 20 | 21 | PB7 |

## Block Diagram



| \$0000 | $64 \text { BYTES }$ | 0000 | PORTS | 0000 | PORT A DATA REGISTER | \$00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 4 BYTES |  | PORT B DATA REGISTER | \$01 |
|  |  |  |  |  | PORT A DATA DIRECTION REGISTER | \$02 |
| $\begin{aligned} & \$ 003 F \\ & \$ 0040 \end{aligned}$ |  | $\frac{0063}{0064}$ | CPU REGISTERS |  | PORT B DATA DIRECTION REGISTER | \$03 |
|  |  |  | 4 BYTES |  | I/O INTERRUPT FLAG REGISTER | \$04 |
|  |  |  | UNUSED |  | IO INTERRUPT ENABLE REGISTER | 505 |
|  | RAM |  |  |  | COP RESET REGISTER | \$06 |
|  |  |  | SERIAL |  | OPTION REGISTER | \$07 |
| $\begin{aligned} & \text { \$00BF } \\ & \$ 00 C 0 \end{aligned}$ | STACK 64 BYTES | $\left\|\begin{array}{ll} 0191 \\ 0192 \end{array}\right\|$ | PERIPHERAL |  | UNUSED | \$08 |
|  |  |  | INTERFACE |  | UNUSED | \$09 |
|  |  |  | 3 BYTES |  | SERIAL PERIPHERAL CONTROL REGISTER | \$0A |
| \$00FF <br> $\$ 0100$ |  | $0255$ | UNUSED |  | SERIAL PERIPHERAL STATUS REGISTER | \$08 |
|  |  |  | 9 BYTES |  | SERIAL PERIPHERAL DATA I/O REGISTER | \$0C |
|  |  |  | TIMER |  | UNUSED | D |
|  |  |  | 3 BYTES |  | TIMER CONTROL REGISTER | \$15 |
|  | 3840 BYTES |  | UNUSED |  | TIMER RELOAD REGISTER | \$17 |
|  |  | $\left\lvert\, \begin{array}{ll} 4095 & 1 \\ 4096 & 1 \end{array}\right.$ |  |  | TIMER COUNTER REGISTER | \$18 |
| \$1FFF <br> $\$ 2000$ | UNUSED 4070 BYTES |  | PWM |  | UNUSED | \$19 |
|  |  |  | 8 BYTES |  | \% PWM1 PRESCALE REGISTER | \$1A |
|  |  |  | UNUSED |  | PWM1 CONTROL REGISTER | \$1B |
|  |  |  |  |  | PWM1 FREQUENCY REGISTER | \$1C |
|  |  |  | TIMER/PWM |  | PWM1 WIDTH REGISTER | \$1D |
|  |  | $\begin{aligned} & 8165 \\ & 8166 \end{aligned}$ | V PORT C |  | PWM2 FREQUENCY REGISTER | \$1E |
| $\begin{aligned} & \$ 3 \text { FE5 } \\ & \$ 3 F E 6 \end{aligned}$ |  |  | 4 BYTES |  | PWM2 PRESCALE REGISTER | \$1F |
|  | USER VECTORS 26 BYTES |  |  |  | PWM2 CONTROL REGISTER | \$20 |
|  |  |  | 24 BYTES |  | PWM2 WIDTH REGISTER | \$21 |
| \$3FFF |  | 8191 (1) |  |  | UNUSED | \$22 |
|  |  |  |  |  | TIMER/PWM STATUS REGISTER | \$23 |
|  |  |  |  |  | $\checkmark$ PORT C DATA REGISTER | \$24 |
|  |  |  |  |  | $\checkmark$ PORT C DATA DIRECTION/CONTROL2 REG | \$25 |
|  |  |  |  |  | $V$ PORT C CONTROL1 REGISTER | \$26 |
|  |  |  |  |  | $\checkmark$ PORT C STATUS REGISTER | \$27 |
|  |  |  |  |  | UNUSED | \$28 |

## CDP6805F2 <br> CDP6805F2C

CMOS High Performance Silicon Gate
January 1991

## Hardware Features

- Typical Full Speed Operating Power @ 5V .......................... 10mW
- Typical WAIT Mode Power 3 mW
- Typical STOP Mode Power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 . WW
- 64 Bytes of On-Chip RAM
- 1089 Bytes of On-Chip ROM
- 16 Bidirectional I/O Lines
- 4 Input-Only Lines
- Internal 8-Bit Timer With Software Programmable 7-Bit Prescaler
- External Timer Input
- External and Timer Interrupts
- Master Reset and Power-On Reset
- Single 3V to 6V Supply
- On-Chip Oscillator
- $1 \mu \mathrm{~s}$ Cycle Time


## Pinout

PACKAGE TYPES D AND E TOP VIEW

|  |  |  |  |
| :---: | :---: | :---: | :---: |
| CESET |  | 28 | - $V_{D D}$ |
|  | 2 |  | - TIMER |
| Num | 3 | 26 | PCO |
| OSCI-1 | 4 | 25 | PCl |
| OSC2 | 5 | 24 | PC2 |
| AO- | 6 | 23 | PC3 |
| PA1 | 7 | 22 | PBO |
| PA2 | 8 | 21 | PB1 |
| PA3 | 9 | 20 | PB2 |
| PA4 | 10 | 19 | P83 |
| PA5 | 11 | 18 | PB4 |
| PA6 | 12 | 17 | P85 |
| PA | 13 | 16 | P86 |
| SS | 14 | 15 | PB7 |

## Description

The CDP6805F2 Microcomputer Unit (MCU) belongs to the CDP6805 Family of CMOS Microcomputers. This 8-bit MCU contains on-chlp oscillator, CPU, RAM, ROM, I/O, and Timer. Fully static design allows operation at frequencies down to DC, further reducing its already low-power consumption. It is a low-power processor designed for low-end to mid-range applications in the consumer, automotive, industrial, and communications markets where very low power consumption constitutes an important factor.

## Software Features

- Versatile Interrupt Handling
- True Bit Manipulation
- 10 Addressing Modes
- Efficient Instruction Set
- Memory-Mapped I/O
- User-Callable Self-Check Routines
- Two Power-Saving Standby Modes


## Block Diagram



CDP6805F2 CMOS MICROCOMPUTER

## CDP6805F2, CDP6805F2C

The CDP6805F2 and CDP6805F2C devices are available in a 28-lead dual-in-line plastic package ( $E$ suffix), in a 28-lead
dual-in-line ceramic package (D suffix); and in a 28-lead plastic chip-carrier package ( N suffix).

MAXIMUM RATINGS (Voltages Referenced to $\mathrm{V}_{\text {SS }}$ )

| Ratings | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +8 | V |
| All Input Voltages Except OSC1 | $\mathrm{V}_{\text {in }}$ | $\mathrm{V}_{\mathrm{SS}}-0.5$ to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| Current Drain per Pin Excluding $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ | I | 10 | mA |
| Operating Temperature Range <br> CDP6805F2 <br> CDP6805F2C | $\mathrm{T}_{\mathrm{A}}$ | $\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$ <br> 0 to 70 <br> -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {Stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |



Fig. 2 - Equivalent test load.


Fig. 3 - Typical operating current vs. internal frequency.

DC ELECTRICAL CHARACTERISTICS $\left(V_{D D}=5 i V d c \pm 10 \%, V_{S S}=0 \mathrm{Vdc}, T_{A}=T_{L}\right.$ to $T_{H}$, unless otherwise noted) (See Note 1)

| Characteristics | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Output Voltage, 'Load $\leq 10.0 \mu \mathrm{~A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{OH}} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}^{-}-0.1$ | $0.1$ | V |
| Output High Voltage ( Load $=-200 \mu \mathrm{~A}$ ) PA0-PA7, PB0-PB7 | $\mathrm{V}_{\mathrm{OH}}$ | 4.1 | - | V |
| Output Low Voltage, ( 1 Load $=800 \mu \mathrm{~A}$ ) PA0-PA7, PB0-PB7 | VOL | - | 0.4 | V |
| Input High Voltage Ports PAO-PA7, PB0-PB7, PCO-PC3 TIMER, $\overline{\mathrm{IRQ}}, \overline{\mathrm{RESET}}$ OSC1 | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}-2 \\ & \mathrm{~V}_{\mathrm{DD}}-0.8 \\ & \mathrm{~V}_{\mathrm{DD}}-1.5 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|l} V_{D D} \\ V_{D D} \\ V_{D D} \end{array}$ | V |
| Input Low Voltage, All Inputs | $\mathrm{V}_{\text {IL }}$ | VSS | 0.8 | V |
| Total Supply Current ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ on Ports, No dc Loads, $\mathrm{t}_{\mathrm{CyC}}=1 \mu \mathrm{~s}$ ) RUN (Measured During Self-Check, $\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ ) WAIT (See Note 2) STOP (See Note 2) | IDD | - - - - | $\begin{gathered} 4 \\ 1.5 \\ 150 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| 1/O Ports Input Leakage - PA0-PA7, PB0-PB7 | IIL | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Input Current - $\overline{\text { RESET, }}$ TRQ, TIMER, OSC1, PCO-PC3 | in | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Output Capacitance - Ports A and B | $\mathrm{C}_{\text {out }}$ | - | 12 | pF |
| Input Capacitance - $\overline{\text { RESET }}$, $\overline{\text { IRO}}$, TIMER, OSC1, PCO-PC3 | $\mathrm{C}_{\text {in }}$ | - | 8 | pF |

## NOTES:

1. Electrical Characteristics for $V_{D D}=3 \vee$ available soon.
2. Test Conditions for IDD are as follows:

All ports programmed as inputs
$\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}$ (PA0-PA7, PBO-PB7, PC0-PC3)
$\mathrm{V}_{\text {IH }}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ for $\overline{\mathrm{RESET}}, \overline{\mathrm{IRQ}}$, TIMER
OSC1 input is a square wave from 0.2 V to $\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$
OSC2 output load $=20 \mathrm{pF}$ (WAIT IDD is affected linearly by the OSC2 capacitance)
TABLE 1 - CONTROL TIMING CHARACTERISTICS $\left(V_{D D}=5 \mathrm{Vdc} \pm 10 \%, V_{S S}=0, T_{A}=T_{L}\right.$ to $\left.T_{H}, f_{O S C}=4 \mathrm{MHz}, \mathrm{t}_{\mathrm{Cyc}}=1 \mu \mathrm{~s}\right)$

| Characteristics | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Crystal Oscillator Startup Time (See Figure 5) | toxov | - | 100 | ms |
| Stop Recovery Startup Time - Crystal Oscillator (See Figure 6) | tILCH | - | 100 | ms |
| Timer Pulse Width (See Figure 4) | tTh, tTL | 0.5 | - | ${ }_{\text {t }}{ }_{\text {cyc }}$ |
| Reset Pulse Width (See Figure 5) | tri | 1.5 | - | ${ }_{\text {t }}$ |
| Timer Period (See Figure 4) | tTLTL | 1 | - | ${ }_{\text {tcyc }}$ |
| Interrupt Pulse Width (See Figure 15) | tILIH | 1 | - | $\mathrm{t}_{\text {cyc }}$ |
| Interrupt Pulse Period (See Figure 15) | tiLIL | * | - | $\mathrm{t}_{\mathrm{cyc}}$ |
| OSC1 Pulse Width (See Figure 7) | ${ }^{\text {t }}$ OH, ${ }^{\text {tol }}$ | 100 | - | ns |
| Cycle Time | ${ }_{\text {t }}^{\text {cyc }}$ | 1000 | - | ns |
| Frequency of Operation Crystal External Clock | ${ }_{\text {fosc }}$ | - ${ }_{\text {dc }}$ | 4 | MHz |

*The minimum period, ILIL, should not be less than the number of $\mathrm{t}_{\text {cyc }}$ cycles it takes to execute the interrupt service routines plus $20 \mathrm{t}_{\mathrm{cyc}}$ cycles.

## TERMINAL ASSIGNMENT


(N Suffix)


Fig. 4 - Timer relationships.


* Internal timing signal not available externally.


* Represents the internal gating of the OSC1 input pin.

Fig. 6 - Stop recovery.

## FUNCTIONAL PIN DESCRIPTION

## $V_{D D}$ and $V_{S S}$

Power is supplied to the MCU using these two pins. VDD is power and $V_{\mathrm{SS}}$ is ground.

## $\overline{\overline{1 R O}}$ (MASKABLE INTERRUPT REQUEST)

$\overline{\mathrm{IRO}}$ is photomask option selectable with the choice of interrupt sensitivity being both level and negative edge or negative edge only. The MCU completes the current instruction before it responds to the request. If $\overline{\mathrm{TQ}}$ is low and the interrupt mask bit (I bit) in the condition code register is clear, the MCU begins an interrupt sequence at the end of the current instruction.

If the photomask option is selected to include level sensitivity, then the $\overline{\mathrm{RO}}$ input requires an external resistor to $V_{D D}$ for "wire-OR" operation. See the Interrupt section for more detail.

## RESET

The $\overline{\operatorname{RESET}}$ input is not required for start-up but can be used to reset the MCU's internal state and provide an orderly software start-up procedure. Refer to the Resets section for a detailed description.

## TIMER

The TIMER input may be used as an external clock for the on-chip timer. Refer to the Timer section for a detailed description.

## NUM (NON-USER MODE)

This pin is intended for use in self-check only. User applications should leave this pin connected to ground through a 10 kilohm resistor.

OSC1, OSC2
The CDP6805F2 can be configured to accept either a crystal input or an RC network. Additionally, the internal clocks can be derived from either a divide-by-two or divide-by-four of the external frequency ( $\mathrm{f}_{\mathrm{osc}}$ ). Both of these options are photomask selectable.

RC - If the RC oscillator option is selected, then a resistor is connected to the oscillator pins as shown in Figure 7(b). The relationship between R and $\mathrm{f}_{\mathrm{osc}}$ is shown in Figure 8.

CRYSTAL - The circuit shown in Figure 7(a) is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for fosc in the electical characteristics table. Using an external CMOS oscillator is suggested when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time. Crystal frequency limits are also affected by VDD. Refer to Table 1, Control Timing Characteristics, for limits.

EXTERNAL CLOCK - An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 7(c). An external clock may be used with either the RC or crystal oscillator mask option. tOXOV or tILCH do not apply when using an external clock input.

## PAO-PA7

These eight I/O lines comprise Port A. The state of any pin is software programmable. Refer to the' Input/Output Programming section for a detailed description.

Crystal Parameters

|  | $\mathbf{1 M H z}$ | $\mathbf{4 M H z}$ | Units |
| :--- | :---: | :---: | :---: |
| $R_{\text {SMAX }}$ | 400 | 75 | $\boldsymbol{\Omega}$ |
| $\mathrm{C}_{0}$ | 5 | 7 | pF |
| $\mathrm{C}_{1}$ | 0.008 | 0.012 | $\boldsymbol{\mu F}$ |
| $\mathrm{C}_{\text {OSC }} 1$ | $15-40$ | $15-30$ | pF |
| $\mathrm{C}_{\text {OSC }} 2$ | $15-30$ | $15-25$ | pF |
| $\mathrm{Rp}_{\mathrm{M}}$ | 10 | 10 | $\mathrm{M} \boldsymbol{\Omega}$ |
| O | 30 k | 40 k | - |

(a) Crystal Oscillator Connections and Equivalent Crystal Circuit

(b) RC Oscillator Connection
(c) External Clock Source Connections




Fig. 7 - Oscillator connections.
92CS-38000

## CDP6805F2, CDP6805F2C



Fig. 8 - Typical frequency vs. resistance for RC oscillator option only.

## PB0-PB7

These eight lines comprise Port B. The state of any pin is software programmable. Refer to the Input/Output Programming section for a detailed description.

## PC0-PC3

These four lines comprise Port C, a fixed input port. When Port $C$ is read, the four most-significant bits on the data bus are " 1 s ". There is no data direction register associated with Port C.

## INPUT/OUTPUT PROGRAMMING

Any Port A or B pin may be software programmed as an input or output by the state of the corresponding bit in the port data direction register (DDR). A pin is configured as an output if its corresponding DDR bit is set to a logic " 1 ". A pin is configured as an input if its corresponding DDR bit is cleared to a logic " 0 ". At reset, all DDRs are cleared, which configures all port pins as inputs. A port pin configured as an output will output the data in the corresponding bit of its port data latch. Refer to Figure 9 and Table 2.
(a)

(b)


Fig. 9 - Typical I/O port circuitry.
92CS-38001

TABLE 2 - I/O PIN FUNCTIONS

| $R / \bar{W}$ | DDR | I/O Pin Function |
| :---: | :---: | :--- |
| 0 | 0 | The $1 / O$ pin is in input mode. Data is written into the output data latch. |
| 0 | 1 | Data is written into the output data latch and output to the I/O pin. |
| 1 | 0 | The state of the $/ / O$ pin is read. |
| 1 | 1 | The $/ / O$ pin is in an output mode. The output data latch is read. |

## SELF-CHECK

The CDP6805F2 self-check is performed using the circuit in Figure 10. Self-check is initiated by tying NUM and TIMER pins to a logic " 1 " then executing a reset. After reset, the following five tests are executed automatically:

I/O - Functionally Exercise Ports A, B, C
RAM - Walking Bit Test
ROM - Exclusive OR with ODD "1s" Parity Result
Timer - Functionally Exercise Timer
Interrupts - Functionally Exercise External and Timer Interrupts

Self-check results are shown in Table 3. The following subroutines are available to user programs and do not require any external hardware.

TABLE 3 - SELF-CHECK RESULTS

| PB3 | PB2 | PB1 | PB0 | Remarks |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 1 | 1 | Bad Timer |
| 1 | 1 | 0 | 0 | Bad RAM |
| 1 | 1 | 0 | 1 | Bad ROM |
| 1 | 1 | 1 | 0 | Bad Interrupt or Request Flag |
| All Cycling |  |  |  | Good Part |
| All Others |  |  |  | Bad Part |

## RAM SELF-CHECK SUBROUTINE

Returns with the $Z$ bit clear if any error is detected; otherwise, the $Z$ bit is set.

The RAM test must be called with the stack pointer at \$7F and the accumulator zeroed. When run, the test checks every RAM cell except for $\$ 7 \mathrm{~F}$ and $\$ 7 \mathrm{E}$ which are assumed to contain the return address.

A and $X$ are modified. All RAM locations except the top 2 are modified. (Enter at location $\$ 78 \mathrm{~B}$.)

## ROM CHECKSUM SUBROUTINE

Returns with $Z$ bit cleared if any error was found; otherwise $Z=1, X=0$ on return, and $A$ is zero it the test passed. RAM locations $\$ 41-\$ 44$ are overwritten. (Enter at location \$7A4.)

## TIMER TEST SUBROUTINE

Return with $Z$ bit cleared if any error was found; otherwise $Z=1$.

This routine runs a simple test on the timer. In order to work correctly as a user subroutine, the internal clock must be the clocking source and interrupts must be disabled. Also, on exit, the clock will be running and the interrupt mask will not be set, so the caller must protect himself from interrupts if necessary.
$A$ and $X$ register contents are lost; this routine counts how many times the clock counts in 128 cycles. The number of counts should be a power of two since the prescaler is a power of two. If not, the timer probably is not counting correctly. The routine also detects if the timer is running at all. (Enter at location \$7BE.)


Fig. 10 - Self-check pinout configuration.

## MEMORY

The CDP6805F2 has a total address space of 2048 bytes of memory and I/O registers. The address space is shown in Figure 11.

The first 128 bytes of memory (first half of page zero) is comprised of the I/O port locations, timer locations, and 64 bytes of RAM. The next 1079 bytes comprise the user ROM. The 10 highest address bytes contain the reset and interrupt vectors.

The stack pointer is used to address data stored on the stack. Data is stored on the stack during interrupts and subroutine calls. At power-up, the stack pointer is set to \$7F and it is decremented as data is pushed on the stack. When data is removed from the stack, the stack pointer is incremented. A maximum of 32 bytes of RAM are available for stack usage. Since most programs use only a small part of the allocated stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are available for program data storage.


Fig. 11 - Address map.

## REGISTERS

The CDP6805F2 contains five registers as shown in the programming model (Figure 12). The interrupt stacking order is shown in Figure 13.

## ACCUMULATOR (A)

This accumulator is an 8-bit general purpose register used to hold operands and results of the arithmetic calculations and data manipulations.

## INDEX REGISTER (X)

The $X$ register is an 8 -bit register which is used during the indexed modes of addressing. It provides the 8 -bit operand which is used to create an effective address. The index register is also used for data manipulations with the read-modify-write type of instructions and as a temporary storage register when not performing addressing operations.

## PROGRAM COUNTER (PC)

The program counter is an 11-bit register that contains the address of the next instruction to be executed by the processor.

## STACK POINTER (SP)

The stack pointer is an 11-bit register containing the address of the next free location on the stack. When accessing memory, the six most-significant bits are appended to the five least-significant register bits to produce an address within the range of $\$ 7 \mathrm{~F}$ to $\$ 60$. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. During external or power-on reset, and during a "reset stack pointer" instruction, the stack pointer is set to its upper limit (\$7F). Nested interrupts and/or subroutines may use up to 32 (decimal) locations beyond which the stack pointer "wraps around" and points to its upper limit thereby losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five bytes.


Fig. 12 - Programming model.


NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Fig. 13 - Stacking order.

## CONDITION CODE REGISTER (CC)

The condition code register is a 5 -bit register which indicates the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each bit is explained in the following paragraphs.

HALF CARRY BIT ( H ) - The H bit is set to a " 1 " when a carry occurs between bits 3 and 4 of the ALU during an ADD or $A D C$ instruction. The $H$ bit is useful in binary coded decimal subroutines.

INTERRUPT MASK BIT (I) - When the I bit is set, both the external interrupt and the timer interrupt are disabled. Clearing this bit enables the above interrupts. If an interrupt occurs while the I bit is set, the interrupt is latched and is processed when the I bit is next cleared.

NEGATIVE (N) - Indicates that the result of the last arithmetic, logical, or data manipulation is negative (bit 7 in the result is a logical " 1 ").

ZERO (Z) - Indicates that the result of the last arithmetic, logical, or data manipulation is zero.

CARRY/BORROW (C) - Indicates that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

## RESETS

The CDP6805F2 has two reset modes: an active low external reset pin ( $\overline{\mathrm{RESET}}$ ) and a power-on reset function; refer to Figure 5

## RESET

The $\overline{\operatorname{RESET}}$ input pin is used to reset the MCU to provide an orderly software start-up procedure. When using the external reset mode, the RESET pin must stay low for a minimum of one tRL. The $\overline{\operatorname{RESET}}$ pin is provided with a Schmitt Trigger input to improve its noise immunity.

## POWER-ON RESET

The power-on reset occurs when a positive transition is detected on $\mathrm{V}_{\mathrm{DD}}$. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision
for a power-down reset. The power-on circuitry provides for a $1920 \mathrm{t}_{\text {cyc }}$ delay from the time of the first oscillator operation. If the external RESET pin is low at the end of the 1920 time out, the processor remains in the reset condition.

Either of the two types of reset conditions causes the following to occur:

- Timer control register interrupt request bit (TCR7) is cleared to a " 0 ".
- Timer control register interrupt mask bit (TCR6) is set to a " 1 ".
- All data direction register bits are cleared to a " 0 ". All ports are defined as inputs.
- Stack pointer is set to \$7F.
- The internal address bus is forced to the reset vector (\$7FE, \$7FF).
- Condition code register interrupt mask bit (I) is set to a " 1 ".
- STOP and WAIT latches are reset.
- External interrupt latch is reset.

All other functions, such as other registers (including output ports), the timer, etc., are not cleared by the reset conditions.

## INTERRUPTS

Systems often require that normal processing be interrupted so that some external event may be serviced. The CDP6805F2 may be interrupted by one of three different methods, either one of two maskable interrupts (external input or timer) or a non-maskable software interrupt (SWI).

Interrupts cause the processor registers to be saved on the stack and the interrupt mask set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack and return to normal processing. The stacking order is shown in Figure 13.
Unlike $\overline{\text { RESET, hardware interrupts do not cause the cur- }}$ rent instruction execution to be halted, but are considered pending until the current instruction execution is complete.
When the current instruction is complete, the processor checks all pending hardware interrupts and if unmasked, proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Note that masked interrupts are latched for later interrupt service.
If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed as any other instruction. Refer to Figure 14 for the interrupt and instruction processing sequence.

## TIMER INTERRUPT

Each time the timer decrements to zero (transitions from $\$ 01$ to $\$ 00$ ), the timer interrupt request bit (TCR7) is set. The processor is interrupted only if the timer mask bit (TCR6) and interrupt mask bit (l bit) are both cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the interrupt mask bit in the condition code register is set. This mask prevents further interrupts until the present one is serviced. The processor now vectors to the
timer interrupt service routine. The address for this service routine is specified by the contents of \$7F8 and \$7F9 unless the processor is in a WAIT mode, in which case the contents of \$7F6 and \$7F7 specify the timer service routine address. Software must be used to clear the timer interrupt request bit (TCR7). At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.


Fig. $14-\overline{\operatorname{RESET}}$ and INTERRUPT processing flowchart.

## EXTERNAL INTERRUPT

Either level- and edge-sensitive or edge-sensitive only inputs are available as mask options. If the interrupt mask bit of the condition code register is cleared and the external interrupt pin ( $\overline{\mathrm{RQ}})$ is "low" or a negative edge has set the internal interrupt flip-flop, then the external interrupt occurs. The action of the external interrupt is identical to the timer except that the service routine address is specified by the contents of \$7FA and \$7FB. Figure 15 shows both a functional diagram and timing for the interrupt line. The timing diagram shows two different treatments of the interrupt line (TRQ) to the processor. The first method is single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service routine. Once a pulse occurs, the next pulse should not occur until the MPU software has exited the routine (an RTI occurs). This time ( $\mathrm{t} \mid \mathrm{LIL}$ ) is obtained by adding 20 instruction cycles ( $\mathrm{t}_{\mathrm{cyc}}$ ) to the total number of cycles it takes to complete the service routine including the RTI in-
struction; refer to Figure 15 . The second configuration shows many interrupt lines "wire ORed" to form the interrupts at the processor. Thus, if after servicing an interrupt the $\overline{\mathrm{RO}}$ remains low, then the next interrupt is recognized.

## SOFTWARE INTERRUPT (SWI)

The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask in the condition code register. The service routine address is specified by the contents of memory locations \$7FC and \$7FD.

The following three functions are not strictly interrupts, however, they are tied very closely to the interrupts. These functions are RESET, STOP, and WAIT.
$\overline{\text { RESET }}$ - The $\overline{\text { RESET input pin and the internal power-on }}$ reset function each cause the program to vector to an initialization program. This vector is specified by the contents

(b) Interrupt Mode Diagram


Fig. 15 - External interrupt.

## CDP6805F2. CDP6805F2C

of memory locations \$7FE and \$7FF. The interrupt mask of the condition code register is also set. See preceding section on Reset for details.

STOP - The STOP instruction places the CDP6805F2 in its lowest power consumption mode. In the STOP function, the internal oscillator is turned off causing all internal processing and the timer to be halted; refer to Figure 16.

During the STOP mode, timer control register (TCR) bits 6 and 7 are altered to remove any pending timer interrupt requests and to disable any further timing interrupts. External interrupts are enabled in the condition code register. All other registers and memory remain unaltered. All I/O lines remain unchanged. The processor can only be brought out of the STOP mode by an external $\overline{\mathrm{RQ}}$ or $\overline{\mathrm{RESET}}$.


92CS-38008

WAIT - The WAIT instruction places the CDP6805F2 in a low-power consumption mode, but the WAIT mode consumes somewhat more power than the STOP mode. In the WAIT mode, the internal clock is disabled from all internal circuitry except the timer circuit; refer to Figure 17. Thus, all internal processing is halted, however, the timer continues to count normally.
During the WAIT mode, the I bit in the condition code register is cleared to enable interrupts. All other registers, memory, and I/O lines remain in their last state. The timer may be enabled by software prior to entering the WAIT mode to allow a periodic exit from the WAIT mode. If an external and a timer interrupt occur at the same time, the external interrupt is serviced first; then, if the timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer WAIT interrupt) is serviced since the MCU is no longer in the WAIT mode.

## TIMER

The MCU timer contains an 8-bit software programmable counter with a 7-bit software selectable prescaler. Figure 18 contains a block diagram of the timer. The counter may be preset under program control and decrements towards zero. When the counter decrements to zero, the timer interrupt request bit (i.e., bit 7 of the timer control register (TCR)) is set. Then, if the timer interrupt is not masked (i.e., bit 6 of the TCR and the 1 bit in the condition code register are both cleared) the processor receives an interrupt. After completion of the current instruction, the processor proceeds to store the appropriate registers on the stack and then fetches the timer vector address from locations \$7F8 and \$7F9 (or \$7F6 and \$7F7 if in the WAIT mode) in order to begin servicing.

The counter continues to count after it reaches zero allowing the software to determine the number of internal or external input clocks since the timer interrupt request bit was set. The counter may be read at any time by the processor without disturbing the count. The contents of the counter become stable, prior to the read portion of a cycle, and do not change during the read. The timer interrupt request bit remains set until cleared by the software. TCR7 may also be used as a scanned status bit in a non-interrupt mode of operation (TCR6=1).
The prescaler is a 7 -bit divider which is used to extend the maximum length of the timer. Bit 0 , bit 1 , and bit 2 of the TCR are programmed to choose the appropriate prescaler output within the range of $\div 1$ to $\div 128$ which is used as the counter input. The processor cannot write into or read from the prescaler, however, its contents are cleared to all "Os' by the write operation into TCR when bit 3 of the written data equals one. This allows for truncation-free counting.

The timer input can be configured for three different operating modes plus a disable mode depending on the value written to the TCR4 and TCR5 control bits. Refer to the Timer Control Register section.

## TIMER INPUT MODE 1

If TCR5 and TCR4 are both programmed to a " 0 ", the input to the timer is from an internal clock and the TIMER input pin is disabled. The internal clock mode can be used for

Fig. 16 - Stop function flowchart.


Fig. 17 - WAIT function flowchart.
periodic interrupt generation as well as a reference in frequency and event measurement. The internal clock is the instruction cycle clock. During a WAIT instruction, the internal clock to the timer continues to run at its normal rate.

## TIMER INPUT MODE 2

With TCR5 $=0$ and TCR4 $=1$, the internal clock and the TIMER input pin are ANDed to form the timer input signal. This mode can be used to measure external pulse widths. The external timer input pulse simply turns on the internal clock for the duration of the pulse. The resolution of the count in this mode is $\pm$ one internal clock and therefore, accuracy improves with longer input pulse widths.

## TIMER INPUT MODE 3

If TCR5 $=1$ and TCR4 $=0$, all inputs to the timer are disabled.

## TIMER INPUT MODE 4

If TCR5 $=1$ and TCR4 $=1$, the internal clock input to the timer is disabled and the TIMER input pin becomes the input to the timer. The timer can, in this mode, be used to count external events as well as external frequencies for generating periodic interrupts. The counter is clocked on the falling edge of the external signal.

Figure 18 shows a block diagram of the timer subsystem. Power-on reset and the STOP instruction invalidate the contents of the counter.


NOTES:

1. Prescaler and 8-bit counter are clocked falling.edge of the internal clock (AS) or external input.
2. Counter is written to during Data Strobe (DS) and counts down continuously.

92CM-38034R1

Fig. 18 - Programmable timer/counter block diagram.

## TIMER CONTROL REGISTER (TCR)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TCR7 | TCR6 | TCR5 | TCR4 | TCR3 | TCR2 | TCR1 | TCR0 |

All bits in this register except bit 3 are read/write bits.
TCR7 - Timer interrupt request bit: bit used to indicate the timer interrupt when it is logic " 1 ".

1 - Set whenever the counter decrements to zero or under program control.
0 - Cleared on external RESET, power-on reset, STOP instruction, or program control.

TCR6 - Timer interrupt mask bit: when this bit is a logic " 1 ", it inhibits the timer interrupt to the processor.

1 - Set on external RESET, power-on reset, STOP instruction, or program control.
0 - Cleared under program control.
TCR5 - External or internal bit: selects the input clock source to be either the external timer pin or the internal clock. (Unaffected by $\overline{\text { EESET.) }}$

1 - Select external clock source.
0 - Select internal clock source.
TCR4 - Externat enable bit: control bit used to enable the external TIMER pin. (Unaffected by RESET.)
1 - Enable external TIMER pin.
0 - Disable external TIMER pin.

| TCR5 | TCR4 |  |
| :---: | :---: | :--- |
| 0 | 0 | Internal Clock to Timer |
| 0 | 1 | AND of Internal Clock and TIMER |
| 1 | 0 | Pin to Timer |
| 1 | 1 | Inputs to Timer Disabled |
| 1 | TIMER Pin to Timer |  |

TCR3 - Timer Prescaler Reset bit: writing a " 1 " to this bit resets the prescaler to zero. A read of this location always indicates " 0 ". (Unaffected by RESET.)

TCR2, TCR1, TCRO - Prescaler select bits: decoded to select one of eight outputs on the prescaler. (Unaffected by RESET.)

## Prescaler

| TCR2 | TCR1 | TCR0 | Result |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $\div 1$ |
| 0 | 0 | 1 | +2 |
| 0 | 1 | 0 | $\div 4$ |
| 0 | 1 | 1 | +8 |
| 1 | 0 | 0 | $\div 16$ |
| 1 | 0 | 1 | +32 |
| 1 | 1 | 0 | +64 |
| 1 | 1 | 1 | +128 |

## INSTRUCTION SET

The MCU has a set of 61 basic instructions. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

## REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The operand for the jump unconditional (JMP) and jump to subroutine (JSR) instructions is the program counter. Refer to Table 4.

## READ-MODIFY-WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modifywrite sequence since it does not modify the value. Refer to Table 5.

## BRANCH INSTRUCTIONS

Most branch instructions test the state of the condition code register and, if certain criteria are met, a branch is executed. This adds an offset between -127 and +128 to the current program counter. Refer to Table 6.

## BIT MANIPULATION INSTRUCTIONS

The MCU is capable of setting or clearing any bit which resides in the first 128 bytes of the memory space where all port registers, port DDRs, timer, timer control, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within the first 256 locations. The bit set, bit clear, and bit test and branch functions are implemented with a single instruction. For the test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to Table 7.

## CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to Table 8.

## OPCODE MAP

Table 9 is an opcode map for the instructions used on the MCU.

## ALPHABETICAL LISTING

The complete instruction set is given in alphabetical order in Table 10.

## ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code to all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single-byte instructions while the longest instructions (three bytes) permit tables throughout memory. Short and long absolute addressing is also included. Twobyte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory. Table 10 shows the addressing modes for each instruction with the effects each instruction has on the condition code register. An opcode map is shown in Table 9.

The term "Effective Address" (EA) is defined as the byte address to or from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate
"contents of," an arrow indicates "is replaced by," and a colon indicates "concatenation of two bytes."

## INHERENT

In inherent instructions, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index registers or accumulator and no other arguments are included in this mode.

## IMMEDIATE

In immediate addressing, the operand is contained in the byte immediately following the opcode. Immediate addressing is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

$$
E A=P C+1 ; P C \leftarrow P C+2
$$

## DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction. This includes all on-chip RAM and I/O registers and 128 bytes of on-chip ROM. Direct addressing is efficient in both memory and time.

$$
E A=(P C+1) ; P C+P C+2
$$

Address Bus High -0 ; Address Bus Low $-(P C+1)$

## EXTENDED

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing modes are capable of referencing arguments anywhere in memory with a single three-byte instruction.

$$
E A=(P C+1):(P C+2) ; P C \leftarrow P C+3
$$

Address Bus High $-(P C+1)$; Address Bus Low $-(P C+2)$

## INDEXED, NO-OFFSET

In the indexed, no-offset addressing mode, the effective address of the argument is contained in the 8 -bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is used to move a pointer through a table or to address a frequently referenced RAM or I/O location.

$$
\begin{gathered}
E A=X ; P C \leftarrow P C+1 \\
\text { Address Bus High } \leftarrow 0 ; \text { Address Bus Low } \leftarrow X
\end{gathered}
$$

## INDEXED, 8-BIT OFFSET

Here the EA is obtained by adding the contents of the byte following the opcode to that of the index register, therefore, the operand is located anywhere within the lowest 511 memory locations. For example, this mode of addressing is useful for selecting the mth element in an $n$ element table. All instructions are two bytes. The content of the index register
$(X)$ is not changed. The content of ( $P C+1$ ) is an unsigned 8 -bit integer. One-byte offset indexing permits look-up tables to be easily accessed in either RAM or ROM.

$$
E A=X+(P C+1) ; P C \leftarrow P C+2
$$

Address Bus High $\leftarrow K$; Address Bus Low $\leftarrow X+(P C+1)$ where $K=$ The carry from the addition of $X+(P C+1)$

INDEXED, 16 -BIT OFFSET
In the indexed, 16 -bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8 -bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed 8 -bit offset, except that this three-byte instruction allows tables to be anywhere in memory (e.g. , jump tables in ROM) The content of the index register is not changed.

$$
\begin{gathered}
E A=X+[(P C+1):(P C+2)] ; P C-P C+3 \\
\text { Address Bus High }-(P C+1)+K ; \\
\text { Address Bus Low }-X+(P C+2)
\end{gathered}
$$

where $K=$ The carry from the addition of $X+(P C+2)$

## RELATIVE

Relative addressing is only used in branch instructions. In relative addressing, the contents of the 8 -bit signed byte following the opcode (the offset) is added to the PC if and only if the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is limited to the range of -126 to +129 bytes from the branch instruction opcode location.

$$
\begin{gathered}
E A=P C+2+(P C+1) ; P C \leftarrow E A \text { if branch taken; } \\
\text { otherwise, } P C \leftarrow P C+2
\end{gathered}
$$

## BIT SET/CLEAR

Direct addressing and bit addressing are combined in instructions which set and clear individual memory and 1/O bits. In the bit set and clear instructions, the byte is specified as a direct address in the location following the opcode. The first 128 addressable locations are thus accessed. The bit to be modified within that byte is specified with three bits of the opcode. The bit set and clear instructions occupy two bytes: one for the opcode (including the bit number) and the second for addressing the byte which contains the bit of interest.

$$
\begin{aligned}
& \qquad E A=(P C+1) ; P C-P C+2 \\
& \text { Address Bus High }-0 ; \text { Address Bus Low }-(P C+1)
\end{aligned}
$$

## BIT TEST AND BRANCH

Bit test and branch is a combination of direct addressing, bit addressing, and relative addressing. The bit address and condition (set or clear) to be tested is part of the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte (EA1). The signed relative 8 -bit offset is in the third byte (EA2) and is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any bit in the first 256 locations of memory.

$$
E A 1=(P C+1)
$$

Address Bus High -0 ; Address Bus Low $-(P C+1)$
$E A 2=P C+3+(P C+2) ; P C-E A 2$ if branch taken; otherwise, $\mathrm{PC} \leftarrow \mathrm{PC}+3$

TABLE 4 - REGISTER/MEMORY INSTRUCTIONS

|  |  | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Immediate |  |  | Direct |  |  | Extended |  |  | Indexed (No Offset) |  |  | Indexed (8-Bit Offset) |  |  | Indexed (16-Bit Offset) |  |  |
| Function | Mnemonic | $\begin{aligned} & \text { Op } \\ & \text { Code } \end{aligned}$ |  | Cycles | $\begin{aligned} & \text { Op } \\ & \text { Code } \end{aligned}$ | \# Bytes | Cycles | $\begin{aligned} & \text { Op } \\ & \text { Code } \end{aligned}$ | $\begin{gathered} \# \\ \text { Bytes } \\ \hline \end{gathered}$ | $\#$ <br> Cycles | $\begin{aligned} & \text { Op } \\ & \text { Code } \end{aligned}$ | $\begin{gathered} \# \\ \text { Bytes } \\ \hline \end{gathered}$ | Cycles | Op <br> Code | $\begin{array}{\|c\|} \hline \# \\ \text { Bytes } \\ \hline \end{array}$ | Cycles | Op <br> Code | Bytes |  |
| Load A from Memory | LDA | A6 | 2 | 2 | B6 | 2 | 3 | C6 | 3 | 4 | F6 | 1 | 3 | E6 | 2 | 4 | D6 | 3 | 5 |
| Load X from Memory | LDX | AE | 2 | 2 | BE | 2 | 3 | CE | 3 | 4 | FE | 1 | 3 | EE | 2 | 4 | DE | 3 | 5 |
| Store A in Memory | STA | - | - | - | B7 | 2 | 4 | C7 | 3 | 5 | F7 | 1 | 4 | E7 | 2 | 5 | D7 | 3 | 6 |
| Store X in Memory | STX | - | - | - | BF | 2 | 4 | CF | 3 | 5 | FF | 1 | 4 | EF | 2 | 5 | DF | 3 | 6 |
| Add Memory to A | ADD | $A B$ | 2 | 2 | BB | 2 | 3 | CB | 3 | 4 | FB | 1 | 3 | EB | 2 | 4 | DB | 3 | 5 |
| Add Memory and Carry to A | ADC | A9 | 2 | 2 | B9 | 2 | 3 | C9 | 3 | 4 | F9 | 1 | 3 | E9 | 2 | 4 | D9 | 3 | 5 |
| Subtract Memory | SUB | A0 | 2 | 2 | B0 | 2 | 3 | CO | 3 | 4 | FO | 1 | 3 | EO | 2 | 4 | D0 | 3 | 5 |
| Subtract Memory from A with Borrow | SBC | A2 | 2 | 2 | B2 | 2 | 3 | C2 | 3 | 4 | F2 | 1 | 3 | E2 | 2 | 4 | D2 | 3 | 5 |
| AND Memory to A | AND | A4 | 2 | 2 | B4 | 2 | 3 | C4 | 3 | 4 | F4 | 1 | 3 | E4 | 2 | 4 | D4 | 3 | 5 |
| OR Memory with A | ORA | AA | 2 | 2 | BA | 2 | 3 | CA | 3 | 4 | FA | 1 | 3 | EA | 2 | 4 | DA | 3 | 5 |
| Exclusive OR Memory with A | EOR | A8 | 2 | 2 | B8 | 2 | 3 | C8 | 3 | 4 | F8 | 1 | 3 | E8 | 2 | 4 | D8 | 3 | 5 |
| Arithmetic Compare A with Memory | CMP | A1 | 2 | 2 | B1 | 2 | 3 | Cl | 3 | 4 | F1 | 1 | 3 | E1 | 2 | 4 | D1 | 3 | 5 |
| Arithmetic Compare $X$ with Memory | CPX | A3 | 2 | 2 | B3 | 2 | 3 | C3 | 3 | 4 | F3 | 1 | 3 | E3 | 2 | 4 | D3 | 3 | 5 |
| Bit Test Memory with A (Logical Compare) | BIT | A5 | 2 | 2 | B5 | 2 | 3 | C5 | 3 | 4 | F5 | 1 | 3 | E5 | 2 | 4 | D5 | 3 | 5 |
| Jump Unconditional | JMP | - | - | - | BC | 2 | 2 | CC | 3 | 3 | FC | 1 | 2 | EC | 2 | 3 | DC | 3 | 4 |
| Jump to Subroutine | JSR | - | - | - | BD | 2 | 5 | CD | 3 | 6 | FD | 1 | 5 | ED | 2 | 6 | DD | 3 | 7 |

TABLE 5 - READ-MODIFY-WRITE INSTRUCTIONS

| TABLE 5 - READ-MODIFY-WRITE INSTRUCTIONS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | Inherent (A) |  |  | Inherent (X) |  |  | Direct |  |  | Indexed (No Offset) |  |  | Indexed (8-Bit Offset) |  |  |
| Function | Mnemonic | $\begin{aligned} & \text { Op } \\ & \text { Code } \end{aligned}$ | Bytes | Cycles | Op Code | Bytes | Cycles | Op Code | Bytes |  | $\begin{aligned} & \text { Op } \\ & \text { Code } \end{aligned}$ | Bytes | Cycles | Op Code | Bytes | Cycles |
| Increment | INC | 4C | 1 | 3 | 5C | 1 | 3 | 3C | 2 | 5 | 7 C | 1 | 5 | 6C | 2 | 6 |
| Decrement | DEC | 4A | 1 | 3 | 5A | 1 | 3 | 3A | 2 | 5 | 7 A | 1 | 5 | 6A | 2 | 6 |
| Clear | CLR | 4 F | 1 | 3 | 5 F | 1 | 3 | 3 F | 2 | 5 | 7F | 1 | 5 | 6 F | 2 | 6 |
| Complement | COM | 43 | 1 | 3 | 53 | 1 | 3 | 33 | 2 | 5 | 73 | 1 | 5 | 63 | 2 | 6 |
| Negate (2's Complement) | NEG | 40 | 1 | 3 | 50 | 1 | 3 | 30 | 2 | 5 | 70 | 1 | 5 | 60 | 2 | 6 |
| Rotate Left Thru Carry | ROL | 49 | 1 | 3 | 59 | 1 | 3 | 39 | 2 | 5 | 79 | 1 | 5 | 69 | 2 | 6 |
| Rotate Right Thru Carry | ROR | 46 | 1 | 3 | 56 | 1 | 3 | 36 | 2 | 5 | 76 | 1 | 5 | 66 | 2 | 6 |
| Logical Shift Left | LSL | 48 | 1 | 3 | 58 | 1 | 3 | 38 | 2 | 5 | 78 | 1 | 5 | 68 | 2 | 6 |
| Logical Shift Right | LSR | 44 | 1 | 3 | 54 | 1 | 3 | 34 | 2 | 5 | 74 | 1 | 5 | 64 | 2 | 6 |
| Arithmetic Shift Right | ASR | 47 | 1 | 3 | 57 | 1 | 3 | 37 | 2 | 5 | 77 | 1 | 5 | 67 | 2 | 6 |
| Test for Negative or Zero | TST | 4 D | 1 | 3 | 5D | 1 | 3 | 3D | 2 | 4 | 7D | 1 | 4 | 6D | 2 | 5 |

TABLE 6 - BRANCH INSTRUCTIONS

|  |  | Relative Addressing Mode |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Function | Mnemonic | Op Code | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ |  |
| Branch Always | BRA | 20 | 2 | 3 |
| Branch Never | BRN | 21 | 2 | 3 |
| Branch IFF Higher | BHI | 22 | 2 | 3 |
| Branch IFF Lower or Same | BLS | 23 | 2 | 3 |
| Branch IFF Carry Clear | BCC | 24 | 2 | 3 |
| (Branch IFF Higher or Same) | (BHS) | 24 | 2 | 3 |
| Branch IFF Carry Set | BCS | 25 | 2 | 3 |
| (Branch IFF Lower) | (BLO) | 25 | 2 | 3 |
| Branch IFF Not Equal | BNE | 26 | 2 | 3 |
| Branch IFF Equal | BEQ | 27 | 2 | 3 |
| Branch IFF Half Carry Clear | BHCC | 28 | 2 | 3 |
| Branch IFF Half Carry Set | BHCS | 29 | 2 | 3 |
| Branch IFF Plus | BPL | 2A | 2 | 3 |
| Branch IFF Minus | BMI | 2B | 2 | 3 |
| Branch IFF Interrupt Mask Bit is Clear | BMC | 2 C | 2 | 3 |
| Branch IFF Interrupt Mask Bit is Set | BMS | 2D | 2 | 3 |
| Branch IFF Interrupt Line is Low | BIL | 2 E | 2 | 3 |
| Branch IFF Interrupt Line is High | BIH | 2 F | 2 | 3 |
| Branch to Subroutine | BSR | AD | 2 | 6 |

TABLE 7 - BIT MANIPULATION INSTRUCTIONS

| Function | Mnemonic | Addressing Modes |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit Set/Clear |  |  | Bit Test and Branch |  |  |
|  |  | $\begin{aligned} & \text { Op } \\ & \text { Code } \end{aligned}$ | Bytes | Cycles | Op Code | Bytes | Cycles |
| Branch IFF Bit $n$ is Set | BRSET $n(n=0 \ldots 7)$ | - | - | - | $2 \cdot n$ | 3 | 5 |
| Branch IFF Bit $n$ is Clear | BRCLR $n(n=0 \ldots 7)$ | - | - | - | $01+2 \cdot n$ | 3 | 5 |
| Set Bit n | BSET $n(n=0 \ldots 7)$ | $10+2 \cdot n$ | 2 | 5 | - | - | - |
| Clear Bit $n$ | BCLR $n(n=0 \ldots 7)$ | $11+2 \cdot n$ | 2 | 5 | - | - | - |

TABLE 8 - CONTROL INSTRUCTIONS

|  |  | Inherent |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Function | Mnemonic | Op Code | Bytes | Cycles |
| Transfer A to X | TAX | 97 | 1 | 2 |
| Transfer X to A | TXA | 9 F | 1 | 2 |
| Set Carry Bit | SEC | 99 | 1 | 2 |
| Clear Carry Bit | CLC | 98 | 1 | 2 |
| Set Interrupt Mask Bit | SEI | 9B | 1 | 2 |
| Clear Interrupt Mask Bit | CLI | 9A | 1 | 2 |
| Software Interrupt | SWI | 83 | 1 | 10 |
| Return from Subroutine | RTS | 81 | 1 | 6 |
| Return from Interrupt | RTI | 80 | 1 | 9 |
| Reset Stack Pointer | RSP | 9C | 1 | 2 |
| No-Operation | NOP | 90 | 1 | 2 |
| Stop | STOP | 8 E | 1 | 2 |
| Wait | WAIT | 8F | 1 | 2 |


|  | Bit Manipulation |  | Branch | Read-Modify-Write |  |  |  |  | Control |  | Register/Memory |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BTB 0 | BSC | REL | DIR 3 3 | INH | INH 5 0 | 1X1 6 0 | $1 \times$ 7 0111 | INH 8 1000 | $\frac{\mathrm{INH}}{9}$ | $\begin{gathered} \frac{I M M}{A} \\ 1010 \end{gathered}$ | $\begin{gathered} \text { DIR } \\ \hline 1011 \end{gathered}$ | $\frac{\text { EXT }}{C}$ | $\frac{1 \times 2}{D}$ | $\begin{gathered} \frac{1 \times 1}{E} \\ \frac{1110}{} \end{gathered}$ | $\begin{gathered} \frac{1 X}{F} \\ 1111 \end{gathered}$ |  |
| Low | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 |  | 1010 | $\begin{array}{r} 811 \\ \hline \end{array}$ |  |  |  |  | Low |
| 0000 | $\begin{array}{\|r\|} \hline \text { BRSETO } \\ \hline \text { BRSTB } \\ \hline \end{array}$ | $\begin{array}{r} \text { BSETO }^{5} \\ 2 \quad \text { BSC } \\ \hline \end{array}$ | $2{ }_{2}{ }_{2}{ }^{3} A_{E_{1}}$ | $2 \mathrm{NEG}{ }^{5}$ | $1{ }^{\text {NEG }{ }^{\text {INH }}{ }^{3}}$ | $1{ }^{\mathrm{NEG}}{ }^{3}$ | ${ }_{2}{ }^{\mathrm{NEG}}{ }^{\mathrm{I} \times 1}{ }^{6}$ | , NEG ${ }_{\text {IX }}{ }^{5}$ | $1^{\mathrm{RTT}}{ }^{9} \mathrm{NH}$ |  | $2 \quad \mathrm{SUB}{ }^{2}$ | $\begin{array}{\|c\|c\|} \hline & \mathrm{SUB}^{3} \\ \hline & \mathrm{DIR} \\ \hline \end{array}$ | ${ }_{3} \text { SUB }_{\text {EXT }}{ }^{4}$ | $\begin{aligned} & \mathrm{SUB} \\ & \hline \end{aligned}$ | $\mathrm{S}_{2} \mathrm{SUB}_{{ }_{1 \times 1}}^{4}$ | $\begin{array}{\|l\|l\|} \hline \text { SUB } & \\ \hline \end{array}$ | ${ }_{0}^{0} 0$ |
| ${ }_{0} 1$ | $\begin{array}{\|c\|c\|} \hline \text { BRCLRO }^{5} \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline 8 \mathrm{BSC} \\ \hline 2 \\ \hline \end{array}$ | ${ }_{2} \mathrm{BRN}^{3}$ |  |  |  |  |  | $\begin{array}{\|r\|} \hline \\ \hline \end{array}{ }^{\text {RTS }}{ }^{6}$ |  | ${ }_{2} \mathrm{CMP}^{2}$ | $\begin{array}{\|l\|l\|} \hline & \mathrm{CMP}^{2} \\ 2 & \mathrm{DiA}^{2} \\ \hline \end{array}$ | ${ }_{3} \mathrm{CMP}_{\text {EXT }}{ }^{4}$ |  | ${ }_{2}{ }^{2}{ }^{1}{ }^{1}{ }^{1}$ | $\begin{array}{\|ll\|} \hline & \text { CMP } \\ 1 & \\ \hline \end{array}$ | ${ }_{0}^{1}$ |
| ${ }_{0}^{2}$ |  | $\begin{array}{\|r\|} \hline \\ \hline \end{array}$ | ${ }_{2}{ }^{\mathrm{BHI}}{ }^{\mathrm{REL}}$ |  |  |  |  |  |  |  | $\begin{array}{\|r\|} \hline \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & \mathrm{SBC}^{3} \\ 2 & \mathrm{DIR} \\ \hline \end{array}$ | ${ }_{3}{ }_{3}{ }^{S B C}{ }^{E X T}$ | ${ }_{3} \mathrm{SBC}_{1 \times 2}^{5}$ | ${ }_{2} \mathrm{SBC}_{1 \times 1}{ }^{4}$ | $\begin{array}{\|ll\|} \hline{ }^{\prime} \text { SBC }^{3} \\ \hline \end{array}$ | ${ }_{0}^{2} 10$ |
| $\begin{gathered} 3 \\ 0011 \end{gathered}$ | $\begin{array}{r} \text { BRCLR1 } \\ 3 \\ \hline \end{array}$ | ${ }_{2} \mathrm{BCLR1}^{5}$ | ${ }_{2} \mathrm{BLS}^{3}$ | $\mathrm{COM}_{\mathrm{DIR}}{ }^{5}$ | $\mathrm{COMA}^{3}$ | $\operatorname{comX}_{\mathrm{INH}}$ | ${ }_{2} \operatorname{com}_{\|x\|}{ }^{6}$ | $\mathrm{COM}^{5}$ | $\mathrm{S}_{1} \mathrm{SWI}^{10}$ |  | CPX <br> 2 <br> IMM | $\begin{array}{\|l\|l\|} \hline & \mathrm{CPX}^{2} \\ \hline & \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & \text { CPX }^{4} \\ \hline \end{array}$ |  | CPX | $\mathrm{CPX}^{\mathrm{Ix}}$ | $\stackrel{3}{0} 1$ |
| $\begin{gathered} 4 \\ 0100 \end{gathered}$ | $\begin{array}{\|} \text { BRSET2 } \\ \hline \end{array}$ | $\begin{array}{r} 8 \\ \hline \quad \mathrm{BSET2} 5 \\ 2 \end{array}$ | ${ }_{2}^{2} \mathrm{BCC}_{\mathrm{REL}}{ }^{\mathrm{REL}}$ | $\begin{array}{\|cc\|} \hline & 5 \\ \hline & \\ \hline & \\ \hline \end{array}$ | $\begin{aligned} & \text { LSRA }^{3} \\ & \text { int } \\ & \hline 1 \end{aligned}$ | $\underset{\substack{\text { INH } \\ \operatorname{LSRX}^{3} \\ \text { INH }}}{\text { an }}$ | ${ }^{2}{ }^{2}{ }^{\text {LSR }}{ }^{\frac{1 \times 1 \times 1}{6}}$ | $\begin{array}{\|l\|l\|} \hline 1 & \frac{1 x}{5} \\ \hline & \text { LSR } \\ \hline \end{array}$ |  |  | AND <br> 2 <br> IMM | $\begin{array}{\|l\|l\|} \hline & \\ \hline & \\ & \mathrm{ANO}^{3} \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & \text { EXI } \\ \hline \end{array}$ | ${ }^{3} \quad \mathrm{AND}^{1 \times 2}{ }^{\frac{1 \times 2}{5}}$ | $\begin{array}{\|l\|l\|} \hline & \\ \hline & A N D^{\|X\|} \\ \hline \end{array}$ | ${ }_{1} \text { AND }^{3}$ | $\stackrel{4}{4} 00$ |
| $\begin{gathered} 5 \\ 0101 \\ \hline \end{gathered}$ | $\begin{array}{\|r\|} \hline \\ \hline 8 R C L R 2 \\ \hline \end{array}$ | $\begin{gathered} \mathrm{BCLR2} \\ 2 \end{gathered}$ | ${ }_{2} \mathrm{BCS}_{\text {REL }}{ }^{3}$ |  |  |  |  |  |  |  | $2{ }_{2}{ }^{\text {BIT }}{ }^{\text {IMM }}$ |  | $\begin{array}{\|r\|r\|} \hline & \text { BIT }^{4} \\ \hline \end{array}$ | $\begin{array}{\|ll\|l\|} \hline & & \\ \hline & \text { BIT } \\ \hline \end{array}$ | ${ }_{2} \mathrm{BIT}^{\frac{18}{4}}$ | ,$^{\text {BIT }}{ }^{\text {a }}$ | $\begin{array}{r} 5 \\ 0101 \\ \hline \end{array}$ |
| ${ }^{6} 110$ | $\begin{array}{\|r\|} \text { BRSET3 } \\ 3 \\ \hline \end{array}$ | $\begin{array}{r} 85 \\ \hline \end{array}$ | $2{ }_{2}{ }^{2} \mathrm{BNEL}^{3}$ | $\begin{array}{\|l\|} \hline \mathrm{ROR}^{5} \\ \hline \end{array}$ | $1_{1}^{\text {RORA }}$ / ${ }^{3}$ | $\begin{array}{r} \text { RORX }^{3} \\ 1 \\ \hline \end{array}$ | ${ }_{2}{ }^{R O R_{\|X\|}}{ }^{6}$ | $\mathrm{ROR}^{5}$ |  |  | $\begin{array}{\|r\|} \hline \\ \hline \quad \text { LDA } \\ \hline \end{array}$ |  | ${ }^{3} \text { LDA }{ }^{4}$ | $\begin{array}{\|ll\|} \hline & \\ \hline & \\ \hline & \\ \hline \end{array}$ | ${ }^{2}{ }^{\text {LDA }}{ }^{1 \times 1}{ }^{4} 1$ | $\mathrm{H}^{\text {LDA }}{ }^{3}$ | $\begin{gathered} 6 \\ 0110 \\ \hline \end{gathered}$ |
| $\begin{gathered} 7 \\ 0111 \end{gathered}$ |  | $\begin{array}{\|c} \text { BCLR3 }^{5} \\ 2 \\ \hline \end{array}$ | $2{ }_{2 E O}{ }_{\text {REL }}^{3}$ | $\begin{array}{\|l\|l\|} \hline & A S R \\ & \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline \\ \hline \text { ASRA } \\ 1 \\ \mathrm{NH} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \\ \hline \end{array}$ |  | $\mathrm{A}^{\mathrm{ASR}}{ }^{\frac{10}{5}}$ |  | $\mathrm{TAX}^{2}$ |  | ${ }_{2} \text { STA }^{2}{ }^{4}$ | $\begin{array}{\|l\|l\|} \hline 3 & \text { EXI } \\ \hline & \text { STA } \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline 3 & \\ \hline & \\ \hline & \text { STA } \\ \hline \end{array}$ | ${ }^{2}{ }^{5}{ }^{5 T A}{ }^{1 \times 1}{ }^{5}$ | $\begin{array}{\|l\|l\|} \hline & \text { STA } \\ \hline \end{array}$ | 7 0 0111 |
| 8 1000 |  | $\begin{aligned} & \text { BSET4 } \\ & 2 \end{aligned}$ | ${ }_{2}^{2} \mathrm{BHCC}^{3}$ |  | $\begin{array}{\|r\|} \hline \text { INH } \\ \hline \\ \hline \end{array}$ | $\operatorname{LSLX}_{\mathrm{INH}}$ | $\begin{array}{rr} 2 & \\ { }_{2}{ }^{[X]}{ }^{6}{ }^{6} \mid \\ \hline \end{array}$ | $\begin{array}{\|l\|l} 1 \\ \hline \\ \hline \end{array}$ |  | ${ }_{1} \mathrm{CLC}^{\text {d }}{ }^{2}$ | ${ }_{2} \quad{ }_{2}{ }^{2}{ }^{2}$ | $\begin{array}{\|c\|c\|} \hline & \\ \hline & \\ \hline & \\ \hline \end{array}$ | $\begin{array}{\|r\|r\|} \hline & \text { EXI } \\ \hline & \text { EXT } \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & \\ \hline & { }^{1 \times 2} \\ \hline \end{array}$ | ${ }_{2} \text { EQR }_{\|x\|}{ }^{4}$ | EOR ${ }^{3}$ | 8 1000 |
| $\begin{gathered} 9 \\ 1001 \\ \hline \end{gathered}$ | $\begin{array}{\|r\|} \hline \\ \text { BRCLR4 } \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline{ }^{3} \text { BCLR4 } \\ \hline \end{array}$ | $2_{2} \mathrm{BHCS}^{3}$ | $2^{\mathrm{ROL}}{ }_{\mathrm{DIR}}^{5}$ | $\begin{array}{\|r\|} \hline \text { ROLA } \\ \hline \end{array}$ | ${ }_{1}^{\text {ROLX }} \text { iNH }$ | $2^{\mathrm{ROL}_{1 \times 1}}$ | $\mathrm{ROL}_{\stackrel{5}{5}}$ |  | $\mathrm{SEC}^{2}$ | $\begin{array}{ll}  & A D C^{2} \\ 2 & \mathrm{MM} \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & A^{3} \\ 2 & D_{1 R} \\ \hline \end{array}$ | $\begin{array}{ll}  & A D C^{4} \\ & \\ \hline \end{array}$ | ${ }_{3} \quad A D C^{5}$ | ${ }_{2} A D C_{\|x\|}^{4}$ | $1 \quad A D C_{1 \times}^{3}$ | $\begin{gathered} 9 \\ 1001 \end{gathered}$ |
| $\begin{gathered} \text { A } \\ 1010 \\ \hline \end{gathered}$ | $\begin{array}{r} \text { BRSET5 }^{5} \\ 3 \quad \text { BTB } \\ \hline \end{array}$ | $\begin{array}{r} \text { BSET5 } \\ 2 \\ \hline \end{array}$ | ${ }_{2}{ }^{B P L}$ | $\begin{array}{\|lll} \hline & & \\ \hline & & 5 E C \\ \hline & & \mathrm{DIR} \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline \text { DECA }^{3} \\ \hline \\ \hline \end{array}$ | $\begin{array}{r} \mathrm{DECX}^{3} \\ 1 \mathrm{NH} \\ \hline \end{array}$ |  | $\mathrm{D}^{\mathrm{DEC}}{ }^{5} \mathrm{x}$ |  | $\mathrm{CLI}^{2}{ }^{2}$ | $\begin{array}{\|r}  \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline O R A_{3}^{3} \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { ORA }^{4} \\ \hline \end{array}$ | $\begin{array}{\|r\|r\|} \hline \text { ORA } \\ \hline \end{array}$ | ${ }^{\text {ORA }^{4}}$ | $\begin{array}{\|ll\|} \hline \text { ORA } & \\ 1 & \\ \hline \end{array}$ | $\begin{gathered} A \\ 1010 \\ \hline \end{gathered}$ |
| $\begin{gathered} \mathrm{B} \\ 1011 \\ \hline \end{gathered}$ |  | $\begin{array}{r} \mathrm{BCLR}^{5} \\ 2 \\ \hline \end{array}$ | $2 \begin{array}{\|c\|} \hline \text { BMI } \\ \hline \end{array}$ |  |  |  |  |  |  |  | $\begin{array}{\|r\|} \hline \\ \hline \end{array}$ | ${ }_{2} \quad A D D^{3}$ |  | ${ }_{3}{ }^{3} \quad \begin{array}{ll} 1 \times 2 \\ \hline \end{array}$ | ${ }_{2} \quad A D D_{\mid \times 1}^{\|x\|}$ | ${ }_{1} A D D^{\frac{1}{3}}$ | $\begin{gathered} 8 \\ 1011 \end{gathered}$ |
| $\begin{gathered} C \\ 1100 \\ \hline \end{gathered}$ |  | $\begin{array}{r}  \\ 8 S E T 6 \\ 2 \end{array}$ | ${ }_{2} B_{R E L}$ | ${ }_{2} \quad I N C^{5}$ | $\mathrm{INCA}^{3}$ | ${ }_{1} \mathrm{INCX}^{3}{ }^{3}$ | ${ }_{2}{ }^{I N C}{ }^{6}{ }^{6} \mid$ | ${ }_{1} \quad \operatorname{NC}{ }^{5}$ |  |  |  | $\begin{array}{\|ll\|} \hline & \\ \hline & \\ \hline & \\ \hline \end{array}$ | ${ }_{3} \mathrm{JMP}^{\mathrm{EXI}}{ }^{3}$ | $\begin{array}{\|l\|l\|} \hline & \\ \hline & \\ \hline & \\ \hline \end{array}$ | ${ }_{2} \mathrm{JMP}^{\frac{1}{1}{ }^{1}}$ | $\mathrm{JMP}_{1}{ }^{2}$ | $\begin{gathered} c \\ 1100 \end{gathered}$ |
| $\begin{gathered} D \\ 1101 \end{gathered}$ | $\begin{array}{\|c} 3_{3} \text { BRCLR6 } \\ \hline \end{array}$ | $\begin{array}{r} \text { BCLR6 } \\ \hline \quad \text { BSC } \\ \hline \end{array}$ | ${ }_{2} \mathrm{BMS}_{\mathrm{REL}}{ }^{3}$ | $2{ }_{2}{ }^{T S T} T_{\mathrm{DIR}}$ | $\begin{array}{\|c\|} \hline \text { TSTA } \\ \hline \\ \hline \end{array}$ | $\mathrm{TSTX}_{\mathrm{INH}}$ | ${ }_{2} \mathrm{TST}_{\mid \times 1}{ }^{5}$ | $\mathrm{H}_{1} \mathrm{TST}^{4}$ |  | $\mathrm{NOP}^{2}{ }^{2}$ | ${ }_{2}{ }^{B S R}{ }^{6}{ }^{6}$ | $\begin{array}{\|lll} \hline & & \\ \hline & J S R & \\ \hline & & \\ \hline \end{array}$ |  | ${ }_{3}{ }^{J S R}$ | ${ }_{2}{ }^{\prime}{ }^{\prime}{ }^{1 \times R_{\|x\|}{ }^{6}}$ | $\begin{array}{\|lll} \hline & \text { JSR } & 5 \\ 1 \end{array}$ | $\begin{gathered} D \\ 1101 \end{gathered}$ |
| ${ }_{1110}^{\text {E }}$ |  | $\begin{array}{r} \text { BSET7 }^{5} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline & \\ \hline & \mathrm{BIL}_{\mathrm{REL}}^{3} \\ \hline \end{array}$ |  |  |  |  |  | $\operatorname{STOP}^{2}$ |  | LDX <br> 2 IMM | $\begin{array}{\|lll} \hline & & 0, \\ \hline & L D O X^{3} \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline 3 & E X I \\ \hline & \text { LDX } \\ \hline & \text { EXI } \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline & L^{1 \times 2} \\ \hline & \\ \hline \end{array}$ | $\left.{ }_{2} \quad \operatorname{LDX}^{2}{ }^{4}\right\|^{4}$ | $\operatorname{LDX}^{\frac{1 x}{3}}$ | ${ }_{1110}^{E}$ |
| $\underset{1111}{F}$ |  | ${ }_{2}{ }_{2 C L R}^{B S C}$ | ${ }_{2}{ }^{8 I H_{R E L}}$ | $\begin{array}{\|c\|} \hline \\ \hline \\ \hline \end{array}$ | $\begin{array}{r} \text { CLRA }^{3} \\ \hline \end{array}$ | $\mathrm{CLRX}_{\mathrm{NH}}{ }^{3}$ | ${ }_{2} \mathrm{CLR}_{\|\mathrm{X}\|}{ }^{6}$ | $C L R^{5}$ | $\text { WAIT }{ }^{2}$ | $\begin{array}{r} \text { TXA }{ }^{2} \\ \quad \mathrm{INH} \\ \hline \end{array}$ |  | $\begin{aligned} & S_{\text {Din }} \\ & \mathrm{Din}^{4} \end{aligned}$ | $\begin{array}{\|r\|r\|} \hline 3 & E X I \\ \hline & S T X \\ \hline & \\ \hline \end{array}$ |  | ${ }^{2}{ }^{2} \text { STX }_{1 \times 1}{ }^{5}$ | $\operatorname{STX}_{1 x}^{4}$ | ${ }_{1111}$ |

Abbreviations for Address Modes

| INH | Inherent |
| :--- | :--- |
| IMM | Immediate |
| DIR | Direct |
| EXT | Extended |
| REL | Relative |
| BSC | Bit Set/Clear |
| BTB | Bit Test and Branch |
| IX | Indexed (No Offset) |
| IX1 | Indexed, 1 Byte (8-Bit) Offset |
| IX2 | Indexed, 2 Byte (16-Bit) Offset |



## CDP6805F2, CDP6805F2C

TABLE 10 - INSTRUCTION SET

|  | Addressing Modes |  |  |  |  |  |  |  |  |  | Condition Codes |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Inherent | Immediate | Direct | Extended | Relative | Indexed (No Offset) | Indexed (8 Bits) | Indexed (16 Bits) | Bit <br> Set/ <br> Clear | Bit Test \& Branch Branch | H | 1 | N | z | C |
| ADC |  | X | X | X |  | X | X | X |  |  | $\Lambda$ | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| ADD |  | X | X | X |  | X | X | X |  |  | $\Lambda$ | - | $\Lambda$ | $\Lambda$ | A |
| AND |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| ASL | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| ASR | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| BCC |  |  |  |  | X |  |  |  |  |  | - | - | - | $\bullet$ | $\bullet$ |
| BCLR |  |  |  |  |  |  |  |  | X |  | - | - | - | $\bullet$ | - |
| BCS |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| BEO |  |  |  |  | X |  |  |  |  |  | - | - | $\bullet$ | - | $\bullet$ |
| BHCC |  |  |  |  | X |  |  |  |  |  | - | - | - | $\bullet$ | $\bullet$ |
| BHCS |  |  |  |  | X |  |  |  |  |  | - | - | - | $\bullet$ | $\bullet$ |
| BHI |  |  |  |  | X |  |  |  |  |  | - | - | - | - | $\bullet$ |
| BHS |  |  |  |  | X |  |  |  |  |  | - | - | - | $\bullet$ | $\bullet$ |
| BIH |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| BIL |  |  |  |  | X |  |  |  |  |  | - | - | $\bullet$ | $\bullet$ | $\bullet$ |
| BIT |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| BLO |  |  |  |  | X |  |  |  |  |  | - | - | $\bullet$ | $\bullet$ | - |
| BLS |  |  |  |  | X |  |  |  |  |  | - | - | $\bullet$ | $\bullet$ | $\bullet$ |
| BMC |  |  |  |  | X |  |  |  |  |  | - | - | - | $\bullet$ | $\bullet$ |
| BMI |  |  |  |  | X |  |  |  |  |  | - | - | $\bullet$ | $\bullet$ | $\bullet$ |
| BMS |  |  |  |  | X |  |  |  |  |  | - | - | $\bullet$ | $\bullet$ | $\bullet$ |
| BNE |  |  |  |  | X |  |  |  |  |  | - | - | - | $\bullet$ | $\bullet$ |
| BPL |  |  |  |  | X |  |  |  |  |  | - | - | $\bullet$ | - | $\bullet$ |
| BRA |  |  |  |  | X |  |  |  |  |  | - | - | $\bullet$ | - | $\bullet$ |
| BRN |  |  |  |  | X |  |  |  |  |  | - | - | $\bullet$ | - | $\bullet$ |
| BRCLR |  |  |  |  |  |  |  |  |  | X | - | - | - | - | $\Lambda$ |
| BRSET |  |  |  |  |  |  |  |  |  | X | - | - | - | $\bullet$ | $\Lambda$ |
| BSET |  |  |  |  |  |  |  |  | X |  | - | - | $\bullet$ | - | $\bullet$ |
| BSR |  |  |  |  | X |  |  |  |  |  | - | - | $\bullet$ | - | $\bullet$ |
| CLC | X |  |  |  |  |  |  |  |  |  | - | - | - | $\bullet$ | 0 |
| CLI | X |  |  |  |  |  |  |  |  |  | - | 0 | - | - | $\bullet$ |
| CLR | X |  | X |  |  | X | X |  |  |  | - | - | 0 | 1 | $\bullet$ |
| CMP |  | X | $\times$ | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| COM | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | 1 |
| CPX |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| DEC | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| EOR |  | X | X | X |  | x | - | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| INC | X |  | X |  |  | X | X |  |  |  | - | $\bullet$ | $\Lambda$ | $\Lambda$ | $\bullet$ |
| JMP |  |  | X | X |  | X | X | X |  |  | - | - | - | $\bullet$ | $\bullet$ |
| JSR |  |  | X | X |  | X | X | X |  |  | - | - | $\bullet$ | $\bullet$ | $\bullet$ |
| LDA |  | X | X | X |  | X | X | X |  |  | - | $\bullet$ | $\Lambda$ | $\Lambda$ | $\bullet$ |
| LDX |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| LSL | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| LSR | X |  | X |  |  | $\times$ | X |  |  |  | - | - | 0 | $\Lambda$ | $\Lambda$ |
| NEG | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| NOP | X |  |  |  |  |  |  |  |  |  | - | - | - | - | $\bullet$ |
| ORA |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| ROL | X |  | X |  |  | X | X |  |  |  | - | - | , | K | A |
| ROR | X |  | X |  |  | X | X |  |  |  | - | - | , | $\Lambda$ | $\Lambda$ |
| RSP | X |  |  |  |  |  |  |  |  |  | - | $\bullet$ | - | $\bullet$ | $\stackrel{+}{+}$ |
| RTI | X |  |  |  |  |  |  |  |  |  | ? | ? | ? | ? | ? |
| RTS | X |  |  |  |  |  |  |  |  |  | - | - | - | $\bullet$ | $\bullet$ |
| SBC |  | X | X | X |  | $X$ | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| SEC | X |  |  |  |  |  |  |  |  |  | - | - | - | - | 1 |
| SEI | X |  |  |  |  |  |  |  |  |  | $\bullet$ | , | - | $\bullet$ | - |
| STA |  |  | X | X |  | X | X | X |  |  | - | $\bullet$ | $\Lambda$ | $\Lambda$ | $\bullet$ |
| STOP | X |  |  |  |  |  |  |  |  |  | - | 0 | $\bullet$ | - | - |
| STX |  |  | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | - |
| SUB |  | X | X | X |  | X | X | X |  |  | - | $\bullet$ | $\Lambda$ | $\Lambda$ | ¢ |
| SWI | $x$ |  |  |  |  |  |  |  |  |  | - | 1 | - | - | - |
| TAX | X |  |  |  |  |  |  |  |  |  | - | - | - | - | $\bigcirc$ |
| TST | X |  | X |  |  | X | X |  |  |  | - | $\bullet$ | 1 | A | - |
| TXA | X |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |
| WAIT | X |  |  |  |  |  |  |  |  |  | - | 0 | $\bullet$ | $\bullet$ | - |

Condition Code Symbols
$\begin{array}{ll}\mathrm{H} & \text { Half Carry (From Bit 3) } \\ \text { I } & \text { Interrupt Mask } \\ \mathrm{N} & \text { Negative (Sign Bit) } \\ \mathrm{Z} & \text { Zero } \\ \mathrm{C} & \text { Carry/Borrow }\end{array}$
$\Lambda$ Test and Set if True. Cleared Otherwise

- Not Affected
? Cleared
1 Set


## CDP6805G2 CDP6805G2C

## Features

- Typical Full Speed Operating Power at 5V

12 mW

- Typical WAIT Mode Power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4mW
- Typical STOP Mode Power $.5 \mu \mathrm{~W}$
- Fully Static Operation
- On-Chip RAM 112 Bytes
- On-Chip ROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2106 Bytes
- Bidirectional I/O Lines 32
- High Current Drive
- Internal 8-Bit Timer With Software Programmable 7-Bit Prescaler
- External Timer Input
- External Interrupts And Timer Interrupts
- Self Check Mode
- Master Reset And Power On/Reset
- Single 3V to 6V Supply
- On-Chip Oscillator With RC or Crystal Mask Options
- True Bit Manipulation
- Addressing Modes With Indexed Addressing for Tables

Pinout<br>PACKAGE TYPES D AND E TOP VIEW<br>

## Description

The CDP6805G2 Microcomputer Unit (MCU) belongs to the CDP6805 Family of Microcomputers. This 8-bit MCU contains on chip oscillator, CPU, RAM, ROM, I/O, and Timer. The fully static design allows operation at frequencies down to DC, further reducing its already low power consumption. It is a low power processor designed for low end to mid
range applications in the consumer, automotive, industrial and communications markets where very low power consumption constitutes an important factor. The CDP6805G2 and CDP6805G2C are available in a 40 lead dual-in-line plastic package ( $E$ suffix) and in a 40 lead dual-in-line sidebrazed ceramic package (D suffix).

## Block Diagram



MAXIMUM RATINGS (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Ratings | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Supply Voltage | VDD | -0.3 to +8 | V |
| All Input Voltages Except OSC1 | $\mathrm{V}_{\text {in }}$ | $\mathrm{V}_{S S}-0.5$ to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| Current Drain Per Pin Excluding VDD and VSS | 1 | 10 | mA |
| Operating Temperature Range CDP6805G2 CDP6805G2C | TA | $\begin{gathered} T_{L} \quad T_{H} \\ 0 \text { to }+70 \\ -40 \text { to }+85 \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{319}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Current Drain Total (PD4-PD7 only) | IOH | 40 | mA |

THERMAL CHARACTERISTICS

| Characteristics | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Thermal Resistance |  |  |  |
| Plastic <br> ICeramic | OJA | 100 |  |
|  |  | 50 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

This device contains circuitry to protect the inputs against damage due to high static voltages of electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that $V_{\text {in }}$ and $V_{\text {out }}$ be constrained to the range $\mathrm{V}_{S S} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.V_{\text {out }}\right) \leq V_{D D}$. Reliability of operation is enhanced if unused inputs except OSC2 and NUM are tied to an appropriate logic voltage level (e.g., either VSS or VDD).

| Port | $\mathbf{R}_{\mathbf{1}}$ | $\mathbf{R}_{\mathbf{2}}$ |
| :---: | :---: | :---: |
| B and C | $24.3 \mathrm{k} \boldsymbol{\Omega}$ | $4.32 \mathrm{k} \boldsymbol{\Omega}$ |
| A, PD0-PD3 | $1.21 \mathrm{k} \boldsymbol{\Omega}$ | $3.1 \mathrm{k} \boldsymbol{\Omega}$ |
| PD4-PD7 | $300 \boldsymbol{\Omega}$ | $1.64 \mathrm{k} \boldsymbol{\Omega}$ |



Fig. 3-Typical operating current vs. internal frequency.

## CDP6805G2, CDP6805G2C

DC ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{Vdc}, \mathrm{V}_{S S}=0 \mathrm{Vdc}, T_{A}=T_{L}$ to $T_{H}$, uniess otherwise noted)

| Characteristics | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Output Voltage ILoad $\leq 1 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{OL}}$ <br> $\mathrm{V}_{\mathrm{OH}}$ | $v_{D D}-0.1$ | $\begin{aligned} & 0.1 \\ & - \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| Output High Voltage (ILoad $=-50 \mu \mathrm{~A}$ ) PB0-PB7, PC0-PC7 | $\mathrm{V}_{\mathrm{OH}}$ | 1.4 | - | V |
| (1Load $=-0.5 \mathrm{~mA}$ ) PA0-PA7, PDO-PD3 | $\mathrm{V}_{\mathrm{OH}}$ | 1.4 | - | V |
|  | $\mathrm{V}_{\mathrm{OH}}$ | 1.4 | - | V |
| Output Low Voltage <br> ( Load $=300 \mu \mathrm{~A}$ ) All Ports <br> PA0-PA7, PB0-PB7, PC0-PC7, PDO-PD7 | VOL | - | 0.3 | V |
| Input High Voltage <br> Ports PAO-PA7, PBO-PB7, PC0-PC7, PDO-PD7 | $\mathrm{V}_{1 \mathrm{H}}$ | 2.7 | $V_{\text {DD }}$ | V |
| TIMER, $\overline{\mathrm{IRQ}}, \overline{\mathrm{RESET}}$ | $\mathrm{V}_{\mathrm{IH}}$ | 2.7 | $V_{\text {DD }}$ | V |
| OSC1 | VIH | 2.7 | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Input Low Voltage All Inputs | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {SS }}$ | 0.3 | V |
| Total Supply Current (no dc Loads, $\mathrm{t}_{\mathrm{cyc}}=5 \mu \mathrm{~s}$ ) |  |  |  |  |
| RUN (measured during self-check, $\mathrm{V}_{\mathrm{IL}}=0.1 \mathrm{~V}, \mathrm{~V}_{\text {IH }}=\mathrm{V}_{\mathrm{DD}}-0.1 \mathrm{~V}$ ) | IDD | - | 0.5 | mA |
| WAIT (See Note) | IDD | - | 200 | $\mu \mathrm{A}$ |
| STOP (See Note) | IDD | - | 100 | $\mu \mathrm{A}$ |
|  | ILL | - | 5 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { Input Current } \\ & \overline{\text { RESET }}, \overline{\mathrm{RQ}}, \text { TIMER, OSC1 } \end{aligned}$ | 1 in | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Capacitance Ports | $\mathrm{C}_{\text {Out }}$ | - | 12 | pF |
| $\overline{\text { RESET, }} \overline{\mathrm{RQ}}, \mathrm{TIMER}, \mathrm{OSC1}$ | $\mathrm{C}_{\text {in }}$ | - | 8 | pF |

DC ELECTRICAL CHARACTERISTICS $\left(V_{D D}=5 \mathrm{Vdc} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{Vdc}, T_{A}=T_{L}\right.$ to $T_{H}$, unless otherwise noted)

| Characteristics | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Output Voltage ${ }^{\prime}$ Load $\leq 10 ; \mu \mathrm{A}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{OH}} \end{aligned}$ | $\begin{gathered} - \\ \mathrm{v}_{\mathrm{DD}}-0.1 \end{gathered}$ | $0.1$ | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| Output High Voltage $\text { (ILoad }=-100 \mu \mathrm{~A} \text { ) PBO-PB7, PC0-PC7 }$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | - | V |
| ('Load $=-2 \mathrm{~mA}$ ) PA0-PA7, PD0-PD3 | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | - | V |
| ( $\mathrm{L}_{\text {ooad }}=-8 \mathrm{~mA}$ ) PD4-PD7 | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | - | V |
| Output Low Voltage ( Load $=800 \mu$ A) All Ports PAO-PA7, PB0-PB7, PC0-PC7, PDO-PD7 | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.4 | V |
| Input High Voltage <br> Ports PAO-PA7, PB0-PB7, PC0-PC7, PDO-PD7 | $\mathrm{V}_{1 \mathrm{H}}$ | $V_{D D}-2$ | $V_{\text {DD }}$ | V |
| TIMER, $\overline{\mathrm{RO}}, \overline{\mathrm{RESET}}$,' $\mathrm{OSC1}$ | $\mathrm{V}_{\mathrm{IH}}$ | $V_{\text {DD }}-0.8$ | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Input Low Voltage All Inputs | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {SS }}$ | 0.8 | V |
| Total Supply Current $\mathrm{IC}_{\mathrm{L}}=50 \mathrm{pF}$ on Ports, no dc Loads, $\mathrm{t}_{\mathrm{cyc}}=1 \mu \mathrm{~s}$ ) RUN (measured during selt-check, $\mathrm{V}_{\text {IL }}=0.2 \mathrm{~V}, \mathrm{~V}_{\text {IH }}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ ) | IDD | - | 4 | mA |
| WAIT (See Note) | IDD | - | 1.5 | mA |
| STOP (See Note) | IDD | - | 150 | $\mu \mathrm{A}$ |
| I/O Ports Input Leakage <br> PAO-PA7, PB0- PB7, PCO-PC7, PD0-PD7 | IIL | - | $\pm 10$ | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { Input Current } \\ & \overline{\text { RESET }}, \overline{\mathrm{RQ}}, \text { TIMER, OSC1 } \end{aligned}$ | 1 in | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Capacitance Ports | $\mathrm{C}_{\text {out }}$ | - | 12 | pF |
| $\overline{\overline{\text { RESET }} \text {, } \overline{\mathrm{RO}}, \mathrm{TIMER}, ~ O S C 1 ~}$ | $\mathrm{C}_{\text {in }}$ | - | 8 | pF |

NOTE: Test conditions for IDD are as follows: All ports programmed as inputs
$\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}$ (PA0-PA7, PB0-PB7, PC0-PC7, PDO-PD7)
$\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ for $\overline{\text { RESET }}, \overline{\text { IRO }}$, TIMER
OSC1 input is a squarewave from 0.2 V to $\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$
OSC2 output load $=20 \mathrm{pF}$ (wait IDD is affected linearly by the OSC2 capacitance).

TABLE 1 - CONTROL TIMING
$\left(V_{D D}=5 \mathrm{Vdc} \pm 10 \%, V_{S S}=0, T_{A}=T_{L}\right.$ to $\left.T_{H}, f_{O S C}=4 M H z\right)$

| Characteristics | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Crystal Oscillator Startup Time (Figure 5) | toxov | - | 100 | ms |
| Stop Recovery Startup Time (Crystal Oscillator) (Figure 6) | tllch | - | 100 | ms |
| Timer Pulse Width (Figure 4) | TTH, TTL | 0.5 | - | $\mathrm{t}_{\text {cyc }}$ |
| Reset Pulse Width (Figure 5) | tRL | 1.5 | - | ${ }_{\text {t }}$ |
| Timer Period (Figure 4) | tTLTL | 1 | - | ${ }^{\text {t }}$ cyc |
| Interrupt Pulse Width Low (Figure 15) | tiLIH | 1 | - | $\mathrm{t}_{\text {cyc }}$ |
| Interrupt Pulse Period (Figure 15) | tILIL | * | - | ${ }_{\text {teyc }}$ |
| OSC1 Pulse Width | ${ }^{\text {toh, }}$, ${ }^{\text {al }}$ | 100 | - | ns |
| Cycle Time | ${ }_{\text {t }}^{\text {cyc }}$ | 1000 | - | ns |
| Frequency of Operation Crystal | $f_{\text {OSC }}$ | - | 4 | MHz |
| External Clock | fosc. | DC |  | MHz |

*The minimum period $\mathrm{t}_{\text {ILIL }}$ should not be less than the number of $\mathrm{t}_{\mathrm{cyc}}$ cycles it takes to execute the interrupt service routines plus $20 \mathrm{t}_{\mathrm{cyc}}$ cycles.


Fig. 4 - Timer relationships.


Fig. 5 - Power-on RESET and $\overline{\text { RESET. }}$


* internal timing signals not available externally. * * represents the internal gating of the osci input pin.

$$
92 c s-38101
$$

Fig. 6 - Stop recovery and power-on RESET.

## FUNCTIONAL PIN DESCRIPTION

## $V_{D D}$ and VSS

Power is supplied to the MCU using these two pins. $V_{D D}$ is power and $\mathrm{V}_{\mathrm{SS}}$ is ground.

## $\overline{\mathrm{IRO}}$ (MASKABLE INTERRUPT REQUEST)

$\overline{\mathrm{RQ}}$ is mask option selectable with the choice of interrupt sensitivity being both level- and negative-edge or negativeedge only. The MCU completes the current instruction before it responds to the request. If $\overline{\mathrm{RO}}$ is low and the interrupt mask bit (I bit) in the condition code register is clear, the MCU begins an interrupt sequence at the end of the current instruction.
If the mask option is selected to include level sensitivity, then the $\overline{\mathrm{RO}}$ input requires an external resistor to $\mathrm{V}_{\mathrm{DD}}$ for "wire-OR" operation. See the Interrupt section for more detail.

## $\overline{\text { RESET }}$

The $\overline{\operatorname{RESET}}$ input is not required for start-up but can be used to reset the MCU's internal state and provide an orderly software start-up procedure. Refer to the Reset section for a detailed description.

## TIMER

The TIMER input may be used as an external clock for the on-chip timer. Refer to Timer section for a detailed description.

## NUM - NON-USER MODE

This pin is intended for use in self-check only. User applications should connect this pin to ground through a $10 \mathrm{k} \Omega$ resistor.

OSC1, OSC2
The CDP6805G2 can be configured to accept either a crystal input or an RC network. Additionally, the internal clocks can be derived by either a divide-by-two or divide-by-four of the external frequency (fOSC). Both of these options are mask selectable.

RC - If the RC oscillator option is selected, then a resistor is connected to the oscillator pins as shown in Figure 7(b). The relationship between $R$ and $f_{\text {Osc }}$ is shown in Figure 8.

CRYSTAL - The circuit shown in Figure 7(a) is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for $\mathrm{f}_{\mathrm{osc}}$ in the electrical characteristics table. Using an external CMOS oscillator is suggested when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time. Crystal frequency limits are also affected by $V_{D D}$. Refer to Control Timing Characteristics for limits. See Table 1.

EXTERNAL CLOCK - An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 7(c). An external clock may be used with either the RC or crystal oscillator mask option. toXOV or tILCH do not apply when using an external clock input.

|  | $\mathbf{1} \mathbf{~ M H z}$ | $\mathbf{4} \mathbf{M H z}$ | Units |
| :--- | :---: | :---: | :---: |
| $R_{\text {SMAX }}$ | 400 | 75 | $\boldsymbol{\Omega}$ |
| $\mathrm{C}_{0}$ | 5 | 7 | pF |
| $\mathrm{C}_{1}$ | 0.008 | 0.012 | $\mu \mathrm{~F}$ |
| $\mathrm{C}_{\mathrm{OSC}} 1$ | $15-40$ | $15-30$ | pF |
| $\mathrm{C}_{\mathrm{OSC}}$ | $15-30$ | $15-25$ | pF |
| $\mathrm{R}_{\mathrm{p}}$ | 10 | 10 | $\mathrm{M} \boldsymbol{\Omega}$ |
| Q | 30 | 40 | - |

Crystal Parameters


Crystal Oscillator Connections


R


Equivalent Crystal Circuit
(a)

(b) RC Oscillator Connection
(c) External Clock Source Connections

Fig. 7 - Oscillator connections.


Fig. 8 - Typical frequency vs. resistance for RC oscillator option only.

## PAO-PA7

These eight $1 / O$ lines comprise Port $A$. The state of any pin is software programmable. Refer to Input/Output Programming section for a detailed description.

## PB0-PB7

These eight lines comprise Port B. The state of any pin is software programmable. Refer to Input/Output Programming section for a detailed description.

## PC0-PC7

These eight lines comprise Port C. The state of any pin is software programmable. Refer to the Input/Output Programming section for a detailed description.

PD0-PD7
These eight lines comprise Port D. PD4-PD7 also are capable of driving LED's directly. The state of any pin is software programmable. Refer to the Input/Output Programing section for a detailed description.

## INPUT/OUTPUT PROGRAMMING

Any port pin may be software programmed as an input or output by the state of the corresponding bit in the port Data Direction Register (DDR). A pin is configured as an output if its corresponding DDR bit is set to a logic '1.' A pin is configured as an input if its corresponding DDR bit is cleared to a logic '0.' At reset, all DDRs are cleared, which configures all port pins as inputs. A port pin configured as an output will output the data in the corresponding bit of its port data latch. Refer to Figure 9 and Table 2.


Fig. 9 - Typical port I/O circuitry.

TABLE 2 - I/O PIN FUNCTIONS

| $R / \bar{W}$ | DDR | I/O Pin Function |
| :---: | :---: | :--- |
| 0 | 0 | The I/O pin is in input mode. Data is written into the output data latch. |
| 0 | 1 | Data is written into the output data latch and output to the I/O pin. |
| 1 | 0 | The state of the I/O pin is read. |
| 1 | 1 | The I/O pin is in an output mode. The output data latch is read. |

## SELF-CHECK

The CDP6805G2 self-check is performed using the circuit in Figure 10. Self-check is initiated by tying NUM and TIMER pins to a logic 1 then executing a reset. After reset, five subroutines are called that execute the following tests:

I/O-Functionally exercise port A, B, C, D
RAM - Walking bit test
ROM - Exclusive OR with odd 1's parity result
Timer-Functionally exercise timer
Interrupts - Functionally exercise external and timer interrupts
Self-check results are shown in Table 3. The following subroutines are available to user programs and do not require any external hardware.

## RAM SELF-CHECK SUBROUTINE

Returns with the Z-bit clear if any error is detected; otherwise the Z-bit is set.

The RAM test must be called with the stack pointer at \$07F. When run, the test checks every RAM cell except for $\$ 07 \mathrm{~F}$ and $\$ 07 \mathrm{E}$ which are assumed to contain the return address.
A and $X$ are modified. All RAM locations except the top 2 are modified. (Enter at location \$1F80.)

## ROM CHECKSUM SUBROUTINE

Returns with Z-bit cleared if any error was found, otherwise $Z=1 . X=0$ on return, and $A$ is zero if the test passed. RAM locations \$040-\$043 are overwritten. (Enter at location \$1F9B.)
TIMER TEST SUBROUTINE
Return with Z-bit cleared if any error was found; otherwise $Z=1$.

This routine runs a simple test on the timer. In order to work correctly as a user subroutine, the internal clock must be the clocking source and interrupts must be disabled. Also, on exit, the clock will be running and the interrupt mask not set so the caller must protect himself from interrupts if necessary
$A$ and $X$ register contents are lost; this routine counts how many times the clock counts in 128 cycles. The number of counts should be a power of two since the prescaler is a power of two. If not, the timer probably is not counting correctly. The routine also detects if the timer is running at all. (Enter at location \$1FB5.)
MEMORY
The CDP6805G2 has a total address space of 8192 bytes of memory and I/O registers. The address space is shown in Figure 11.


Fig. 10 - Self-check circuit.

TABLE 3 - SELF-CHECK RESULTS

| PD3 | PD2 | PD1 | PD0 | Remarks |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 1 | 0 | Bad I/O |
| 1 | 0 | 1 | 1 | Bad Timer |
| 1 | 1 | 0 | 0 | Bad RAM |
| 1 | 1 | 0 | 1 | Bad ROM |
| 1 | 1 | 1 | 0 | Bad Interrupt or Request Flag |
| All Cycling |  |  |  | Good Part |
| Oll Others |  |  |  |  |



[^18]Fig. 11 - Address map.

## CDP6805G2, CDP6805G2C

The first 128 bytes of memory (first half of page zero) is comprised of the I/O port locations, timer locations, and 112 bytes of RAM. The next 2096 bytes comprise the user ROM. The 10 highest address bytes contain the reset and interrupt vectors.

The stack pointer is used to address data stored on the stack. Data is stored on the stack during interrupts and subroutine calls. At power-up, the stack pointer is set to $\$ 007 \mathrm{~F}$ and it is decremented as data is pushed on the stack. When data is removed from the stack, the stack pointer is incremented. A maximum of 64 bytes of RAM is available for stack usage. Since most programs use only a small part of the allocated stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are usable for program data storage.

## REGISTERS

The CDP6805G2 contains five registers as shown in the programming model in Figure 12. The interrupt stacking order is shown in Figure 13.

## ACCUMULATOR (A)

This accumulator is an 8-bit general purpose register used for arithmetic calculations and data manipulations.

## INDEX REGISTER (X)

The $X$ register is an 8 -bit register which is used during the indexed modes of addressing. It provides an 8 -bit operand which is used to create an effective address. The index register is also used for data manipulations with the read/modify/write type of instructions and as a temporary storage register when not performing addressing operations.

## PROGRAM COUNTER (PC)

The program counter is a 13 -bit register that contains the address of the next instruction to be executed by the processor.

## STACK POINTER (SP)

The stack pointer is a 13 -bit register containing the address of the next free location on the stack. When accessing memory, the seven most-significant bits are permanently set to 0000001 . These seven bits are appended to the six least-significant register bits to produce an address within the range of $\$ 007 \mathrm{~F}$ to $\$ 0040$. The stack area of RAM is used to store the return address on subroutine calls and the


Fig. 12 - Programming Model.


NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Fig. 13-Stacking order.
machine state during interrupts. During external or poweron reset, and during a "reset stack pointer" instruction, the stack pointer is set to its upper limit (\$007F). Nested interrupts and/ or subroutines may use up to 64 (decimal) locations, beyond which the stack pointer "wraps around" and points to its upper limit thereby losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five bytes.

## CONDITION CODE REGISTER (CC)

The condition code register is a 5 -bit register which indicates the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each bit is explained in the following paragraphs.

HALF CARRY BITS $(\mathrm{H})$ - The H -bit is set to a one when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H -bit is useful in binary coded decimal subroutines.

INTERRUPT MASK BIT (I) - When the I-bit is set, both the external interrupt and the timer interrupt are disabled. Clearing this bit enables the above interrupts. If an interrupt occurs while the I-bit is set, the interrupt is latched and is processed when the I-bit is next cleared.

NEGATIVE (N) - Indicates that the result of the last arithmetic, logical, or data manipulation is negative (bit 7 in the result is a logical one)

ZERO ( $\mathbf{Z}$ ) - Indicates that the result of the last arithmetic, logical, or data manipulation is zero.

CARRY/BORROW (C) - Indicates that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

## RESETS

The CDP6805G2 has two reset modes: an active low external reset pin ( $\overline{\mathrm{RESET}}$ ) and a power-on reset function; refer to Figure 5.

## $\overline{\text { RESET }}$

The $\overline{\operatorname{RESET}}$ input pin is used to reset the MCU to provide an orderly software start-up procedure. When using the external reset mode, the $\overline{\text { RESET }}$ pin must stay low for a minimum of one $\mathrm{t}_{\text {cyc }}$. The RESET pin is provided with a Schmitt Trigger input to improve its noise immunity.

## POWER-ON RESET

The power-on reset occurs when a positive transition is detected on VDD. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision for a power-down reset. The power-on circuitry provides for a $1920 \mathrm{t}_{\mathrm{cyc}}$ delay from the time of the first oscillator operation. If the external RESET pin is low at the end of the 1920 ${ }^{t}$ cyc time out, the processor remains in the reset condition.

[^19]Either of the two types of reset conditions causes the following to occur:

- Timer control register interrupt request bit TCR7 is cleared to a "0."
- Timer control register interrupt mask bit TCR6 is set to a "1."
- All data direction register bits are cleared to a " 0. ." All ports are defined as inputs.
- Stack pointer is set to $\$ 007 \mathrm{~F}$.
- The internal address bus is forced to the reset vector (\$1FFE, \$1FFF).
- Condition code register interrupt mask bit (I) is set to a "1."
- STOP and WAIT latches are reset.
- External interrupt latch is reset.

All other functions, such as other registers (including output ports), the timer, etc., are not cleared by the reset conditions.

## INTERRUPTS

The CDP6805G2 may be interrupted by one of three different methods: either one of two maskable hardware interrupts (external input or timer) or a nonmaskable software interrupt (SWI). Systems often require that normal processing be interrupted so that some external event may be serviced.

Interrupts cause the processor registers to be saved on the stack and the interrupt mask (l bit) set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack followed by a return to normal processing. The stack order is shown in Figure 13.

Unlike $\overline{\text { RESET, }}$, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction execution is complete.

## Note

The current instruction is considered to be the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts and if unmasked (! bit clear), proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Note that masked interrupts are latched for later interrupt service.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction and as such takes precedence over hardware interrupts only if the I bit is set (hardware interrupts masked). Refer to Figure 14 for the interrupt and instruction processing sequence.

Table 4 shows the execution priority of the RESET, $\overline{I R Q}$ and timer interrupts, and instructions (including the software interrupts, SWI). Two conditions are shown, one with the I bit set and the other with I bit clear; however, in either case RESET has the highest priority of execution. If the I bit is set as per Table 4(a), the second highest priority is assigned to any instruction including SWI. This is illustrated in Figure 14 which shows that the $\overline{\mathrm{RQQ}}$ or Timer interrupts are not executed when the I bit is set. If the I bit is cleared as per Table 4(b), the priorities change in that the next instruction (SWI or other instruction) is not fetched until after the $\overline{I R Q}$ and Timer interrupts have been recognized (and serviced). Also, when the I bit is clear, if both TRQ and Timer interrupts are pending, the $\overline{\mathrm{RQ}}$ interrupt is always serviced before the Timer interrupt.


Fig. 14- $\overline{\operatorname{RESET}}$ and INTERRUPT processing flowchart.

TABLE 4 - INTERRUPT/INSTRUCTION EXECUTION PRIORITY AND VECTOR ADDRESS
(a) I Bit Set

| Interrupt/Instruction | Priority | Vector <br> Address |
| :---: | :---: | :---: |
| $\overline{\text { RESET }}$ | 1 | \$1FFE-\$1FFF |
| SWI (or Other Instruction) | 2 | \$1FFC-\$1FFD |

NOTE: IRQ and Timer Interrupts are not executed when the I bit is set; therefore, they are not shown.
(b) I Bit Clear

| Interrupt/Instruction | Priority | Vector <br> Address |
| :---: | :---: | :---: |
| $\overline{\text { RESET }}$ | 1 | \$1FFE-\$1FFF |
| IRQ | 2 | \$1FFA-\$1FFB |
| Timer | 3 | \$1FF8-\$1FF9 |
|  |  | \$1FF6-\$1FF7* |
| SWI (or other Instruction) | 4 | $\$ 1 F F C-\$ 1 F F D$ |

[^20]
## Note

Processing is such that at the end of the current instruction execution, the I bit is tested and if set the next instruction (including SWI) is fetched. If the I bit is cleared, the hardware interrupt latches are tested, and if no hardware interrupt is pending, the program falls through and the next instruction is fetched.

## TIMER INTERRUPT

If the timer interrupt mask bit (TCR6) is cleared, then each time the timer decrements to zero (transitions from $\$ 01$ to $\$ 00$ ) an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the condition code register is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the interrupt mask bit in the condition code register is set. This masks further interrupts until the present one is serviced. The processor now vectors to the timer interrupt service routine. The address for this service routine is specified by the contents of \$1FF8 and \$1FF9 unless the processor is in a WAIT mode in which case the contents of \$1FF6 and \$1FF7 specify the timer service routine address. Software must be used to clear the timer interrupt request bit (TCR7). At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.

## EXTERNAL INTERRUPT

If the interrupt mask bit of the condition code register is cleared and the external interrupt pin (IRQ) is low,
then the external interrupt occurs. The action of the external interrupt is identical to the timer interrupt with the exception that the service routine address is specified by the contents of \$1FFA and \$1FFB. Either a level- and edge-sensitive trigger (or edge-sensitive only) are available as mask options. Figure 15 shows both a functional diagram and timing for the interrupt line. The timing diagram shows two different treatments of the interrupt line ( $\overline{\mathrm{RQQ})}$ to the processor. The first method is single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service routine. Once a pulse occurs, the next pulse should not occur until the MPU software has exited the routine (an RTI occurs). This time ( $t_{\text {LLIL }}$ ) is obtained by adding 20 instruction cycles ( $t_{\text {cyc }}$ ) to the total number of cycles is takes to complete the service routine including the RTI instruction; refer to Figure 15. The second configuration shows many interrupt lines "wire-ORed" to form the interrupts at the processor. Thus, if after servicing an interrupt the $\overline{\mathrm{RQ}}$ remains low, then the next interrupt is recognized.

## SOFTWARE INTERRUPT (SWI)

The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask in the condition code register. The service routine address is specified by the contents of memory locations \$1FFC and \$1FFD. See Figure 14 for interrupt and instruction processing flowchart.



Mask Optional Level Sensitive (If after servicing an interrupt the $\overline{\mathrm{IRO}}$ remains low, then the next interrupt is recognized)

Fig. 15 - External interrupt.

## STOP

The STOP instruction places the CDP6805G2 in its lowest power consumption mode. In the STOP function the internal oscillator is turned off, causing all internal processing and the timer to be halted; refer to Figure 16.

During the STOP mode, timer control register (TCR) bits 6 and 7 are altered to remove any pending timer interrupt requests and to disable any further timer interrupts. The timer prescaler is cleared. External interrupts are enabled in the condition code register. All other registers and memory remain unaltered. All I/O lines remain unchanged.


Fig. 16 - Stop function flowchart.

## WAIT

The WAIT instruction places the CDP6805G2 in a low power consumption mode, but the WAIT mode consumes somewhat more power than the STOP mode. In the WAIT mode, the internal clock is diabled from all internal circuitry
except the timer circuit; refer to Figure 17. Thus, all internal processing is halted; however, the timer continues to count normally.

During the Wait mode, the $l$-bit in the condition code register is cleared to enable interrupts. All other registers, memory, and I/O lines remain in their last state. The timer may be enabled to allow a periodic exit from the Wait mode. If an external and a timer interrupt occur at the same time, the external interrupt is serviced first; then, if the timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer Wait interrupt) is serviced since the MCU is no longer in the WAIT mode.

## TIMER

The MCU timer contains a 8-bit software programmable counter with7-bit software selectable prescaler. The counter may be present under program control and decrements towards zero. When the counter decrements to zero, the timer interrupt request bit, i.e., bit 7 of the timer control register (TRC), is set. Then, if the timer interrupt is not masked, i.e., bit 6 of the TCR and the l-bit in the condition code register are both cleared, the processor receives an interrupt. After completion of the current instruction, the processor proceeds to store the appropriate registers on the stack, and then fetches the timer vector address from locations \$1FF8 and \$1FF9 (or \$1FF6 and \$1FF7 if in the WAIT mode) in order to beging servicing.

The counter continues to count after it reaches zero, allowing the software to determine the number of internal or external input clocks since the timer interrupt request bit was set. The counter may be read at any time by the processor without disturbing the count. The contents of the counter becomes stable prior to the read portion of a cycle and does not change during the read. The timer interrupt request bit remains set until cleared by the software. If a read occurs before the timer interrupt is serviced, the interrupt is lost. TCR7 may also be used as a scanned status bit in a noninterrupt mode of operation ( $\mathrm{TCR} 6=1$ ).
The prescaler is a 7 -bit divider which is used to extend the maximum length of the timer. Bit 0 , bit 1 , and bit 2 of the TCR are programmed to choose the appropriate prescaler output which is used as the counter input. The processor cannot write into or read from the prescaler; however, its contents are clearedto all " 0 's" by the write operation into TCR when bit 3 of the written data equals 1 . This allows for truncation-free counting.

The timer input can be configured for three different operating modes, plus a disable mode depending on the value written to the TCR4, TCR5 control bits. Refer to the Timer Control Register section.

## TIMER INPUT MODE 1

If TCR4 and TCR5 are both programmed to a " 0 ," the input to the timer is from an internal clock and the TIMER input pin is disabled. The internal clock mode can be used for periodic interrupt generation, as well as a reference in frequency and event measurement. The internal clock is the instruction cycle clock. During a WAIT instruction, the internal clock to the timer continues to run at its normal rate.


Fig. 17 - Wait function flowchart.

## TIMER INPUT MODE 2

With TCR4 $=1$ and TCR $5=0$, the internal clock and the TIMER input pin are ANDed together to form the timer input signal. This mode can be used to measure external pulse widths. The external pulse simply turns on the internal clock for the duration of the pulse. The resolution of the count in this mode is $\pm 1$ clock and, therefore, accuracy improves with longer input pulse widths.

## TIMER INPUT MODE 3

If TCR4 $=0$ and TCR5 $=1$, then all inputs to the Timer are disabled.

## TIMER INPUT MODE 4

If TCR4 $=1$ and TCR5 $=1$, the internal clock input to the Timer is disabled and the TIMER input pin becomes the input to the Timer. The timer can, in this mode, be used to count external events as well as external frequencies for generating periodic interrupts. The counter is clocked on the falling edge of the external signal.

Figure 18 shows a block diagram of the Timer subsystem. Power-on Reset and the STOP instruction cause the counter to be set to $\$$ FO.


## NOTES:

1. Prescaler and 8-bit counter are clocked falling edge of the internal clock (AS) or external input.
2. Counter is written to during Data Strobe (DS) and counts down continuously.

92CM-38034R1

Fig. 18 - Simplified timer control logic block diagram.

Timer Control Register (TCR)


All bits in this register except bit 3 are Read/Write bits.
TCR7 - Timer interrupt request bit: bit used to indicate the timer interrupt when it is logic " 1 ".

1 - Set whenever the counter decrements to zero, or under prograrn control.
0 - Cleared on external reset, power-on reset, STOP instruction, or program control.

TCR6 - Timer interrupt mask bit: when this bit is a logic " 1 " it inhibits the timer interrupt to the processor.

1 - Set on external reset, power-on reset, STOP instruction, or program control.
0 - Cleared under program control.
TCR5 - External or internal bit: selects the input clock source to be either the external timer pin or the internal clock. (Unaffected by $\overline{\mathrm{RESET}}$.)

1 - Select external clock source.
0 - Select internal clock source (AS).
TCR4 - External enable bit: control bit used to enable the external timer pin. (Unaffected by $\overline{\mathrm{RESET}}$.)

1 - Enable external timer pin.
0 - Disable external timer pin.

TCR5 TCR4


Refer to Figure 18 for Logic Representation.

TCR3 - Timer Prescaler Reset bit: writing a " 1 " to this bit resets the prescaler to zero. A read of this location always indicates a " 0 ". (Unaffected by $\overline{\text { RESET.) }}$

TCR2, TCR1, TCRO - Prescaler select bits: decoded to select one of eight taps on the prescaler. (Unaffected by RESET.)

| Prescaler |  |  |  |
| :---: | :---: | :---: | :---: |
| TCR2 | TCR1 | TCR0 | Result |
| 0 | 0 | 0 | $\div 1$ |
| 0 | 0 | 1 | $\div 2$ |
| 0 | 1 | 0 | $\div 4$ |
| 0 | 1 | 1 | $\div 8$ |
| 1 | 0 | 0 | $\div 16$ |
| 1 | 0 | 1 | $\div 32$ |
| 1 | 1 | 0 | $\div 64$ |
| 1 | 1 | 1 | $\div 128$ |

## INSTRUCTION SET

The MCU has a set of 61 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

## REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The operand for the jump unconditional (JMP) and jump to subroutine (JSR) instructions is the program counter. Refer to Table 5.

## READ/MODIFY/WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write sequence since it does not modify the value. Refer to Table 6.

## BRANCH INSTRUCTIONS

Most branch instructions test the state of the Condition Code Register and if certain criteria are met, a branch is executed. This adds an offset between +128 and -127 to the current program counter. Refer to Table 7.

## BIT MANIPULATION INSTRUCTIONS

The MPU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space, where all port registers, port DDR's, timer, timer control, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test and branch functions are all implemented with a single instruction. For the test and branch instructions the value of the bit tested is also placed in the carry bit of the Condition Code Register. Refer to Table 8 for instruction cycle timing.

## CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to Table 9 for instruction cycle timing.

## ALPHABETICAL LISTING

The complete instruction set is given in alphabetical order in Table 11.

## OPCODE MAP

Table 10 is an opcode map for the instructions used on the MCU.

## ADDRESSING MODES

The MCU uses ten tifferent addressing modes to give the programmer an opportunity to optimize the code to all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables and scailing tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) permit tables throughout memory. Short
and long absolute addressing is also included. One and two byte direct addressing instructions access all data bytes inmost applications. Extended addressing permits jump instructions to reach all memory. Table 11 shows the addressing modes for each instruction, with the effects each instruction has on the Condition Code Register. An opcode map is shown in Table 10.

The term "Effective Address" (EA) is used in describing the various addressing modes, which is defined as the byte address to or from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate "contents of," an arrow indicates "is replaced by" and a colon indicates concatenation of two bytes.

## INHERENT

In inherent instructions all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, and no other arguments, are included in this mode.

## IMMEDIATE

In immediate addressing, the operand is contained in the byte immediately following the opcode. Immediate addressing is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

$$
E A=P C+1 ; P C-P C+2
$$

## DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two byte instruction. This includes all on-chip RAM and I/O registers and 128 bytes of on-chip ROM. Direct addressing is efficient in both memory and time.

$$
E A=(P C+1) ; P C-P C+2
$$

Address Bus High -0 ; Address Bus Low - $(\mathrm{PC}+1)$

## EXTENDED

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing modes are capable of referencing arguments anywhere in memory with a single three byte instruction.

$$
E A=(P C+1):(P C+2) ; P C-P C+3
$$

Address Bus High -- (PC + 1); Address Bus Low-(PC +2$)$

## INDEXED, NO-OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8 -bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long and therefore are more efficient. This mode is used to move a pointer through a table or to address a frequency referenced RAM or $1 / O$ location.

$$
E A=X ; P C-P C+1
$$

Address Bus High-0; Address Bus Low - X

## INDEXED, 8-BIT OFFSET

Here the EA is obtained by adding the contents of the byte following the opcode to that of the index register. The operand is therefore located anywhere within the lowest 511 memory locations. For example, this mode of addressing is useful for selecting the $m$-th element in an $n$ element table. All instructions are two bytes. The contents of the index register $(X)$ is not changed. The contents of ( $\mathrm{PC}+1$ ) is an unsigned 8 -bit integer. One byte offset indexing permits look-up tables to be easily accessed in either RAM or ROM.

$$
E A=X+(P C+1) ; P C-P C+2
$$

Address Bus High $-K$; Address Bus Low $-X+(P C+1)$ Where: $K=$ The carry from the addition of $X+(P C+1)$

## INDEXED, 16-BIT OFFSET

In the indexed, 16 -bit offset addressing mode the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed 8-bit offset, except that this three byte instruction allows tables to be anywhere in memory (e.g., jump tables in ROM).

$$
\begin{gathered}
\mathrm{EA}=\mathrm{X}+[(\mathrm{PC}+1):(\mathrm{PC}+2)] ; \mathrm{PC}-\mathrm{PC}+3 \\
\text { Address Bus High }-(\mathrm{PC}+1)+\mathrm{K} ; \\
\text { Address Bus Low }-X+(\mathrm{PC}+2) \\
\text { Where: } \mathrm{K}=\text { The carry from the addition of } X+(P C+2)
\end{gathered}
$$

## RELATIVE

Relative addressing is only used in branch instructions. In relative addressing the contents of the 8 -bit signed byte following the opcode (the offset) is
added to the PC if and only if the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is limited to the range of -126 to +129 bytes from the branch instruction opcode location.

## BIT SET/CLEAR

Direct addressing and bit addressing are combined in instructions which set and clear individual memory and I/O bits. In the bit set and clear instructions, the byte is specified as a direct address in the location following the opcode. The first 256 addressable locations are thus accessed. The bit to be modified within that byte is specified with three bits of the opcode. The bit set and clear instructions occupy two bytes, one for the opcode (including the bit number) and the second to address the byte which contains the bit of interest.

$$
E A=(P C+1) ; P C-P C+2
$$

Address Bus High - 0; Address Bus Low - (PC + 1)

## BIT TEST AND BRANCH

Bit test and branch is a combination of direct addressing, bit addressing and relative addressing. The bit address and condition (set or clear) to be tested is part of the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte (EA1). The signed relative 8 -bit offset is in the third byte (EA2) and is added to the PC if the specified bit is set or clear in the specified memory location. This single three byte instruction allows the program to branch based on the condition of any bit in the first 256 locations of memory.

$$
\mathrm{EA} 1=(\mathrm{PC}+1)
$$

Address Bus High - 0; Address Bus Low - ( $\mathrm{PC}+1$ ) $E A 2=P C+3+(P C+2) ; P C-E A 2$ if branch taken; otherwise $P C-P C+3$

|  |  | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Immediate |  |  | Direct |  |  | Extended |  |  | Indexed (No Offset) |  |  | Indexed (8-Bit Offset) |  |  | Indexed (16-Bit Offset) |  |  |
| Function | Mnemonic | Op Code | Bytes |  | Op Code |  | Cycles | Op Code | \# Bytes |  | Op Code | \# Bytes |  | Op Code | Bytes | Cycles | Op Code | Bytes |  |
| Load A from Memory | LDA | A6 | 2 | 2 | B6 | 2 | 3 | C6 | 3 | 4 | F6 | 1 | 3 | E6 | 2 | 4 | D6 | 3 | 5 |
| Load X from Memory | LDX | AE | 2 | 2 | BE | 2 | 3 | CE | 3 | 4 | FE | 1 | 3 | EE | 2 | 4 | DE | 3 | 5 |
| Store A in Memory | STA | - | - | - | B7 | 2 | 4 | C7 | 3 | 5 | F7 | 1 | 4 | E7 | 2 | 5 | D7 | 3 | 6 |
| Store X in Memory | STX | - | - | - | BF | 2 | 4 | CF | 3 | 5 | FF | 1 | 4 | EF | 2 | 5 | DF | 3 | 6 |
| Add Memory to A | ADD | $A B$ | 2 | 2 | BB | 2 | 3 | CB | 3 | 4 | FB | 1 | 3 | EB | 2 | 4 | DB | 3 | 5 |
| Add Memory and Carry to A | ADC | A9 | 2 | 2 | B9 | 2 | 3 | C9 | 3 | 4 | F9 | 1 | 3 | E9 | 2 | 4 | D9 | 3 | 5 |
| Subtract Memory | SUB | AO | 2 | 2 | B0 | 2 | 3 | CO | 3 | 4 | F0 | 1 | 3 | EO | 2 | 4 | D0 | 3 | 5 |
| Subtract Memory from A with Borrow | SBC | A2 | 2 | 2 | B2 | 2 | 3 | C2 | 3 | 4 | F2 | 1 | 3 | E2 | 2 | 4 | D2 | 3 | 5 |
| AND Memory to A | AND | A4 | 2 | 2 | B4 | 2 | 3 | C4 | 3 | 4 | F4 | 1 | 3 | E4 | 2 | 4 | D4 | 3 | 5 |
| OR Memory with A | ORA | AA | 2 | 2 | BA | 2 | 3 | CA | 3 | 4 | FA | 1 | 3 | EA | 2 | 4 | DA | 3 | 5 |
| Exclusive OR Memory with A | EOR | A8 | 2 | 2 | B8 | 2 | 3 | C8 | 3 | 4 | F8 | 1 | 3 | E8 | 2 | 4 | D8 | 3 | 5 |
| Arithmetic Compare A with Memory | CMP | A1 | 2 | 2 | B1 | 2 | 3 | C1 | 3 | 4 | F1 | 1 | 3 | E1 | 2 | 4 | D1 | 3 | 5 |
| Arithmetic Compare $X$ with Memory | CPX | A3 | 2 | 2 | B3 | 2 | 3 | C3 | 3 | 4 | F3 | 1 | 3 | E3 | 2 | 4 | D3 | 3 | 5 |
| Bit Test Memory with A (Logicat Compare) | BIT | A5 | 2 | 2 | B5 | 2 | 3 | C5 | 3 | 4 | F5 | 1 | 3 | E5 | 2 | 4 | D5 | 3 | 5 |
| Jump Unconditional | $J M P$ | - | - | - | BC | 2 | 2 | CC | 3 | 3 | FC | 1 | 2 | EC | 2 | 3 | DC | 3 | 4 |
| Jump to Subroutine | JSR | - | - | - | BD | 2 | 5 | CD | 3 | 6 | FD | 1 | 5 | ED | 2 | 6 | DD | 3 | 7 |

TABLE 6 - READ/MODIFY/WRITE INSTRUCTIONS

|  |  | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Inherent ( A ) |  |  | Inherent (X) |  |  | Direct |  |  | Indexed(No Offset) |  |  | Indexed (8-Bit Offset) |  |  |
| Function | Mnemonic | Op Code |  |  | $\begin{gathered} \text { Op } \\ \text { Code } \end{gathered}$ | Bytes |  | Op <br> Code |  |  | Op <br> Code | \# Bytes |  | Op <br> Code | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | Cycles |
| Increment | INC | 4C | 1 | 3 | 5C | 1 | 3 | 3C | 2 | 5 | 7C | 1 | 5 | 6C | 2 | 6 |
| Decrement | DEC | 4A | 1 | 3 | 5A | 1 | 3 | 3A | 2 | 5 | 7A | 1 | 5 | 6A | 2 | 6 |
| Clear | CLR | 4F | 1 | 3 | 5 F | 1 | 3 | 3 F | 2 | 5 | 7F | 1 | 5 | 6 F | 2 | 6 |
| Complement | COM | 43 | 1 | 3 | 53 | 1 | 3 | 33 | 2 | 5 | 73 | 1 | 5 | 63 | 2 | 6 |
| Negate (2's Complement) | NEG | 40 | 1 | 3 | 50 | 1 | 3 | 30 | 2 | 5 | 70 | $\uparrow$ | 5 | 60 | 2 | 6 |
| Rotate Left Thru Carry | ROL | 49 | 1 | 3 | 59 | 1 | 3 | 39 | 2 | 5 | 79 | 1 | 5 | 69 | 2 | 6 |
| Rotate Right Thru Carry | ROR | 46 | 1 | 3 | 56 | 1 | 3 | 36 | 2 | 5 | 76 | 1 | 5 | 66 | 2 | 6 |
| Logical Shift Left | LSL | 48 | 1 | 3 | 58 | 1 | 3 | 38 | 2 | 5 | 78 | 1 | 5 | 68 | 2 | 6 |
| Logical Shift Right | LSR | 44 | 1 | 3 | 54 | 1 | 3 | 34 | 2 | 5 | 74 | 1 | 5 | 64 | 2 | 6 |
| Arithmetic Shift Right | ASR | 47 | 1 | 3 | 57 | 1 | 3 | 37 | 2 | 5 | 77 | 1 | 5 | 67 | 2 | 6 |
| Test for Negative or Zero | TST | 4D | 1 | 3 | 5D | 1 | 3 | 3D | 2 | 4 | 70 | 1 | 4 | 6D | 2 | 5 |

TABLE 7 - BRANCH INSTRUCTIONS

|  |  | Relative Addressing Mode |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Function | Mnemonic | $\begin{aligned} & \text { Op } \\ & \text { Code } \end{aligned}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | $\begin{gathered} \# \\ \text { Cycies } \end{gathered}$ |
| Branch Always | BRA | 20 | 2 | 3 |
| Branch Never | BRN | 21 | 2 | 3 |
| Branch IFF Higher | BHI | 22 | 2 | 3 |
| Branch IFF Lower or Same | BLS | 23 | 2 | 3 |
| Branch IFF Carry Clear | BCC | 24 | 2 | 3 |
| (Branch IFF Higher or Same) | (BHS) | 24 | 2 | 3 |
| Branch IFF Carry Set | BCS | 25 | 2 | 3 |
| (Branch IFF Lower) | (BLO) | 25 | 2 | 3 |
| Branch IFF Not Equal | BNE | 26 | 2 | 3 |
| Branch IFF Equal | BEO | 27 | 2 | 3 |
| Branch IFF Half Carry Clear | BHCC | 28 | 2 | 3 |
| Branch IFF Half Carry Set | BHCS | 29 | 2 | 3 |
| Branch IFF Plus | BPL | 2A | 2 | 3 |
| Branch IFF Minus | BMI | 2B | 2 | 3 |
| Branch IFF Interrupt Mask Bit is Clear | BMC | 2 C | 2 | 3 |
| Branch IFF Interrupt Mask Bit is Set | BMS | 2D | 2 | 3 |
| Branch IFF Interrupt Line is Low | BIL | 2 E | 2 | 3 |
| Branch IFF Interrupt Line is High | BIH | 2 F | 2 | 3 |
| Branch to Subroutine | BSR | AD | 2 | 6 |

TABLE 8 - BIT MANIPULATION INSTRUCTIONS

| Function | Mnemonic | Addressing Modes |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit Set/Clear |  |  | Bit Test and Branch |  |  |
|  |  | $\begin{gathered} \hline \text { Op } \\ \text { Code } \\ \hline \end{gathered}$ | $\begin{gathered} \# \\ \text { Bytes } \\ \hline \end{gathered}$ | $\begin{gathered} \# \\ \text { Cycles } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{Op} \\ \text { Code } \end{gathered}$ | $\begin{gathered} \# \\ \text { Bytes } \\ \hline \end{gathered}$ | $\begin{gathered} \# \\ \text { Cycles } \\ \hline \end{gathered}$ |
| Branch IFF Bit $n$ is Set | BRSET $n(n=0 . . .7)$ | - | - | - | $2 \cdot n$ | 3 | 5 |
| Branch IfF Bit n is Clear | BRCLR $n(\mathrm{n}=0 . .7)$ | - | - | - | $01+2 \cdot n$ | 3 | 5 |
| Set Bit n | BSET $n(n=0 . .7)$ | $10+2 \cdot n$ | 2 | 5 | - | - | - |
| Clear Bit n | BCLR $n(n=0 . . .7)$ | $11+2 \cdot n$ | 2 | 5 | - | - | - |

TABLE 9 - CONTROL INSTRUCTIONS

|  |  | Inherent |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Function | Mnemonic | Op <br> Code | $\#$ <br> Bytes | $\#$ <br> Cycles |
| Transfer A to X | TAX | 97 | 1 | 2 |
| Transfer X to A | TXA | 9 F | 1 | 2 |
| Set Carry Bit | SEC | 99 | 1 | 2 |
| Clear Carry Bit | CLC | 98 | 1 | 2 |
| Set Interrupt Mask Bit | SEI | 98 | 1 | 2 |
| Clear Interrupt Mask Bit | CLI | 9 A | 1 | 2 |
| Software Interrupt | SWI | 83 | 1 | 10 |
| Return from Subroutine | RTS | 81 | 1 | 6 |
| Return from Interrupt | RTI | 80 | 1 | 9 |
| Reset Stack Pointer | RSP | 9 C | 1 | 2 |
| No-Operation | NOP | 9 D | 1 | 2 |
| Stop | STOP | 8 E | 1 | 2 |
| Wait | WAIT | 8 F | 1 | 2 |


|  | Bit Manipulation |  | Branch | Read/Modity/Write |  |  |  |  | Control |  | Register/Memory |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low ${ }^{\text {Hi }}$ | $\begin{gathered} \text { BTB } \\ 0000 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { BSC } \\ & \hline 1001 \end{aligned}$ | $\begin{aligned} & \text { REL } \\ & 2 \\ & 0010 \end{aligned}$ | $\begin{gathered} \text { DIR } \\ \hline 3 \\ \hline 011 \end{gathered}$ | $\begin{aligned} & \text { INH } \\ & 4 \\ & 0100 \end{aligned}$ | INH 5 0101 | $\mid X 1$ 6 0110 | $\begin{gathered} \hline \text { IX } \\ \hline 7 \\ 0111 \end{gathered}$ | $\begin{gathered} \text { INH } \\ 8 \\ 1000 \\ \hline \end{gathered}$ | $\begin{gathered} \text { INH } \\ 9 \\ 1001 \end{gathered}$ | $\begin{gathered} \hline \text { IMM } \\ \text { A } \\ \hline 1010 \end{gathered}$ | $\begin{gathered} \text { DIR } \\ \hline 8 \\ 101 \\ \hline \end{gathered}$ | $\begin{gathered} \text { EXT } \\ \substack{C \\ 1100 \\ \hline} \end{gathered}$ | $\begin{aligned} & \frac{1 \times 2}{D} \\ & 1101 \end{aligned}$ | $\begin{gathered} \frac{\mid X 1}{E} \\ 1110 \end{gathered}$ | $\begin{gathered} \frac{\mathbf{I X}}{F} \\ 1111 \end{gathered}$ | Hi Low |
| ${ }_{0}^{0} 0$ | $\begin{array}{\|c\|} \hline \text { BRSETO } \\ \hline \text { BRSE } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { BSETO } \\ \hline \end{array}$ | ${ }_{2} \mathrm{BRA}^{3}{ }^{3}$ | ${ }_{2}{ }^{\text {NEG }}{ }_{\text {DIR }}{ }^{5}$ | $\mathrm{NEG}_{\mathrm{INH}}{ }^{3}$ | $\begin{array}{\|} \mathrm{NEG}^{3} \\ \hline \end{array}$ | ${ }_{2}{ }^{\text {NEG }}{ }_{\|X\|}{ }^{6}$ | , NEG ${ }^{5} \times$ | $\begin{array}{\|c\|} \hline \\ \hline \\ \hline \end{array}$ |  | ${ }_{2} \mathrm{SUB}^{\text {S }}{ }^{\text {IMM }}$ | $2^{\text {SUB }}{ }^{\text {DIR }}$ | ${ }_{3} \mathrm{SUB}^{\text {EXT }}{ }^{4}$ | ${ }_{3}{ }^{\text {SUB }{ }_{1 \times 2}{ }^{5}}$ | ${ }_{2}$ SUB $^{1 \times 1}{ }^{4}$ | SUB ${ }^{3}$ | ${ }_{0}^{0} 0$ |
| ¢0001 | $\begin{array}{\|r\|} \hline \\ \hline \text { BRCLRO } \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|} 8 \\ \hline \quad \text { BCLRO } \\ \hline \end{array}$ |  |  |  |  |  |  | $\begin{array}{\|r\|} \hline \\ \hline \\ \hline \quad \text { RTS } \\ \hline \end{array}$ |  | $\begin{array}{\|ll\|} \hline & \\ \hline & \text { CMIM } \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline & \\ \hline & \mathrm{CMP}^{3} \\ \hline \end{array}$ | ${ }_{3} \mathrm{CMP}^{\mathrm{EAI}}{ }^{4}$ | ${ }^{3} \mathrm{CMP}{ }^{1 \times 2}{ }^{5}$ | $\begin{array}{\|l\|l\|} \hline & { }^{1 \times 1} \\ \hline & \\ \hline \end{array}$ | CMP ${ }^{\text {a }}$ | $\begin{gathered} 1 \\ 0001 \end{gathered}$ |
| ${ }_{0}^{2} 10$ | $\begin{array}{r} \text { BRSET1 } \\ 3 \end{array}$ | $\begin{array}{\|c\|} \hline 85 \\ \hline \end{array}$ | ${ }_{2}{ }_{2} \mathrm{BHI}_{\mathrm{REL}}$ |  |  |  |  |  |  |  | $\begin{array}{ll}  & \mathrm{SBC}^{2} \\ 2 & \mathrm{IMM} \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline & & \\ \hline & & S_{B} \\ \hline \end{array}$ | $\begin{array}{ll} { }^{3} \mathrm{SBCX}^{5}{ }^{4} \\ \hline \end{array}$ |  | $\begin{array}{\|l\|l\|l\|} \hline & & \\ 2 & & \\ 2 & \\ \hline \end{array}$ | ${ }_{1}{ }^{\text {SBC }}{ }^{\text {Ix }}$ | $\begin{gathered} 2 \\ 0010 \\ \hline \end{gathered}$ |
| $\stackrel{3}{3}$ | $\begin{array}{\|c\|} \hline \\ \hline \text { BRCLR1 } \\ \hline \\ \hline \end{array}$ | $\mathrm{BCLR}^{5}{ }^{5}$ | ${ }_{2} \mathrm{BLS}_{\mathrm{REL}}{ }^{3}$ | $\mathrm{COM}_{\mathrm{DIR}}{ }^{5}$ | $\begin{array}{r} \text { COMA } \\ 1 \\ \hline \end{array}$ | $\mathrm{COMx}^{3}$ | ${ }_{2} \operatorname{com}_{1 \times 1}{ }^{6}$ | , $\operatorname{COM}^{5}$ | $\begin{array}{\|c\|} \hline \\ \hline \\ \hline \end{array}$ |  | CPX <br> 2 IMM | $\begin{array}{\|ll\|} \hline & \\ \hline & \\ \hline \end{array}$ | $\begin{array}{\|r\|r\|r\|} \hline & \text { EXI } \\ \hline & \text { EPX } \\ \hline \end{array}$ | CPX <br> 3. $1 \times 2$ | $\begin{array}{\|l\|l\|} \hline & \\ \hline & \\ \hline \end{array}$ | ${ }_{1} \mathrm{CPX}^{\text {1x }}$ | $\begin{gathered} 3 \\ 0011 \end{gathered}$ |
| ${ }_{0100}^{4}$ | $\begin{array}{\|} \text { BRSET2 } \\ 3 \\ \hline \end{array}$ | $\begin{array}{r} 85 \\ \hline \\ \hline \end{array}$ | $\mathrm{BCC}_{\mathrm{RE}}^{2}$ | $2{ }_{2} \quad{ }_{2}{ }^{2}{ }^{5}$ | $\begin{array}{\|c} \text { LSRA }^{3} \\ 1 \\ \hline \end{array}$ | ${ }_{1} \begin{gathered} \text { LSRX } \\ \\ \mathrm{INH} \\ \hline \end{gathered}$ | $\begin{array}{\|ll\|} \hline & \\ & \\ \hline & \\ \hline \end{array}$ | LSR ${ }^{5}$ |  |  | $\begin{array}{ll}  & A^{2} \\ 2 & \text { IMM } \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline & A N D \\ 2 & \\ \hline \end{array}$ |  | ${ }_{3} A N D^{5}{ }^{5}$ | ${ }^{{ }^{2 N D} D^{4}}{ }^{4}$ | ${ }_{1} \text { AND }^{3}$ | $\begin{gathered} 4 \\ 0100 \\ \hline \end{gathered}$ |
| $\begin{gathered} 5 \\ 0101 \end{gathered}$ | $\begin{array}{\|c\|} \hline 8 \\ \hline \\ \hline \end{array}$ | $\begin{array}{r} \text { BCLR2 } \\ 2 \end{array}$ | ${ }_{2} \mathrm{BCS}_{\text {REL }}{ }^{3}$ |  |  |  |  |  |  |  | ${ }_{2}{ }^{\text {BIT }}{ }^{\text {IMM }}$ | $\begin{array}{\|ccc\|} \hline & B I T & 3 \\ 2 & & D I R \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline & \mathrm{BIT}^{4} \\ 3 & \\ \hline \end{array}$ | ${ }^{3} \begin{array}{lll} B I T & \\ \hline \end{array}$ | ${ }_{2}{ }^{\text {BIT }{ }^{\text {\| }}{ }_{41}^{4}}$ | $)^{\text {BIT }}{ }^{\text {\| }}{ }^{3}$ | $\begin{gathered} 5 \\ 0101 \end{gathered}$ |
| ${ }_{0}^{6}$ | $\begin{array}{r} \text { BRSET3 }^{3} \\ \hline \end{array}$ | $\begin{array}{\|r\|r\|} \hline & \mathrm{BSETS}^{5} \\ 2 \quad \mathrm{BSC} \\ \hline \end{array}$ | ${ }_{2} \mathrm{BNE}_{\mathrm{REL}}{ }^{3}$ | ${ }_{2} \mathrm{ROR}^{5}{ }^{5}$ | $\begin{array}{r} \text { RORA } \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline \text { RORX } \\ 1 \\ 1 \end{array}$ | $\begin{array}{\|l\|l\|} \hline \text { ROR }^{6} \\ \hline & \\ \hline \end{array}$ | $\mathrm{ROR}^{5} \mathrm{x}^{5}$ |  |  | $\begin{array}{\|r\|} \hline \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline & \\ \hline & \\ \hline & L D A_{A I R} \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & \\ \hline & \\ \hline & \text { EDA } \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & \\ \hline & \\ \hline & \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline & & \\ \hline & & \\ \hline & & \\ \hline \end{array}$ | ${ }^{\text {LDA }}{ }^{3}$ | $\begin{gathered} 6 \\ 0110 \\ \hline \end{gathered}$ |
| $\begin{array}{r} 7 \\ 0 \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline \text { BRCLR3 } \\ { }^{5} \text { BRCLBTB } \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|}  \\ \mathrm{BCLS}^{\circ} \\ \hline \end{array}$ | ${ }_{2} \mathrm{BEQ}_{\mathrm{REL}}{ }^{3}$ | ${ }_{2}{ }_{2}^{\text {ASR }}$ | $\begin{array}{r} \text { ASRA } \\ 1 \mathrm{INH} \\ \hline \end{array}$ | ${ }_{1} \begin{gathered} \text { ASRX } \\ \text { INH } \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \\ \\ \hline \end{array}{ }^{\prime}{ }^{6}$ | $\mathrm{A}^{\mathrm{ASR}}{ }^{5}$ |  | $\mathrm{TAX}^{2}$ |  | $\begin{array}{\|l\|l\|} \hline & \text { STA }^{4} \\ 2 & \\ \hline \end{array}$ | $\begin{array}{\|r\|r\|} \hline & \text { STA } \\ \hline \end{array}$ | ${ }_{3} \text { STA }_{1 \times 2}^{6}$ | ${ }_{2}{ }^{5} \text { STA }^{5}{ }^{5}$ |  | ${ }_{0}^{7} 111$ |
| $\begin{gathered} 8 \\ 1000 \\ \hline \end{gathered}$ | $\begin{array}{r} \text { BRSET4 }^{5} \\ 3 \quad \text { BIB } \\ \hline \end{array}$ | $\begin{aligned} & \text { BSET4 } \\ & 2 \end{aligned}$ | ${ }_{2} \mathrm{BHCC}_{\mathrm{BEL}}^{3}$ | ${ }_{2}{ }^{2} L_{\text {DIR }}^{5}$ | ${ }^{2} \text { LSLA }{ }^{\text {INH }}$ | $\begin{array}{\|c\|c\|} \hline \text { LSLX } \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline & { }^{2}{ }^{6} \\ \hline \end{array}$ | $\begin{aligned} & \text { LSL }^{\frac{1}{5}}{ }^{5} \mathrm{X} \\ & \hline \end{aligned}$ |  | $\begin{array}{\|c\|c\|}  \\ \mathrm{CLC}^{2} \\ \hline \end{array}$ | $\begin{array}{r} \text { EOR }^{2} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline & \\ \hline & E O R \\ \hline & \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & E X I \\ \hline & \text { EOR } \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & \\ \hline & \\ \hline \end{array}$ | ${ }_{2}{ }^{2}{ }^{2 O R}{ }^{\|x\|}$ | ${ }^{2} \text { EOR }{ }^{3}$ | $\begin{gathered} 8 \\ 1000 \end{gathered}$ |
| $\begin{gathered} 9 \\ 1001 \\ \hline \end{gathered}$ | $\begin{array}{\|c}  \\ \hline \\ 3 \\ \hline \end{array}$ | $\begin{array}{r} \mathrm{BCLR4}^{5} \\ 2 \quad \text { BSC } \\ \hline \end{array}$ | $\mathrm{Z}_{2} \mathrm{BHCS}^{3}$ | $2^{\mathrm{ROL}_{\mathrm{DIR}}^{5}}$ | $\begin{array}{r} \text { ROLA } \\ 1 \\ \hline \end{array}$ | $\begin{array}{r} \mathrm{ROLX} \\ 1 \\ \mathrm{INH} \\ \hline \end{array}$ | $\begin{array}{r} \mathrm{ROL}^{6} \\ 2 \\ \hline \end{array}$ | $\mathrm{ROL} \begin{gathered} 5 \\ \hline \end{gathered}$ |  | $\begin{array}{rlr\|} \hline & S_{2}{ }^{2} \\ 1 & & \text { INH } \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline & A D C C^{2} \\ 2 & I M M \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline & A D C^{3} \\ 2 & & D I R \\ \hline \end{array}$ | ${ }_{3} \quad A D C^{4}$ | ${ }_{3}{ }^{A D C}$ | $\begin{array}{lll}  & & \\ 2 & & \\ 2 & \\ \hline \end{array}$ | $A D C^{3}$ | $\begin{gathered} 9 \\ 1001 \\ \hline \end{gathered}$ |
| ${ }_{1010}$ | $\begin{array}{\|l\|} \hline \\ \hline \\ \text { BRSET5 } \\ \hline \end{array}$ | $\begin{array}{r} \text { BSET5 }^{5} \\ 2 \quad \text { BSC } \\ \hline \end{array}$ | $2_{2} \mathrm{BPL}_{\mathrm{REL}}^{3}$ | $D E C_{D I R}^{5}$ | DECA | $\begin{array}{r} \mathrm{DECX} \\ 1 \\ \mathrm{INH} \\ \hline \end{array}$ | ${ }_{2} \quad D E C^{6}$ | $\begin{array}{\|l\|} \hline \\ \hline \end{array} \quad \begin{gathered} 5 \\ \hline \end{gathered}$ |  | $\mathrm{CLI}^{2}{ }^{2}$ | ORA <br> 2 <br> IMM | $\begin{array}{\|c\|c\|} \hline & O R A^{3} \\ 2 & D I R \\ \hline \end{array}$ | $\begin{array}{\|r\|r\|} \hline \text { ORA } \\ \hline & \text { EXT } \\ \hline \end{array}$ | ${ }^{0} \quad \text { ORA }$ | $\begin{array}{\|l\|l\|} \hline & \\ \hline & \text { ORA } \\ \hline \end{array}$ | $\text { ORA }^{3}$ | $\underset{1010}{A}$ |
| $\begin{gathered} \text { B } \\ 1011 \\ \hline \end{gathered}$ | $\begin{array}{\|r\|} \hline \\ \hline 8 R C L R 5 \\ \hline \end{array}$ | $\begin{array}{r} { }^{3} \text { BCLR5 } \\ 2 \\ \hline \end{array}$ | ${ }_{2} \quad \mathrm{BMI}_{\mathrm{REL}}$ |  |  |  |  |  |  | $\begin{array}{\|c\|c\|} \hline & S E I^{2} \\ \hline & \\ \hline \end{array}$ | $2 \begin{array}{rr}  & A D D^{2} \\ 2 & I M M \end{array}$ | ${ }_{2}{ }_{2} A D D_{D I R}^{3}$ | ${ }_{3} A^{E D D} D^{4}{ }^{4}$ | $\begin{array}{\|l\|l\|} \hline & \\ \hline \end{array}$ | $2 A D D^{4}$ | ${ }_{1} \mathrm{ADD}^{3}$ | $\underset{1011}{8}$ |
| ${ }_{1100}$ | $\begin{array}{\|r\|} \hline \\ \hline \text { BRSET6 } \\ \hline \end{array}$ | $\begin{array}{r} \text { BSET6 } \\ 2 \end{array}$ | ${ }_{2} \mathrm{BMC}^{3}{ }^{3}$ | ${ }_{2}{ }^{I N C} C_{\text {DIR }}^{5}$ | $\mathrm{INCA}^{3}$ | $, \quad \mathrm{INCX}^{3}$ | ${ }_{2}{ }^{I N C}{ }^{6}{ }^{6}$ | $\begin{array}{\|l\|} \hline \\ \hline \end{array}{ }^{5}$ |  | $\begin{array}{r} \text { RSP } \\ \hline \end{array}$ |  | JMP <br> 2 <br> DIR | ${ }_{3} \mathrm{JMP}^{2}{ }^{\text {EXT }}$ | ${ }_{3} \quad \begin{aligned} & \mathrm{JMP} \\ & \hline 1 \end{aligned}$ | $\begin{array}{lll\|} \hline & & \\ \hline & & \\ \hline \end{array}$ | ${ }^{1} \quad \mathrm{JMP}{ }^{\frac{1}{2}}$ | ${ }_{1100}$ |
| $\begin{gathered} D \\ 1101 \\ \hline \end{gathered}$ | $\begin{array}{\|r\|} \hline 810 \\ \hline \text { BRCLR } \\ \hline 3 \\ \hline \end{array}$ | $\begin{array}{\|c} \text { BCLR6 } \\ \hline \end{array}$ | ${ }_{2} \mathrm{BMS}^{3}{ }^{3}$ | $2_{2} \mathrm{TST}^{4}{ }^{4}$ | $\begin{array}{\|r\|} \hline \text { TSTA } \\ \hline \\ \hline \end{array}$ | $\begin{array}{r} { }^{2} T X^{3} \\ 1 \quad \mathrm{NH} \\ \hline \end{array}$ | $\begin{array}{\|rr\|} \hline 2 & \\ \hline & \\ \hline \end{array} \begin{aligned} & \\ & \hline \end{aligned}$ | $$ |  | , NOP ${ }_{\text {in }}{ }^{2}$ | $\begin{array}{\|c\|c\|} \hline & { }^{B S E R} \\ \hline & \\ \hline \end{array}$ | $\begin{array}{lll}  & \mathrm{JSR}^{5} \\ 2 & \mathrm{DiR} \end{array}$ | $\begin{array}{\|c\|c\|} \hline 3 & \text { EXI } \\ \hline & \\ \hline \end{array}$ | ${ }^{\text {JSR }}$ | $\begin{array}{\|ll\|l\|} \hline & & \\ \hline & & \\ \hline \end{array}$ | $, \quad \text { JSR }{ }^{5}$ | $\begin{gathered} D \\ 1101 \\ \hline \end{gathered}$ |
| ${ }_{1110}$ | $\begin{array}{\|c\|} \hline \begin{array}{c} \text { BRSET7 } \\ 3 \\ 3 \\ \hline \end{array} \\ \hline \end{array}$ | $\begin{array}{r} \text { BSET7 } \\ 2 \quad 8 S C \\ \hline \end{array}$ | ${ }_{\text {REL }}^{2}$ |  |  |  |  |  | $\begin{array}{\|c\|} \hline \text { STOP }^{2} \\ 1 \\ \hline \end{array}$ |  |  |  | $\begin{array}{\|cc\|} \hline 3 & E X I \\ \hline & \text { LDX } \\ \hline & \\ \hline \end{array}$ | LDX <br> 3 |  | $\operatorname{LDX}^{\frac{1 x}{3}}$ | $\underset{1110}{E}$ |
| $\underset{1111}{F}$ | $\begin{array}{\|c\|} \hline \\ \hline \text { BRCLR7 } \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|r}  \\ \hline 8 C L R 7^{5} \\ 2 \\ \hline \end{array}$ | ${ }_{2} \mathrm{BIH}_{\mathrm{REL}}^{3}$ | ${ }_{2} \mathrm{CLR}_{\mathrm{DIR}}^{5}$ | $\begin{gathered} \hline \text { CLRA } \\ \text { INH } \end{gathered}$ | $\begin{array}{r} \mathrm{CLRX} \\ \mathrm{INH} \\ \hline \end{array}$ | ${ }_{2}{ }^{C L R} \begin{array}{r} 6 \\ \hline \end{array}$ | $C L R{ }^{5}$ | $\begin{array}{\|c\|} \text { WAIT }^{2} \\ \text { INH } \\ \hline \end{array}$ | $\mathrm{TXA}_{\mathrm{INH}}{ }^{2}$ |  | $\begin{array}{\|rr\|} \hline & S T X^{4} \\ 2 & D I R \\ \hline \end{array}$ | $S T X_{E X T}^{5}$ | $3^{S_{1 \times 2}}$ | ${ }_{2}{ }^{\text {STX }}{ }_{1 \times 1}$ | , STX ${ }_{1 \times}{ }^{4}$ | $\underset{1111}{ }$ |

## Abbreviations for Address Modes

| INH | Inherent |
| :--- | :--- |
| IMM | Immediate |
| DIR | Direct |
| EXT | Extended |
| REL | Relative |
| BSC | Bit Set/Clear |
| BTB | Bit Test and Branch |
| IX | Indexed (No Offset) |
| IX1 | Indexed, 1 Byte (8-Bit) Offset |
| IX2 | Indexed, 2 Byte (16-Bit) Offset |



TABLE 11 - INSTRUCTION SET

|  | Addressing Modes |  |  |  |  |  |  |  |  |  | Condition Codes |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Inherent | Immediate | Direct | Extended | Relative | Indexed (No Offset) | Indexed ( 8 Bits) | Indexed (16 Bits) |  |  | H | 1 | N | 2 | C |
| ADC |  | X | X | X |  | X | X | X |  |  | $\Lambda$ | - | A | $\Lambda$ | $\Lambda$ |
| ADD |  | X | X | X |  | X | X | X |  |  | , | - | K | I | K |
| AND |  | X | X | X |  | X | X | X |  |  | $\bullet$ | - | , | , | $\bullet$ |
| ASL | $x$ |  | X |  |  | X | X |  |  |  | $\bullet$ | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| ASR | X |  | X |  |  | X | X |  |  |  | - | - | , | $\Lambda$ | 4 |
| BCC |  |  |  |  | X |  |  |  |  |  | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| BCLR |  |  |  |  |  |  |  |  | X |  | - | $\bullet$ | - | - | $\bullet$ |
| BCS |  |  |  |  | X |  |  |  |  |  | - | - | $\bullet$ | $\bigcirc$ | $\bigcirc$ |
| BEQ |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bigcirc$ |
| BHCC |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| BHCS |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | $\bullet$ | - | $\bigcirc$ |
| BHI |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | $\bullet$ | $\bullet$ |
| BHS |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| BIH |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | $\bullet$ | $\bigcirc$ |
| BIL |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | - | $\bigcirc$ |
| BIT |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | A | $\bigcirc$ |
| BLO |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | $\bullet$ | - | - |
| BLS |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | - | - |
| BMC |  |  |  |  | X |  |  |  |  |  | - | - | - | - | $\bigcirc$ |
| BMI |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | - | $\bullet$ | - |
| BMS |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | - | - | $\bullet$ |
| BNE |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | $\bigcirc$ | - |
| BPL |  |  |  |  | X |  |  |  |  |  | - | $\bullet$ | - | - | - |
| BRA |  |  |  |  | X |  |  |  |  |  | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bigcirc$ |
| BRN |  |  |  |  | X |  |  |  |  |  | - | - | - | - | $\cdots$ |
| BRCLR |  |  |  |  |  |  |  |  |  | $X$ | - | - | - | - | $\Lambda$ |
| BRSET |  |  |  |  |  |  |  |  |  | X | $\bullet$ | $\bullet$ | $\bullet$ | - | $\Lambda$ |
| BSET |  |  |  |  |  |  |  |  | X |  | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bigcirc$ |
| BSR |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | - | $\bigcirc$ |
| CLC | X |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ | - | $\bullet$ | 0 |
| CLI | X |  |  |  |  |  |  |  |  |  | - | 0 | - | $\bullet$ | $\bigcirc$ |
| CLR | X |  | X |  |  | X | X |  |  |  | - | $\bullet$ | 0 | 1 | $\bullet$ |
| CMP |  | X | X | X |  | X | X | X |  |  | $\bullet$ | $\bullet$ | $\Lambda$ | , | $\boldsymbol{\Lambda}$ |
| COM | X |  | X |  |  | X | X |  |  |  | $\bullet$ | - | $\Lambda$ | , | 1 |
| CPX |  | X | X | X |  | X | X | X |  |  | - | - | 人 | $\Lambda$ | $\bar{\Lambda}$ |
| DEC | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | ム | - |
| EOR |  | X | X | X |  | X | X | X |  |  | $\bigcirc$ | - | $\Lambda$ | $\bar{\Lambda}$ | $\bullet$ |
| INC | X |  | X |  |  | X | X |  |  |  | - | - | ^ | , | $\bullet$ |
| JMP |  |  | X | X |  | X | X | X |  |  | - | - | $\bullet$ | - | $\bigcirc$ |
| JSR |  |  | X | X |  | X | X | X |  |  | - | $\bullet$ | $\bullet$ | $\bullet$ | - |
| LDA |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bigcirc$ |
| LDX |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bigcirc$ |
| LSL | X |  | X |  |  | X | X |  |  |  | - | $\bullet$ | $\Lambda$ | $\Lambda$ | A |
| LSR | X |  | X |  |  | X | X |  |  |  | $\bullet$ | - | 0 | , | $\Lambda$ |
| NEG | X |  | X |  |  | X | X |  |  |  | $\bigcirc$ | - | A | K | K |
| NOP | X |  |  |  |  |  |  |  |  |  | $\bigcirc$ | - | - | - | $\bigcirc$ |
| ORA |  | X | X | X |  | X | $X$ | X |  |  | - | - | $\Lambda$ | , | $\bigcirc$ |
| ROL | X |  | X |  |  | X | X |  |  |  | - | - | \ | , | $\Lambda$ |
| ROR | X |  | X |  |  | X | X |  |  |  | $\bullet$ | $\bullet$ | $\Lambda$ | , | $\Lambda$ |
| RSP | X |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ | - | $\bigcirc$ | $\bigcirc$ |
| RTI | X |  |  |  |  |  |  |  |  |  | $?$ | $?$ | ? | ? | $?$ |
| RTS | X |  |  |  |  |  |  |  |  |  | - | - | - | - | $\bigcirc$ |
| SBC |  | X | X | X |  | X | X | X |  |  | - | - | A | , | A |
| SEC | X |  |  |  |  |  |  |  |  |  | $\bullet$ | - | - | - | 1 |
| SEI | X |  |  |  |  |  |  |  |  |  | $\bullet$ | 1 | - | - | $\bigcirc$ |
| STA |  |  | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | , | $\bigcirc$ |
| STOP | X |  |  |  |  |  |  |  |  |  | - | 0 | $\bullet$ | $\bullet$ | $\bullet$ |
| STX |  |  | X | X |  | X | X | X |  |  | $\bullet$ | - | $\Lambda$ | , | $\bigcirc$ |
| SUB |  | X | X | X |  | X | X | X |  |  | $\bullet$ | $\bullet$ | $\Lambda$ | $\Lambda$ | A |
| SWI | X |  |  |  |  |  |  |  |  |  | - | 1 | $\bigcirc$ | - | $\bigcirc$ |
| TAX | X |  |  |  |  |  |  |  |  |  | © | - | $\bigcirc$ | - | $\bigcirc$ |
| TST | X |  | X |  |  | X | $X$ |  |  |  | - | $\bullet$ | $\Lambda$ | A | $\bullet$ |
| TXA | X |  |  |  |  |  |  |  |  |  | - | - | $\bullet$ | - | $\bullet$ |
| WAIT | X |  |  |  |  |  |  |  |  |  | $\bullet$ | 0 | - | $\bigcirc$ | $\bigcirc$ |

Condition Code Symbols
H Half Carry (From Bit 3)
$\Lambda$ Test and Set if True. Cleared Otherwise.
1 Interrupt Mask

- Not Affected
$N$ Negative (Sign Bit)
? Load CC Register From Stack
Z Zero
0 Cleared
C Carry/Borrow
1 Set

MICROPROCESSORS

|  |  | PAGE |
| :---: | :---: | :---: |
| CDP68EM05C4 | CMOS High Performance Silicon Gate 8-Bit Microcontroller Emulator | 3-3 |
| CDP68EM05C4N |  |  |
| CDP68EM05D2 | CMOS High Performance Silicon Gate 8-Bit Microcontroller Emulator | 3-9 |
| CDP68EM05D2N |  |  |
| CDP6805E2, E2C | CMOS 8-Bit Microprocessor | 3-16 |
| CDP6805E3, E3C |  |  |

## CMOS High Performance Silicon Gate 8-Bit Microcontroller Emulator

## Features

## - CDP68HC05C4 Microcontroller Emulation

- All CDP68HC05C4 Hardware and Software Features, Except as Noted in this Data Sheet
- Full 8K Byte Address Space Available (7984 Bytes Available Externally)
- 176 Bytes of On-Chip RAM, No ROM
- Also Can be Used for CDP68HC05C8 Emulation
- Un-Multiplexed External Address and Data Lines
- Available in Two Package Types:
- CDP68EM05C4 - 40 Lead Piggyback Package with 2764 EPROM Socket Capability
- CDP68EM05C4N - 68 Lead Plastic Chip Carrier (PLCC)


## Description

The CDP68EM05C4 and CDP68EM05C4N Emulator devices are functionally equivalent to the CDP68HC05C4 microcomputer, and are designed to permit prototype development and preproduction of systems for mask programmed applications. Data bus, address bus and control signals are externally available to provide off chip address capability.

In addition to this feature, the Emulator devices differ from the CDP68HC05C4 microcomputer as follows: 1) Memory locations which are occupied as ROM on the CDP68HC05C4 are accessed as external locations with the Emulators. 2) Mask-programmable options available on the microcomputer (i.e., CPU oscillator type and external interrupt sense) are fixed in hardware in the Emulator devices, and are available as separate Emulator types identified with suffix letters EC, ELC, ER or ELR. The corresponding option for each suffix letter is shown below:
a) CPU oscillator type: $\mathrm{C}=$ crystal/ceramic resonator; $\mathrm{R}=$ resistor.
b) External interrupt sense: $E L=$ negative edge and level sensitive; $E=$ edge only sensitive.

The CDP68EM05C4 and CDP68EM05C4N represent two package types. The CDP68EM05C4 is available in a piggyback package having the footprint of the 40 lead dual-in-line package of the CDP68HC05C4 microcomputer. The top of the piggyback package has socket capability for a 28 lead EPROM. The CDP68EM05C4N is avaliable in a 68 lead Plastic Chip Carrier (PLCC).

## Pinouts

CDP68EM05C4
40 LEAD PIGGYBACK PACKAGE
TOP VIEW



## Memory

The CDP68EM05C4 and CDP68EM05C4N Emulators each have a total address space of 8192 bytes. The Emulators have implemented 208 bytes of the address locations for I/O and internal RAM. The remainder is available for external memory. The first 256 bytes of memory (page zero) are comprised of the I/O port locations, timer locations, 48 bytes of external address space and 176 bytes of RAM. The next 7936 bytes are available to address external memory. The address map is shown in Figure 1. A description of the remaining internal addressable functions can be found in the CDP68HC05C4 data sheet, File No. 2748, see Section 2 of this Data Book.

## Signal Descriptions

The following list includes only those additional signals that are not available on the CDP68HC05C4 microcomputer. See the CDP68HC05C4 data sheet for a description of the remaining signals which are common to the Emulators and the CDP68HC05C4 microcomputer.

## A0-A12 - Address lines 0 through 12.

DBO-DB7 - Bidirectional 8-bit non-multiplexed data bus with TTL inputs.
$\overline{\mathrm{CE}},\left(\overline{\mathrm{OE}}{ }^{\star}\right)$ - Chip Enable: An output signal used for selecting external memory or I/O. A low level indicates when external RAM or I/O is being accessed. The Chip Enable signal will not go true, however, when addressing the 7 unused locations in the 32 bytes of 1/O space even though the address lines will be valid.
$\overline{\mathrm{RD}},\left(\overline{\mathrm{CE}}^{*}\right)$ - Read: A status output which indicates direction of data flow with respect to external or internal memory (a low level indicates a read from memory space). A read from internal memory or I/O will place data on the external data bus.
$\overline{W E}{ }^{\star *}$ - Write Enable: An active low strobe pulse output for use in writing data to external RAM memory. A low level indicates valid data on the data bus.

DS** - Data Strobe: An output signal for use as a strobe pulse when address and data are valid. This output is used to transfer data to or from a peripheral or memory and occurs any time the Emulator reads or writes. DS is a continuous signal at fosc $\div 2$ when the Emulator is not in the WAIT or STOP mode.

FS** - Fetch Status: An output which indicates an op code fetch cycle

* $\overline{\mathrm{CE}}$ and $\overline{\mathrm{RD}}$ are used as $\overline{\mathrm{OE}}$ (Output Enable) and $\overline{\mathrm{CE}}$ (Chip Enable) signals, respectively in the Piggyback package.
** Not available in the Piggyback package.

CDP68EM05C4, CDP68EM05C4N


FIGURE 1. ADDRESS MAP.

## $\overline{I R O}$ (Maskable Interrupt Request)

Interrupt input trigger sensitivity is available as either 1) negative edge-sensitive only, or 2) both negative edgesensitive and level-sensitive triggering. In the latter case, either type of input to the $\overline{\mathrm{RQ}}$ pin will produce the interrupt. The Emulator completes the current instruction before it responds to the interrupt request. When the $\overline{\mathrm{RQ}}$ pin goes low for at least one IILIH as defined in the CDP68HC05C4 data sheet, a logic one is latched internally to signify that an interrupt has been requested. When the Emulator completes it's current instruction, the interrupt latch is tested. If the interrupt latch contains a logic one, and the interrupt mask bit (I bit) in the condition code register is clear, the Emulator then begins the interrupt sequence. The $\overline{\mathrm{IRQ}}$ input requires an external resistor to VDD for "wire-OR" operation.

## osC1, osc2

Oscillator (fOSC) connections. Depending on the Emulator CPU oscillator type, which is fixed in hardware, the pins can be configured for either a crystal or ceramic resonator oscillator, or for an RC oscillator. Alternatively, with either CPU oscillator type*, an external clock may be used by applying the external clock signal to the OSC1 input with the OSC2 pin not connected. The internal clocks are derived by a divide-by-2 of the oscillator frequency (fOSC).

[^21]READ CYCLE TIMING CDP68EM05C4 (Piggyback Emulator)
$\mathrm{VDD}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{VSS}=\mathrm{OV}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX |  |
| External Input Oscillator Pulse Width, Low or High | TCPL, TCPH | 90 | - | ns |
| Read Cycle | TRC | 476 | - | ns |
| Address Before $\overline{\mathrm{OE}}$ | TOA | 50 | - | ns |
| Access Time From $\overline{\mathrm{OE}}$ | TAO | - | 200 | ns |
| Access Time From Stable Address | TAA | - | 350 | ns |
| Access Time From $\overline{\mathrm{CE}}$ | TAA | - | 350 | ns |
| Data Bus Driven From $\overline{\mathrm{OE}}$ | TEX | 0 | - | ns |
| Address Hold Time After $\overline{\mathrm{OE}}$ | TAH | 0 | - | ns |
| Data Hold Time After Address | TOH | 0 | - | ns |
| Data Hold Time After $\overline{\mathrm{OE}}$ | TDH | 0 | - | ns |
| $\overline{\text { OE High to Data Bus not Driven }}$ | THZ | 0 | 60 | ns |


 ADDR $\triangle \longrightarrow \longrightarrow \longrightarrow$
$\qquad$

DRIVING DEVICE MEM
BUS DRIVERS DATA VALID
TURN ON

FIGURE 2. TYPICAL CYCLE TIMING FOR THE CDP68EM05C4 EMULATOR.


FIGURE 3. CONTROL TIMING DIAGRAM FOR THE CDP68EMO5C4 EMULATOR.

READ CYCLE TIMING CDP68EM05C4N (PLCC Emulator)
$\mathrm{VDD}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{VSS}=\mathrm{OV}, \mathrm{TA}=25^{\circ} \mathrm{C}$

| PARAMETER |  | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX |  |
| External Input Oscillator Pulse Width, Low or High | TCPL, TCPH | 90 | - | ns |
| Read Cycle | TRC | 476 | - | ns |
| Address Before Chip Enable | TCA | 50 | - | ns |
| Access Time From Chip Enable | TAC | - | 200 | ns |
| Access Time From Address | TAA | - | 350 | ns |
| Access Time From $\overline{\mathrm{RD}}$ | TAA | - | 350 | ns |
| Data Bus Driven From $\overline{\mathrm{CE}}$ | TEX | 0 | - | ns |
| Address Hold Time After $\overline{\mathrm{CE}}$ | TAH | 0 | - | ns |
| Data Hold Time After Address | TOH | 0 | - | ns |
| Data Hold Time After $\overline{\mathrm{CE}}$ | TDH | 0 | - | ns |
| $\overline{\text { CE }}$ High to Data Bus Not Driven | THZ | 0 | 60 | ns |

WRITE CYCLE TIMING CDP68EM05C4N (PLCC Emulator)
$\mathrm{VDD}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{VSS}=\mathrm{OV}, \mathrm{TA}=25^{\circ} \mathrm{C}$

| PARAMETER |  | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX |  |
| External Input Oscillator Pulse Width, Low or High | TCPL, TCPH | 90 | - | ns |
| Write Cycle | TWC | 476 | - | ns |
| Address Before $\overline{\mathrm{CE}}, \overline{\mathrm{WE}}$ | TAS | 50 | - | ns |
| DS, $\overline{\text { WE Pulse Width }}$ | TDSP, TWP | 200 | - | ns |
| $\overline{\mathrm{WE}}=\mathrm{L}$ to CPU Driving Bus | TWHZ | 0 | - | ns |
| Data Set-Up Time | TDS | 150 | - | ns |
| Data Hold Time After $\overline{\text { WE }}$ | TDH | 50 | - | ns |
| Address Valid After $\overline{W E}$ | TWR | 50 | - | ns |
| $\overline{W E}$ High to Bus Not Driven | TDOZ | 50 | - | ns |



FIGURE 4. CDP68EM05C4N EMULATOR TYPICAL CYCLE TIMING


FIGURE 5. CDP68EMO5C4N EMULATOR CONTROL TIMING DIAGRAMS.


FIGURE 6. SERIAL PERIPHERAL INTERFACE (SPI) BUS SYSTEM.


FIGURE 7. CDP68EMO5C4N EMULATOR INTERFACED WITH 2764 EPROM.

## Customer Ordering Information

The four available variations should be ordered by the following part number designations:

CDP68EM05C4EC - Edge only sensitive interrupts with CDP68EM05C4NEC crystal or ceramic resonator oscillator network.

CDP68EM05C4ELC - Edge and level sensitive interrupts CDP68EM05C4NELC with crystal or ceramic resonator oscillator network.

CDP68EM05C4ER - Edge only sensitive interrupts, CDP68EM05C4NER resistor oscillator network.

CDP68EM05C4ELR - Edge and level sensitive interrupts, CDP68EM05C4NELR resistor oscillator network.

## CMOS High Performance Silicon Gate 8-Bit Microcontroller Emulator

## Features

## - CDP68HC05D2 Microcontroller Emulation

- All CDP68HCO5D2 Hardware and Software Features, Except as Noted in this Data Sheet
- Full 8K Byte Address Space Available (8064 Bytes Available Externally)
- 96 Bytes of On Chip RAM, No ROM
- Un-Multiplexed External Address and Data Lines
- Available in Two Package Types
- CDP68EM05D2 - 40 Lead Piggyback Package with 2764 EPROM Socket Capability
- CDP68EM05D2N - 68 Lead Plastic Chip Carrier (PLCC)


## Description

The CDP68EM05D2 and CDP68EM05D2N Emulator devices are functionally equivalent to the CDP68HC05D2 microcomputer, and are designed to permit prototype development and preproduction of systems for mask programmed applications. Data bus, address bus and control signals are externally available to provide off chip address capability.
In addition to this feature, the Emulator devices differ from the CDP68HC05D2 microcomputer as follows: 1) Memory locations which are occupied as ROM on the CDP68HC05D2 are accessed as external locations with the Emulators. 2) Mask programmable options available on the microcomputer (i.e., CPU oscillator type, external interrupt sense and timeout delay for power on Reset or exit from STOP mode) are fixed in hardware in the Emulator devices, and are available as separate Emulator types identified with suffix letters. See "Customer Ordering Information" in this data sheet for a description of available emulator types.

The CDP68EM05D2 and CDP68EM05D2N represent two different package types. The CDP68EM05D2 is available in a piggyback package having the footprint of the 40 lead dual-inline package of the CDP68HC05D2 microcomputer. The top of the piggyback package has socket capability for a 28 lead EPROM. The CDP68EM05D2N is available in a 68 lead Plastic Chip Carrier (PLCC).

## Pinouts




CDP68EM05D2N 68 LEAD PLASTIC CHIP CARRIER TOP VIEW



## Memory

The CDP68EM05D2 and CDP68EM05D2N Emulators each have a total address space of 8192 bytes. The Emulators have implemented 128 bytes of the address locations for I/O and internal RAM. The remainder is available for external memory. The first 256 bytes of memory (page zero) are comprised of the I/O port locations, timer locations, 128 bytes of external address space and 96 bytes of RAM. The next 7936 bytes are available to address external memory. The address map is shown in Figure 1. A description of the remaining internal addressable functions can be found in the CDP68HC05D2 data sheet, File No. 1557.1, see Section 2 of this Data Book.

## Signal Descriptions

The following list includes only those additional signals that are not available on the CDP68HCO5D2 microcomputer. See the CDP68HC05D2 data sheet for a description of the remaining signals which are common to the Emulators and the CDP68HC05D2 microcomputer.

## AO-A12 - Address lines 0 through 12.

DB0-DB7 - Bidirectional 8-bit non-multiplexed data bus with TTL inputs.
$\overline{\mathrm{CE}},\left(\overline{\mathrm{OE}}^{*}\right)$ - Chip Enable: An output signal used for selecting external memory or I/O. A low level indicates when external RAM or I/O is being accessed. The Chip Enable signal will not go true, however, when addressing the 10 unused locations in the 32 bytes of I/O space even though the address lines will be valid.
$\overline{\mathrm{RD}},\left(\overline{\mathrm{CE}}{ }^{\star}\right)$ - Read: A status output which indicates direction of data flow with respect to external or internal memory (a low level indicates a read from memory space). A read from internal memory or I/O will place data on the external data bus.
$\overline{W E}{ }^{* *}$ - Write Enable: An active low strobe pulse output for use in writing data to external RAM memory. A low level indicates valid data on the data bus.

DS** - Data Strobe: An output signal for use as a strobe pulse when address and data are valid. This output is used to transfer data to or from a peripheral or memory and occurs any time the Emulator reads or writes. DS is a continuous signal at fosc $\div 2$ when the Emulator is not in the WAIT or STOP mode.

FS** - Fetch Status: An output which indicates an op code fetch cycle

* $\overline{C E}$ and $\overline{R D}$ are used as $\overline{\mathrm{OE}}$ (Output Enable) and $\overline{\mathrm{CE}}$ (Chip Enable) signals, respectively in the Piggyback package.
** Not available in the Piggyback package.


FIGURE 1. ADDRESS MAP.

## IRQ (Maskable Interrupt Request)

Interrupt input trigger sensitivity is available as either 1) negative edge sensitive only, or 2) both negative edge sensitive and level sensitive triggering. In the latter case, either type of input to the $\overline{\operatorname{RQ}}$ pin will produce the interrupt. The Emulator completes the current instruction before it responds to the interrupt request. When the $\overline{\mathrm{RQ}}$ pin goes low for at least one tILIH as defined in the CDP68HC05D2 data sheet, a logic one is latched internally to signify that an interrupt has been requested. When the Emulator completes it's current instruction, the interrupt latch is tested. If the interrupt latch contains a logic one, and the interrupt mask bit (I bit) in the condition code register is clear, the Emulator then begins the interrupt sequence. The $\overline{\mathrm{IRQ}}$ input requires an external resistor to VDD for "wire-OR" operation.

## OSC1,OSC2

Oscillator (fOSC) connections. Depending on the Emulator CPU oscillator type, which is fixed in hardware, the pins can be configured for either a crystal or ceramic resonator oscillator, or for an RC oscillator. Alternatively, with either CPU oscillator type*, an external clock may be used by applying the external clock signal to the OSC1 input with the OSC2 pin not connected. The internal clocks are derived by a divide by 2 of the oscillator frequency (fOSC).

[^22]READ CYCLE TIMING CDP68EM05D2 (Piggyback Emulator)
$\mathrm{VDD}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{VSS}=\mathrm{OV}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX |  |
| External Input Oscillator Pulse Width, Low or High | TCPL, TCPH | 90 | - | ns |
| Read Cycle | TRC | 476 | - | ns |
| Address Before $\overline{\mathrm{OE}}$ | TOA | 50 | - | ns |
| Access Time From $\overline{\mathrm{OE}}$ | TAO | - | 200 | ns |
| Access Time From Stable Address | TAA | - | 350 | ns |
| Access Time From $\overline{\mathrm{CE}}$ | TAA | - | 350 | ns |
| Data Bus Driven From $\overline{\mathrm{OE}}$ | TEX | 0 | - | ns |
| Address Hold Time After $\overline{\mathrm{OE}}$ | TAH | 0 | - | ns |
| Data Hold Time After Address | TOH | 0 | - | ns |
| Data Hold Time After $\overline{\mathrm{OE}}$ | TDH | 0 | - | ns |
| $\overline{\mathrm{OE}}$ High to Data Bus not Driven | THZ | 0 | 60 | ns |



FIGURE 2. TYPICAL CYCLE TIMING FOR THE CDP68EMO5D2 EMULATOR.


FIGURE 3. CONTROL TIMING DIAGRAM FOR THE CDP68EMO5D2 EMULATOR.

READ CYCLE TIMING CDP68EMO5D2N (PLCC Emulator)
$\mathrm{VDD}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$

| PARAMETER |  | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX |  |
| External Input Oscillator Pulse Width, Low or High | TCPL, TCPH | 90 | - | ns |
| Read Cycle | TRC | 476 | - | ns |
| Address Before Chip Enable | TCA | 50 | - | ns |
| Access Time From Chip Enable | TAC | - | 200 | ns |
| Access Time From Address | TAA | - | 350 | ns |
| Access Time From $\overline{\mathrm{RD}}$ | TAA | - | 350 | ns |
| Data Bus Driven From $\overline{\mathrm{CE}}$ | TEX | 0 | - | ns |
| Address Hold Time After $\overline{\mathrm{CE}}$ | TAH | 0 | - | ns |
| Data Hold Time After Address | TOH | 0 | - | ns |
| Data Hold Time After $\overline{\mathrm{CE}}$ | TDH | 0 | - | ns |
| $\overline{\mathrm{CE}}$ High to Data Bus Not Driven | THZ | 0 | 60 | ns |

WRITE CYCLE TIMING CDP68EM05D2N (PLCC Emulator)
$\mathrm{VDD}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$

| PARAMETER |  | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX |  |
| External Input Oscillator Pulse Width, Low or High | TCPL, TCPH | 90 | - | ns |
| Write Cycle | TWC | 476 | - | ns |
| Address Before $\overline{\mathrm{CE}}, \overline{\mathrm{WE}}$ | TAS | 50 | - | ns |
| DS, $\overline{\text { WE Pulse Width }}$ | TDSP, TWP | 200 | - | ns |
| $\overline{\mathrm{WE}}=\mathrm{L}$ to CPU Driving Bus | TWHZ | 0 | - | ns |
| Data Set-Up Time | TDS | 150 | - | ns |
| Data Hold Time After $\overline{W E}$ | TDH | 50 | - | ns |
| Address Valid After $\overline{\text { WE }}$ | TWR | 50 | - | ns |
| $\overline{\text { WE }}$ High to Bus Not Driven | TDOZ | 50 | - | ns |



FIGURE 4. CDP68EMO5D2N EMULATOR TYPICAL CYCLE TIMING.


FIGURE 5. CDP68EMO5D2N EMULATOR CONTROL TIMING DIAGRAMS.


FIGURE 6. SERIAL PERIPHERAL INTERFACE (SPI) BUS SYSTEM.


FIGURE 7. CDP68EMO5D2N EMULATOR CONTROL TIMING DIAGRAMS.


FIGURE 8. KEYBOARD INTERFACE TO ILLUSTRATE USE OF OPEN DRAIN OUTPUT PORT.

## Customer Ordering Information

The eight available variations should be ordered by the following part number designations:

CDP68EM05D2EC, Edge only sensitive interrupts with
CDP68EM05D2NEC crystal or ceramic resonator oscillator network.

CDP68EM05D2ECF,
CDP68EM05D2NECF
Edge only sensitive interrupts with external clock source, 2 Tcycle startup delay.

CDP68EM05D2ELC, Edge and level sensitive interrupts CDP68EM05D2NELC with crystal or ceramic resonator oscillator network.

CDP68EM05D2ER, CDP68EM05D2NER

CDP68EM05D2ERF, Edge only sensitive interrupts with CDP68EM05D2NERF resistor oscillator, 2 Tcycle startup delay.
CDP68EM05D2LCF,
CDP68EM05D2NLCF
Edge and level sensitive interrupts with external clock source, 2 Tcycle startup delay.

CDP68EM05D2LR, CDP68EM05D2NLR

CDP68EM05D2LRF, CDP68EM05D2NLRF with resistor oscillator, 2 Tcycle startup delay.

# CDP6805E2, 2C CDP6805E3, 3C 

## Hardware Features

- Typical Full Speed Operating Power @ 5V ..... 35mW
- Typical WAIT Mode Power . . . . . . . . . . . . . . . . . . . . . . . 5mW
- Typical STOP Mode Power . . . . . . . . . . . . . . . . . . . . . . $25 \mu \mathrm{~W}$
- 112 Bytes of On-Chip RAM
- 16 Bidirectional I/O Lines on CDP 6805E2
- 13 Bidirectional I/O Lines on CDP6805E3
- Internal 8-Bit Timer with Software Programmable 7-Bit Prescaler
- External Timer Input
- Full External and Timer Interrupts
- Multiplexed Address/Data Bus
- Master Reset and Power-On Reset
- CDP6805E2 is Capable of Addressing up to 8 K Bytes of External Memory
- CDP6805E3 is Capable of Addressing up to 64K Bytes of External Memory
- Single 3V to 6V Supply
- On-Chip Oscillator
- 40-Pin Dual-In-Line Package
- 44 Lead Plastic Chip Carrier Package
- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Operation With CDP6805E2C and CDP6805E3C


## Software Features

- Efficient Use of Program Space
- Versatile Interrupt Handling
- True Bit Manipulation
- Addressing Modes With Indexed Addressing for Tables
- Efficient Instruction Set
- Memory Mapped I/O
- Two Power Saving Standby Modes


## Description

The CDP6805E2 and CDP6805E3 Microprocessors Unit (MPUs) belong to the CDP6805 Family of CMOS Microcomputers. These 8 -bit fully static and expandable microprocessors contain a CPU, on-chip RAM, I/O and Timer. They are low power, low cost processors designed for midrange applications in the consumer, automotive, industrial and communications markets where very low power consumption constitutes an important factor. The major features of the CDP6805E2 and CDP6805E3 MPUs are listed under "Hardware Features" and "Software Features".

## Pinouts

TOP VIEW

| RESET | 1 | 40 |
| ---: | ---: | ---: | ---: |
| TRQ |  |  |
| LI |  |  |

CDP6805E3 40 LEAD DIP TOP VIEW


CDP6805E2 44 PLCC TOP VIEW


CDP6805E3 44 PLCC
TOP VIEW



Fig. 1a - CDP6805E2 block diagram.


Fig. 1b - CDP6805E3 block diagram.

## CDP6805E2, CDP6805E2C, CDP6805E3, CDP6805E3C

MAXIMUM RATINGS (voltages referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Ratings | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +8.0 | V |
| All Input Voltages Except OSC1 | $\mathrm{V}_{\text {in }}$ | $\mathrm{V}_{\text {SS }}-0.5$ to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| Current Drain Per Pin Excluding $\mathrm{V}_{\text {DD }}$ and $\mathrm{V}_{\text {SS }}$ | I | 10 | mA |
| Operating Temperature Range <br> CDP6805E2, CDP6805E3 <br> CDP6805E2C, CDP6805E3C | $\mathrm{T}_{\mathrm{A}}$ | $\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$ <br> 0 to 70 <br> -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {Stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS 3.0 V (VDD $=3 \mathrm{Vdc}, \mathrm{V}_{S S}=0, T_{A}=T_{L}$ to $T_{H}$, unless otherwise noted)

| Characteristics | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Output Voltage LIOAD $\leq 10.0 \mu \mathrm{~A}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{OH}} \\ & \hline \end{aligned}$ | $\begin{gathered} - \\ V_{D D}-0.1 \end{gathered}$ | $0.1$ | V |
| Total Supply Current ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}-\mathrm{no} \mathrm{DC} \mathrm{loads)} \mathrm{t}_{\mathrm{CyC}}=5 \mu \mathrm{~s}$ Run ( $\mathrm{V}_{\text {II }}=0.2 \mathrm{~V}, \mathrm{~V}_{\text {IH }}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ ) | IDD | - | 1.3 | mA |
| Wait (Test Conditions - See Note Below) | IDD | - | 200 | $\mu \mathrm{A}$ |
| Stop (Test Conditions - See Note Below) | IDD | - | 100 | $\mu \mathrm{A}$ |
| Output High Voltage $\left(\mathrm{ILOAD}^{2}=0.25 \mathrm{~mA}\right) \mathrm{A} 8-\mathrm{A} 15, \mathrm{BO}-\mathrm{B7}$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.7 | - | V |
| ( $1 . \mathrm{OAD}=0.1 \mathrm{~mA}$ ) PA0-PA7, PB0-PB7 | $\mathrm{V}_{\mathrm{OH}}$ | 2.7 | - | V |
| ( $\mathrm{L}_{\text {LOAD }}=0.25 \mathrm{~mA}$ ) DS, AS, R/W | $\mathrm{V}_{\mathrm{OH}}$ | 2.7 | - | V |
| Output Low Voltage $\text { (ILOAD }=0.25 \mathrm{~mA}) \mathrm{A} 8-\mathrm{A} 15, \mathrm{BO}-\mathrm{B} 7$ | VoL | - | 0.3 | V |
| ( 1 LOAD $=0.25 \mathrm{~mA}$ ) PA0-PA7, PB0-PB7 | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.3 | V |
| (1LOAD $=0.25 \mathrm{~mA}) \mathrm{DS}, \mathrm{AS}, \mathrm{R} / \overline{\mathrm{W}}$ | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.3 | V |
| Input High Voltage PAO-PA7, PBO-PB7, B0-B7 | $\mathrm{V}_{\text {IH }}$ | 2.1 | - | V |
| TIMER, $\overline{\mathrm{TRO}}, \overline{\text { RESET }}$ | $\mathrm{V}_{\mathrm{H}}$ | 2.5 | - | V |
| OSC1 | $\mathrm{V}_{\mathrm{I}}$ | 2.1 | - | V |
| Input Low Voltage (All inputs) | $\mathrm{V}_{\text {IL }}$ | - | 0.5 | V |
| Frequency of Operation Crystal | fosc | 0.032 | 1.0 | MHz |
| External Clock | fosc | DC | 1.0 | MHz |
| Input Current <br> $\overline{\mathrm{RESET}}, \overline{\mathrm{RQ}}$, Timer, OSC1 | lin | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Three-State Output Leakage PAO-PA7, PBO-PB7, B0-B7 | ITSL | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Capacitance $\overline{\mathrm{RESET}}, \overline{\mathrm{RQ}}$, Timer | $\mathrm{C}_{\text {in }}$ | - | 8.0 | pF |
| $\begin{aligned} & \text { Capacitance } \\ & \text { DS, AS, R/W, A8-A15, PAO-PA7, PBO-PB7, BO-B7 } \end{aligned}$ | Cout | - | 12.0 | pF |

NOTE: Test conditions for Quiescent Current Values are:
Port $A$ and $B$ programmed as inputs.
$\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}$ for PA0-PA7, PB0-PB7, and B0-B7.
$\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ for $\overline{\mathrm{RESET}}, \overline{\mathrm{TRO}}$, and Timer.
OSC1 input is a squarewave from $\mathrm{V}_{S S}+0.2 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$.
OSC2 output load (including tester) is 35 pF maximum.
Wait mode IDD is affected linearly by this capacitance.

DC ELECTRICAL CHARACTERISTICS $5.0 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{DD}}=5 \mathrm{Vdc} \pm 10 \%, \mathrm{~V}_{S S}=0, T_{A}=T_{L}\right.$ to $T_{H}$, unless otherwise noted)

| Characteristics | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Output Voltage ${ }_{\text {L }}^{\text {LOAD }}$ S $10.0 \mu \mathrm{~A}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{OH}} \end{aligned}$ | $v_{D D}-0.1$ | $0.1$ |  |
| Total Supply Current $\mathrm{IC}_{\mathrm{L}}=130 \mathrm{pF}$ - On Bus, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ - On Ports, No DC Loads, $\mathrm{t}_{\mathrm{cyc}}=1.0 \mu \mathrm{~s}$ $\text { Run }\left(\mathrm{V}_{I L}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}\right)$ | IDD | - | 10 | mA |
| Wait (Test Conditions - See Note Below) | IDD | - | 1.5 | mA |
| Stop (Test Conditions - See Note Below) | IDD | - | 200 | $\mu \mathrm{A}$ |
| Output High Voltage $\text { (ILOAD }=1.6 \mathrm{~mA}) \mathrm{A} 8-\mathrm{A} 15, \mathrm{B0}-\mathrm{B7}$ | $\mathrm{V}_{\mathrm{OH}}$ | 4.1 | - | V |
| ( 1 LOAD $=0.36 \mathrm{~mA}$ ) PAO-PA7, PB0-PB7 | V OH | 4.1 | - | V |
| ( $\mathrm{LOAD}=1.6 \mathrm{~mA}$ ) DS, AS, R/ $\overline{\mathrm{W}}$ | $\mathrm{V}_{\mathrm{OH}}$ | 4.1 | - | V |
| $\begin{aligned} & \text { Output Low Voltage } \\ & \text { (ILOAD }=1.6 \mathrm{~mA} \text { ) A8-A15, B0-B7 } \end{aligned}$ | $\mathrm{V}_{\text {OL }}$ | - | 0.4 | V |
| ( $120 A D=1.6 \mathrm{~mA}$ ) PAO-PA7, PB0-PB7 | $\mathrm{VOL}^{\text {OL }}$ | - | 0.4 | V |
| ( $\mathrm{LOAD}=1.6 \mathrm{~mA}$ ) DS, AS, R/ $\overline{\mathrm{W}}$ | VOL | - | 0.4 | V |
| Input High Voltage PAO-PA7, PBO-PB7, B0-B7 | $\mathrm{V}_{1} \mathrm{H}$ | VDD-2.0 | - | V |
| TIMER, $\overline{\mathrm{RO}}, \overline{\mathrm{RESET}}$ | $\mathrm{V}_{1} \mathrm{H}$ | $V_{D D}-0.8$ | - | V |
| OSC1 | $\mathrm{V}_{\text {IH }}$ | $V_{D D}-1.5$ | - | V |
| Input Low Voltage (All Inputs) | $\mathrm{V}_{\text {IL }}$ | - | 0.8 | V |
| Frequency of Operation Crystal | ${ }^{\text {fosc }}$ | 0.032 | 5.0 | MHz |
| External Clock | fosc | DC | 5.0 | MHz |
| Input Current $\overline{\text { RESET }}, \overline{\text { IRQ }}$, Timer, OSC1 | 1 in | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Three-State Output Leakage PAO-PA7, PBO-PB7, B0-B7 | ITSI | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Capacitance $\overline{\mathrm{RESET}}, \overline{\mathrm{RQ}}$, Timer | $\mathrm{C}_{\text {in }}$ | - | 8.0 | pF |
| Capacitance $\mathrm{DS}, \mathrm{AS}, \mathrm{R} / \overline{\mathrm{W}}, \mathrm{~A} 8-\mathrm{A} 15, \mathrm{PAO}-\mathrm{PA} 7, \mathrm{PBO}-\mathrm{PB} 7, \mathrm{BO}-\mathrm{B} 7$ | $\mathrm{C}_{\text {out }}$ | - | 12.0 | pF |

NOTE: Test conditions for Quiescent Current Values are: Port A and B programmed as inputs. $\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}$ for PA0-PA7, PB0-PB7, and B0-B7. $\mathrm{V}_{\text {IH }}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ for $\overline{\mathrm{RESET}}, \overline{\mathrm{RQ}}$, and Timer.

OSC1 input is a squarewave from $\mathrm{V}_{S S}+0.2 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$.
OSC2 output load (including tester) is 35 pF maximum.
Wait mode ( ${ }^{D D D}$ ) is affected linearly by this capacitance.

NOTE: References to PA5-7 pertain to CDP6805E2 and references to A13-15 pertain to CDP6805E3.

TABLE 1 - CONTROL TIMING ( $V_{S S}=0, T_{A}=T_{L}$ to $T_{H}$ )

|  |  | $\begin{aligned} \mathrm{V}_{\mathrm{DD}} & =3 \mathrm{~V} \\ \mathrm{f}_{\mathrm{OSC}} & =1 \mathrm{MHz} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \% \\ \mathrm{fOSC}^{2}=5 \mathrm{MHz} \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Characteristics | Symbol | Min | Typ | Max | Min | Typ | Max | Unit |
| 1/O Port Timing - Input Setup Time (Figure 3) | tPVASL | 500 | - | - | 250 | - | - | ns |
| Input Hold Time (Figure 3) | tASLPX | 100 | - | - | 100 | - | - | ns |
| Output Delay Time (Figure 3) | ${ }^{\text {t ASLPV }}$ | - | - | 0 | - | - | 0 | ns |
| Interrupt Setup Time (Figure 6) | IILASL | 2 | - | - | 0.4 | - | - | $\mu \mathrm{S}$ |
| Crystal Oscillator Startup Time (Figure 5) | toxov | - | 30 | 300 | - | 15 | 100 | ms |
| Wait Recovery Startup Time (Figure 7) | IJVASH | - | - | 10 | - | - | 2 | $\mu \mathrm{S}$ |
| Stop Recovery Startup Time (Crystal Oscillator) (Figure 8) | tILASH | - | 30 | 300 | - | 15. | 100 | ms |
| Required Interrupt Release (Figure 6) | tDSLIH | - | - | 5 | - | - | 1.0 | $\mu \mathrm{S}$ |
| Timer Pulse Width (Figure 7) | tric til | 0.5 | - | - | 0.5 | - | - | ${ }^{\text {teyc }}$ |
| Reset Pulse Width (Figure 5) | ${ }_{\text {t }}^{\text {RL }}$ | 5.2 | - | - | 1.05 | - | - | $\mu \mathrm{S}$ |
| Timer Period (Figure 7) | ttlti | 1.0 | - | - | 1.0 | - | - | ${ }_{\text {teyc }}$ |
| Interrupt Pulse Width Low (Figure 16) | tilit | 1.0 | - | - | 1.0 | - | - | $\mathrm{t}_{\text {cyc }}$ |
| Interrupt Pulse Period (Figure 16) | tILIL | * | - | - | * | - | - | ${ }_{\text {t }}^{\text {cyc }}$ |
| Oscillator Cycle Period (1/5 of $\mathrm{t}_{\text {cyc }}$ ) | tolol | 1000 | - | - | 200 | - | - | ms |
| OSC1 Pulse Width High | ${ }^{\mathrm{t}} \mathrm{OH}$ | 350 | - | - | 75 | - | - | ns |
| OSC1 Pulse Width Low | tol | 350 | - | - | 75 | - | - | ns |

*The minimum period $\mathrm{t}_{\mathrm{ILIL}}$ should not be less than the number of $\mathrm{t}_{\text {cyc }}$ cycles it takes to execute the interrupt service routine plus $20 \mathrm{t}_{\text {cyc }}$ cycles.


Fig. 2 - Equivalent test-load circuits.

$$
\begin{aligned}
& \left(V_{L O W}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{HIGH}}=\mathrm{V}_{\mathrm{DD}}-2^{\prime} \mathrm{V}, \mathrm{~V}_{\mathrm{DD}}=5 \pm 10 \%\right. \\
& \left.\mathrm{Temp}=0^{\circ} \text { to } 70^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}} \text { on Port }=50 \mathrm{pF}, \mathrm{f}_{\mathrm{S}} \mathrm{SC}=5 \mathrm{MHz}\right)
\end{aligned}
$$


*The address strobe of the first cycle of the next instruction as shown in Table 11

Fig. 3 - I/O port timing waveforms.

TABLE 2 - BUS TIMING $\left(T_{A}=T_{L}\right.$ to $\left.T_{H}, V_{S S}=0 \mathrm{~V}\right)$ See Figure 4

| Num | Characteristics | Symbol | $\begin{gathered} \mathrm{fOSC}=1 \mathrm{MHz}, \\ \mathrm{VDD}=3 \mathrm{~V} \\ 50 \mathrm{pF} \text { Load } \end{gathered}$ |  | $\begin{gathered} \mathrm{fOSC}=5 \mathrm{MHz} \\ \mathrm{VDD}=5 \mathrm{~V} \pm 10 \%, \\ 1 \mathrm{TL} \\ \text { and } 130 \mathrm{pF} \text { Load } \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| 1 | Cycle Time | $\mathrm{t}_{\mathrm{cyc}}$ | 5000 | DC | 1000 | DC | ns |
| 2 | Pulse Width, DS Low | PWEL | 2800 | - | 560 | - | ns |
| 3 | Pulse Width, DS High or $\overline{\mathrm{RD}}, \overline{\mathrm{Wr}}$, Low | PWEH | 1800 | - | 375 | - | ns |
| 4 | Clock Transition | $\mathrm{tr}_{\mathrm{r}}$, $\mathrm{t}_{\mathrm{f}}$ | - | 100 | - | 30 | ns |
| 8 | R/产 Hold | trwh | 10 | - | 10 | - | ns |
| 9 | Non-Muxed Address Hold | tah | 800 | - | 100 | - | ns |
| 11 | R/W Delay from DS Fall | ${ }_{\text {t }}^{\text {AD }}$ | - | 500 | - | 300 | ns |
| 16 | Non-Muxed Address Delay from AS Rise | ${ }^{\text {t } A D H}$ | 0 | 200 | 0 | 100 | ns |
| 17 | MPU Read Data Setup | tDSR | 200 | - | 115 | - | ns |
| 18 | Read Data Hold | tDHR | 0 | 1000 | 0 | 160 | ns |
| 19 | MPU Data Delay, Write | tDDW | - | 0 | - | 120 | ns |
| 21 | Write Data Hold | tDHW | 800 | - | 55 | - | ns |
| 23 | Muxed Address Delay from AS Rise | tBHD | 0 | 250 | 0 | 120 | ns |
| 24 | Muxed Address Valid to AS Fall | tASL | 600 | - | 55 | - | ns |
| 25 | Muxed Address Hold | taHL | 250 | 750 | 60 | 180 | ns |
| 26 | Delay DS Fall to AS Rise | tASD | 800 | - | 160 | - | ns |
| 27 | Pulse Width, AS High | PWASH | 850 | - | 175 | - | ns |
| 28 | Delay, AS Fall to DS Rise | ${ }^{\text {t }}$ ASED | 800 | - | 160 | - | ns |





Crystal Parameters Representative Frequencies

|  | $\mathbf{5 ~ M H z}$ | $\mathbf{4} \mathbf{M H z}$ | $\mathbf{1} \mathbf{M H z}$ |
| :---: | :---: | :---: | :---: |
| $\mathrm{RS} \max$ | $50 \Omega$ | $75 \Omega$ | $400 \Omega$ |
| C0 | 8 pF | 7 pF | 5 pF |
| C 1 | 0.02 pF | 0.012 pF | 0.008 pF |
| Q | 50 k | 40 k | 30 k |
| COSC1 | $15-30 \mathrm{pF}$ | $15-30 \mathrm{pF}$ | $15-40 \mathrm{pF}$ |
| COSC2 | $15-25 \mathrm{pF}$ | $15-25 \mathrm{pF}$ | $15-30 \mathrm{pF}$ |



Fig. 5 - Power-on reset and reset timing waveforms.


Fig. 6- $\overline{R Q Q}$ and $\overline{T C R}_{7}$ interrupt timing waveforms.



## Functional Pin Description

$V_{D D}$ and $V_{S S}-V_{D D}$ and $V_{S S}$ provide power to the chip. $V_{D D}$ provides power and $V_{S S}$ is ground.
$\overline{\mathrm{IRQ}}$ (Maskable Interrupt Request) - $\overline{\mathrm{IRQ}}$ is a level sensitive and edge sensitive input which can be used to request an interrupt sequence. The MPU completes the current instruction before it responds to the request. If IRQ is low and the interrupt mask bit (I-bit) in the Condition Code Register is clear, the MPU begins an interrupt sequence at the end of the current instruction. The interrupt circuit recognizes both a "Wire ORed" level as well as pulses on the $\overline{\mathrm{IRQ}}$ line (see Interrupt Section for more details). $\overline{\mathrm{IRQ}}$ requires an external resistor to VDD for "Wire OR" operation.
$\overline{\text { RESET }}$ - The $\overline{\text { RESET input is not required for start up but }}$ can be used to reset the MPU's internal state and provide an orderly software start up procedure. Refer to the RESET section for a detailed description.

TIMER - The TIMER input is used for clocking the on chip timer. Refer to TIMER section for a detailed description.

AS (Address Strobe) - Address Strobe (AS) is an output strobe used to indicate the presence of an address on the 8-bit multiplexed bus. The AS line is used to demultiplex the eight least significant address bits from the data bus. A latch controlled by Address Strobe should capture addresses on the negative edge. This output is capable of driving one standard TTL load and 130 pF and is available at fOSC $\div 5$ when the MPU is not in the WAIT or STOP states.

DS (Data Strobe) - This output is used to transfer data to or from a peripheral or memory. DS occurs anytime the MPU does a data read or write. DS also occurs when the MPU does a data transfer to or from the MPU's internal memory. Refer to Table 2 and Figure 4 for timing characteristics. This output is capable of driving one standard TTL
load and 130 pF . DS is a continuous signal at fOSC $\div 5$ when the MPU is not in WAIT or STOP state. Some bus cycles are redundant reads of op code bytes.
R/W (Read/Write) - The R/W output is used to indicate the direction of data transfer for both internal memory and I/O registers, and external peripheral devices and memories. This output is used to indicate to a selected peripheral whether the MPU is going to read or write data on the next Data Strobe (R/W low = processor write; R//W high = processor read). The $R / \bar{W}$ output is capable of driving one standard TTL load and 130 pF . The normal standby state is Read (high).

A8-A15 (High Order Address Lines) - The A8-A15 output lines constitute the higher order non-multiplexed addresses. Each output line is capable of driving one standard TTL load and 130pF.

B0-B7 (Address/Data Bus) - The BO-B7 bidirectional lines constitute the lower order addresses and data. These lines are multiplexed, with address present at Address Strobe time and data present at Data Strobe time. When in the data mode, these lines are bidirectional, transferring data to and from memory and peripheral devices as indicated by the R/W pin. As outputs in either the data or address modes, these lines are capable of driving one standard TTL load and 130 pF .

OSC1, OSC2 - The CDP6805E2/3 provides for two types of oscillator inputs - crystal circuit or external clock. The two oscillator pins are used to interface to a crystal circuit, as shown in Figure 5. If an external clock is used, it must be conected to OSC1. The input at these pins is divided by five to form the cycle rate seen on the AS and DS pins. The frequency range is specified by foSC. The OSC1 to bus transitions relationships are provided in Figure 9 for system designs using oscillators slower than 5 MHz .


92CS-38023R1
Fig. 9-OSC1 to bus transitions timing waveforms

Crystal - The circuit shown in Figure 5 is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for fOSC in the electrical characteristics table. An external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time.

External Clock - An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 10.


Fig. 10-External clock connection.

LI (Load Instruction) - This output is used to indicate that a fetch of the next opcode is in progress. LI remains low dur ing an External or Timer interrupt. The LI output is only used for certain debugging and test systems. For normal operations this pin is not connected. The LI output is capable of driving one standard TTL load and 50 pF . This signal overlaps Data Strobe.

PAO-PA7 - These eight pins constitute Input/Output Port $A$. Each line is individually programmed to be either an input or output under software control via its Data Direction Register as shown below. An 1/O pin is programmed as an output when the corresponding DDR bit is set to a "1," and as an input when it is set to a " 0 ". In the output mode the bits are latched and appear on the corresponding output pins. An MPU read of the port bits programmed as outputs reflect the last value written to that location. When programmed as an input, the input data bit(s) are not latched. An MPU read of the port bits programmed as inputs reflects the current status of the corresponding input pins. The Read/Write port timing is shown in Figure 3. See typical I/O Port Circuitry in Figure 11. During a Power-On Reset or external $\overline{R E S E T}$ all lines are configured as inputs (zero in Data Direction Register). The output port register is not initialized by reset. The TTL compatible three-state output buffers are capable of driving one standard TTL load and 50 pF . The DDR is a read/write register.

PB0-PB7 - These eight pins interface to Input/Output Port B. Refer to PAO-PA7 description for details of operation.


92CS-38025


Fig. 11 - Typical I/O port circuitry

TABLE 3 I/O PIN FUNCTIONS

| $\mathbf{R} / \bar{W}$ | DDR | I/O PIN FUNCTIONS |
| :---: | :---: | :--- |
| 0 | 0 | The I/O pin is in input mode. Data is written <br> into the output data latch. |
| 0 | 1 | Data is writeen into the output data latch <br> and output to the I/O pin. |
| 1 | 0 | The state of the I/O pin is read |
| 1 | 1 | The I/O pin is in an output mode. The output <br> data latch is read. |

## Functional Description

Throughout the following sections references to CDP6805E2 ;imply both the CDP6805E2 and the CDP6805E3. Values in parenthesis refer to the CDP6805E3.

## Memory Addressing

The CDP6805E2 is capable of addressing $8192(65,536)$ bytes of memory and $1 / O$ registers. The address space is divided into internal memory space and external memory space, as shown in Figure 12.

The internal memory space is located within the first 128 bytes of memory (first half of page zero) and is comprised of the I/O port locations, timer locations, and 112 bytes of RAM. The MPU can read from or write to any of these locations. A program write to on chip locations is repeated on the external bus to permit off chip memory to duplicate the content of on chip memory. Program reads to on chip loacations also appear on the external bus, but the MPU accepts data only from the addressed on chip location. Any read data appearing on the input bus is ignored.
The stack pointer is used to address data stored on the stack. Data is stored on the stack during interrupts and
subroutine calls. At power up, the stack pointer is set to $\$ 7 \mathrm{~F}$ and it is decremented as data is pushed onto the stack. When data is removed from the stack, the stack pointer is incremented. A maximum of 64 bytes of RAM is available for stack usage. Since most programs use only a small part of the allotted stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are usable for program data storage.

All memory locations above location \$007F are part of the external memory map. In addition, ten locations in the I/O portion of the lower 128 bytes of memory space, as shown in Figure 12, are part of the external memory map. All of the external memory space is user definable except the highest 10 locations. Locations \$1FF6 to \$1FFF (\$FFF6 to \$FFFF) of the external address space are reserved for interrupt and reset vectors (see Figure 12).

## Registers

The CDP6805E2 contains five registers as shown in the programming model in Figure 13. The interrupt stacking order is shown in Figure 14.

Accumulator (A) - This Accumulator is an 8-bit general purpose register used for arithmetic calculations and data manipulations.

Index Register ( X ) - The X register is an 8-bit register which is used during the indexed modes of addressing. It provides an 8-bit operand which is used to create an effective address. The index register is also used for data manipulations with the Read/Modify/Write type of instructions and as a temporary storage register when not performing addressing operations.
Program Counter (PC) - The program counter is a 13 -bit (16-bit) register that contains the address of the next instruction to be executed by the processor.


Fig. 12a - CDP6805E2 address map.


Fig. 12b - CDP6805E3 address map.


Fig. 13 - Programming model.


NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Fig. 14 - Stacking order.

STACK POINTER (SP) - The stack pointer is a 13-bit (16-bit) register containing the address of the next free location on the stack. When accessing memory, the seven most significant bits are permanently set to 0000001 ( 0000000001 ). They are appended to the six least-significant register bits to produce an address within the range of $\$ 007 \mathrm{~F}$ to $\$ 0040$. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. During external or power-on reset, and during a "reset stack pointer" instruction, the stack pointer is set to its upper limit (\$007F). Nested interrupts and/or subroutines may use up to 64 (decimal) locations, beyond which the stack pointer "wraps around" and points to its upper limit thereby losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five bytes.

CONDITION CODE REGISTER (CC) - The condition code register is a 5-bit register in which each bit is used to indicate the results of the instruction just executed. These
bits can be individually tested by a program and specific action taken as a result of their state. Each of the five bits is explained below.

Half Carry Bit $(\mathrm{H})$ - The H -bit is set to a one when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H -bit is useful in Binary Coded Decimal addition subroutines.

Interrupt Mask Bit (I) - When the I-bit is set, both the external interrupt and the timer interrupt are disabled. Clearing this bit enables the above interrupts. If an interrupt occurs while the l-bit is set, the interrupt is latched and will be processed when the 1 -bit is next cleared.

Negative Bit ( $N$ ) - When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logical one).

Zero Bit (Z) - When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

Carry Bit (C) - The C-bit is set when a carry or a borrow out of the ALU occurs during an arithmetic instruction. The C-bit is also modified during bit test, shift, rotate, and branch types of instruction.

## Resets

The CDP6805E2 has two reset modes: an active low external reset pin ( $\overline{\text { RESET }})$ and a Power On Reset function; refer to Figure 5.
$\overline{\operatorname{RESET}}$ (Pin \#1) - The $\overline{\text { RESET }}$ input pin is used to reset the MPU and provide an orderly software start up procedure. When using the external reset mode, the RESET pin must stay low for a minimum of one $t_{c y c}$. The $\overline{R E S E T}$ pin is provided with a Schmitt Trigger to improve its noise immunity capability.

Power On Reset - The Power On Reset occurs when a positive transition is detected on VDD. The Power On Reset is used strictly for power turn on conditions and should not be used to detect any drops in the power supply voltage. There is no provision for a power down reset. The power on circuitry provides for a $1920 t_{\text {cyc }}$ delay from the time of the first oscillator operation. If the external reset pin is low at the end of the $1920 \mathrm{t}_{\text {cyc }}$ time out, the processor remains in the reset condition.
Either of the two types of reset conditions causes the following to occur:

- Timer control register interrupt request bit (bit 7) is cleared to a " 0 ".
- Timer control register interrupt mask bit (bit 6) is set to a"1".
- All data direction register bits are cleared to a "0" (inputs).
- Stack pointer is set to \$007F
- The address bus is forced to the reset vector (\$1FFE, \$1FFF (\$FFFE, \$FFFF)
- Condition code register interrupt mask bit (I) is set to a " 1 "
- STOP and WAIT latches are reset.
- External interrupt latch is reset.

All other functions, such as other registers (including output ports) the timer, etc., are not cleared by the reset conditions.

## Interrupts

The CDP6805E2 is capable of operation with three different interrupts, two hardware (timer interrupt and external interrupt) and one software (SWI). When any of these interrupts occur, normal processing is suspended at the end of the current instruction execution. All of the program registers (the machine state) are pushed onto the stack; refer to Figure 14 for stacking order. The appropriate vector pointing to the starting address of the interrupt service routine is then fetched; refer to Figure 15 for the interrupt sequence.

The priority of the various interrupts from highest to lowest is as follows:

$$
\text { RESET } \rightarrow \star \rightarrow \text { External Interrupt } \rightarrow \text { Timer Interrupt }
$$

from $\$ 01$ to $\$ 00$ ) an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the codition code register is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I-bit in the condition code register is set. This masks further interrupts until the present one is serviced. The processor now vectors to the timer interrupts service routine. The address for this service routine is specified by the contents of \$1FF8 and \$1FF9 (\$FFF8 and \$FFF9). The contents of \$1FF6 and \$1FF7 (\$FFF6 and \$FFF7) specify the service routine. Also, software must be used to clear the timer interrupt request bit (TCR7). At the end of the time interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.

External Interrupt - If the interrupt mask bit of the condition code register is cleared and the external interrupt pin $\overline{\mathbb{R Q Q}}$ is "low", then the external interrupt occurs. The action of the external interrupt is identical to the timer interrupt with the exception that the service routine addres is specified by the contents of \$1FFA and \$1FFB (\$FFFA and \$FFFB). The interrupt logic recognizes both a "wire ORed" level and pulses on the external interrupt line. Figure 16 shows both a functional diagram and timing for the interrupt line. The timing diagram shows two different treatments of the interrupt line ( $\overline{\mathrm{RQ}})$ to the processor. The first configuration shows many interrupt lines "wire ORed" to form the interrupts at the processor. Thus, if after servicing an interrupt the $\overline{\mathrm{IRQ}}$ remains low, then the next interrupt is recognized. The second method is single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service routine. Once a pulse occurs, the next pulse should not occur until the MPU software has exited the routine (an RTI occurs). This time (tILIL) is obtained by adding 20 instruction cycles (one cycle $\mathrm{t}_{\text {cyc }}=5 / \mathrm{fOSC}$ ) to the total number of cycles it takes to complete the service routine including the RTI instruction; refer to Figure 6.

Software Interrupt (SWI) - The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask in the condition code register. The service routine address is specified by the contents of memory locations \$1FFC and \$1FFD (\$FFFC and \$FFFD). See Figure 15 for interrupt and instruction Processing Flowchart.

The following three functions are not strictly interrupts; however, they are tied very closely to the interrupts. These functions are RESET, STOP, WAIT.
$\overline{\text { RESET }}$ - The $\overline{\text { RESET input pin and the internal Power On }}$ Reset function each cause the program to vector to an initialization program. This vector is specified by the contents of memory locations \$1FFE and \$1FFF (\$FFFE and \$FFFF). The interrupt mask of the condition code register is also set. Refer to RESET section for details.

Timer Interrupt - If the timer mask bit (TCR6) is cleared, then each time the timer decrements to zero (transitions

[^23]

Fig. 15 - Interrupt and instruction processing flowchart.

## CDP6805E2, CDP6805E2C, CDP6805E3, CDP6805E3C

(a) Interrupt Functional Diagram

(b) Interrupt Mode Diagram

$\overline{\mathrm{RO}}(\mathrm{MPU})$

(2)


Pulse Condition
The minimum pulse width ( $\mathrm{t} / \mathrm{LIH}$ ) is one $t_{\text {cyc }}$. The period tILIL should not be less than the number of $\mathrm{t}_{\mathrm{cyc}}$ cycles it takes to execute the interrupt service routine plus $20 t_{\text {cyc }}$ cycles.

Fig. 16 - External interrupt.

STOP - The STOP instruction places the CDP6805E2 in a low power consumption mode. In the STOP function the internal oscillator is turned off, causing all internal processing and the timer to be halted; refer to Figure 17. The DS and AS lines go to a low state and the R/W line goes to a high state. The multiplexed address/data bus goes to the data input state. The high order address lines remain at the address of the next instruction. The MPU remains in the STOP mode until an external interrupt or reset occurs; refer to Figure 8 and 17.


Fig. 17 - Stop function flowchart
During the STOP mode, timer control register (TCR) bits 6 and 7 are altered to remove any pending timer interrupt requests and to disable any further timer interrupts. External interrupts are enabled in the condition code register. All other registers and memory remain unaltered. All I/O lines remain unchanged.
WAIT - The WAIT instruction places the CDP6805E2 in a low power consumption mode, but the WAIT mode consumes somewhat more power than the STOP mode; refer to Table 1. In the WAIT function, the internal clock is disabled from all internal circuitry except the Timer circuit, refer to Figure 18. Thus, all internal processing is halted
except the Timer, which is allowed to count in a normal sequence. The R/ $\bar{W}$ line goes to a high state, the multiplexed address/data bus goes to the data input state, and the DS and AS lines go to the low state. The high order address lines remain at the address of the next instruction. The MPU remains in this state until an external interrupt, timer interrupt, or a reset occurs; refer to Figures 7 and 18.

During the WAIT mode, the I-bit in the condition code register is cleared to enable interrupts. All other registers, memory, and I/O lines remain in their last state. The timer may be enabled to allow a periodic exit from the WAIT mode. If an external and a timer interrupt occur at the same time, the external interrupt is serviced first; then, if the timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer WAIT interrupt) is serviced since the MCU is no longer in the WAIT mode.

## Timer

The MPU timer contains a single 8-bit software programmable counter with 7-bit software selectable prescaler. The counter may be preset under program control and decrements towards zero. When the counter decrements to zero, the timer interrupt request bit, i.e., bit 7 of the Timer Control Register (TCR) is set. Then if the timer interrupt is not masked, i.e., bit 6 of the TCR and the 1-bit in the Condition Code Register are both cleared, the processor receives an interrupt. After completion of the current instruction, the processor proceeds to the store the appropriate registers on the stack, and then fetches the timer vector address from locations \$1FF8 and \$1FF9 (\$FFF8 and \$FFF9) in order to begin servicing the interrupt, unless it was in locations \$1FF6 and \$1FF7 (\$FFF6 and \$FFF7) the WAIT mode.
The counter continues to count after it reaches zero, allowing the software to determine the number of internal or external input clocks since the timer interrupt request bit was set. The counter may be read at any time by the processor without distrubing the count. The contents of the counter becomes stable prior to the read portion of a cycle and does not change during the read. The timer interrupt request bit remains set until cleared by the software. If this happens before the timer interrupt is serviced, the interrupt is lost. TCR7 may also be used as a scanned status bit in a non-interrupt mode of operation (TCR $=1$ ).
The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. Bit 0 , bit 1 , and bit 2 of the TCR are programmed to choose the appropriate prescaler output which is used as the counter input. The processor cannot write into or read from the prescaler; however, its contents are cleared to all "0's" by the write operation into TCR when bit 3 of the written data equals 1, which allows for truncation free counting.

The Timer input can be configured for three different operating modes, plus a disable mode depending on the value written to the TCR4, TCR5 control bits. Refer to the Timer Control Register section.

Timer Input Mode 1 - If TCR4 and TCR5 are both programmed to a " 0 ", the input to the Timer is from an internal clock and the Timer input is disabled. The internal clock mode can be used for periodic interrupt generation, as well


Fig. 18 - Wait function flowchart.
as a reference in frequency and event measurement. The internal clock is the instruction cycle clock and is coincident with Address Strobe (AS) except during a WAIT instruction. During a WAIT instruction the AS pin goes to a low state but the internal clock to the Timer continues to run at its normal rate.

Timer Input Mode 2 - With TCR4 = 1 and TCR5=0, the internal clock and the TIMER input pin are ANDed together to form the Timer input signal. This mode can be used to measure external pulse widths. The external pulse simply turns on the internal clock for the duration of the pulse. The resolution of the count in this mode is $\pm 1$ clock and therefore accuracy improves with longer input pulse widths.

Timer Input Mode 3 - If TCR4 $=0$ and TCR5 $=1$, then all inputs to the Timer are disabled.

Timer Input Mode 4 - If TCR4 $=1$ and TCR5 $=1$, the internal clock input to the Timer is disabled and the TIMER input pin becomes the input to the Timer. The external Timer pin can, in this mode, be used to count external events as well as external frequencies for generating periodic interrupts.

Figure 19 shows a block diagram of the Timer subsystem. Power-on Reset and the STOP instruction cause the counter to be set to \$FO.

## CDP6805E2, CDP6805E2C, CDP6805E3, CDP6805E3C



NOTES:

1. Prescaler and 8-bit counter are clocked falling edge of the internal clock (AS) or externa input.
2. Counter is written to during Data Strobe (DS) and counts down continuously.

92CM-38034R
Fig. 19 - Timer block diagram.

## Timer Control Register (TCR)

| 7 | 6 | 5 | 4 |  |  |  | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TCR7 | TCR6 | TCR5 | TCR4 | TCR3 | TCR2 | TCR1 | TCR0 |

All bits in this register except bit 3 are Read/Write bits.
TCR7 - Timer interrupt request bit: bit used to indicate the timer interrupt when it is logic " 1 ".

1 - Set whenever the counter decrements to zero, or under progratn control.
0 - Cleared on external reset, power-on reset, STOP instruction, or program control.

TCR6 - Timer interrupt mask bit: when this bit is a logic " 1 " it inhibits the timer interrupt to the processor

1 - Set on external reset, power-on reset, STOP instruction, or program control.
0 - Cleared under program control.
TCR5 - External or internal bit: selects the input clock source to be either the external timer pin or the internal clock. (Unaffected by $\overline{\mathrm{RESET}}$.)

1 - Select external clock source
0 - Select internal clock source (AS)
TCR4 - External enable bit: control bit used to enable the external timer pin. (Unaffected by RESET.)

1 - Enable external timer pin.
0 - Disable external timer pin.

TCR5 TCR4

| 0 | 0 | Internal clock (AS) to Timer |
| :---: | :---: | :--- |
| 0 | 1 | AND of internal clock (AS) and TIMER <br> pin to Timer |
| 1 | 0 | Inputs to Timer disabled |
| 1 | 1 | TIMER pin to Timer |

Refer to Figure 19 for Logic Representation.

TCR3 - Timer Prescaler Reset bit: writing a " 1 " to this bit resets the prescaler to zero. A read of this location always indicates a " 0 ." (Unaffected by RESET.)

TCR2, TCR1, TCR0 - Prescaler address bits: decoded to select one of eight taps on the prescaler. (Unaffected by $\overline{\mathrm{RESET}}$.

| Prescaler |  |  |  |
| :---: | :---: | :---: | :---: |
| TCR2 | TCR1 | TCR0 | Result |
| 0 | 0 | 0 | $\div 1$ |
| 0 | 0 | 1 | $\div 2$ |
| 0 | 1 | 0 | $\div 4$ |
| 0 | 1 | 1 | $\div 8$ |
| 1 | 0 | 0 | $\div 16$ |
| 1 | 0 | 1 | $\div 32$ |
| 1 | 1 | 0 | $\div 64$ |
| 1 | 1 | 1 | $\div 128$ |

## INSTRUCTION SET

The MPU has a set of 61 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

REGISTER/MEMORY INSTRUCTIONS - Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 4.

READ/MODIFY/WRITE INSTRUCTIONS - These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the: read/modify/write sequence since it does not modify the value. Refer to Table 5.

BRANCH INSTRUCTIONS - This set of instructions branches if a particular condition is met, otherwise no operation is performed. Branch instructions are two byte instructions. Refer to Table 6.

BIT MANIPULATION INSTRUCTIONS - The MPU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space, where all port registers, port DDRs, timer, timer control, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test and branch functions are all implemented with a single instruction. For the test and branch instructions the value of the bit tested is also placed in the carry bit of the Condition Code Register. Refer to Table 7 for instruction cycle timing.

CONTROL INSTRUCTIONS - These instructions are register reference instructions and are used to control processor operation during program execution. Refer to Table 8 for instruction cycle timing.

ALPHABETICAL LISTING - The complete instruction set is given in alphabetical order in Table 9.

OPCODE MAP SUMMARY - Table 10 is an opcode map for the instructions used on the MCU.

## ADDRESSING MODES

The MPU uses ten different addressing modes to give the programmer an opportunity to optimize the code to all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) permit tables throughout memory. Short and long absolute addressing is also included. Two byte
direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory. Table 9 shows the addressing modes for each instruction, with the effects each instruction has on the Condition Code Register. An opcode map is shown in Table 10.
The term "Effective Address" or EA is used in describing the various addressing modes, which is defined as the address to or from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate "contents of," an arrow indicates "is replaced by" and a colon indicates concatenation of two bytes.

Inherent - In inherent instructions all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, and no other arguments, are included in this mode.

Immediate - In immediate addressing, the operand is contained in the byte immediately following the opcode. Immediate addressing is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

$$
E A=P C+1 ; P C-P C+2
$$

Direct - In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two byte instruction. This includes all on-chip RAM and 1/O registers and up to 128 bytes of off-chip ROM. Direct addressing is efficient in both memory and speed.

$$
\begin{aligned}
& \qquad \mathrm{EA}=(\mathrm{PC}+1) ; \mathrm{PC}-\mathrm{PC}+2 \\
& \text { Address Bus High }-0 ; \text { Address Bus Low }-(\mathrm{PC}+1)
\end{aligned}
$$

Extended - in the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing modes are capable of referencing arguments anywhere in memory with a single three byte instruction.

$$
\begin{gathered}
\qquad E A=(P C+1):(P C+2) ; P C-P C+3 \\
\text { Address Bus High-(PC }+1) \text {; Address Bus Low- }(P C+2)
\end{gathered}
$$

Indexed, No-Offset - In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8 -bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is used to move a pointer through a table or to address a frequently referenced RAM or 1/O location.

$$
E A=X ; P C-P C+1
$$

Address Bus High-0; Address Bus Low - X

TABLE 4 - REGISTER/MEMORY INSTRUCTIONS

|  |  | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Immediate |  |  | Direct |  |  | Extended |  |  | Indexed (No Offset) |  |  | Indexed (8-Bit Offset) |  |  | Indexed (16-Bit Offset) |  |  |
| Function | Mnemonic | Op <br> Code | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | \# Cycles | Op Code | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | \# Cycles | Op <br> Code | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | $\begin{gathered} \# \\ \text { Cycles } \end{gathered}$ | Op <br> Code | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | \# Cycles | Op Code | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ |  | Op Code | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | \# Cycles |
| Load A from Memory | LDA | A6 | 2 | 2 | B6 | 2 | 3 | C6 | 3 | 4 | F6 | 1 | 3 | E6 | 2 | 4 | D6 | 3 | 5 |
| Load X from Memory | LDX | AE | 2 | 2 | BE | 2 | 3 | CE | 3 | 4 | FE | 1 | 3 | EE | 2 | 4 | DE | 3 | 5 |
| Store A in Memory | STA | - | - | - | B7 | 2 | 4 | C7 | 3 | 5 | F7 | 1 | 4 | E7 | 2 | 5 | D7 | 3 | 6 |
| Store X in Memory | STX | - | - | - | BF | 2 | 4 | CF | 3 | 5 | FF | 1 | 4 | EF | 2 | 5 | DF | 3 | 6 |
| Add Memory to A | ADD | $A B$ | 2 | 2 | BB | 2 | 3 | CB | 3 | 4 | FB | 1 | 3 | EB | 2 | 4 | DB | 3 | 5 |
| Add Memory and Carry to A | ADC | A9 | 2 | 2 | 89 | 2 | 3 | C9 | 3 | 4 | F9 | 1 | 3 | E9 | 2 | 4 | D9 | 3 | 5 |
| Subtract Memory | SUB | AO | 2 | 2 | B0 | 2 | 3 | CO | 3 | 4 | FO | 1 | 3 | EO | 2 | 4 | D0 | 3 | 5 |
| Subtract Memory from A with Borrow | SBC | A2 | 2 | 2 | B2 | 2 | 3 | C2 | 3 | 4 | F2 | 1 | 3 | E2 | 2 | 4 | D2 | 3 | 5 |
| AND Memory to A | AND | A4 | 2 | 2 | B4 | 2 | 3 | C4 | 3 | 4 | F4 | 1 | 3 | E4 | 2 | 4 | D4 | 3 | 5 |
| OR Memory with A | ORA | AA | 2 | 2 | BA | 2 | 3 | CA | 3 | 4 | FA | 1 | 3 | EA | 2 | 4 | DA | 3 | 5 |
| Exclusive OR Memory with A | EOR | A8 | 2 | 2 | B8 | 2 | 3 | C8 | 3 | 4 | F8 | 1 | 3 | E8 | 2 | 4 | D8 | 3 | 5 |
| Arithmetic Compare A with Memory | CMP | A1 | 2 | 2 | 81 | 2 | 3 | C1 | 3 | 4 | F1 | 1 | 3 | E1 | 2 | 4 | D1 | 3 | 5 |
| Arithmetic Compare $X$ with Memory | CPX | A3 | 2 | 2 | B3 | 2 | 3 | C3 | 3 | 4 | F3 | 1 | 3 | E3 | 2 | 4 | D3 | 3 | 5 |
| Bit Test Memory with A (Logical Compare) | BIT | A5 | 2 | 2 | B5 | 2 | 3 | C5 | 3 | 4 | F5 | 1 | 3 | E5 | 2 | 4 | D5 | 3 | 5 |
| Jump Unconditional | JMP | - | - | - | BC | 2 | 2 | CC | 3 | 3 | FC | 1 | 2 | EC | 2 | 3 | DC | 3 | 4 |
| Jump to Subroutine | JSR | - | - | - | BD | 2 | 5 | CD | 3 | 6 | FD | 1 | 5 | ED | 2 | 6 | DD | 3 | 7 |

TABLE 5 - READ/MODIFY/WRITE INSTRUCTIONS

|  |  | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Inherent (A) |  |  | Inherent ( X ) |  |  | Direct |  |  | Indexed (No Offset) |  |  | Indexed (8-Bit Offset) |  |  |
| Function | Mnemonic | $\begin{gathered} \text { Op } \\ \text { Code } \end{gathered}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | $\begin{gathered} \# \\ \text { Cycles } \end{gathered}$ | $\begin{gathered} \text { Op } \\ \text { Code } \end{gathered}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | \# Cycles | $\begin{aligned} & \text { Op } \\ & \text { Code } \end{aligned}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | \# Cycles | Op Code | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | $\begin{gathered} \# \\ \text { Cycles } \end{gathered}$ | Op Code | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | $\begin{gathered} \# \\ \text { Cycles } \end{gathered}$ |
| Increment | INC | 4C | 1 | 3 | 5C | 1 | 3 | 3C | 2 | 5 | 7C | 1 | 5 | 6C | 2 | 6 |
| Decrement | DEC | 4A | 1 | 3 | 5A | 1 | 3 | 3A | 2 | 5 | 7A | 1 | 5 | 6A | 2 | 6 |
| Clear | CLR | 4F | 1 | 3 | 5 F | 1 | 3 | 3 F | 2 | 5 | 7F | 1 | 5 | 6 F | 2 | 6 |
| Complement | COM | 43 | 1 | 3 | 53 | 1 | 3 | 33 | 2 | 5 | 73 | 1 | 5 | 63 | 2 | 6 |
| Negate (2's Complement) | NEG | 40 | 1 | 3 | 50 | 1 | 3 | 30 | 2 | 5 | 70 | 1 | 5 | 60 | 2 | 6 |
| Rotate Left Thru Carry | ROL | 49 | 1 | 3 | 59 | 1 | 3 | 39 | 2 | 5 | 79 | 1 | 5 | 69 | 2 | 6 |
| Rotate Right Thru Carry | ROR | 46 | 1 | 3 | 56 | 1 | 3 | 36 | 2 | 5 | 76 | 1 | 5 | 66 | 2 | 6 |
| Logical Shift Left | LSL | 48 | 1 | 3 | 58 | 1 | 3 | 38 | 2 | 5 | 78 | 1 | 5 | 68 | 2 | 6 |
| Logical Shift Right | LSR | 44 | 1 | 3 | 54 | 1 | 3 | 34 | 2 | 5 | 74 | 1 | 5 | 64 | 2 | 6 |
| Arithmetic Shift Right | ASR | 47 | 1 | 3 | 57 | 1 | 3 | 37 | 2 | 5 | 77 | 1 | 5 | 67 | 2 | 6 |
| Test for Negative or Zero | TST | 4D | 1 | 3 | 5D | 1 | 3 | 3D | 2 | 4 | 7 D | 1 | 4 | 6D | 2 | 5 |

TABLE 6 - BRANCH INSTRUCTIONS

|  |  | Relative Addressing Mode |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Function | Mnemonic | Op Code | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | Cycles |
| Branch Always | BRA | 20 | 2 | 3 |
| Branch Never | BRN | 21 | 2 | 3 |
| Branch IFF Higher | BHI | 22 | 2 | 3 |
| Branch IFF Lower or Same | BLS | 23 | 2 | 3 |
| Branch IFF Carry Clear | BCC | 24 | 2 | 3 |
| (Branch IFF Higher or Same) | (BHS) | 24 | 2 | 3 |
| Branch IFF Carry Set | BCS | 25 | 2 | 3 |
| (Branch IFF Lower) | (BLO) | 25 | 2 | 3 |
| Branch IFF Not Equal | BNE | 26 | 2 | 3 |
| Branch IFF Equal | BEO | 27 | 2 | 3 |
| Branch IFF Half Carry Clear | BHCC | 28 | 2 | 3 |
| Branch IFF Half Carry Set | BHCS | 29 | 2 | 3 |
| Branch IFF Plus | BPL | 2A | 2 | 3 |
| Branch IFF Minus | BMI | 2B | 2 | 3 |
| Branch IFF Interrupt Mask Bit is Clear | BMC | 2 C | 2 | 3 |
| Branch IFF Interrupt Mask Bit is Set | BMS | 2D | 2 | 3 |
| Branch IFF Interrupt Line is Low | BIL | 2 E | 2 | 3 |
| Branch IFF Interrupt Line is High | BIH | 2 F | 2 | 3 |
| Branch to Subroutine | BSR | AD | 2 | 6 |

TABLE 7 - BIT MANIPULATION INSTRUCTIONS

| Function | Mnemonic | Addressing Modes |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit Set/Clear |  |  | Bit Test and Branch |  |  |
|  |  | Op <br> Code | Bytes | Cycles | $\begin{aligned} & \text { Op } \\ & \text { Code } \end{aligned}$ | Bytes | \# Cycles |
| Branch IFF Bit $n$ is Set | BRSET $\cap(n=0 \ldots 7)$ | - | - | - | $2 \cdot n$ | 3 | 5 |
| Branch IFF Bit $n$ is Clear | BRCLR $\cap(n=0 \ldots 7)$ | - | - | - | $01+2 \cdot n$ | 3 | 5 |
| Set Bit $n$ | BSET $n(n=0 \ldots 7)$ | $10+2 \cdot n$ | 2 | 5 | - | - | - |
| Clear Bit n | BCLR $n(n=0 \ldots 7)$ | $11+2 \cdot n$ | 2 | 5 | - | - | - |

TABLE 8 - CONTROL INSTRUCTIONS

|  | Inherent |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Function | Mnemonic | Op <br> Code | $\#$ <br> Bytes | $\#$ <br> Cycles |
| Transter A to X | TAX | 97 | 1 | 2 |
| Transfer X to A | TXA | $9 F$ | 1 | 2 |
| Set Carry Bit | SEC | 99 | 1 | 2 |
| Clear Carry Bit | CLC | 98 | 1 | 2 |
| Set Interrupt Mask Bit | SEI | $9 B$ | 1 | 2 |
| Clear Interrupt Mask Bit | CLI | $9 A$ | 1 | 2 |
| Software Interrupt | SWI | 83 | 1 | 10 |
| Return from Subroutine | RTS | 81 | 1 | 6 |
| Return from Interrupt | RTI | 80 | 1 | 9 |
| Reset Stack Pointer | RSP | $9 C$ | 1 | 2 |
| No-Operation | NOP | 90 | 1 | 2 |
| Stop | STOP | $8 E$ | 1 | 2 |
| Wait | WAIT | $8 F$ | 1 | 2 |

TABLE 9 - INSTRUCTION SET

|  | Addressing Modes |  |  |  |  |  |  |  |  |  | Condition Codes |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Inherent | Immediate | Direct | Extended | Relative | Indexed (No Offset) | Indexed (8 Bits) | Indexed (16 Bits) |  | Bit <br> Test $\&$ Branch | H | 1 | N | Z | C |
| ADC |  | X | $x$ | $x$ |  | X | X | X |  |  | $\Lambda$ | $\bullet$ | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| ADD |  | X | X | X |  | X | X | X |  |  | $\Lambda$ | - | $\Lambda$ | , | $\Lambda$ |
| AND |  | X | X | X |  | X | X | X |  |  | $\bullet$ | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| ASL | X |  | X |  |  | X | X |  |  |  | - | $\bullet$ | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| ASR | X |  | X |  |  | X | $\times$ |  |  |  | $\bullet$ | $\bullet$ | $\Lambda$ | 人 | $\Lambda$ |
| BCC |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| BCLR |  |  |  |  |  |  |  |  | $x$ |  | $\bullet$ | $\bullet$ | - | - | \% |
| BCS |  |  |  |  | $x$ |  |  |  |  |  | $\bullet$ | $\bullet$ | - | - | $\bullet$ |
| BEQ |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | $\bullet$ | - | $\bullet$ |
| BHCC |  |  |  |  | $x$ |  |  |  |  |  | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| BHCS |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | - | - | $\bullet$ |
| BHI |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | - | $\bullet$ | - |
| BHS |  |  |  |  | X |  |  |  |  |  | - | - | - | - | - |
| BIH |  |  |  |  | X |  |  |  |  |  | - | $\bullet$ | - | - | $\bullet$ |
| BIL |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | - | $\bullet$ |
| BIT |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| BLO |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| BLS |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ |
| BMC |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| BMI |  |  |  |  | X |  |  |  |  |  | - | $\bullet$ | $\bullet$ | - | $\bullet$ |
| BMS |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | $\bullet$ | $\bullet$ |
| BNE |  |  |  |  | X |  |  |  |  |  | - | - | - | - | $\bullet$ |
| BPL |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | $\bullet$ | - | $\bullet$ |
| BRA |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | - | $\bullet$ |
| BRN |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | $\bullet$ | - | $\bullet$ |
| BRCLR |  |  |  |  |  |  |  |  |  | X | $\bullet$ | $\bullet$ | - | - | $\Lambda$ |
| BRSET |  |  |  |  |  |  |  |  |  | X | - | - | $\bullet$ | - | $\Lambda$ |
| BSET |  |  |  |  |  |  |  |  | X |  | $\bullet$ | - | $\bullet$ | - | $\bullet$ |
| BSR |  |  |  |  | X |  |  |  |  |  | - | - | - | - | $\bullet$ |
| CLC | X |  |  |  |  |  |  |  |  |  | - | $\bullet$ | $\bullet$ | - | 0 |
| CLI | X |  |  |  |  |  |  |  |  |  | - | 0 | $\bullet$ | $\bullet$ | $\bullet$ |
| CLR | X |  | X |  |  | X | X |  |  |  | - | - | 0 | 1 | $\bigcirc$ |
| CMP |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| COM | X |  | X |  |  | X | X |  |  |  | $\bullet$ | - | $\Lambda$ | $\Lambda$ | 1 |
| CPX |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| DEC | X |  | X |  |  | X | X |  |  |  | $\bullet$ | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| EOR |  | X | $\times$ | $x$ |  | X | X | X |  |  | $\bullet$ | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| INC | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| JMP |  |  | X | $x$ |  | X | X | X |  |  | - | $\bullet$ | - | $\bullet$ | $\bigcirc$ |
| JSR |  |  | X | $x$ |  | X | X | X |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| LDA |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | A | $\bullet$ |
| LDX |  | X | X | X |  | X | X | X |  |  | - | - | ^ | $\Lambda$ | $\bigcirc$ |
| LSL | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| LSR | X |  | X |  |  | X | X |  |  |  | - | - | 0 | $\Lambda$ | $\Lambda$ |
| NEG | X |  | X |  |  | X | X |  |  |  | $\bullet$ | - | K | K | , |
| NOP | X |  |  |  |  |  |  |  |  |  | - | - | $\bullet$ | - | $\bullet$ |
| ORA |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bigcirc$ |
| ROL | X |  | X |  |  | X | X |  |  |  | - | $\bullet$ | $\Lambda$ | K | A |
| ROR | X |  | X |  |  | X | X |  |  |  | $\bullet$ | $\bullet$ | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| RSP | X |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bigcirc$ |
| RTI | X |  |  |  |  |  |  |  |  |  | ? | ? | ? | ? | ? |
| RTS | X |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| SBC |  | X | X | X |  | X | X | X |  |  | $\bullet$ | $\bullet$ | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| SEC | X |  |  |  |  |  |  |  |  |  | - | $\bullet$ | $\bullet$ | $\bullet$ | 1 |
| SEI | X |  |  |  |  |  |  |  |  |  | $\bullet$ | 1 | $\bullet$ | $\bullet$ | $\bullet$ |
| STA |  |  | X | X | - | X | X | X |  |  | - | $\bullet$ | $\Lambda$ | $\Lambda$ | $\bullet$ |
| STOP | X |  |  |  |  |  |  |  |  |  | - | 0 | $\bullet$ | $\bullet$ | $\bullet$ |
| STX |  |  | X | X |  | X | X | X |  |  | - | $\bullet$ | $\Lambda$ | $\Lambda$ | $\bullet$ |
| SUB |  | X | X | X |  | X | X | X |  |  | $\bigcirc$ | $\bigcirc$ | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| SWI | X |  |  |  |  |  |  |  |  |  | - | 1 | - | $\bullet$ | $\bullet$ |
| TAX | X |  |  |  |  |  |  |  |  |  | - | $\bigcirc$ | $\bigcirc$ | $\sigma$ | $\bigcirc$ |
| TST | X |  | X |  |  | X | X |  |  |  | - | $\bullet$ | $\Lambda$ | $\Lambda$ | $\bullet$ |
| TXA | X |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bigcirc$ |
| WAIT | X |  |  |  |  |  |  |  |  |  | $\bullet$ | 0 | $\bullet$ | $\bigcirc$ | $\bigcirc$ |

Condition Code Symbols

H Half Carry (From Bit 3)
1 Interrupt Mask
$N$ Negative (Sign Bit)
$Z$ Zero
C Carry/Borrow
$\Delta$ Test and Set if True: Cleared Otherwise

- Not Affected

Load CC Register From Stack
0 Cleared
1 Set

TABLE 10 - CDP6805E2 INSTRUCTION SET OPCODE MAP


## Abbreviations for Address Modes

LEGEND

| INH | Inherent |
| :--- | :--- |
| IMM | Immediate |
| DIR | Direct |
| EXT | Evtended |
| REL | Relative |
| BSC | Bit Set/ Clear |
| BTB | Bit Test and Branch |
| IX | Indexed (No Offset) |
| IX1 | Indexed, 1 Byte (8-Bit) Offset |
| IX2 | Indexed, 2 Byte (16-Bit) Offset |
| $*$ | CMOS Versions Only |



Indexed, 8-bit Offset - Here the EA is obtained by adding the contents of the byte following the opcode to that of the index register. The operand is therefore located anywhere within the lowest 511 memory locations. For example, this mode of addressing is useful for selecting the $m$-th element in an $n$ element table. All instructions are two bytes. The contents of the index register $(X)$ is not changed. The contents of ( $\mathrm{PC}+1$ ) is an unsigned 8 -bit integer. One byte offset indexing permits look-up tables to be easily accessed in either RAM or ROM.

$$
E A=X+(P C+1) ; P C-P C+2
$$

Address Bus High - K; Address Bus Low $-X+(P C+1)$
Where: $K=$ The carry from the addition of $X+(P C+1)$
Indexed, 16-Bit Offset - In the indexed, 16-bit offset addressing mode the effective address is the sum of the contents of the unsigned 8 -bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed 8-bit offset, except that this three byte instruction allows tables to be anywhere in memory (e.g., jump tables in ROM). The content of the index register is not changed.

$$
\begin{aligned}
E A= & X+[(P C+1):(P C+2)] ; P C-P C+3 \\
& \text { Address Bus High }-(P C+1)+K ; \\
& \text { Address Bus Low }-X+(P C+2) \\
\text { Where: } K= & \text { The carry from the addition of } X+(P C+2)
\end{aligned}
$$

Relative - Relative addressing is only used in branch instructions. In relative addressing the contents of the 8 -bit signed byte following the opcode (the offset) is added to the PC if and only if the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is limited to the range of -126 to +129 bytes from the branch instruction opcode location.

$$
\begin{gathered}
E A=P C+2+(P C+1) ; P C-E A \text { if branch taken; } \\
\text { otherwise } P C-P C+2
\end{gathered}
$$

Bit Set/Clear - Direct addressing and bit addressing are combined in instructions which set and clear individual memory and I/O bits. In the bit set and clear instructions, the byte is specified as a direct address in the location following the opcode. The first 256 addressable locations are thus accessed. The bit to be modified within that byte is specified with three bits of the opcode. The bit set and clear instructions occupy two bytes, one for the opcode lincluding the bit number) and the second to address the byte which contains the bit of interest.

$$
E A=(P C+1) ; P C-P C+2
$$

Address Bus High-0; Address Bus Low - (PC + 1)
Bit Test and Branch - Bit test and branch is a combination of direct addressing, bit addressing and relative addressing. The bit address and condition (set or clear) to be tested is part of the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte (EA1). The signed relative 8-bit offset is in the third byte (EA2) and is added to the PC if the specified bit is set or clear in the specified memory location. This single three byte instruction allows the program to branch based on the condition of any bit in the first 256 locations of memory.

$$
E A 1=(P C+1)
$$

Address Bus High - 0; Address Bus Low - (PC + 1)
$E A 2=P C+3+(P C+2) ; P C-E A 2$ if branch taken; otherwise $P C-P C+3$

## SYSTEM CONFIGURATION

Figures 20 through 24 show in general terms how the CDP6805E2 bus structure may be utilized. Specified interface details vary with the various peripheral and memory devices employed.


Fig. 20 - Connection to CMOS peripherals.


Fig. 21 - Connection to peripherals.


92CS-38038

Fig. 22 - Connection to latch non-multiplexed CMOS ROM or EPROM.


Fig. 23 - Connection to static CMOS RAMs.


Fig. 24 - Connection to latched non-multiplexed CMOS RAM.

Table 11 provides a detailed description of the information present on the Bus, the Read/Write (R/W) pin and the Load Instruction (LI) pin during each cycle for each instruction.

This information is useful in comparing actual with ex-
pected results during debug of both software and hardware as the control program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction.

TABLE 11 - SUMMARY OF CYCLE BY CYCLE OPERATION

| Address Mode Instructions | Cycles | Cycle \# | Address Bus | $\begin{aligned} & \text { R/W } \\ & \text { Pin } \end{aligned}$ | $\begin{gathered} \mathrm{LI} \\ \mathrm{Pin} \end{gathered}$ | Data Bus |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inherent |  |  |  |  |  |  |
| LSR LSL <br> ASR NEG <br> CLR ROL <br> COM ROR <br> DEC INC TST | 3 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Op Code Next Instruction Op Code Next Instruction |
| $\begin{aligned} & \text { TAX CLC SEC } \\ & \text { STOP CLI SEI } \\ & \text { RSP WAIT NOP TXA } \\ & \hline \end{aligned}$ | 2 | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | Op Code <br> Op Code Next Instruction |
| RTS | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & \hline \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Stack Pointer <br> Stack Pointer +1 <br> Stack Pointer +2 <br> New Op Code Address | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Op Code <br> Op Code Next Instruction <br> Irrelevant Data <br> !rrelevant Data <br> Irrelevant Data <br> New Op Code |
| SWI | 10 | $\begin{gathered} \hline 1 \\ 2 \\ 3 \\ 4 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 9 \\ 10 \end{gathered}$ | Op Code Address <br> Op Code Address +1 <br> Stack Pointer <br> Stack Pointer - 1 <br> Stack Pointer - 2 <br> Stack Pointer - 3 <br> Stack Pointer - 4 <br> Vector Address 1FFC (FFFC) (Hex) <br> Vector Address 1FFD (FFFD) (Hex) <br> Interrupt Routine Starting Address | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Op Code Next Instruction <br> Return Address (LO Byte) <br> Return Address (HI Byte) <br> Contents of Index Register <br> Contents of Accumulator <br> Contents of CC Register <br> Address of int. Routine (HI Byte) <br> Address of Int. Routine (LO Byte) <br> Interrupt Routine First Opcode |
| RTI | 9 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \\ & 7 \\ & 8 \\ & 9 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Stack Pointer <br> Stack Pointer +1 <br> Stack Pointer +2 <br> Stack Pointer +3 <br> Stack Pointer +4 <br> Stack Pointer +5 <br> New Op Code Address | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Op Code Next Instruction <br> Irrelevant Data <br> Irrelevant Data <br> Irrelevant Data <br> Irrelevant Data <br> Irrelevant Data <br> Irrelevant Data <br> New Op Code |
| Immediate |  |  |  |  |  |  |
| ADC EOR CPX ADD LDA LDX AND ORA BIT SBC CMB SUB | 2 | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | Op Code Address <br> Op Code Address +1 | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | Op Code Operand Data |
| Bit Set/Clear |  |  |  |  |  |  |
| BSET n BCLR n | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Address of Operand <br> Address of Operand <br> Address of Operand | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Address of Operand <br> Operand Data <br> Operand Data <br> Manipulated Data |
| Bit Test and Branch |  |  |  |  |  |  |
| BRSET n BRCLR n | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Address of Operand <br> Op Code Address + 2 <br> Op Code Address +2 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Address of Operand <br> Operand Data <br> Branch Offset <br> Branch Offset |
| Relative |  |  |  |  |  |  |
| BCC BHI BNE BEO BCS BPL BHCC BLS BIL BMC BRN BHCS BIH BMI BMS BRA | 3 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \end{aligned}$ | Op Code Branch Offset Branch Offset |
| BSR | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +1 <br> Subroutine Starting Address <br> Stack Pointer <br> Stack Pointer - 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Branch Offset <br> Branch Offset <br> First Subroutine Op Code <br> Return Address (LO Byte) <br> Return Address (HI Byte) |

CDP6805E2, CDP6805E2C, CDP6805E3, CDP6805E3C
TABLE 11 - SUMMARY OF CYCLE BY CYCLE OPERATION (CONTINUED)

| Address Mode Instructions | Cycles | Cycles \# | Address Bus | $\begin{aligned} & \mathrm{R} / \overline{\mathrm{W}} \\ & \text { Pin } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{LI} \\ & \mathrm{Pin} \end{aligned}$ | Data Bus |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Direct |  |  |  |  |  |  |
| JMP | 2 | $\begin{aligned} & 1 \\ & 2 \\ & \hline \end{aligned}$ | Op Code Address <br> Op Code Address +1 | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | Op Code Jump Address |
| $\begin{aligned} & \text { ADC EOR CPX } \\ & \text { ADD LDA LDX } \\ & \text { AND ORA BIT } \\ & \text { SBC CMP SUB } \\ & \hline \end{aligned}$ | 3 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | Op Code Address Op Code Address + 1 Address of Operand | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Address of Operand Operand Data |
| TST | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Op Code Address Op Code Address + 1 Address of Operand Op Code Address +2 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Address of Operand <br> Operand Data <br> Op Code Next Instruction |
| $\begin{aligned} & \text { STA } \\ & \text { STX } \end{aligned}$ | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Op Code Address Op Code Adrress +1 Op Code Address +1 Address of Operand | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Address of Operand Address of Operand Operand Data |
| LSL LSR DEC ASR NEG INC CLR ROL COM ROR | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | Op Code Address Op Code Address +1 Operand Address Operand Address Operand Address | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Address of Operand Current Operand Data Current Operand Data New Operand Data |
| JSR | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & \hline \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Subroutine Starting Address <br> Stack Pointer <br> Stack Pointer - 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Op Code <br> Subroutine Address (LO Byte) <br> 1st Subroutine Op Code <br> Return Address (LO Byte) <br> Return Address (HI Byte) |
| Extended |  |  |  |  |  |  |
| JMP | 3 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +2 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \end{aligned}$ | Op Code Jump Address (HI Byte) Jump Address (LO Byte) |
| ADC BIT ORA ADD CMP LDX AND EOR SBC CPX LDA SUB | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +2 <br> Address of Operand | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Address Operand (HI Byte) Address Operand (LO Byte) Operand Data |
| $\begin{aligned} & \text { STA } \\ & \text { STX } \end{aligned}$ | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address + 2 <br> Op Code Address + 2 <br> Address of Operand | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Address of Operand (HI Byte) <br> Address of Operand (LO Byte) <br> Address of Operand (LO Byte) Operand Data |
| JSR | 6 | $\begin{aligned} & \hline 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & \hline \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +2 <br> Subroutine Starting Address <br> Stack Pointer <br> Stack Pointer - 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Address of Subroutine ( H Byte) <br> Address of Subroutine (LO Byte) <br> 1st Subroutine Op Code <br> Return Address (LO Byte) <br> Return Address (HI Byte) |
| Indexed, No-Offset |  |  |  |  |  |  |
| JMP | 2 | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | Op Code Address Op Code Address + 1 | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | Op Code <br> Op Code Next Instruction |
| $\begin{aligned} & \text { ADC EOR CPX } \\ & \text { ADD LDA LDX } \\ & \text { AND ORA BIT } \\ & \text { SBC CMP SUB } \\ & \hline \end{aligned}$ | 3 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | Op Code Address Op Code Address + 1 Index Register | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Op Code Next Instruction <br> Operand Data |
| TST | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 Index Register <br> Op Code Address +1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Op Code Next instruction <br> Operand Data <br> Op Code Next Instruction |
| $\begin{aligned} & \text { STA } \\ & \text { STX } \end{aligned}$ | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Op Code Address <br> Op Code Address +1 Op Code Address + 1 Index Register | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Op Code Next Instruction <br> Op Code Next Instruction Operand Data |
| LSL LSR DEC <br> ASR NEG INC <br> CLR ROL <br> COM ROR | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | Op Code Address Op Code Address +1 Index Register Index Register Index Register | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Op Code Next Instruction Current Operand Data Current Operand Data New Operand Data |
| JSR | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & \hline \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Index Register <br> Stack Pointer <br> Stack Pointer 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Op Code <br> Op Code Next Instruction 1st Subroutine Op Code Return Address (LO Byte) Return Address (HI Byte) |

TABLE 11 - SUMMARY OF CYCLE BY CYCLE OPERATION (CONTINUED)

| Address Mode Instructions | Cycles | Cycles \# | Address Bus | $\begin{aligned} & \mathrm{R} / \overline{\mathrm{W}} \\ & \mathrm{Pin} \end{aligned}$ | LII Pin | Data Bus |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Indexed 8-Bit Offset |  |  |  |  |  |  |
| JMP | 3 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \end{aligned}$ | Op Code Offset Offset |
| ADC EOR CPX ADD LDA LDX AND ORA CMP SUB BIT SBC | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +1 <br> Index Register + Offset | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Op Code <br> Offset <br> Offset <br> Operand Data |
| $\begin{aligned} & \text { STA } \\ & \text { STX } \end{aligned}$ | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & \hline \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +1 <br> Op Code Address +1 <br> Index Register + Offset | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Op Code <br> Offset <br> Offset <br> Offset <br> Operand Data |
| TST | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +1 <br> Index Register + Offset <br> Op Code Address +2 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Offset <br> Offset <br> Operand Data <br> Op Code Next Instruction |
| LSL LSR <br> ASR NEG <br> CLR ROL <br> COM ROR <br> DEC INC | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & \hline \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +1 <br> Index Register + Offset <br> Index Register + Offset <br> Index Register + Offset | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Op Code <br> Offset <br> Offset <br> Current Operand Data <br> Current Operand Data <br> New Operand Data |
| JSR | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +1 <br> Index Register + Offset <br> Stack Pointer <br> Stack Pointer - 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Op Code <br> Offset <br> Offset <br> 1st Subroutine Op Code Return Address LO Byte <br> Return Address HI Byte |
| Indexed, 16-Bit Offset |  |  |  |  |  |  |
| JMP | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +2 <br> Op Code Address +2 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Op Code <br> Offset (HI Byte) <br> Offset (LO Byte) <br> Offset (LO Byte) |
| ADC CMP SUB ADD EOR SBC AND ORA CPX LDA BIT LDX | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address + 2 <br> Op Code Address +2 <br> Index Register + Offset | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Offset (HI Byte) <br> Offset (LO Byte) <br> Offset (LO Byte) <br> Operand Data |
| $\begin{aligned} & \text { STA } \\ & \text { STX } \end{aligned}$ | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +2 <br> Op Code Address +2 <br> Op Code Address +2 <br> Index Register + Offset | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Op Code Offset (HI Byte) Offset (LO Byte) Offset (LO Byte) Offset (LO Byte) Operand Data |
| JSR | 7 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +2 <br> Op Code Address +2 <br> Index Register + Offset <br> Stack Pointer <br> Stack Pointer - 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Offset (HI Byte) <br> Offset (LO Byte) <br> Offset (LO Byte) <br> 1st Subroutine Op Code <br> Return Address (LO Byte) <br> Return Address (HO Byte) |

TABLE 11 - SUMMARY OF CYCLE BY CYCLE OPERATION (CONTINUED)

| Instructions | Cycles | Cycles \# | Address Bus | $\begin{gathered} \hline \text { RESET } \\ \text { Pin } \end{gathered}$ | $R / \bar{W}$ Pin | $\begin{aligned} & \mathrm{LI} \\ & \mathrm{Pin} \end{aligned}$ | Data Bus |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Other Functions |  |  |  |  |  |  |  |
| Hardware $\overline{\text { RESET }}$ | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | \$1FFE (\$FFFE) <br> \$1FFE (\$FFFE) <br> \$1FFE (\$FFFE) <br> \$1FFE (\$FFFE) <br> \$1FFE (\$FFFE) <br> \$1FFF (\$FFFF) <br> Reset Vector | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Irrelevant Data <br> Irrelevant Data <br> Irrelevant Data <br> Irrelevant Data <br> Vector High <br> Vector Low <br> Op Code |
| Power on Reset | 1922 | 1 | \$1FFE (\$FFFE) | 1 | 1 | 0 | Irrelevant Data |
|  |  | —  <br> 1919 \$1FFE (\$FFFE) <br> 1920 \$1FFE (\$FFFE) <br> 1921 \$1FFF (\$FFFF) <br> 1922 Reset Vector |  | $\begin{aligned} & \bullet \\ & \bullet \\ & \bullet \\ & \hline 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ | $\stackrel{\bullet}{\bullet}$ | $\bullet$ |
|  |  |  |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Irrelevant Data <br> Vector High <br> Vector Low <br> Op Code |
| Instruction | Cycles | Cycles \# | Address Bus |  | $\overline{\overline{\mathrm{IRO}}}$ | R/ $\bar{W}$ Pin | $\begin{aligned} & \mathrm{LI} \\ & \text { Pin } \end{aligned}$ | Data Bus |
| $\overline{\mathrm{RO}}$ Interrupt <br> (Timer Vector \$1FF8, \$1FF9) | 10 |  | Last Cycle of Previous Instruction <br> Next Op Code Address <br> Next Op Code Address <br> SP <br> SP - 1 <br> SP-2 <br> SP-3 <br> SP-4 <br> \$1FFA (\$FFFA) <br> \$1FFB (\$FFFB) <br> $\overline{\mathrm{RQ}}$ Vector | 0 <br> 0 <br> X <br> $X$ <br> X <br> $x$ <br> $x$ <br> $x$ <br> $x$ <br> $X$ <br> X | $\begin{aligned} & X \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | X <br> Irrelevant Data <br> Irrelevant Data <br> Return Address (LO Byte) <br> Return Address (HI Byte) <br> Contents Index Reg <br> Contents Accumulator <br> Contents CC Register <br> Vector High <br> Vector Low <br> Int Routine First |

## C005 Microcombillens 4

## CUSTOMIZED MICROCONTROLLERS

PAGECUSTOMIZED CDP68HC05 MICROCONTROLLERS ..... 4-3
General Information ..... 4-3

## Customized CDP68HC05 Microcontrollers

## General Information

Harris Semiconductor supports the development of application specific microcontrollers based on the UH68HC05, an enhanced version of the 68HC05.

You need not share a design with others to take advantage of our offering and can be sure that our core based methodology is both quick turn and cost effective even without the prospect of high volume production. We pride ourselves on its flexibility and know that, regardless of your custom microcontroller application, our methodology is general enough to meet your needs.

Our approach has many benefits. Improved system reliability and reduced system cost are two of the most important. This is due to the need for fewer components, the resulting requirement for less board level testing, as well as the reduction in size of the PC board itself. Other advantages are lower power consumption and reduced overall system size. Finally, the unique features of your design are realized in proprietary silicon. Clearly, all of these benefits help to significantly improve the competitive position of your product.

The UH68HC05 offers the mid range performance of one of the industry's most popular 8-bit MCU's. Table 1 contains typical applications of each of the UH68HCO5 core.

Table 2 summarizes the programming languages available to support the UH68HCO5 core. Today's code development systems provide the design engineer with a complete closed loop development capability from source code generation through in circuit debugging. Figure 1 illustrates the American Automation EZ-Pro ${ }^{\text {TM }}$ code development system. Several alternatives are provided for prototype development.

Evaluation ICs are available for the UH68HCO5 core and can be used for breadboarding prototypes. These IC's are packaged versions of the UH68HC05 core macrocell that
resemble microprocessors. Access to the micro's address and data busses permit the user to interface memory and peripherals externally and evaluate the microcontroller. They can be used to support both hardware design and software development on stand alone breadboards or in code development systems.
In addition, once customer specific devices have been fabricated, a standard "expansion" IC in combination with the customer specific design can be used for further in circuit software debugging with or without the help of a code development system. Table 3 summarizes the availability of hardware/software for the core.
The suitability of either of our core macrocell for a given application can be explored in detail with your local Harris Sales Office or Representative.

TABLE 1. TYPICAL APPLICATIONS

| UH68HCO5 |
| :--- |
| Automotive instrument cluster, automotive cruise control, <br> security systems, telephones, pagers, sonar, printers, scales, <br> consumer electronics, modems, smart cards. |

table 2. AVAILABLE LANGUAGES

|  | ASSEMBLY | C |
| :---: | :---: | :---: |
| UH68HC05 | X | X |

NOTE: UH68HC05 fully compatible with Harris/Motorola $68 \mathrm{HC05}$
TABLE 3. HARDWARE/SOFTWARE SUPPORT

|  | EVAL- <br> UATION <br> IC | EXPAN- <br> SION <br> IC | AMER. <br> AUTO. <br> DEV SYS. |
| :---: | :---: | :---: | :---: |
| UH68HCO5 | X | X | X |

NOTE: Inquiries on evaluation and expansion ICs should be directed to your Harris Sales Office or Representative.
For Development System contact American Automation, 2651 Dow Ave, Tustin, CA 92680 (714) 731-1661


FIGURE 1. EZ-PRO CODE DEVELOPMENT SYSTEM

## Support for Enhanced Testability Assures Your Success

The testability of your design is enhanced by built in features of the Harris core. It can be operated in up to three modes. These modes are called SCM (Single Chip Mode), PTM (Prototype Mode), and NUM (Non User Mode). Table 4 summarizes the available modes for each of the cores. Single chip mode is the normal operational mode of each customer specific microcontroller.

When operated in prototype mode, the internal ROM is inhibited and instructions are fetched from an external source. This mode is used to test the CPU independent of the I/O.

For the UH68HCO5 core, there are two ports which are considered to be components of the basic core. In prototype mode they are reconfigured to provide access to the internal memory address and data bus. An expansion IC is available which recreates the two ports and in conjunction with the signals from the micro, provides an interface to industry standard EPROM where program memory can be stored. All the functions of the customer's core based microcontroller are available and, as was mentioned above, memory transfers can be monitored for code development and debugging of the final system.

Non user mode is intended to be used for testing of the customer's I/O functions independent of the CPU. In this mode, the CPU is inhibited and internal memory and memory mapped I/O functions are exercised with predetermined test programs.
The support that Harris provides for enhancing the testability of your custom core microcontroller and the system in which it resides increases the reliability of your product while reducing the cost of testing it.

## Explore Your System Design Alternatives

Figure 2 depicts the custom core based microcontroller development process. The initial phase of the custom core design flow, as illustrated in Figure 3, begins with the partitioning of the application at the board level into on versus off chip functions and at the chip level into hardware and software. This is followed by the hardware design of the I/O at the chip level, the supporting core functions, and the glue logic to be implemented in dedicated silicon, and the development of the balance of the application's functionality in software.

During this phase of the design process, hardware/software tradeoffs are examined repeatedly. This activity is facilitated by the use of the code development system in conjunction with the available evaluation IC for the core of your choice. Typically, the more functionality embedded in software, i.e. the larger the software development effort, the smaller the chip. Of course, functionality implemented in software will generally not be as fast as that same function imbedded in hardware. Consequently, the hardware/software tradeoffs evolve during that part of the system development effort devoted to hardware design.

Once the hardware design is completed, the software development effort is fully defined. However, the design and implementation of the software may have already been
initiated since it is often known early in the design process that much of the functionality of the application must be based in software.

Software development is a significant component of any custom core design effort. Code development systems exist for each of Harris' core macrocells as indicated in Table 3.

TABLE 4. BUILT-IN TEST FEATURES

|  | SCM | PTM | NUM |
| :---: | :---: | :---: | :---: |
| UH68HCO5 | $X$ | $X$ | $X$ |



FIGURE 2. CORE BASED MICROCONTROLLER DEVELOPMENT FLOW


FIGURE 3. SYSTEM DESIGN

Each system consists of hardware support for high level or assembly level programming, including a compiler or assembler, and a debugger. Such systems are employed to facilitate the writing and debugging of the dedicated application software (firmware) in the context of the application.

The potential inefficiency of compiler generated code must be taken into account when choosing the programming language for your application. Tables 5 a \& b illustrate this issue by comparing $68 \mathrm{HCO5}$ assembly language and machine code for a simple task to that generated from high level C code for the same task. Note that in this example both ROM efficiency and speed efficiency of the compiled C code is $90 \%$ of the corresponding hand written machine code. This is an example of an acceptable trade off when choosing a compiler based code development methodology.

As was mentioned earlier and is illustrated in Figure 1, AA's EZ-Pro development system can be employed to support software development in conjunction with the use of both evaluation and expansion IC's. Any custom I/O is prototyped on a plug in card. The evaluation and expansion IC's are mounted on the EZ-Pro code development system pod. The custom I/O card is plugged into the pod which is then plugged into the target system. Code is written, compiled and linked on the PC. The programmer then downloads the patterns to the RAM in the EZ-Pro box. The evaluation IC on the EZ-Pro pod is then driven from the RAM in order to verify the performance of the software in the system. When problems are uncovered, the software is easily modified on the PC and the process is repeated until the developer is satisfied that the software meets its specifications.

Third party assemblers and compilers for the standard $68 \mathrm{HC05}$ may also be used to develop code for the corresponding Harris core macrocell. They are especially useful for developing code to be down loaded into an EPROM for debugging in a breadboard before committing patterns to on chip ROM. At the conclusion of the software development phase, the system that you are implementing is defined by the hardware schematics and the ROM patterns that you have generated in the course of software development. At this point, the system verification phase of the custom core design process begins.

## Proving Your System Concept Through Design Verification

The system verification phase of the development process is illustrated in Figure 4. If you haven't previously breadboarded your design for use with a code development system, at your option, you can now build a hardware prototype. You can verify the logical function of your system by incorporating on the breadboard an evaluation IC for the core of your choice, an EPROM to facilitate reprogramming, a dedicated device to reproduce your custom I/O (e.g., by means of a programmable gate array), and available evaluation ICs for any other megafunctions (Tables $6 a \& 6 b$ ) which have been implemented as macrocells in your design.

Figure 5 illustrates how reprogramming of the prototype is facilitated by the use of the EPROM on the breadboard. This is the infamous "burn and crash" approach to microcode development. At each iteration of the system verification process, new microcode is generated and then burned into


FIGURE 4. PRE-LAYOUT DESIGN VERIFICATION


FIGURE 5.
the EPROM for subsequent execution on the breadboard. Clearly, the use of a code development system in conjunction with the hardware prototype is a better alternative. In this case, the code development system is interfaced directly to the breadboard. At each iteration, new microcode is downloaded into the RAM in the code development system box from which the evaluation IC on the breadboard is driven. The code development system provides a sophisticated level of support for the isolation and subsequent correction of problems as they are detected. At the successful completion of this optional phase of the design verification process, a simulation of the design is undertaken.

TABLE 5A. "C" vs. 68HCO5 ASSEMBLY
/* Least significant nibble (4 bits) of Port B set as inputs reading switches. Most significant nibble of Port B set as outputs driving
common-anode LEDs. */
$/ *$ Routine to repeatedly read Port B switches and, if value read is less than or equal to 9, copy to Port B LEDs. */


TABLE 5B. "C" vs. 68HC05 ASSEMBLY

|  | C SOURCE | C OBJECT | MACHINE |
| :--- | :---: | :---: | :---: |
| Statements | 8 |  | 20 |
| Bytes |  | 22 | 20 |
| Machine <br> Cycles |  | 46 | 42 |

TABLE 6A. ADVANCELL ${ }^{\text {™ }}$ COMPATIBLE MEGAFUNCTIONS

| INDUSTRY PART \# | DESCRIPTION |
| :--- | :--- |
| 8237 | Direct Memory Access Controller |
| 8250 | UART |
| 8252 | Serial Controller Interface |
| 8254 | Timer |
| 8255 | Programmable Peripheral Interface |
| 8259 | Interrupt Controller |

TABLE 6B. 68HCO5 COMPATIBLE MEGAFUNCTIONS

| MODULE NAME | DESCRIPTION |
| :--- | :--- |
| SPI | Serial Peripheral Interface |
| SPI2 | Serial Peripheral Interface II |
| SCI | Serial Communication Interface |
| SBCI | Serial Bus Communication Interface |
| PWM | Pulse Width Mudulator |
| Port C | 8-Bit Bidirectional Port |
| Programmable Timer | 16-Bit free running counter with <br> compare and capture capabilities |

At the successful conclusion of this simulation, the design is considered to be verified and your custom core microcontroller is ready to be physically implemented with automatic placement and routing tools. Your level of involvement in the various phases of the design process is up to you; Harris has the flexibility to support the development of your core based microcontroller in the manner that works best for you.

## Prototypes Make Your Idea a Reality

After place and route has been completed, a post layout netlist is generated with back annotated loading which reflects the actual wiring in the design. This netlist is then used to drive another simulation in order to reverify both the function and timing of the design but now with the parasitics of the layout taken into account. You are now ready to have your prototypes fabricated.

Harris provides prototype devices to you so that the correct functionality of your custom controller can be verified in your system. The use of prototypes in the prototype mode in conjunction with an expansion IC will facilitate your hardware verification and final in system revisions to your software when necessary.

The process of implementing changes in the software can be supported in either of two ways. If a code development system is unavailable, this is done on a breadboard and the on-chip ROM is functionally replaced by an external EPROM as illustrated in Figure 6. In the other case, the code development system is used as an in-circuit emulator. Figure 1 would illustrate this use of the prototype if the incircuit emulation breadboard were plugged into the ASIC

ADVANCELL** is a trademark of Harris Corporation
prototype socket on the EZ-Pro pod. In either case, you can drive the core macrocell in your prototype from off chip allowing revisions to your software. The difference is that you must reload the new firmware in EPROM in the first case, whereas, in the second it is downloaded to RAM in the code development system pod from which the core macrocell is then driven.

At the successful conclusion of in system verification of your prototypes, your design is finally ready to go to production.

## Taking The Next Step

To get started with your design, contact your local Harris Sales Office. We're confident that no matter which option you select, Harris' custom core design methodology assures you of receiving proprietary parts of the highest quality in a timely manner. The resulting devices will enhance your product's competitive position in many ways, contributing to the overall success of your efforts.


CS = CONTROL
$\mathrm{D}=\mathrm{DATA}$
AH = HIGH ORDER ADDRESS BYTE
AL = LOW ORDER ADDRESS BYTE
FIGURE 6. IN-CIRCUIT EMULATION BREADBOARD UTILIZING CUSTOM UH68HCO5 CORE MICRO PROTOTYPE

## 8-BIT BUS PERIPHERALS

|  |  | PAGE |
| :---: | :---: | :---: |
| CDP6402 | CMOS Universal Asynchronous Receiver/Transmitter (UART). | 5-3 |
| CDP6402C |  |  |
| CDP65C51 | CMOS Asynchronous Communications Interface Adapter (ACIA) . | 5-11 |
| CDP6818 | CMOS Real-Time Clock With RAM | 5-29 |
| CDP6818A | CMOS Real-Time Clock Plus RAM | 5-48 |
| CDP6823 | CMOS Parallel Interface. | 5-67 |
| CDP6853 | CMOS Asynchronous Communications Interface Adapter (ACIA) . with MOTEL Bus | 5-81 |

## CDP6402 CDP6402C

## Features

- Low Power CMOS Circuitry ...... 7.5 mW Typ at 3.2 MHz (Max. Freq.) at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$
-Baud Rate - DC to 200K Bits/s (Max) at ..................................... 5V, +850 C
- DC to 400K Bits/s (Max) at . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10V,$+85^{\circ} \mathrm{C}$
- 4 V to 10.5 Operation
- Automatic Data Formatting and Status Generation
- Fully Programmable With Externally Selectable Word Length (5-8 Bits), Parity Inhibit, Even/Odd Parity and 1,1.5 or 2 Stop Bits
- Operating Temperature Ranges
- CDP6402D, CD
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- CDP6402E, CE $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Replaces Industry Types IM6402 and HD6402


## Description

The CDP6402 and CDP6402C are silicon gate CMOS Universal Asynchronous Receiver/ Transmitter (UART) circuits for interfacing computers or microprocessors to asynchronous serial data channels. They are designed to provide the necessary formatting and control for interfacing between serial and parallel data channels. The receiver converts serial start, data, parity, and stop bits to parallel data verifying proper code transmission, parity and stop bits. The transmitter converts parallel data into serial form and automatically adds start parity and stop bits.
The data word can be 5, 6, 7 or 8 bits in length. Parity may be odd, even or inhibited. Stop bits can be 1, 1.5 or 2 (when transmitting 5 bit code).

## Pinout

PACKAGE TYPES D AND E TOP VIEW


The CDP6402 and CDP6402C can be used in a wide range of applications including modems, printers, peripherals, video terminals, remote data acquisition systems, and serial data links for distributed processing systems.
The CDP6402 and CDP6402C are functionally identical. They differ in that the CDP6402 has a recommended
operating voltage range of 4 to 10.5 volts, and the CDP6402C has a recommended operating voltage range of 4 to 6.5 volts. Both types are supplied in 40-lead dual-in-line ceramic packages (D suffix), and 40-lead dual-in-line plastic packages (E suffix).

## MAXIMUM RATINGS, Absolute-Maximum Values:

| DC SUPPLY-VOLTAGE RANGE, (VDD) <br> (Voltage referenced to $\mathrm{V}_{\text {SS }}$ Terminal) |  |
| :---: | :---: |
| CDP6402 | -0.5 to +11 V |
| CDP6402C | -0.5 to +7 V |
| INPUT VOLTAGE RANGE, ALL INPUTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |  |
| DC INPUT CURRENT, ANY ONE INPUT | $\pm 100 \mu \mathrm{~A}$ |
| POWER DISSIPATION PER PACKAGE (PD): |  |
| For $T_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5000 mW |  |
| For $T_{A}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E) ............................. . Derate Lineary at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW |  |
| For TA $=-55$ to $100^{\circ} \mathrm{C}$ (PACKAGE TYPE D) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5000 mW |  |
| For $\mathrm{T}_{\mathrm{A}}=+100$ to $+125^{\circ} \mathrm{C}$ (PACKAGE TYPE D) . . . . . . . . . . . . . . . . . . . . . . . . Derate Lineary at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW |  |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR |  |
| For $\mathrm{T}_{\text {A }}=$ FULL PACKAGE-TEMPERATURE RANGE (All Package Types) |  |
| OPERATING-TEMPERATURE RANGE ( $\mathrm{T}_{\text {A }}$ ): |  |
|  |  |
|  |  |
|  LEAD TEMPERATURE (DURING SOLDERING): |  |
|  |  |
| At distance 1/16 $\pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s | $+265^{\circ} \mathrm{C}$ |

OPERATING CONDITIONS at TA = Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CDP6402 |  | CDP6402C |  |  |
|  | Min. | Max. | Min. | Max. |  |
| DC Operating Voltage Range | 4 | 10.5 | 4 | 6.5 | V |
| Input Voltage Range | VSS | VDD | VSS | VDD | V |

STATIC ELECTRICAL CHARACTERISTICS at TA $=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 10 \%$, Except as noted

| CHARACTERISTIC |  | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{V}_{0} \\ & \text { (V) } \end{aligned}$ | VIN <br> (V) | VDD <br> (V) | CDP6402 |  |  | CDP6402C |  |  |  |
|  |  | Min. |  |  | Typ. ${ }^{\bullet}$ | Max. | Min. | Typ. ${ }^{-}$ | Max. |  |
| Quiescent Device |  |  | - | 0,5 | 5 | - | 0.01 | 50 | - | 0.02 | 200 | $\mu \mathrm{A}$ |
| Current | IDD | - | 0, 10 | 10 | - | 1 | 200 | - | - | - |  |  |
| Output Low Drive |  | 0.4 | 0,5 | 5 | 2 | 4 | - | 1.2 | 2.4 | - | mA |  |
| (Sink) Current | 101 | 0.5 | 0, 10 | 10 | 5 | 7 | - | - | - | - |  |  |
| Output High Drive (Source) Current |  | 4.6 | 0,5 | 5 | -0.55 | -1.1 | - | -0.55 | -1.1 | - |  |  |
|  | IOH | 9.5 | 0,10 | 10 | -1.3 | -2.6 | - | - | - | - |  |  |
| Output Voltage |  | - | 0,5 | 5 | - | 0 | 0.1 | - | 0 | 0.1 | V |  |
| Low-Level | VOL $\ddagger$ | - | 0,10 | 10 | - | 0 | 0.1 | - | - | - |  |  |
| Output Voltage |  | - | 0,5 | 5 | 4.9 | 5 | - | 4.9 | 5 | - |  |  |
| High Level | VOH $\ddagger$ | - | 0, 10 | 10 | 9.9 | 10 | - | - | - | - |  |  |
| Input Low Voltage |  | 0.5, 4.5 | - | 5 | - | - | 0.8 | - | - | 0.8 |  |  |
|  | VIL | 0.5, 9.5 | - | 10 | - | - | 0.2 VDD | - | - | - |  |  |
| Input High |  | 0.5, 4.5 | - | 5 | $\mathrm{VDD}^{-2}$ | - | - | $\mathrm{V}_{\mathrm{DD}}{ }^{-2}$ | - | - |  |  |
| Voltage | $\mathrm{V}_{\mathrm{H}}$ | 0.5, 9.5 | - | 10 | 7 | - | - | VD | - | - |  |  |
| Input Leakage Current |  | Any | 0,5 | 5 | - | $\pm 10^{-4}$ | $\pm 1$ | - |  | $\pm 1$ | $\mu \mathrm{A}$ |  |
|  | 1 N | Input | 0, 10 | 10 | - | $\pm 10^{-4}$ | $\pm 2$ | - | - | - |  |  |
| 3-State Output Leakage |  | 0,5 | 0,5 | 5 | - | $\pm 10^{-4}$ | $\pm 1$ | - | $\pm 10^{-4}$ | $\pm 1$ |  |  |
| Current | IOUT | 0, 10 | 0, 10 | 10 | - | $\pm 10^{-4}$ | $\pm 10$ | - | - | - |  |  |
| Operating Current, | IDD1才 | - | 0,5 | 5 | - | 1.5 | - | - | 1.5 | - | mA |  |
| Input Capacitance | CIN | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | pF |  |
| Output Capacitance | COUT | - | - | - | - | 10 | 15 | - | 10 | 7.5 |  |  |

- Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal VDD.
$\ddagger \mathrm{OL}=\mathrm{I}^{\prime} \mathrm{OH}^{=1} \mu \mathrm{~A}$.
FOperating current is measured at 200 kHz or $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ and 400 kHz for $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$, with open outputs (worst-case frequencies for CDP1802A system operating at maximum speed of 3.2 MHz ).


## DESCRIPTION OF OPERATION

## Initialization and Controls

A positive pulse on the MASTER RESET (MR) input resets the control, status, and receiver buffer registers, and sets the serial output (TRO) High. Timing is generated from the clock inputs RRC and TRC at a frequency equal to 16 times the serial data bit rate. The RRC and TRC inputs may be driven by a common clock, or may be driven independently by two different clocks. The CONTROL REGISTER LOAD (CRL) input is strobed to load control bits for PARITY INHIBIT (PI), EVEN PARITY ENABLE (EPE), STOP BIT SELECTS (SBS), and CHARACTER LENGTH SELECTS (CLS1 and CLS2). These inputs may be hand wired to $V_{S S}$ or $V_{D D}$ with CRL to $V_{D D}$. When the initialization is completed, the UART is ready for receiver and/or transmitter operations.

## Transmitter Operation

The transmitter section accepts parallel data, formats it, and transmits it in serial form (Fig. 2) on the TRO terminal.


92Cs-34554
Fig. 2 - Serial data format.
Transmitter timing is shown in Fig. 3. (A) Data is loaded into the transmitter buffer register from the inputs TBR1 through TBR8 by a logic low on the TBRL input. Valid data must be present at least tDT prior to, and tTD following, the rising edge of TBRL. If words less than 8 bits are used, only the least significant bits are used. The character is right justified into the least significant bit, TBR1. (B) The rising edge of TBRL clears TBRE. $1 / 2$ to $11 / 2$ cycles later, depending on when the TBRL pulse occurs with respect to TRC, data is transferred to the transmitter register and TRE is cleared. TBRE is set to a logic High one cycle after that.
Output data is clocked by TRC. The clock rate is 16 times the data rate. (C) A second pulse on TBRL loads data into the transmitter buffer register. Data transfer to the transmitter register is delayed until transmission of the current character is complete. (D) Data is automatically transferred to the transmitter register and transmission of that character begins.


Fig. 3-Transmitter timing waveforms.

## Receiver Operation

Data is received in serial form at the RRI input. When no data is being received, RRI input must remain high. The data is clocked through the RRC. The clock rate is 16 times the data rate. Receiver timing is shown in Fig. 4.


Fig. 4-Receiver timing waveforms.
(A) A low level on $\overline{D R R}$ clears the DR line. (B) During the first stop bit data is transferred from the receiver register to the RBRegister. If the word is less than 8 bits, the unused most significant bits will be a logic low. The output character is right justified to the least significant bit RBR1. A logic high on OE indicates overruns. An overrun occurs when DR has not been cleared before the present character was transferred to the RBR. (C) $1 / 2$ clock cycle later DR is set to a logic high and FE is evaluated. A logic high on FE indicates an invalid stop bit was received. A logic high on PE indicates a parity error.

## Start Bit Detection

The receiver uses a 16 X clock for timing (Fig. 5). The start bit could have occurred as much as one clock cycle before it was detected, as indicated by the shaded portion. The center of the start bit is defined as clock count $71 / 2$. If the receiver clock is a symmetrical square wave, the center of the start bit will be located within $\pm 1 / 2$ clock cycle, $\pm 1 / 32$ bit or $\pm 3.125 \%$. The receiver begins searching for the next start bit at 9 clocks into the first stop bit.

Fig. 5 - Start bit timing waveforms.



Table I - Control Word Function

| CONTROL WORD |  |  |  |  | DATA BITS | PARITY BIT | STOP BIT(S) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLS2 | CLS1 | PI | EPE | SBS |  |  |  |
| L | L | L | L | L | 5 | ODD | 1 |
| L | L | L | L | H | 5 | ODD | 1.5 |
| L | L | L | H | L | 5 | EVEN | 1 |
| L | L | L | H | H | 5 | EVEN | 1.5 |
| L | L | H | X | L | 5 | DISABLED | 1 |
| L | L | H | X | H | 5 | DISABLED | 1.5 |
| L | H | L | L | L | 6 | ODD | 1 |
| L | H | L | L | H | 6 | ODD | 2 |
| L | H | L | H | L | 6 | EVEN | 1 |
| L | H | L | H | H | 6 | EVEN | 2 |
| L | H | H | x | L | 6 | DISABLED | 1 |
| L | H | H | X | H | 6 | DISABLED | 2 |
| H | L | L | L | L | 7 | ODD | 1 |
| H | L | L | L | H | 7 | ODD | 2 |
| H | L | L | H | L | 7 | EVEN | 1 |
| H | L | L | H | H | 7 | EVEN | 2 |
| H | L | H | X | L | 7 | DISABLED | 1 |
| H | L | H | X | H | 7 | DISABLED | 2 |
| H | H | L | L | L | 8 | ODD | 1 |
| H | H | L | L | H | 8 | ODD | 2 |
| H | H | L | H | L | 8 | EVEN | 1 |
| H | H | L | H | H | 8 | EVEN | 2 |
| H | H | H | X | L | 8 | DISABLED | 1 |
| H | H | H | X | H | 8 | DISABLED | 2 |

X = Don't Care
Table II - Function Pin Definition

| PIN | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | VDD | Positive Power Supply |
| 2 | N/C | No Connection |
| 3 | GND | Ground (VSS) |
| 4 | RRD | A high level on RECEIVER REGISTER DISABLE forces the receiver holding register ouputs RBR1-RBR8 to a high impedance state. |
| 5 | RBR8 | The contents of the RECEIVER BUFFER REGISTER appear on these three-state outputs. Word formats less than 8 characters are right justified to RBR1. |
| 6 | RBR7 |  |
| 7 | RBR6 |  |
| 8 | RBR5 |  |
| 9 | RBR4 | ( See Pin 5-RBR8 |
| 10 | RBR3 |  |
| 11 | RBR2 |  |
| 12 | RBR1 |  |
| 13 | PE | A high level on PARITY ERROR indicates that the received parity does not match parity programmed by control bits. The output is active until parity matches on a succeeding character. When parity is inhibited, this output is low. |
| 14 | FE | A high level on FRAMING ERROR indicates the first stop bit was invalid. FE will stay active until the next valid character's stop bit is received. |


| PIN | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 15 | OE | A high level on OVERRUN ERROR indicates the data received flag was not cleared before the last character was transferred to the receiver buffer register. The Error is reset at the next character's stop bit if DRR has been performed (i.e., DRR; active low). |
| 16 | SFD | A high level on STATUS FLAGS DISABLE forces the outputs PE, FE, OE, DR, TBRE to a high impedance state. |
| 17 | RRC | The RECEIVER REGISTER CLOCK is 16 X the receiver data rate. |
| 18 | $\overline{\text { DRR }}$ | A low level on DATA RECEIVED RESET clears the data received output (DR), to a low level. |
| 19 | DR | A high level on DATA RECEIVED indicates a character has been received and transferred to the receiver buffer register. |
| 20 | RRI | Serial data on RECEIVER REGISTER INPUT is clocked into the receiver register. |
| 21 | MR | A high level on MASTER RESET (MR) clears PE, FE, OE and DR, and sets TRE, TBRE, and TRO. TRE is actually set on the first rising edge of TRC after MR goes high. MR should be strobed after power-up. |
| 22 | tbre | A high level on TRANSMITTER BUFFER REGISTER EMPTY indicates the transmitter buffer register has transferred its data to the transmitter register and is ready for new data. |

Table II - Function Pin Definition (Cont'd)

| PIN | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 23 | $\overline{\text { TBRL }}$ | A low level on TRANSMITTER BUFFER REGISTER LOAD transfers data from inputs TBR1-TBR8 into the transmitter buffer register. A low to high transition on TBRL requests data transfer to the transmitter register. If the transmitter register is busy, transfer is automatically delayed so that the two characters are transmitted end to end. |
| 24 | TRE | A high level on TRANSMITTER REGISTER EMPTY indicates completed transmission of a character including stop bits. |
| 25 | TRO | Character data, start data and stop bits appear serially at the TRANSMITTER REGISTER OUTPUT. |
| 26 | TBR1 | Character data is loaded into the TRANSMITTER BUFFER REGISTER via inputs TBR1-TBR8. For character formats less than 8 -bits, the TBR8, 7 , and 6 inputs are ignored corresponding to the programmed word length. |
| 27 | TBR2 | ) |
| 28 29 | TBR3 TBR4 |  |
| 30 | TBR5 | ¢ See Pin 26-TBR1 |
| 31 | TBR6 |  |
| 32 | TBR7 |  |
| 33 | TBR8 | ) |


| PIN | SYMBOL | DESCRIPTION |
| :---: | :---: | :--- |
| 34 | CRL | A high level on CONTROL REGISTER <br> LOAD loads the control register. |
| 36 | PI* | A high level on PARITY INHIBIT inhibits <br> parity generation, parity checking and <br> forces PE output low. <br> A high level on STOP BIT SELECT <br> selects 1.5 stop bits for a 5 character <br> format and 2 stop bits for other lengths. <br> These inputs program the CHARACTER <br> LENGTH SELECTED. (CLS1 Iow CLS2 |
| 38 | CLS2* |  |
| 39 | ELSE* | Cow 5-bits) (CLS1 high CLS2 low 6-bits) <br> (CLS1 low CLS2 high 7-bits) (CLS1 high <br> CLS2 high 8-bits). <br> See Pin 37 - CLS2 <br> When PI is low, a high level on EVEN <br> PARITY ENABLE generates and checks <br> even parity. A low level selects odd <br> parity. <br> The TRANSMITTER REGISTER <br> CLOCK is 16X the transmit data rate. |

*See Table I (Control Word Function)

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm \mathbf{5 \%}, \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=\mathbf{2 0} \mathrm{ns}$,
$V_{I H}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$

| CHARACTERISTIC ${ }^{\dagger}$ | $\begin{aligned} & \text { VDD } \\ & \text { (V) } \end{aligned}$ | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP6402 |  | CDP6402C |  |  |
|  |  | Typ.• | Max. ${ }^{\text {- }}$ | Typ. ${ }^{\text {- }}$ | Max. ${ }^{\text {- }}$ |  |

## System Timing (See Fig. 6)

| Minimum Pulse Width: CRL | ${ }^{\text {t CRL }}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 50 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{aligned} & 150 \\ & 100 \end{aligned}$ | 50 | $\begin{array}{r}150 \\ - \\ \hline\end{array}$ | n |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Setup Time Control Word to CRL | tcwC | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} 20 \\ 0 \end{gathered}$ | $\begin{aligned} & 50 \\ & 40 \end{aligned}$ | 20 | 50 |  |
| Minimum Hold Time Control Word after CRL | tccw | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 40 \\ & 20 \end{aligned}$ | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ | 40 | 60 |  |
| Propagation Delay Time SFD High to SOD | tsFDH | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 130 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{array}{r} 200 \\ 150 \\ \hline \end{array}$ | 130 | 200 |  |
| SFD Low to SOD | ${ }^{\text {tSFDL }}$ | 5 10 | $\begin{gathered} 130 \\ 40 \end{gathered}$ | $\begin{gathered} 200 \\ 60 \end{gathered}$ | 130 | 200 |  |
| RRD High to Receiver Register High Impedance | trRDH | 5 10 | 80 40 | $\begin{array}{r} 150 \\ 70 \end{array}$ | 80 | 150 |  |
| RRD Low to Receiver Register Active | trRDL | 5 10 | $\begin{aligned} & 80 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{aligned} & 150 \\ & 70 \\ & \hline \end{aligned}$ | 80 | 150 |  |
| Minimum Pulse Width: MR |  | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 400 \\ & 200 \end{aligned}$ | 200 | 400 |  |

- Typical values for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
$\Delta_{\text {Maximum limits of }}$ minimum characteristics are the values above which all devices function.
$\dagger$ All measurements are made at the $50 \%$ point of the transition except tri-state measurements.


Fig. 6 - System timing waveforms.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%, \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathbf{f}}=\mathbf{2 0} \mathrm{ns}$, $\mathrm{V}_{\mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\text {IL }}=0.3 \mathrm{~V}_{\mathrm{DD}}, C_{L}=100 \mathrm{pF}$

| Characteristic ${ }^{\dagger}$ | $\begin{gathered} V_{D D} \\ (\mathrm{~V}) \\ \hline \end{gathered}$ | LImits |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP6402 |  | CDP6402C |  |  |
|  |  | Typ. ${ }^{\text {- }}$ | Max. ${ }^{\text {- }}$ | Typ.* | Max. ${ }^{\text {d }}$ |  |

Transmitter Timing (See Fig. 7)

| Minimum Clock Period (TRC) | t CC | 5 <br> 10 | 250 <br> 125 | 310 <br> 155 | 250 | -210 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Pulse Width: |  | 5 | 100 | 125 | 100 | 125 |
| Clock Low Level | t CL | 10 | 75 | 100 | - | - |


| Clock High Level | ${ }^{t} \mathrm{CH}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} 100 \\ 75 \end{gathered}$ | $\begin{aligned} & 125 \\ & 100 \\ & \hline \end{aligned}$ | $100$ | $125$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TBRL | ${ }^{\text {t }}$ THTH | $\begin{gathered} 5 \\ 10 \end{gathered}$ | 80 40 | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | 80 | 200 |


| Minimum Setup Time: <br> $\overline{\text { TBRL to Clock }}$ | tTHC | 5 <br> 10 | 175 <br> 90 | 275 <br> 150 | 175 <br> - | 275 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data to TBRL | tDT | 5 <br> 10 | 20 <br> 0 | 50 <br> 40 | 20 | 50 |


| Minimum Hold Time: Data after TBRL | ${ }^{\text {t }}$ D | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 40 \\ & 20 \end{aligned}$ | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ | 40 | 60 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Time: Clock to Data Start Bit | ${ }^{\mathrm{t}} \mathrm{CD}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | $\begin{aligned} & 450 \\ & 225 \end{aligned}$ | 300 | 450 |
| Clock to TBRE | ${ }^{t} \mathrm{CT}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 330 \\ & 100 \end{aligned}$ | $\begin{aligned} & 400 \\ & 150 \end{aligned}$ | 330 | 400 |
| $\overline{\text { TBRL }}$ to TBRE | tTTHR | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | 200 | 300 |
| Clock to TRE | ${ }^{\text {t TTS }}$ | 5 10 | $\begin{aligned} & 330 \\ & 100 \end{aligned}$ | $\begin{aligned} & 400 \\ & 150 \end{aligned}$ | 330 - | 400 |

- Typical values for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
$\Delta$ Maximum limits of minimum characteristics are the values above which all devices function.
$\dagger$ All measurements are made at the $50 \%$ point of the transition except tri-state measurements.

* THE HOLDING REGISTER is loaded on the trailing edge of Tbrl
*     * THE TRANSMITTER SHIFT REGISTER,IF EMPTY, IS LOADED ON THE FIRST HIGH-TO-LOW TRANSITION OF THE CLOCK WHICH OCCURS AT LEAST $1 / 2$ CLOCK PERIOD $+\dagger$ THC AFTER THE TRAILING EDGE OF TBRL. AND TRANSMISSION OF A START BIT OCCURS $1 / 2$ CLOCK PERIOD + ICD LATER

Fig. 7-Transmitter timing waveforms.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%, \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}$,
$V_{I H}=0.7 V_{D D}, V_{I L}=0.3 V_{D D}, C_{L}=100 \mathrm{pF}$

| CHARACTERISTIC $\dagger$ | $\begin{gathered} \mathrm{VDD}_{\mathrm{DD}} \\ \text { (V) } \end{gathered}$ | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP6402 |  | CDP6402C |  |  |
|  |  | Typ.- | Max. $\Delta$ | Tyo. | Max, $\Delta$ |  |

Receiver Timing (See Fig. 8)

| Minimum Clock Period (RRC) | ${ }^{t} \mathrm{CC}$ | 5 10 | $\begin{array}{r} 250 \\ 125 \\ \hline \end{array}$ | $\begin{array}{r} 310 \\ -155 \\ \hline \end{array}$ | 250 | 310 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Pulse Width: Clock Low Level | ${ }^{\text {t }} \mathrm{CL}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 100 \\ & 75 \\ & \hline \end{aligned}$ | $125$ | 100 | 125 |  |
| Clock High Level | ${ }^{\text {t }} \mathrm{CH}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 100 \\ & 75 \end{aligned}$ | $\begin{aligned} & 125 \\ & 100 \end{aligned}$ | 100 | 125 |  |
| DATA RECEIVED RESET | tDD | 5 10 | 50 25 | 75 40 | 50 | 75 |  |
| Minimum Setup Time: Data Start Bit to Clock | to | $\begin{gathered} 10 \\ 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} 100 \\ 50 \\ \hline \end{gathered}$ | $\begin{gathered} 150 \\ 75 \\ \hline \end{gathered}$ | 100 | 150 |  |
| $\begin{aligned} & \text { Propagation Delay Time: } \\ & \text { DATA RECEIVED RESET to } \\ & \text { Data Received } \\ & \hline \end{aligned}$ | tDDA | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} 150 \\ 75 \\ \hline \end{gathered}$ | $\begin{array}{r} 250 \\ 125 \\ \hline \end{array}$ | 150 | 250 |  |
| Clock to Data Valid | tcDV | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{array}{r} 275 \\ 110 \\ \hline \end{array}$ | $\begin{array}{r} 400 \\ 175 \\ \hline \end{array}$ | 275 | 400 |  |
| Clock to DR | tcDA | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 275 \\ & 110 \\ & \hline \end{aligned}$ | $\begin{array}{r} 400 \\ 175 \\ \hline \end{array}$ | 275 | 400 |  |
| Clock to Overrun Error | tcoe | 5 10 | $\begin{aligned} & 275 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{array}{r} 400 \\ 150 \\ \hline \end{array}$ | 275 | 400 |  |
| Clock to Parity Error | tCPE | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 240 \\ & 120 \\ & \hline \end{aligned}$ | $\begin{aligned} & 375 \\ & 175 \end{aligned}$ | 240 | 375 |  |
| Clock to Framing Error | ${ }^{\text {t }}$ CFE | 5 10 | $\begin{aligned} & 200 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | 200 | 300 |  |

${ }^{\circ}$ Typical values for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$.
$\Delta$ Maximum limits of minimum characteristics are the values above which all devices function.
$\dagger$ All measurements are made at the $50 \%$ point of the transition except tri-state measurements.


Fig. 8 - Receiver timing waveforms.

## CMOS Asynchronous Communications Interface Adapter (ACIA)

## Features

- Compatible With 8-Bit Microprocessors
- Full Duplex Operation With Buffered Receiver and Transraitter
- Data Set/Modem Control Functions
- Internal Baud Rate Generator With 15 Programmable Baud Rates (50 to 19,200)
- Program Selectable Internally or Externally Controlled Receiver Rate
- Operates at Baud Rates Up To 250,000 Via Proper Crystal or Clock Selection
- Programmable Word Lengths, Number of Stop Bits and Parity Bit Generation and Detection
- Programmable Interrupt Control
- Program Reset
- Program Selectable Serial Echo Mode
- Two Chip Selects
- $4 \mathrm{MHz}, 2 \mathrm{MHz}$ or 1 MHz Operation (CDP65C51 and CDP65C51A-4, -2, -1 Types, Respectively)
- Single 3V to 6V Power Supply
- Full TTL Compatibility
- Synchronous CTS Operation
Pinout
PACKAGE TYPES D, E AND M TOP VIEW



## Description

The CDP65C51 and CDP65C51A Asynchronous Communications Interface Adapters (ACIA.) provide an easily implemented, program controlled interface between 8-bit microprocessor based systems and serial communication data sets and modems. The CDP65C51A is identical to the CDP65C51 except for the implementation of the CTS function. If a not-clear-to-send signal is received during the transmission of a character, the CDP65C51A will first allow completion of that transmission, and then disable the transmitter.

The CDP65C51 and CDP65C51A have an internal baud rate generator. This feature eliminates the need for multiple component support circuits, a crystal being the only other part required. The Transmitter baud rate can be selected under program control to be either 1 of 15 different rates from 50 to 19,200 baud, or $1 / 16$ times an external clock rate. The receiver baud rate may be selected under program control to be either the transmitter rate, or at 1/16 times an external clock rate. The CDP65C51 and CDP65C51A have programmable word lengths of $5,6,7$ or 8 bits; even, odd or no parity; 1, $1 \frac{1}{2}$ or 2 stop bits.

The CDP65C51 and CDP65C51A are designed for maximum programmed control from the CPU, to simplify hardware implementation. Three separate registers permit
the CPU to easily select the CDP65C51A operating modes and data-checking parameters and determine operational status.

The Command Register controls parity, reciever echo mode, transmitter interrupt control, the state of the RTS line, receiver interrupt control, and the state of the DTR line.

The Control Register controls the number of stop bits, word length, receiver clock source and baud rate.

The Status Register indicates the states of the $\overline{\mathrm{RQ}}, \overline{\mathrm{DSR}}$ and $\overline{D C D}$ lines, transmitter and receiver data registers, and overrun, framing and parity error conditions.

The transmitter and receiver data registers are used for temporary data storage by the CDP65C51A transmit and receive circuits.

The CDP65C51 and CDP65C51A-1, -2 and -4 types are capable of interfacing with microprocessors with cycle times of $1 \mathrm{MHz}, 2 \mathrm{MHz}$ and 4 MHz , respectively.

The CDP65C51 and CDP65C51A are supplied in 28 lead hermetic dual-in-line sidebrazed ceramic packages ( $D$ suffix), in 28 lead dual-in-line plastic packages ( $E$ suffix) and in 28 lead dual-in-line small outline (SO) packages (M) suffix.
MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
(Voltage referenced to $\mathrm{V}_{\text {ss }}$ terminal) ..... -0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
DC INPUT CURRENT, ANY ONE INPUT ..... $\pm 10 \mathrm{~mA}$
POWER DISSIPATION PER PACKAGE (PD)
For $T_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E) ..... 500 mW
For $T_{A}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E) Derate Linearly at $8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 300 mW
For $T_{A}=-55$ to $+100^{\circ} \mathrm{C}$ (PACKAGE TYPE D) ..... 500 mW
For $T_{A}=+100$ to $+125^{\circ} \mathrm{C}$ (PACKAGE TYPE D) Derate Linearly at $8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to ..... 300 mW
For $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE M)* ..... 425 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
For $T_{A}=$ FULL PACKAGE-TEMPERATURE RANGE (All Package Types) ..... 100 mW
OPERATING-TEMPERATURE RANGE ( $\mathrm{T}_{\mathrm{A}}$ ):
PACKAGE TYPE D ..... -55 to $+125^{\circ} \mathrm{C}$
PACKAGE TYPE E and M ..... -40 to $+85^{\circ} \mathrm{C}$
STORAGE-TEMPERATURE RANGE ( $\mathrm{T}_{\text {stg }}$ ) ..... -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s maximum $+265^{\circ} \mathrm{C}$* Printed-circuit board mount: $57 \mathrm{~mm} \times 57 \mathrm{~mm}$ minimum area $\times 1.6 \mathrm{~mm}$ thick G10 epoxy glass, or equivalent.

- RECOMMENDED OPERATING CONDITIONS at $T_{A}=-40^{\circ}$ to $+85^{\circ} \mathrm{C}$
For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  | UNITS |
| :--- | :---: | :---: | :---: |
|  | Min. | Max. |  |
| DC Operating Voltage Range | 3 | 6 | V |
| Input Voltage Range | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ |  |

## STATIC ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0 ^ { \circ }}$ to $\mathbf{+ 8 5}{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathbf{5 V} \pm \mathbf{5} \%$

| CHARACTERISTIC |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Quiescent Device Current | lod | - | 50 | 200 | $\mu \mathrm{A}$ |
| Output Low Current (Sinking): $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ (D0-D7, TxD, RxC, $\overline{R T S}, \overline{D T R}, \overline{\mathrm{TQ}}$ | loL | 1.6 | - | - | mA |
| Output High Current (Sourcing): $\mathrm{V}_{\mathrm{OH}}=4.6 \mathrm{~V}$ (D0-D7, TxD, RxC, $\overline{R T S}, \overline{D T R})$ | Іон | -1.6 | - | - | mA |
| Output Low Voltage: I Load $=1.6 \mathrm{~mA}$ (D0-D7, TxD, RxC, $\overline{R T S}, \overline{D T R}, \overline{I R Q)}$ | VoL | - | - | 0.4 | V |
| Output High Voltage: I Load $=-1.6 \mathrm{~mA}$ (D0-D7, TxD, RxC, $\overline{\mathrm{RTS}}, \overline{\mathrm{DTR}}$ ) | $\mathrm{V}_{\mathrm{OH}}$ | 4.6 | - | - | V |
| Input Low Voltage | VIL | $\mathrm{V}_{\text {ss }}$ | - | 0.8 | V |
| Input High Voltage (Except XTLI and XTLO) (XTLI and XTLO) | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & 2 \\ & 3 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & V_{D D} \\ & V_{D D} \\ & \hline \end{aligned}$ | V |
| Input Leakage Current: $\mathrm{V}_{\mathrm{IN}}=0$ to 5 V ( $\phi 2, \mathrm{R} \overline{\mathrm{W}}, \overline{\mathrm{RES}}, \mathrm{CSO}, \overline{\mathrm{CS}}, \mathrm{RSO}, \mathrm{RS} 1, \overline{\mathrm{CTS}}, \mathrm{R} \times \mathrm{D}, \overline{\mathrm{DCD}}, \overline{\mathrm{DSR}}$ ) | In | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Leakage Current for High Impedance State (D0-D7) | Itsi | - | - | $\pm 1.2$ | $\mu \mathrm{A}$ |
| Output Leakage Current (off state): Vout = 5 V (IRQ) | loff | - | - | 2 | $\mu \mathrm{A}$ |
| Input Capacitance (except XTLI and XTLO) | $\mathrm{C}_{\text {IN }}$ | - | - | 10 | pF |
| Output Capacitance | Cout | - | - | 10 | pF |

## CDP65C51/51A INTERFACE REQUIREMENTS

This is a description of the interface requirements for the CDP65C51 and CDP65C51A. Fig. 1 is the Interface Diagram and the Terminal Diagram shows the pinout configuration for the CDP65C51A.


Fig. 1 - CDP65C51/51A interface diagram

## MICROPROCESSOR INTERFACE SIGNAL DESCRIPTION

## $\overline{R E S}$ (Reset) (4)

During system initialization a low on the $\overline{R E S}$ input will cause a hardware reset to occur. The Command Register and the Control Register will be cleared. The Status Register will be cleared with the exception of the indications of Data Set Ready and Data Carrier Detect, which are externally controlled by the $\overline{\mathrm{DSR}}$ and $\overline{\mathrm{DCD}}$ lines, and the transmitter Empty bit, which will be set. A hardware reset is required after power-up.

## $\phi 2$ (Input Clock) (27)

The input clock is the system $\phi 2$ clock and is used to clock all data transfers between the system microprocessor and the CDP65C51/51A.

## R/W (Read/Write) (28)

The $R / \bar{W}$ input, generated by the microprocessor, is used to control the direction of data transfers. A high on the R/W pin allows the processor to read the data supplied by the CDP65C51/51A, a low allows a write to the CDP65C51/51A.

## $\overline{\mathbf{I R Q}}$ (Interrupt Request) (26)

The $\overline{\mathrm{RQ}}$ pin is an interrupt output from the interrupt control logic. It is an open drain output, permitting several devices to be connected to the common IRQ microprocessor input. Normally at high level, $\overline{\mathrm{IRQ}}$ goes low when an interrupt occurs.

## D0-D7 (Data Bus) (18-25)

The D0-D7 pins are the eight data lines used to transfer data between the processor and the CDP65C51/51A. These lines are bidirectional and are normally high impedance except during Read cycles when the CDP65C51/51A are selected.

## CSO, $\overline{\text { CS1 }}$ (Chip Selects) $(2,3)$

The two chip select inputs are normally connected to the processor address lines either directly or through decoders. The CDP65C51/51A are selected when CSO is high and CS1 is low.

## RSO, RS1 (Register Selects) (13, 14)

The two register select lines are normally connected to the processor address lines to allow the processor to select the various CDP65C51/51A internal registers. The following table shows the internal register select coding.

TABLE I

| RS1 | RS0 | Write | Read |
| :---: | :---: | :---: | :---: |
| 0 | 0 | Transmit Data <br> Register | Receiver Data <br> Register |
| 0 | 1 | Programmed Reset <br> (Data is "Don't <br> Care") | Status Register |
| 1 | 0 | Command Register |  |
| 1 | 1 | Control Register |  |

Only the Command and Control registers are read/write. The Programmed Reset operation does not cause any data transfer, but is used to clear bits 4 through 0 in the Command Register and bit 2 in the Status Register. The Control Register is unchanged by a Programmed Reset. It should be noted that the Programmed Reset is slightly different from the Hardware Reset ( $\overline{R E S}$ ); these differences are shown in Figs. 3, 4 and 5.

## ACIA/MODEM INTERFACE SIGNAL DESCRIPTION

## XTLI, XTLO (Crystal Pins) $(6,7)$

These pins are normally directly connected to the external crystal ( 1.8432 MHz ) used to derive the various baud rates (see "Generation of Non-Standard Baud Rates"). Alternatively, an externally generated clock may be used to drive the XTLI pin, in which case the XTLO pin must float. XTLI is the input pin for the transmit clock.

## TxD (Transmit Data) (10)

The TxD output line is used to transfer serial NRZ (nonreturn-to-zero) data to the modem. The LSB (least significant bit) of the Transmit Data Register is the first data bit transmitted and the rate of data transmission is determined by the baud rate selected or under control of an external clock. This selection is made by programming the Control Register.

## RxD (Receive Data) (12)

The RxD input line is used to transfer serial NRZ data into the ACIA from the modem, LSB first. The receiver data rate is either the programmed baud rate or under the control of an externally generated receiver clock. The selection is made by programming the Control Register.

## RxC (Receive Clock) (5)

The RxC is a bidirectional pin which serves as either the receiver 16X clock input or the receiver 16X clock output. The latter mode results if the internal baud-rate generator is selected for receiver data clocking.

## $\overline{\mathrm{RTS}}$ (Request to Send) (8)

The $\overline{R T S}$ output pin is used to control the modem from the processor. The state of the $\overline{\text { RTS }}$ pin is determined by the contents of the Command Register.

## $\overline{\text { CTS }}$ (Clear to Send) (9)

The CTS input pin is used to control the transmitter operation. The enable state is with CTSlow. The transmitter is automatically disabled if CTS is high.

## $\overline{\text { DTR }}$ (Data Terminal Ready) (11)

This output pin is used to indicate the status of the CDP65C51/ 51A to the modem. A low on DTR indicates the CDP65C51/ 51A is enabled, a high indicates it is disabled. The processor controls this pin via bit 0 of the Command Register.

## $\overline{\mathrm{DSR}}$ (Data Set Ready) (17)

The DSR Input pin is used to indicate to the CDP65C51/51A the status of the modem. A low indicates the "ready" state and a high, "not ready".
$\overline{\mathrm{DCD}}$ (Data Carrier Detect) (16)
The $\overline{D C D}$ input pin is used to indicate to the CDP65C51/51A the status of the carrier detect output of the modem. A low indicates that the modem carrier signal is present and a high, that it is not.

## CDP65C51 AND CDP65C51A INTERNAL ORGANIZATION

This is a functional description of the CDP65C51/51A. A block diagram of the CDP65C51/51A is presented in Fig. 2.

## DATA BUS BUFFERS

The Data Bus Buffer interfaces the system data lines to the internal data bus. The Data Bus Buffer is bi-directional. When the R/W line is high an the chip is selected, the Data Bus Buffer passes the Data to the system data lines from the CDP65C51/ 51 A internal data bus. When the $\mathrm{R} / \overline{\mathrm{W}}$ line is low and the chip is selected, the Data Bus Buffer writes the data from the system data bus to the internal data bus.

## INTERRUPT LOGIC

The Interrupt Logic will cause the $\overline{\operatorname{RQ}}$ line to the microprocessor to go low when conditions are met that
can cause an interrupt will set bit 7 and the appropriate bit of bits 3 through 6 in the Status Register if enabled. Bits 5 and 6 correspond to the Data Carrier Detect ( $\overline{D C D}$ ) logic and the Data Set Ready ( $\overline{\mathrm{DSR}}$ ) logic. Bits 3 and 4 correspond to the Receiver Data Register full and the Transmitter Data Register empty conditions. These conditions can cause an interrupt request if enabled by the Command Register.

## I/O CONTROL

The I/O Control Logic controls the selection of internal registers in preparation for a data transfer on the internal data bus and the direction of the transfer to or from the register.
The registers are selected by the Register Select and Chip Select and Read/Write lines as described in Table I, previously.


## CDP65C51/51A INTERNAL ORGANIZATION (Cont'd)

## TIMING AND CONTROL

The Timing and Control logic controls the timing of data transfers on the internal data bus and the registers, the Data Bus Buffer, and the microprocessor data bus, and the hardware reset features.

Timing is controlled by the system $\phi 2$ clock input. The chip will perform data transfers to or from the microcomputer data bus during the $\phi 2$ high period when selected.
All registers will be initialized by the Timing and Control Logic when the Reset (RES) line goes low. See the individual register description for the state of the registers following a hardware reset.

## TRANSMITTER AND RECEIVER DATA REGISTERS

These registers are used a temporary data storage for the CDP65C51/51A Transmit and Receive circuits. Both the mitter and Receiver are selected by a Register Select 0 (RSO) and Register Select 1 (RS1) low condition. The Read/Write line determines which actually uses the internal data bus; the Transmitter Data Register is write only and the Receiver Data Register is read only.
Bit 0 is the first bit to be transmitted from the Transmitter Data Register (least significant bit first). The higher order bits follow in order. Unused bits in this register are "don't care".
The Receiver Data Register holds the first received data bit in bit 0 (least significant bit first). Unused high-order bits are " 0 ". Parity bits are not contained in the Receiver Data Register. They are stripped off after being used for parity checking.

## STATUS REGISTER

Fig. 3 indicates the format of the CDP65C51/51A Status Register. A description of each status bit follows.


Fig. 3 - Status register format.

## Recelver Data Register Full (Bit 3)

This bit goes to a " 1 " when the CDP65C51/51A transfers data from the Receiver Shift Register to the Receiver Data Register, and goes to a " 0 " when the processor reads the Receiver Data Register.

## Transmitter Data Register Empty (Bit 4)

This bit goes to a " 1 " when the CDP65C51/51A transfers data from the Transmitter Data Register to the Transmitter Shift Register, and goes to a " 0 " when the processor writes new data onto the Transmitter Data Register.

## Data Carrier Detect (Bit 5) and Data Set Ready (Bit 6)

These bits reflect the levels of the $\overline{D C D}$ and $\overline{D S R}$ inputs to the CDP65C51/51A. A "0" indicates a high (false). Whenever either of these inputs changes state, in immediate processor interrupt occurs, unless the CDP65C51/51A is disabled (bit 0 of the Command Register is a " 0 "). When the interrupt occurs, the status bits will indicate the levels of the inputs immediately after the change of state occurred. Subsequent level changes will not affect the status bits until the Status Register is interrogated by the processor. At that time, another interrupt will immediately occur and the status bits will reflect the new input levels.

## Framing Error (Bit 1), Overrun (Bit 2), and

 Parity Error (Bit 0)None of these bits causes a processor interrupt to occur, but they are normally checked at the time the Receiver Data Register is read so that the validity of the data can be verified.

## Interrupt (Bit 7)

This bit goes to a " 0 " when the Status Register has been read by the processor, and goes to a " 1 " whenever any kind of interrupt occurs.

## CONTROL REGISTER

The Control Register selects the desired transmitter baud rate, receiver clock source, word length, and the number of stop bits.

## Selected Baud Rate (Bits 0, 1, 2, 3)

These bits, set by the processor, select the Transmitter baud rate, which can be at $1 / 16$ an external clock rate or one of 15 other rates controlled by the internal baud-rate generator as shown in Fig. 4.

## Receiver Clock Source (Bit 4)

This bit controls the clock source to the Receiver. A " 0 " causes the Receiver to operate at a baud rate of $1 / 16$ an external clock. A " 1 " causes the Receiver to operate at the same baud rate as is selected for the transmitter as shown in Fig. 4.

## Word Length (Bits 5, 6)

These bits determine the word length to be used $(5,6,7$ or 8 bits). Fig. 4 shows the configuration for each number of bits desired.

## Stop Bit Number (Bit 7)

This bit determines the number of stop bits used. A " 0 " always indicates one stop bit. A " 1 " indicates $11 / 2$ stop bits if the word length is 5 with no parity selected, 1 stop bit if the word length is 8 with parity selected, and 2 stop bits in all other configurations.

## CDP65C51/51A INTERNAL ORGANIZATION (Cont'd)



Fig. 4 - CDP65C51/51A control register.

## COMMAND REGISTER

The Command Register controls specific modes and functions (Fig. 5).


## Data Terminal Ready (Bit 0)

This bit enables all selected interrupts and controls the state of the Data Terminal Ready ( $\overline{\mathrm{DTR}}$ ) line. A " 0 " indicates the microcomputer system is not ready by setting the DTR line high. A "1" indicates the microcomputer system is ready be setting the $\overline{\mathrm{DTR}}$ line low. When the DTR bit is set to a " 0 ", the receiver and transmitter are both disabled.

## Receiver Interrupt Control (Bit 1)

This bit disables the Receiver from generating an interrupt when set to a " 1 ". The Receiver interrupt is enabled when this bit is set to a " 0 " and Bit 0 is set to a " 1 ".

## Transmitter Interrupt Control (Bits 2, 3)

These bits control the state of the Ready to Send ( $\overline{\text { RTS }}$ ) line and the Transmitter interrupt. Fig. 5 shows the various configurations of the $\overline{\mathrm{RTS}}$ line and Transmit Interrupt bit settings.

## Receiver Echo Mode (Bit 4)

This bit enables the Receiver Echo Mode. Bits 2 and 3 must be zero. In the Receiver Echo Mode, the Transmitter returns each transmission received by the Receiver delayed by $1 / 2$ bit time. A " 1 " enables the Receiver Echo Mode. A " 0 " bit disables the mode.

## Parity Mode Enable (Bit 5)

This bit enables parity bit generation and checking. A " 0 " disables parity bit generation by the Transmitter and parity bit checking by the Receiver. A" 1 " bit enables generation and checking of parity bits.

## Parity Mode Control (Bits 6, 7)

These bits determine the type of parity generated by the Transmitter, (even, odd, mark or space) and the type of parity check done by the Receiver (even, odd, or no check). Fig. 5 shows the possible bit configurations for the Parity Mode Control bits.

NOTE: When changing command register bits 3 and 2 from 0,1 to 1,0 a 'break' may be generated. To avoid the generation of this break, always change from 0,1 to 0,0 to 1,0 .
*BITS 2 AND 3 MUST BE ZERO FOR RECEIVER ECHO MODE. $\overline{\text { RTS }}$ WILL BE LOW.

Fig. 5 - CDP65C51/51A command register 92CM-36790R1

## TRANSMITTER AND RECEIVER

Bits 0-3 of the Control Register select the divisor used to generate the baud rate for the Transmitter. If the Receiver clock is to use the same baud rate as the transmitter, then RxC becomes an output and can be used to slave other circuits to the CDP65C51/51A. Fig. 6 shows the Transmitter and Receiver layout.


Fig. 6 - Transmitter receiver clock circuits.

## CDP65C51/51A OPERATION

## TRANSMITTER AND RECEIVER OPERATION

## Continous Data Transmit (Fig. 7)

In the normal operating mode, the processor interrupt (IRQ) is used to signal when the CDP65C51/51A is ready to accept the next data word to be transmitted. This interrupt occurs at the beginning of the Start Bit. When the processor reads the Status Register of the CDP65C51/51A, the interrupt is cleared. The
processor must then identify that the Transmit Data Register is ready to be loaded and must then load it with the next data word. This must occur before the end of the Stop Bit, otherwise a continuous "Mark" will be transmitted.


Similar to the above case, the normal mode is to generate a processor interrupt when the CDP65C51/51A has received a full data word. This occurs at about the 8/16 point through the

Stop Bit. The processor must read the Status Register and rad the data word before the next interrupt, otherwise the Overrun condition occurs.


Fig. 8 - Continuous data receive.

## CDP65C51/51A OPERATION (Cont'd)

## Transmit Data Register Not Lodded

 By Processor (Fig. 9)If the processor is unable to load the Transmit Data Register in the allocated time, then the TxD line will go to the "MARK" condition until the data is loaded. When the
processor finally loads new data, a Start Bit immediately occurs, the data word transmission is started, and another interrupt is initiated, signaling for the next data word.


Fig. 9 - Transmit data register not loaded by processor.

## Effect of $\overline{\text { CTS }}$ on CDP65C51 Transmitter (Fig. 10)

$\overline{\mathrm{CTS}}$ is the Clear-to-Send signal generated by the modem. It is normally low (true state) but may go high in the event of some modem problems. When this occurs, the TxD line immediately goes to the "Mark" condition. Interrupts continue at the same rate, but the Status Register does not
indicate the Transient Data Register is empty. Since there is no status bit for CTS, the processor must deduce that CTS has gone to the False (high) state. This is covered later. CTS is a transmit control line only, and has no effect on the CDP65C51 Receiver Operation.


Fig. 10 - Effect of $\overline{\text { CTS }}$ on CDP65C51 transmitter

## TRANSMITTER AND RECEIVER OPERATION (Cont'd)

## Effect of $\overline{C T S}$ on CDP65C51A Transmitter (Fig. 10A)

$\overline{\mathrm{CTS}}$ is the Clear-to-Send signal generated by the modem. It is normally low (true state) but may go high in the event of some modem problems. When this occurs, the TxD line goes to the "MARK" condition following the complete transmission of any character which is currently being
shifted out of the Transmitter Shift Register. Since there is no status bit for CTS, the processor must deduce that CTS has gone to the False (high) state. This is covered later. CTS is a transmit control line only, and has no effect on the CDP65C51A Receiver Operation. Normal transmission will resume when CTS goes low again.


Fig. 10A - Effect of CTS on CDP65C51A transmitter

## Effect of Overrun on Receiver (Fig. 11)

If the processor does not read the Receiver Data Register in the allocated time, then, when the following interrupt occurs, the new data word is not transferred to the Receiver

Data Register, but the Overrun status bit is set. Thus, the Data Register will contain the last valid data word received and all following data is lost.


Fig. 11 - Effect of overrun on receiver.

## CDP65C51/51A OPERATION (Cont'd)

## TRANSMITTER AND RECEIVER OPERATION (Cont'd)

Echo Mode Timing (Fig. 12)
In Echo Mode, the TxD line re-transmits the data on the RxD line, delayed by $1 / 2$ of the bit time.


Fig. 12 - Echo mode timing.

## Effect of $\overline{\text { CTS }}$ on Echo Mode Operation (Fig. 13)

See "Effect of CTS on Transmitter" for the effect of CTS on the Transmitter. Receiver operation is unaffected by $\overline{\mathrm{CTS}}$, so, in Echo Mode, the Transmitter is affected in the same way as "Effect of CTS on Transmitter". In this case however,
the processor interrupts signify that the Receiver Data Register is full, so the processor has no way of knowing that the Transmitter has ceased to echo.


Fig. 13 -Effect of $\overline{C T S}$ on echo mode.

## CDP65C51/51A OPERATION (Cont'd)

## TRANSMITTER AND RECEIVER OPERATION (Cont'd)

## Overrun in Echo Mode (Fig. 14)

If Overrun occurs in Echo Mode, the Receiver is affected the same way as described in "Effect of Overrun on Receiver".
line goes to the "MARK" condition until the first Start Bit after the Receiver Data Register is read by the processor.

For the re-transmitted data, when overrun occurs, the TxD


Fig. 14 - Overrun in echo mode.

## Framing Error (Fig. 15)

Framing Error is caused by the absence of Stop Bit(s) on received data. The status bit is set when the processor interrupt occurs. Subsequent data words are tested for

Framing Error separately, so the status bit will always reflect the last data word received.


92CM-36789

Fig. 15 - Framing error.

## TRANSMITTER AND RECEIVER OPERATION (Cont'd)

## Effect of $\overline{D C D}$ on Receiver (Fig. 16)

$\overline{\mathrm{DCD}}$ is a modem output used to indicate the status of the carrier frequency detection circuit of the modem. This line goes high for a loss of carrier. Normally, when this occurs, the modem will stop transmitting data (RxD on the CDP65C51/51A some time later). The CDP65C51/51A will cause a processor interrupt whenever $\overline{\mathrm{DCD}}$ changes state and will indicate this condition via the Status Register.

Once such a change of state occurs, subsequent transitions will not cause interrupts or changes in the Status Register until the first interrupt is serviced. When the Status Register is read by the processor, the CDP65C51/51A automatically checks the level of the $\overline{\mathrm{DCD}}$ line, and if it has changed, another interrupt occurs.


Fig. 16-Effect of $\overline{D C D}$ on receiver.

Timing with $1 \frac{1}{2}$ Stop Bits (Fig. 17)

It is possible to select $1 \frac{1}{2}$ Stop Bits, but this occurs only for 5 -bit data words with no parity bit. In this case, the
processor interrupt for Receiver Data Register Full occurs halfway through the trailing half-Stop Bit.


Fig. 17- Timing with 1-1/2 stop bits.

## TRANSMITTER AND RECEIVER OPERATION (Cont'd)

## Transmit Continuous "BREAK" (Fig. 18)

The mode is selected via the CDP65C51/51A Command Register and causes the Transmitter to send continuous "BREAK" characters after both the transmitter and trans-mitter-holding registers have been emptied.

When the Command Register is programmed back to normal transmit mode, a Stop Bit is generated and normal transmission continues.


Fig. 18 - Transmit continuous "BREAK".

## Receive Continuous "BREAK" (Fig. 19)

In the event the modem transmits continous "BREAK" characters, the CDP65C51/51A will terminate receiving.

Reception will resume only after a Stop Bit is encountered by the CDP65C51/51A.


Fig. 19 - Receive continuous "BREAK".

## CDP65C51/51A OPERATION (Cont'd)

## STATUS REGISTER OPERATION

Because of the special functions of the various status bits, there is a suggested sequence for checking them. When an interrupt occurs, the CDP65C51/51A should be interrogated, as follows:

## 1. Read Status Register

This operation automatically clears Bit 7 (IRQ). Subsequent transitions on $\overline{D S R}$ and $\overline{D C D}$ will cause another interrupt.
2. Check IRQ Bit

If not set, interrupt source is not the CDP65C51/51A.
3. Check $\overline{D C D}$ and $\overline{D S R}$

These must be compared to their previous levels, which must have been saved by the processor. If they are both " 0 " (modem "on-line") and they are unchanged then the remaining bits must be checked.
4. Check RDRF (Bit 3)

Check for Receiver Data Register Full.
5. Check Parity, Overrun, and Framing Error (Bits 0-2)

Only if Receiver Data Register is Full.
6. Check TDRE (Bit 4)

Check for Transmitter Data Register Empty.
7. If none of the above, then $\overline{\mathrm{CTS}}$ must have gone to the False (high) state.

## PROGRAMMED RESET OPERATION

A program reset occurs when the processor performs a write operation to the CDP65C51/51A with RSO high and RS1 low. The program reset operates somewhat different from the hardware reset ( $\overline{R E S}$ pin) and is described as follows:

1. Internal registers are not completely cleared. The data sheet indicates the effect of a program reset on internal registers.
2. The $\overline{\mathrm{DTR}}$ line goes high immediately.
3. Receiver and transmitter interrupts are disabled immediately. If $\overline{\mathrm{TQQ}}$ is low when the reset occurs, it stays low until serviced, unless interrupt was caused by $\overline{D C D}$ or $\overline{\mathrm{DSR}}$ transition.
4. $\overline{D C D}$ and $\overline{D S R}$ interrupts disabled immediately. If $\overline{I R Q}$ is low and was caused by $\overline{\mathrm{DCD}}$ or $\overline{\mathrm{DSR}}$, then it goes high, also $\overline{D C D}$ and $\overline{D S R}$ status bits subsequently will follow the input lines, although no interrupt will occur.
5. Overrun cleared, if set.

## MISCELLANEOUS NOTES ON OPERATION

1. If Echo Mode is selected, $\overline{\mathrm{RTS}}$ goes low.
2. If Bit 0 of Command Register is " 0 " (disabled), then:
a) All interrupts disabled, including those caused by $\overline{D C D}$ and $\overline{D S R}$ transitions.
b) Receiver disabled, but a character currently being received will be completed first.
c) Transmitter is disabled after both the Transmit Data and Transmit Shift Registers have been emptied.
3. Odd parity occurs when the sum of all the " 1 " bits in the data word (including the parity bit) is odd.
4. In the Receive Mode, the received parity bit does not go into the Receiver Data Register, but is used to generate parity error for the Status Register.
5. Transmitter and Receiver may be in full operation simultaneously. This is "full-duplex" mode.
6. If the RxD line inadvertently goes low and then high during the first 9 receiver clocks after a Stop Bit; a false Start Bit will result.
For false Start Bit detection, the CDP65C51/51A does not begin to receive data, instead, only a true Start Bit initiates receiver operation.
7. A precaution to consider with the crystal oscillator circuit is:

The XTLI input may be used as an external clock input. The XTLO pin must be floating and may not be used for any other function.
8. $\overline{\mathrm{DCD}}$ and $\overline{\mathrm{DSR}}$ transitions, although causing immediate processor interrupts, have no effect on transmitter operation. Data will continue to be sent, unless the processor forces transmitter to turn off. Since these are high-impedance inputs, they must not be permitted to float (un-connected). If unused, they must be terminated either to Gnd or VDD.

## GENERATION OF NON-STANDARD BAUD RATES

## Divisors

The internal counter/divider circuit selects the appropriate divisor for the crystal frequency by means of bits 0-3 of the CDP65C51/51A Control Register.

The divisors, then, are determined by bits 0-3 in the Control Register and their values are shown in Table II.

## Generating Other Baud Rates

By using a different crystal, other baud rates may be generated. These can be determined by:

$$
\text { Baud Rate }=\frac{\text { Crystal Frequency }}{\text { Divisor }}
$$

Furthermore, it is possible to drive the CDP65C51/51A with an off chip oscillator to achieve the same thing. In this case, XTLI (pin 6) must be the clock input and XTLO (pin 7) must be a no connect.

CDP65C51/51A OPERATION (Cont'd)
Table II - Divisor Selection

| CONTROL REGISTER BITS |  |  |  | $\begin{gathered} \text { DIVISOR SELECTED } \\ \text { FOR THE } \\ \text { INTERNAL COUNTER } \end{gathered}$ | BAUD RATE GENERATED WITH 1.8432 MHz | BAUD RATE GENERATED WITH FREQUENCY (F) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | 2 | 1 | 0 |  |  |  |
| 0 | 0 | 0 | 0 | No Divisor Selected | 1/16 of External Clock at Pin XTLI | 1/16 of External Clock at Pin XTLI |
| 0 | 0 | 0 | 1 | 36,864 | $\frac{1.8432 \times 10^{6}}{36,864}=50$ | $\frac{F}{36,864}$ |
| 0 | 0 | 1 | 0 | 24,576 | $\frac{1.8432 \times 10^{6}}{24.576}=75$ | $\frac{F}{24,576}$ |
| 0 | 0 | 1 | 1 | 16,768 | $\frac{1.8432 \times 10^{6}}{16.768}=109.92$ | $\frac{F}{16,768}$ |
| 0 | 1 | 0 | 0 | 13,696 | $\frac{1.8432 \times 10^{6}}{13,696}=134.58$ | $\frac{F}{13,696}$ |
| 0 | 1 | 0 | 1 | 12,288 | $\frac{1.8432 \times 10^{6}}{12,288}=150$ | $\frac{F}{12,288}$ |
| 0 | 1 | 1 | 0 | 6,144 | $\frac{1.8432 \times 10^{6}}{6.144}=300$ | $\frac{F}{6,144}$ |
| 0 | 1 | 1 | 1 | 3,072 | $\frac{1.8432 \times 10^{6}}{3.072}=600$ | $\frac{\mathrm{F}}{3,072}$ |
| 1 | 0 | 0 | 0 | 1,536 | $\frac{1.8432 \times 10^{6}}{1,536}=1200$ | $\frac{F}{1,536}$ |
| 1 | 0 | 0 | 1 | 1,024 | $\frac{1.8432 \times 10^{6}}{1.024}=1800$ | $\frac{F}{1,024}$ |
| 1 | 0 | 1 | 0 | 768 | $\frac{1.8432 \times 10^{6}}{768}=2400$ | $\frac{F}{768}$ |
| 1 | 0 | 1 | 1 | 512 | $\frac{1.8432 \times 10^{6}}{512}=3600$ | $\frac{F}{512}$ |
| 1 | 1 | 0 | 0 | 384 | $\frac{1.8432 \times 10^{6}}{384}=4800$ | $\frac{F}{384}$ |
| 1 | 1 | 0 | 1 | 256 | $\frac{1.8432 \times 10^{6}}{256}=7200$ | $\frac{F}{256}$ |
| 1 | 1 | 1 | 0 | 192 | $\frac{1.8432 \times 10^{6}}{192}=9600$ | $\frac{F}{192}$ |
| 1 | 1 | 1 | 1 | 96 | $\frac{1.8432 \times 10^{6}}{96}=19200$ | $\frac{F}{96}$ |

DIAGNOSTIC LOOP-BACK OPERATING MODES
A simplified block diagram for a system incorporating a CDP65C51/51A is shown in Fig. 20.


Fig. 20-Simplified system diagram.

## CDP65C51, CDP65C51A

## CDP65C51/51A OPERATION (Cont'd)

## DIAGNOSTIC LOOP-BACK OPERATING MODES

## (Cont'd)

Occasionally it may be desirable to include in the system a facility for "loop-back" diagnostic testing, of which there are two kinds:

## 1. Local Loop-Back

Loop-back from the point of view of the processor. In this case, the Modem and Data Link must be effectively disconnected and the ACIA transmitter connected back to its own receiver, so that the processor can perform diagnostic checks on the system, excluding the actual data channel.

## 2. Remote Loop-Back

Loop-back from the point of view of the Data Link and Modem. In this case, the processor, itself, is disconnected and all received data is immediately retransmitted, so the system on the other end of the Data Link may operate independent of the local system.

The CDP65C51/51A does not contain automatic loop back operating modes, but they may be implemented with the addition of a small amount of external circuitry.
Fig. 21 indicates the necessary logic to be used with the CDP65C51/51A.
The LLB line is the positive-true signal to e nable local loopback operation. Essentially, LLB = high does the following:

1. Disables outputs TxD, $\overline{\mathrm{DTR}}$, and $\overline{\mathrm{RTS}}$ (to Modem).
2. Disables inputs RxD $\overline{\mathrm{DCD}}, \overline{\mathrm{CTS}}, \overline{\mathrm{DSR}}$ (from Modem).
3. Connects transmitter outputs to respective receiver inputs:
a) $T \times D$ to $R \times D$
b) $\overline{D T R}$ to $\overline{D C D}$
c) $\overline{\mathrm{RTS}}$ to $\overline{\mathrm{CTS}}$

LLB may be tied to a peripheral control pin to provide processor control of local loop-back operation. In this way, the processor can easily perform local loop-back diagnostic testing.

Remote loop-back does not require this circuitry, so LLB must be set low. However, the processor must select the following:

1. Control Register bit 4 must be " 1 ", so that the transmitter clock $=$ receiver clock.
2. Command Register bit 4 must be " 1 " to select Echo Mode.
3. Command Register bits 3 and 2 must be " 1 " and " 0 ", respectively, to disable transmitter interrupts.
4. Command Register bit 1 must be " 0 " to disable receiver interrupts.

In this way, the system retransmits received data without any effect on the local system.


NOTES: 1. HIGH ON LLB SELECTS LOCAL LOOP-BACK MODE.
2. HIGH ON HC157 SELECT INPUT GATES "B" INPUTS TO "Y" OUTPUTS; LOW GATES "A" TO " $Y$ ".

Fig. 21 -Loop-back circuit schematic.

DYNAMIC ELECTRICAL CHARACTERISTICS-READ/WRITE CYCLE
$V_{D D}=5 \mathrm{~V} \pm 5 \%, T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=75 \mathrm{pF}$

| CHARACTERISTIC |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { CDP65C51-1 } \\ & \text { CDP65C51A-1 } \end{aligned}$ |  | $\begin{aligned} & \text { CDP65C51-2 } \\ & \text { CDP65C51A-2 } \end{aligned}$ |  | $\begin{aligned} & \text { CDP65C51-4 } \\ & \text { CDP65C51A-4 } \end{aligned}$ |  |  |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| Cycle Time | ${ }^{\text {t }} \mathrm{CYC}$ | 1 | - | 0.5 | - | 0.25 | - | $\mu \mathrm{S}$ |
| ¢2 Pulse Width | ${ }^{t} \mathrm{C}$ | 400 | - | 200 | - | 100 | - | ns |
| Address Setup Time | ${ }^{t}{ }_{\text {AC }}$ | 120 | - | 60 | - | 30 | - | ns |
| Address Hold Time | ${ }^{\text {t }}$ CAH | 0 | - | 0 | - | 0 | - | ns |
| R/W Setup Time | twC | 120 | - | 60 | - | 30 | - | ns |
| R/W Hold Time | ${ }^{\text {t }}$ CWH | 0 | - | 0 | - | 0 | - | ns |
| Data Bus Setup Time | tDCW | 120 | - | 60 | - | 35 | - | ns |
| Data Bus Hold Time | thw | 20 | - | 10 | - | 5 | - | ns |
| Read Access Time (Valid Data) | ${ }^{\text {t CDR }}$ | - | 200 | - | 150 | - | 50 | ns |
| Read Hold Time | thr | 20 | - | 10 | - | 10 | - | ns |
| Bus Active Time (Invalid Data) | ${ }^{\text {t CDA }}$ | 40 | - | 20 | - | 10 | - | ns |



Fig. 22 - Timing waveforms.

DYNAMIC ELECTRICAL CHARACTERISTICS-TRANSMIT/RECEIVE, See Figs. 23, 24 and 25.
$V_{D D}=5 \mathrm{~V} \pm 5 \%, T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| CHARACTERISTIC |  | LIMITS |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP65C51/51A-1 |  | CDP65C51/51A-2 |  | CDP65C51/51A-4 |  |  |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| Transmit/Receive Clock Rate | ${ }^{\text {t CCY }}$ | 400* | - | 325 | - | 250 | - | ns |
| Transmit/Receive Clock High Time | ${ }^{t} \mathrm{CH}$ | 175 | - | 145 | - | 110 | - | ns |
| Transmit/Receive Clock Low Time | ${ }^{t} \mathrm{CL}$ | 175 | - | 145 | - | 110 | - | ns |
| XTLI to TxD Propagation Delay | tDD | - | 500 | - | 410 | - | 315 | ns |
| RTS Propagation Delay | ${ }^{\text {t DLY }}$ | - | 500 | - | 410 | - | 315 | ns |
| IRQ Propagation Delay (Clear) | tIRQ | - | 500 | - | 410 | - | 315 | ns |
| RES Pulse Width | $t_{\text {RES }}$ | 400 | - | 300 | - | 200 | - | ns |

( $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}$ to 30ns)

* The baud rate with external clocking is: Baud Rate $=\frac{1}{16 \times T_{C C Y}}$

XTLI
(TRANSMIT)
CLOCK INPUT)


Fig. 23 - Transmit timing waveforms with external clock.


NOTE: RXD RATE IS 1/16 RXC RATE
92CS-36778


Fig. 24 - Interrupt and output timing waveforms.


Fig. 26 - Transmitter clock generation.

## CMOS Real-Time Clock With RAM

## Features

- Low Power, High Speed, High Density CMOS
- Internal Time Base and Oscillator
- Counts Seconds, Minutes and Hours of the Day
- Counts Days of the Week, Date, Month and Year
- 3V to 6V Operation
- Time Base Input Options $\qquad$ 4.194304 MHz , 1.048576 MHz , or 32.768 kHz
- Time Base Oscillator for Parallel Resonant Crystals
- Typical Operating Power
- Low Frequency Time Base . . . . . . . . . . . . . . . . $40 \mu \mathrm{~W}$ to $200 \mu \mathrm{~W}$
- High Frequency Time Base. . . . . . . . . . . . . . . 4.0 mW to 20 mW
- Binary or BCD Representation of Time, Calendar and Alarm
- 12 or 24 Hour Clock with AM and PM in 12 Hour Mode
- Daylight Savings Time Option
- Automatic End of Month Recognition
- Automatic Leap Year Compensation
- Microprocessor Bus Compatible
- MOTEL Circuit for Bus Universality
- Multiplexed Bus for Pin Efficiency
- Interfaced with Software as 64 RAM Locations
- 14 Bytes of Clock and Control Registers
- 50 Bytes of General Purpose RAM
- Status Bit Indicates Data Integrity
- Bus Compatible Interrupt Signals (IRQ)
- Three Interrupts are Separately Software Maskable and Testable
- Time-of-Day Alarm, Once-Per-Second to Once-Per-Day
- Periodic Rates From $30.5 \mu$ s to 500 ms
- End-of-Clock Update Cycle
- Programmable Square Wave Output Signal
- Clock Output May Be Used As Microprocessor Clock Input - At Time Base Frequency +1 or +4
- 24 Pin Dual In Line Package


## Description

The CDP6818 Real-Time Clock pluse RAM is a peripheral device which includes the unique MOTEL concept for use with many 8 bit microprocessors, microcomputers, and larger computers. This device combines three unique features a complete time-of- day clock with alarm and one hundred year calendar, a programmable periodic interrupt and square wave generator, and 50 bytes of low power static RAM. The CDP6818 uses high speed CMOS technology to interface with 1 MHz processor buses, while consuming very little power.

The Real-Time Clock plus RAM has two distinct uses. First, it is designed as a battery powered CMOS device (in an otherwise NMOS/TTL system) including all the common battery backed-up functions such as RAM, time, and calendar. Secondly, the CDP6818 may be used with a CMOS microprocessor to relieve the software of the timekeeping workload and to extend the available RAM of an MPU such as the CDP6805E2.

The CDP6818 is supplied in a 24 lead dual-in-line plastic package (E suffix) and in a 24 lead dual-inline sidebrazed ceramic package ( $D$ suffix).

## Pinout

PACKAGE TYPES D AND E TOP VIEW


Block Diagram


MAXIMUM RATINGS (Voltages referenced to $V_{S S}$ )

| Ratings | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +8 | V |
| All Input Voltages | $\mathrm{V}_{\text {in }}$ | $\mathrm{V}_{\text {SS }}-0.5$ to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| Current Drain per Pin Excluding <br> $V_{D D}$ and $\mathrm{V}_{\text {SS }}$ | I | 10 | mA |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS $\left(V_{D D}=5 \mathrm{Vdc} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{Vdc}, \mathrm{T}_{A}=0^{\circ}\right.$ to $70^{\circ} \mathrm{C}$ unless otherwise noted)

| Characteristics | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Frequency of Operation | $\mathrm{f}_{\text {osc }}$ | 32.768 | 4194.304 | kHz |
| Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.1 |  |
| Load<10 m A | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}-0.1$ | - |  |
| ```IDD - Bus Idle (External clock) CKOUT = fosc, CL = 15 pF; SQW Disabled, }\overline{CE}=\mp@subsup{V}{DD}{}-0.2; CL (OSC2) = 10 p fosc}=4.194304 MH fosc}=1.048516 MH fosc}=32.768 kH``` | $\begin{aligned} & \text { IDD1 } \\ & \text { IDD2 } \\ & \text { IDD3 } \\ & \hline \end{aligned}$ |  | $\begin{gathered} 3 \\ 0.8 \\ 50 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| ```IDD - Quiescent fosc = DC; OSC1 = DC; All Other Inputs = VDD -0.2 V; No Clock``` | 'DD4 | - | 50 | $\mu \mathrm{A}$ |
| Output High Voltage AD0-AD7 CKOUT ( ${ }_{\text {Load }}=-1.6 \mathrm{~mA}, \mathrm{SQW}$, $\mathrm{I}_{\text {Load }}=-1.0 \mathrm{~mA}$ ) | $\mathrm{V}_{\mathrm{OH}}$ | 4.1 | - | V |
| Output Low Voltage ADO-AD7 CKOUT ( ${ }_{\text {Load }}=1.6 \mathrm{~mA}, \overline{\mathrm{IRQ}}$, and $S Q W$, $\mathrm{I}_{\text {Load }}=1.0 \mathrm{~mA}$ ) | VoL | - | 0.4 | V |
| Input High Voltage $\quad$ CKFS, ADO-AD7, DS, AS, R/ $\bar{W}, \overline{\overline{C E}, ~ P S ~}$ RESET OSC1 | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & \hline V_{D D}-2 \\ & V_{D D}-0.8 \\ & V_{D D}-1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{DD}} \\ & \hline \end{aligned}$ | V |
| Input Low Voltage AD0-AD7, DS, AS, R/信, $\overline{C E}$ <br>  CKFS, PS, $\overline{\text { RESET }}$ <br> OSC1  | $V_{\text {IL }}$ | $\begin{aligned} & V_{S S} \\ & v_{S S} \\ & v_{S S} \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \\ & 0.8 \end{aligned}$ | V |
| Input Current All Inputs | 1 in | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Three-State Leakage ADO-AD7 | ITSL | - | $\pm 10$ | $\mu \mathrm{A}$ |

DC ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{Vdc}, \mathrm{V}_{\mathrm{Ss}}=0 \mathrm{Voc}, \mathrm{T}_{\mathrm{A}}=0^{\circ}$ to $70^{\circ} \mathrm{C}$ unless otherwise noted)

| Characteristics | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Frequency of Operation | fosc. | 32.768 | 32.768 | kHz |
| Output Voltage | VoL | - | 0.1 | V |
| $\mathrm{L}_{\mathrm{L} \cdot \mathrm{AD}}<10 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\text {DD }}-0.1$ | - |  |
| IDD-Bus Idle CKOUT $=\mathrm{f}_{\text {osc }}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, SQW Disabled, $\overline{C E}=\mathrm{V}_{\mathrm{DD}}-0.2, \mathrm{C}_{\mathrm{L}}(\mathrm{OSC} 2)=10 \mathrm{pF}$ $\mathrm{f}_{\mathrm{osc}}=32.768 \mathrm{kHz}$ | IDD3 | - | 50 | $\mu \mathrm{A}$ |
| ```IDD-Quiscent fosc = DS; OSC1=DC; All Other Inputs = VDD-0.2 V; No Clock``` | 1004 | - | 50 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \hline \text { Output High Voltage } \\ & \quad \text { (L Load }=-0.25 \mathrm{~mA}, \text { All Outputs) } \end{aligned}$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.7 | - | V |
| $\begin{aligned} & \text { Output Low Voltage } \\ & \text { (Load }=0.25 \mathrm{~mA} \text {, All Outputs) } \end{aligned}$ | $V_{\text {OL }}$ | - | 0.3 | V |
| Input High Voltage $\quad$ ADO-AD7, DS, AS, R/W, CE, RESET, CKFS, PS, OSC1 | $\mathrm{V}_{\mathrm{H}}$ | $\begin{aligned} & 2.1 \\ & 2.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{D D} \\ & V_{D D} \end{aligned}$ | V |
| Input Low Voltage (All Inputs) | $V_{1 L}$ | $\mathrm{V}_{\text {ss }}$ | 0.5 | V |
| Input Current ${ }^{\text {a }}$ All Inputs | in | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Three-State Leakage $\overline{\text { IRQ }}, \overline{\mathrm{A}} \overline{\bar{D}} \overline{0}-\bar{A} \overline{\bar{D}} \overline{\overline{7}}$ | $\left.\right\|_{\text {TSL }}$ | - | $\pm 10$ | $\mu \mathrm{A}$ |

BUS TIMING

| Ident. <br> Number | Characteristics | Symbol | $V_{D D}=3.0 \mathrm{~V}$$50 \text { pF Load }$ |  | $\begin{gathered} V_{D D}=5.0 \mathrm{~V} \\ \pm 10 \% \end{gathered}$ <br> 2 TTL and 130 pF Load |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| 1 | Cycle Time | $\mathrm{t}_{\mathrm{cyc}}$ | 5000 | - | 953 | dc | ns |
| 2 | Pulse Width, DS/E Low or RD/WR High | PWEL | 1000 | - | 300 | - | ns |
| 3 | Pulse Width, DS/E High or $\overline{\text { RD/WR }}$ Low | $\mathrm{PW}_{\text {EH }}$ | 1500 | - | 325 | - | ns |
| 4 | Input Rise and Fall Time | $\mathrm{t}_{\text {r }} \mathrm{t}_{\text {t }}$ | - | 100 | - | 30 | ns |
| 8 | R/W Hold Time | $t_{\text {tawh }}$ | 10 | - | 10 | - | ns |
| 13 | R/W Setup Time Before DS/E | $\mathrm{t}_{\text {fws }}$ | 200 | - | 80 | - | ns |
| 14 | Chip Enable Setup Time Before AS/ALE Fall | $\mathrm{t}_{\mathrm{cs}}$ | 200 | $\star$ | 55 | $\star$ | ns |
| 15 | Chip Enable Hold Time | $\mathrm{t}_{\mathrm{CH}}$ | 10 | - | 0 | - | ns |
| 18 | Read Data Hold Time | $\mathrm{t}_{\text {¢ }}$ H | 10 | 1000 | 10 | 100 | ns |
| 21 | Write Data Hold Time | $\mathrm{t}_{\text {DHW }}$ | 100 | - | 0 | - | ns |
| 24 | Muxed Address Valid Time to AS/ALE Fall | $\mathrm{t}_{\text {ASL }}$ | 200 | - | 50 | - | ns |
| 25 | Muxed Address Hold Time | $\mathrm{t}_{\text {AHL }}$ | 100 | - | 20 | - | ns |
| 26 | Delay Time DS/E to AS/ALE Rise | $\mathrm{t}_{\text {ASD }}$ | 500 | - | 50 | - | ns |
| 27 | Pulse Width, AS/ALE High | PW ${ }_{\text {ASH }}$ | 600 | - | 135 | - | ns |
| 28 | Delay Time, AS/ALE to DS/E Rise | $\mathrm{t}_{\text {ASED }}$ | 500 | - | 60 | - | ns |
| 30 | Peripheral Output Data Delay Time from DS/E or $\overline{\text { RD }}$ | tode | 1300 | - | 20 | 240 | ns |
| 31 | Peripheral Data Setup Time | tosw | 1500 | - | 200 | - | ns |

NOTE: Designations E, ALE, $\overline{R D}$, and $\overline{W R}$ refer to signals from alternative microprocessor signals.
$\star$ See Important Application Notice (refer to Fig. 23).


NOTE: $V_{\text {HIGH }}=V_{D D}-2.0 \mathrm{~V}, \mathrm{~V}_{\text {LOW }}=0.8 \mathrm{~V}$, for $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$

Fig. 2 - CDP6818 bus timing waveforms.


Fig. 3 - Bus-read timing competitor multiplexed bus.


NOTE: $\mathrm{V}_{\text {HIGH }}=\mathrm{V}_{\text {DD }}-2.0 \mathrm{~V}, \mathrm{~V}_{\text {LOW }}=0.8 \mathrm{~V}$, for $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$

Fig. 4 - Bus-write timing competitor multiplexed bus.

TABLE $1-$ SWITCHING CHARACTERISTICS $\left(V_{D D}=5 \mathrm{Vdc} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=0^{\circ}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$

| Description | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Oscillator Startup | trc | - | 100 | ms |
| Reset Pulse Width | trwL | 5 | - | $\mu \mathrm{S}$ |
| Reset Delay Time | ${ }^{\text {t }} \mathrm{RLH}$ | 5 | - | $\mu \mathrm{S}$ |
| Power Sense Pulse Width | tPWL | 5 | - | $\mu \mathrm{s}$ |
| Power Sense Delay Time | tPLH | 5 | - | $\mu \mathrm{s}$ |
| $\overline{\mathrm{RQQ}}$ Release from DS | tIRDS | - | 2 | $\mu \mathrm{S}$ |
| $\overline{\text { IRQ }}$ Release from $\overline{\text { RESET }}$ | tIRR | - | 2 | $\mu \mathrm{S}$ |
| VRT Bit Delay | tVRTD | - | 2 | $\mu \mathrm{S}$ |



NOTE: $V_{\text {HIGH }}=V_{D D}-2.0 \mathrm{~V}, V_{\text {LOW }}=0.8 \mathrm{~V}$, for $V_{D D}=5.0 \mathrm{~V} \pm 10 \%$

Fig. $5-\overline{1 R Q}$ release delay timing waveforms.


All Outputs Except OSC2 (See Figure 10)

Fig. $6-T T L$ equivalent test load.


Fig. 7 - Power-up timing waveforms.

(1) The VRT bit is set to a "1" by reading Control Register \#D. The VRT Bit can only be cleared by pulling the PS Pin low (see REGISTER D (\$OD)).

Fig. 8 - Conditions that clear VRT bit timing waveforms.

## MOTEL

The MOTEL circuit is a new concept that permits the CDP6818 to be directly interfaced with many types of microprocessors. No external logic is needed to adapt to the differences in bus control signals from common multiplexed bus microprocessors.

Practically all microprocessors interface with one of two synchronous bus structures.

The MOTEL circuit is built into peripheral and memory ICs to permit direct connection to either type of bus. An industry standard bus structure is now available. The MOTEL concept is shown logically in Figure 9.

MOTEL selects one of two interpretations of two pins. In the 6805 case, DS and $R / \bar{W}$ are gated together to produce the internal read enable. The internal write enable is a similar gating of the inverse of $R / \bar{W}$. With competitor buses, the inversion of $\overline{R D}$ and $\overline{W R}$ create functionally identical internal read and write enable signals.

The CDP6818 automatically selects the processor type by using AS/ALE to latch the state of the DS/ $\overline{R D}$ pin. Since DS is always low and $\overline{R D}$ is always high during $A S$ and $A L E$, the latch automatically indicates which processor type is connected.


Fig. 9 - Functional diagram of MOTEL circuit.

## SIGNAL DESCRIPTIONS

The block diagram in Figure 1 , shows the pin connection with the major internal functions of the CDP6818 Real-Time Clock plus RAM. The following paragraphs describe the function of each pin.

## $V_{D D}, V_{S S}$

$D C$ power is provided to the part on these two pins, $V_{D D}$ being the most positive voltage. The minimurn and maximum voltages are listed in the Electrical Characteristics tables.

## OSC1, OSC2 - TIME BASE, INPUTS

The time base for the time functions may be an external signal or the crystal oscillator. External square waves at $4.194304 \mathrm{MHz}, 1.048576 \mathrm{MHz}$, or 32.768 kHz may be connected to OSC1 as shown in Figure 10. The time-base frequency to be used is chosen in Register $A$.

The on-chip oscillator is designed for a parallel resonant

AT cut crystal at 4.194304 MHz or 1.048576 MHz frequencies. The crystal connections are shown in Figure 11 and the crystal characteristics in Figure 12.

## CKOUT - CLOCK OUT, OUTPUT

The CKOUT pin is an output at the time-base frequency divided by 1 or 4 . A major use for CKOUT is as the input clock to the microprocessor; thereby saving the cost of a second crystal. The frequency of CKOUT depends upon the time-base frequency and the state of the CKFS pin as shown in Table 2.

## CKFS - CLOCK OUT FREQUENCY SELECT, INPUT

The CKOUT pin is an output at the time-base frequency divided by 1 or 4 . CKFS tied to VDD causes CKOUT to be the same frequency as the time base at the OSC1 pin. When CKFS is at $V_{S S}$, CKOUT is the OSC1 time-base frequency divided by four. Table 2 summarizes the effect of CKFS.


Fig. 10 - External Time-base connection.


Fig. 11 - Crystal oscillator connection.
Crystal Equivalent Circuit


3


2

| $\mathbf{f}_{\text {osc }}$ | $\mathbf{4 . 1 9 4 3 0 4 ~ M H z}$ | $\mathbf{1 . 0 4 8 5 7 6 ~ M H z}$ | 32.768 KHz |
| :---: | :---: | :---: | :---: |
| $R s \max$ | $75 \Omega$ | $700 \Omega$ | 50 K |
| C 0 max | 7 pF | 5 pF | 1.7 pF |
| $\mathrm{C}_{1}$ | 0.012 pF | 0.008 pF | 0.003 pF |
| $\mathrm{C}_{\text {in }} / \mathrm{C}_{\text {out }}$ | $15-30 \mathrm{pF}$ | $15-40 \mathrm{pF}$ | $10-22 \mathrm{pF}$ |
| Q | 50 k | 35 k | 30 k |
| $R$ | - | - | $300-470 \mathrm{~K}$ |
| $\mathrm{R}_{\mathrm{f}}$ | 10 M | 10 M | 22 M |

Fig. 12 - Crystal parameters.

## table 2 - CLOCK OUTPUT fREQUENCIES

| Time Base <br> (OSC1) <br> Frequency | Clock Frequency <br> Select Pin <br> (CKFS) | Clock Frequency <br> Output Pin <br> (CKOUT) |
| :---: | :---: | :---: |
| 4.194304 MHz | High | 4.194304 MHz |
| 4.194304 MHz | Low | 1.048576 MHz |
| 1.048576 MHz | High | 1.048576 MHz |
| 1.048576 MHz | Low | 262.144 kHz |
| 32.768 kHz | High | 32.768 kHz |
| 32.768 kHz | Low | 8.192 kHz |

## SQW - SQUARE WAVE, OUTPUT

The SQW pin can output a signal one of 15 of the 22 internal-divider stages. The frequency and output enable of the SQW may be altered by programming Register A, as shown in Table 5. The SQW signal may be turned on and off using a bit in Register B.

## AD0-AD7 - MULTIPLEXED BIDIRECTIONAL ADDRESS/DATA BUS

Multiplexed bus processors save pins by presenting the address during the first portion of the bus cycle and using the same pins during the second portion for data. Address-thendata multiplexing does not slow the access time of the CDP6818 since the bus reversal from address to data is occurring during the internal RAM access time.

The address must be valid just prior to the fall of AS / ALE at which time the CDP6818 latches the address from AD0 to AD5. Valid write data must be presented and held stable during the latter portion of the DS or $\overline{W R}$ pulses. In a read cycle, the CDP6818 outputs 8 bits of data during the latter portion of the DS or $\overline{\mathrm{RD}}$ pulses, then ceases driving the bus (returns the output drivers to three-state) when DS falls in this case of MOTEL or $\overline{\mathrm{RD}}$ rises in the other case.

## AS - MULTIPLEXED ADDRESS STROBE, INPUT

A positive going multiplexed address strobe pulse serves to demultiplex the bus. The falling edge of AS or ALE causes the address to be latched within the CDP6818. The automatic MOTEL circuitry in the CDP6818 also latches the state of the DS pin with the falling edge of AS or ALE.

## DS - DATA STROBE OR READ, INPUT

The DS pin has two interpretations via the MOTEL circuit. When emanating from a 6800 type processor, DS is a positive pulse during the latter portion of the bus cycle, and is variously called DS (data strobe), E (enable), and $\boldsymbol{\phi} 2$ ( $\phi 2$ clock). During read cycles, DS signifies the time that the RTC is to drive the bidirectional bus. In write cycles, the trailing edge of DS causes the Real-Time Clock plus RAM to latch the written data.

The second MOTEL interpretation of DS is that of $\overline{R D}$, $\overline{M E M R}$, or $\overline{1 / O R}$ emanating from a competitor type processor. In this case, DS identifies the time period when the real-time clock plus RAM drives the bus with read data. This interpretation of DS is also the same as an output-enable signal on a typical memory.

The MOTEL circuit, within the CDP6818, latches the state of the DS pin on the falling edge of AS/ALE. When the 6800 mode of MOTEL is desired DS must be low during AS/ALE, which is
the case with the CDP6805 family of multiplexed bus processors. To insure the competitor mode of MOTEL, the DS pin must remain high during the time AS/ALE is high.

## R/W - READ/WRITE, INPUT

The MOTEL circuit treats the $R / \bar{W}$ pin in one of two ways. When a 6805 type processor is connected, $R / \bar{W}$ is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on R/ $\bar{W}$ while DS is high. whereas a write cycle is a low on $R / \bar{W}$ during $D S$.

The second interpretation of $R / \bar{W}$ is as a negative write pulse, $\overline{W R}, \overline{M E M W}$, and $\overline{1 / O W}$ from competitor type processors. The MOTEL circuit in this mode gives R/ $\bar{W}$ pin the same meaning as the write $(\bar{W})$ pulse on many generic RAMs.

## $\overline{C E}-$ CHIP ENABLE, INPUT

The chip-enable ( $\overline{\mathrm{CE}}$ ) signal must be asserted (low) for a bus cycle in which the CDP6818 is to be accessed. $\overline{C E}$ is not latched and must be stable during DS and AS (in the 6805 mode of MOTEL) and during $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ (in the competitor mode). Bus cycles which take place without asserting $\overline{\mathrm{CE}}$ cause no actions to take place within the CDP6818. When $\overline{\mathrm{CE}}$ is high, the multiplexed bus output is in a high-impedance state.

When $\overline{C E}$ is high, all address, data, DS, and R/W inputs from the processor are disconnected within the CDP6818. This permits the CDP6818 to be isolated from a powered-down processor. When $\overline{\mathrm{CE}}$ is held high, an unpowered device cannot receive power through the input pins from the real-time clock power source. Battery power consumption can thus be reduced by using a pullup resistor or active clamp on $\overline{\mathrm{CE}}$ when the main power is off.

## $\overline{I R Q}$ - INTERRUPT REQUEST, OUTPUT

The $\overline{\mathrm{RQ}}$ pin is an active low output of the CDP6818 that may be used as an interrupt input to a processor. The $\overline{\mathrm{RQ}}$ output remains low as long as the status bit causing the interrupt is present and the corresponding interrupt-enable bit is set. To clear the $\overline{\mathrm{TQ}}$ pin, the processor program normally reads Register C. The RESET pin also clears pending interrupts.

When no interrupt conditions are present, the $\overline{\mathrm{RQ}}$ level is in the high-impedance state. Multiple interrupting devices may thus be connected to an $\overline{\mathrm{RQ}}$ bus with one pullup at the processor.

## $\overline{\text { RESET }}$ - RESET, INPUT

The $\overline{\text { RESET }}$ pin does not affect the clock, calendar, or RAM functions. On the powerup, the $\overline{\operatorname{RESET}}$ pin must be held low for the specified time, $t_{\text {rLh }}$, in order to allow the power supply to stabilize. Figure 13 shows a typical representation of the RESET pin circuit.

When RESET is low the following occurs:
a) Periodic Interrupt Enable (PIE) bit is cleared to zero,
b) Alarm Interrupt Enable (AIE) bit is cleared to zero,
c) Update ended Interrupt Enable (UIE) bit is cleared to zero,
d) Update ended Interrupt Flag (UF) bit is cleared to zero,
e) Interrupt Request status Flag (IRQF) bit is cleared to zero,
f) Periodic Interrupt Flag (PF) bit is cleared to zero,
g) Alarm Interrupt Flag (AF) bit is cleared to zero,
h) $\overline{\mathrm{RQ}} \mathrm{pin}$ is in high-impedance state, and
i) Square Wave output Enable (SOWE) bit is cleared to zero.

$D 1=D 2=D 3=1 \mathrm{~N} 4148$ or Equivalent

Note: If the RTC is isolated from the MPU or MCU power by a diode drop, care must be taken to meet $V_{\text {in }}$ requirements.

Fig. 13 - Typical power-up delay circuit for $\overline{R E S E T}$.

D1

$\mathrm{D} 1=\mathrm{D} 2=1 \mathrm{~N} 4148$ or Equivalent

PS - POWER SENSE, INPUT
The power-sense pin is used in the control of the valid RAM and time (VRT) bit in Register D. When the PS pin is low the VRT bit is cleared to zero.

During powerup, the PS pin must be externally held low for the specified time, tpl. As power is applied the VTR bit remains low indicating that the contents of the RAM, time registers, and calendar are not guaranteed. When normal operation commences PS should be permitted to go high after a powerup to allow the VRT bit to be set by a read of Register D. Figure 14 shows a typical circuit connection for the power-sense pin.

## POWER-DOWN CONSIDERATIONS

In most systems, the CDP6818 must continue to keep time when system power is removed. In such systems, a conversion from system power to an alternate power supply, usually a battery, must be made. During the transition from system to battery power, the designer of a battery backed-up RTC system must protect data integrity, minimize power consumption, and ensure hardware reliability.

The chip enable ( $\overline{\mathrm{CE}}$ ) pin controls all bus inputs (R/W, DS, $\mathrm{AS}, \mathrm{ADO}$-AD7). $\overline{\mathrm{CE}}$, when negated, disallows any unintended modification of the RTC data by the bus. $\overline{\mathrm{CE}}$ also reduces power consumption by reducing the number of transitions seen internally.

Power consumption may be further reduced by removing resistive and capacitive loads from the clock out (CKOUT) pin and the squarewave (SQW) pin.

During and after the power source conversion, the $\mathrm{V}_{\text {IN }}$ maximum specification must never be exceeded. Failure to meet the $V_{I N}$ maximum specification can cause a virtual SCR to appear which may result in excessive current drain and destruction of the part.

## ADDRESS MAP

Figure 15 shows the address map of the CDP6818. The memory consists of 50 general purpose RAM bytes, 10 RAM bytes which normally contain the time, calendar, and alarm data, and four control and status bytes. All 64 bytes are directly readable and writable by the processor program except Registers C and D which are read only. Bit 7 of Register A and the high order bit of the seconds byte are also read only. Bit 7, of the second byte, always reads " 0 ". The contents of the four control and status registers are described in the Register section.

## TIME, CALENDAR, AND ALARM LOCATIONS

The processor program obtains time and calendar information by reading the appropriate locations. The program may initialize the time, calendar, and alarm by writing to these RAM locations. The contents of the 10 time, calendar, and alarm byte may be either binary or binary-coded decimal (BCD).

Fig. 14 - Typical power-up delay circuit for POWER SENSE.

Before initializing the internal registers, the SET bit in Register B should be set to a " 1 " to prevent time/calendar updates from occurring. The program initializes the 10 locations in the selected format (binary or BCD), then indicates the format in the data mode (DM) bit of Register B. All 10 time, calendar, and alarm bytes must use the same data mode, either binary or $B C D$. The SET bit may now be cleared to allow updates. Once initialized the real-time clock makes all updates in the selected data mode. The data mode cannot be changed without reinitializing the 10 data bytes.

Table 3 shows the binary and BCD formats of the 10 time, calendar, and alarm locations. The 24/12 bit in Register B establishes whether the hour locations represent 1 -to-12 or

0 -to-23. The 24/12 bit cannot be changed without reinitializing the hour locations. When the 12 -hour format is selected the high-order bit of the hours byte represents PM when it is a "1".

The time, calendar, and alarm bytes are not always accessable by the processor program. Once-per-second the 10 bytes are switched to the update logic to be advanced by one second and to check for an alarm condition. If any of the 10 bytes are read at this time, the data outputs are undefined. The update lockout time is $248 \mu \mathrm{~s}$ at the 4.194304 MHz and 1.048567 MHz time bases and $1948 \mu \mathrm{~s}$ for the 32.768 kHz time base. The Update Cycle section shows how to accommodate the update cycle in the processor program.


Fig. 15 - Address map.
TABLE 3 - TIME, CALENDAR, AND ALARM DATA MODES

| Address <br> Location | Function | Decimal Range | Range |  | Example* |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Binary Data Mode | BCD Data Mode | Binary Data Mode | BCD <br> Data Mode |
| 0 | Seconds | 0-59 | \$00-\$3B | \$00-\$59 | 15 | 21 |
| 1 | Seconds Alarm | 0-59 | \$00-\$3B | \$00-\$59 | 15 | 21 |
| 2 | Minutes | 0-59 | \$00-\$3B | \$00-\$59 | 3 A | 58 |
| 3 | Minutes Alarm | 0-59 | \$00-\$3B | \$00-\$59 | 3A | 58 |
| 4 | Hours <br> (12 Hour Mode) <br> Hours <br> (24 Hour Mode) | $\begin{aligned} & 1-12 \\ & 0-23 \end{aligned}$ | $\begin{gathered} \$ 01-\$ 0 C(A M) \text { and } \\ \$ 81-\$ 8 C(P M) \\ \$ 00-\$ 17 \end{gathered}$ | $\begin{gathered} \text { \$01-\$12 (AM) and } \\ \$ 81-\$ 92(\mathrm{PM}) \\ \$ 00-\$ 23 \end{gathered}$ | 05 <br> 05 | 05 05 |
| 5 | Hours Alarm <br> (12 Hour Mode) <br> Hours Alarm <br> (24 Hour Mode) | $\begin{aligned} & 1-12 \\ & 0-23 \end{aligned}$ | $\begin{gathered} \$ 01-\$ 0 C(A M) \text { and } \\ \$ 81-\$ 8 C(P M) \\ \$ 00-\$ 17 \end{gathered}$ | $\begin{gathered} \text { \$01-\$12 (AM) and } \\ \$ 81-\$ 92(\mathrm{PM}) \\ \$ 00-23 \end{gathered}$ | 05 <br> 05 | 05 05 |
| 6 | Day of the Week Sunday $=1$ | 1-7 | \$01-\$ 07 | \$01-\$07 | 05 | 05 |
| 7 | Day of the Moath | 1-31 | \$01-\$1F | \$01-\$31 | OF | 15 |
| 8 | Month | 1-12 | \$01-\$0C | \$01-\$12 | 02 | 02 |
| 9 | Year | 0-99 | \$00-\$63 | \$00-\$99 | 4F | 79 |

[^24]
## CDP6818

The three alarm bytes may be used in two ways. When the program inserts an alarm time in the appropriate hours, minutes, and seconds alarm locations, the alarm interrupt is initiated at the specified time each day if the alarm enable bit is high. The alternate usage is to insert a "don't care" state in one or more of three alarm bytes. The "don't care" code is any hexadecimal byte from C0 to FF. That is, the two mostsignificant bits of each byte, when set to " 1 ", create a "don't care" situation. An alarm interrupt each hour is created with a "don't care" code in the hours alarm location. Similarly, an alarm is generated every minute with "don't care" codes in the hours and minutes alarm bytes. The "don't care" codes in all three alarm bytes create an interrupt every second.

## STATIC CMOS RAM

The 50 general purpose RAM bytes are not dedicated within the CDP6818. They can be used by the processor program, and are fully available during the update cycle.
When time and calendar information must use battery back-up, very frequently there is other non-volatile data that must be retained when main power is removed. The 50 user RAM bytes serve the need for low-power CMOS batterybacked storage, and extend the RAM available to the program.

When further CMOS RAM is needed, additional CDP6818S may be included in the system. The time/calendar functions may be disabled by holding the DV0-DV2 dividers, in Register A, in the reset state or by setting the SET bit in CR2 Register B or by removing the oscillator. Holding the dividers in reset prevents interrupts or SQW output from operating while setting the SET bit allows these functions to occur. With the dividers clear, the available user RAM is extended to 59 bytes. Bit 7 of Register A, Registers C and D, and the high-order Bit of the seconds byte cannot effectively be used as general purpose RAM.

## INTERRUPTS

The RTC plus RAM includes three separate fully automatic sources of interrupts to the processor. The alarm interrupt may be programmed to occur at rates from once-per-second to one-a-day. The periodic interrupt may be selected for rates from half-a-second to $30.517 \mu \mathrm{~s}$. The update-ended interrupt may be used to indicate to the program that an update cycle is completed. Each of these independent interrupt conditions are described in greater detail in other sections.

The processor program selects which interrupts, if any, it wishes to receive. Three bits in Register B enable the three interrupts. Writing a " 1 " to a interrupt-enable bit permits that interrupt to be initiated when the event occurs. A " 0 " in the interrupt-enable bit prohibits the IRQ pin from being asserted due to the interrupt cause.

If an interrupt flag is already set when the interrupt becomes enabled, the $\overline{\mathrm{RO}}$ pin is immediately activated, though the interrupt initiating the event may have occurred much earlier. Thus, there are cases where the program should clear such earlier initiated interrupts before first enabling new interrupts.

When an interrupt event occurs a flag bit is set to a " 1 " in Register C. Each of the three interrupt sources have separate flag bits in Register C, which are set independent of the state of the corresponding enable bits in Register B. The flag bit may be used with or without enabling the corresponding enable bits.

In the software scanned case, the program does not enable the interrupt. The "interrupt" flag bit becomes a status bit, which the software interrogates, when it wishes. When the software detects that the flag is set, it is an indication to software that the "interrupt" event occurred since the bit was last read.

However, there is one precaution. The flag bits in Register C are cleared (record of the interrupt event is erased) when Register C is read. Double latching is included with Register C so the bits which are set are stable throughout the read cycle. All bits which are high when read by the program are cleared, and new interrupts (on any bits) are held until after the read cycle. One, two, or three flag bits may be found to be set when Register $C$ is read. The program should inspect all utilized flag bits every time Register C is read to insure that no interrupts are lost.

The second flag bit usage method is with fully enabled interrupts. When an interrupt-flag bit is set and the corresponding interrupt-enable bit is also set, the $\overline{\mathrm{RQ}} \mathrm{pin}$ is asserted low. $\overline{\mathrm{IRO}}$ is asserted as long as at least one of the three interrupt sources has its flag and enable bits both set. The IROF bit in Register $C$ is a " 1 " whenever the $\overline{\mathrm{IQ}}$ pin is being driven low.

The processor program can determine that the RTC initiated the interrupt by reading Register C. A " 1 " in bit 7 (IRQF bit) indicates that one or more interrupts have been initiated by the part. The act of reading Register $C$ clears all the then-active flag bits, plus the IRQF bit. When the program finds IRQF set, it should look at each of the individual flag bits in the same byte which have the corresponding interrupt-mask bits set and service each interrupt which is set. Again, more than one interrupt-flag bit may be set.

## DIVIDER STAGES

The CDP6818 has 22 binary-divider stages following the time base as shown in Figure 1. The output of the dividers is a 1 Hz signal to the update-cycle logic. The dividers are controlled by three divider bits (DV2, DV1, and DV0) in Register A.

## DIVIDER CONTROL

The divider-control bits have three uses, as shown in Table 4. Three usable operating time bases may be selected ( $4.194304 \mathrm{MHz}, 1.048576 \mathrm{MHz}$, or 32.768 kHz ). The divider chain may be held reset, which allows precision setting of the time. When the divider is changed from reset to an operating time base, the first update cycle is one second later. The divider-control bits are also used to facilitate testing the CDP6818.

TABLE 4 - DIVIDER CONFIGURATIONS

| Time-Base <br> Frequency | Divider Bits <br> Register A |  |  | Operation <br> Mode | Divider <br> Reset | Bypass First <br> N -Divider Bits |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DV1 | DV0 |  | $\mathrm{N}=0$ |  |  |
| 4.194304 MHz | 0 | 0 | 0 | Yes |  | $\mathrm{N}=2$ |
| 1.048576 MHz | 0 | 0 | 1 | Yes |  | $\mathrm{N}=7$ |
| 32.768 kHz | 0 | 1 | 0 | Yes |  |  |
| Any | 1 | 1 | 0 | No | Yes |  |
| Any | 1 | 1 | 1 | No | Yes |  |

Note: Other combinations of divider bits are used for test purposes only.

## SQUARE-WAVE OUTPUT SELECTION

Fifteen of the 22 divider taps are made available to a 1 -of-15 selector as shown in Figure 1. The first purpose of selecting a divider tap is to generate a square-wave output signal on the SQW pin. Four bits in Register A establish the square-wave frequency as listed in Table 5. The SOW frequency selection shares the 1 -of- 15 selector with periodic interrupts.

Once the frequency is selected, the output of the SOW pin may be turned on and off under program control with the square-wave enable (SQWE) bit in Register B. Altering the divider, square-wave output selection bits, or the SOW output-enable bit may generate an asymetrical waveform at the time of execution. The square-wave output pin has a number of potential uses. For example, it can serve as a frequency standard for external use, a frequency synthesizer, or could be used to generate one or more audio tones under program control.

## PERIODIC INTERRUPT SELECTION

The periodic interrupt allows the $\overline{\mathrm{IQ}}$ pin to be triggered from once every 500 ms to once every $30.517 \mu \mathrm{~s}$. The periodic interrupt is separate from the alarm interrupt which may be output from once-per-second to once-per-day.

Table 5 shows that the periodic interrupt rate is selected with the same Register A bits which select the square-wave frequency. Changing one also changes the other. But each function may be separately enabled so that a program could switch between the two features or use both. The SQW pin is enabled by the SQWE bit. Similarly the periodic interrupt is enabled by the PIE bit in Register B.

Periodic interrupt is usable by practically all real-time systems. It can be used to scan for all forms of inputs from contact closures to serial receive bits on bytes. It can be used in multiplexing displays or with software counters to measure inputs, create output intervals, or await the next needed software function.

TABLE 5 - PERIODIC INTERRUPT RATE AND SQUARE WAVE OUTPUT FREQUENCY

| Rate Select Control Register A |  |  |  | 4.194304 or 1.048576 MHz Time Base |  | $\begin{aligned} & 32.768 \mathrm{kHz} \\ & \text { Time Base } \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Periodic Interrupt Rate tPI | SQW Output Frequency | Periodic Interrupt Rate tpl | SQW Output Frequency |
| RS3 | RS2 | RS1 | RS0 |  |  |  |  |
| 0 | 0 | 0 | 0 | None | None | None | None |
| 0 | 0 | 0 | 1 | $30.517 \mu \mathrm{~S}$ | 32.768 kHz | 3.90625 ms | 256 Hz |
| 0 | 0 | 1 | 0 | $61.035 \mu \mathrm{~S}$ | 16.384 kHz | 7.8125 ms | 128 Hz |
| 0 | 0 | 1 | 1 | $122.070 \mu \mathrm{~s}$ | 8.192 kHz | $122.070 \mu \mathrm{~S}$ | 8.192 kHz |
| 0 | 1 | 0 | 0 | $244.141 \mu \mathrm{~S}$ | 4.096 kHz | $244.141 \mu \mathrm{~S}$ | 4.096 kHz |
| 0 | 1 | 0 | 1 | $488.281 \mu \mathrm{~S}$ | 2.048 kHz | $488.281 \mu \mathrm{~S}$ | 2.048 kHz |
| 0 | 1 | 1 | 0 | $976.562 \mu \mathrm{~S}$ | 1.024 kHz | $976.562 \mu \mathrm{~S}$ | 1.024 kHz |
| 0 | 1 | 1 | 1 | 1.953125 ms | 512 Hz | 1.953125 ms | 512 Hz |
| 1 | 0 | 0 | 0 | 3.90625 ms | 256 Hz | 3.90625 ms | 256 Hz |
| 1 | 0 | 0 | 1 | 7.8125 ms | 128 Hz | 7.8125 ms | 128 Hz |
| 1 | 0 | 1 | 0 | 15.625 ms | 64 Hz | 15.625 ms | 64 Hz |
| 1 | 0 | 1 | 1 | 31.25 ms | 32 Hz | 31.25 ms | 32 Hz |
| 1 | 1 | 0 | 0 | 62.5 ms | 16 Hz | 62.5 ms | 16 Hz |
| 1 | 1 | 0 | 1 | 125 ms | 8 Hz | 125 ms | 8 Hz |
| 1 | 1 | 1 | 0 | 250 ms | 4 Hz | 250 ms | 4 Hz |
| 1 | 1 | 1 | 1 | 500 ms | 2 Hz | 500 ms | 2 Hz |

## UPDATE CYCLE

The CDP6818 executes an update cycle once-persecond, assuming one of the proper time bases is in place, the divider is not clear, and the SET bit in Register B is clear. The SET bit in the " 1 " state permits the program to initialize the time and calendar bytes by stopping an existing update and preventing a new one from occurring.

The primary function of the update cycle is to increment the seconds byte, check for overflow, increment the minutes byte when appropriate and so forth through to the year of the century byte. The update cycle also compares each alarm byte with the corresponding time byte and issues an alarm if a match or if a "don't care" code (11XXXXXX) is present in all three positions.

With a 4.194304 MHz or 1.048576 MHz time base the update cycle takes $248 \mu \mathrm{~s}$ while a 32.768 kHz time base update cycle takes $1984 \mu \mathrm{~s}$. During the update cycle, the time, calendar, and alarm bytes are not accessable by the processor program. The CDP6818 protects the program from reading transitional data. This protection is provided by switching the time, calendar, and alarm portion of the RAM off the microprocessor bus during the entire update cycle. If the processor reads these RAM locations before the update is complete the output will be undefined. The update in progress (UIP) status bit is set during the interval.

A program which randomly accesses the time and date information finds data unavailable statistically once every 4032 attempts. Three methods of accommodating nonavailability during update are usable by the program. In discussing the three methods it is assumed that at random points user programs are able to call a subroutine to obtain the time of day.

The first method of avoiding the update cycle uses the update-ended interrupt. If enabled, an interrupt occurs after every update cycle which indicates that over 999 ms are available to read valid time and date information. During this time a display could be updated or the information could be transfered to continuously available RAM. Before leaving the interrupt service routine, the IRQF bit in Register C should be cleared.

The second method uses the update-in-progress bit (UIP) in Register A to determine if the update cycle is in progress or not. The UIP bit will pulse once-per-second. Statistically, the UIP bit will indicate that time and date information is unavailable once every 2032 attempts. After the UIP bit goes high, the update cycle begins $244 \mu \mathrm{~s}$ later. Therefore, if a low is read on the UIP bit, the user has at least $244 \mu$ s before the time/calendar data will be changed. If a " 1 " is read in the UIP bit, the time/calendar data may not be valid. The user should avoid interrupt service routines that would cause the
time needed to read valid time/calendar data to exceed $244 \mu \mathrm{~s}$.

The third method uses a periodic interrupt to determine if an update cycle is in progress. The UIP bit in Register $A$ is set high between the setting of the PF bit on Register $C$ (see Figure 16). Periodic interrupts that occur at intervals greater than tBUC + tUC allow valid time and date information to be read at each occurrence of the periodic interrupt. The reads should be completed within (TPI $\div 2)+t_{B U C}$ to insure that data is not read during the update cycle. To properly set the internal counters for Daylight Savings Time operation, the user must set the time at least two seconds before the rollover will occur. Likewise, the time must be set at least two seconds before the end of the 29th or 30th day of the month.

## REGISTERS

The CDP6818 has four registers which are accessible to the processor program. The four registers are also fully accessible during the update cycle.

## REGISTER A (\$0A)

| MSB |  |  |  |  |  | LSB |  | Read/Write |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Register |
| UIP | DV2 | DV1 | DV0 | RS3 | RS2 | RS1 | RSO | except UIP |

UIP - The update in progress (UIP) bit is a status flag that may be monitored by the program. When UIP is a " 1 " the update cycle is in progress or will soon begin. When UIP is a '" 0 " the update cycle is not in progress and will not be for at least $244 \mu \mathrm{~s}$ (for all time bases). This is detailed in Table 6. The time, calendar, and alarm information in RAM is fully available to the program when the UIP bit is zero - it is not in transition. The UIP bit is a read-only bit, and is not affected by Reset. Writing the SET bit in Register B to a " 1 " inhibits any update cycle and then clears the UIP status bit.

TABLE 6 - UPDATE CYCLE TIMES

| UIP Bit | Time Base <br> (OSC1) | Update Cycle Time <br> (tUC) | Minimum Time <br> Before Update <br> Cycle (t BUC) |
| :---: | :---: | :---: | :---: |
| 1 | 4.194304 MHz | $248 \mu \mathrm{~s}$ | - |
| 1 | 1.048576 MHz | $248 \mu \mathrm{~s}$ | - |
| 1 | 32.768 kHz | $1984 \mu \mathrm{~s}$ | - |
| 0 | 4.194304 MHz | - | $244 \mu \mathrm{~s}$ |
| 0 | 1.048576 MHz | - | $244 \mu \mathrm{~s}$ |
| 0 | 32.768 kHz | - | $244 \mu \mathrm{~s}$ |


tPI $=$ Periodic Interrupt Time Interval ( $500 \mathrm{~ms}, 250 \mathrm{~ms}, 125 \mathrm{~ms}, 62.5 \mathrm{~ms}$, etc. per Table 5)
tuC $=$ Update Cycle Time ( $248 \mu \mathrm{~S}$ or $1984 \mu \mathrm{~s}$ )
${ }^{\text {t }} \mathrm{BUC}=$ Delay Time Before Update Cycle ( $244 \mu \mathrm{~s}$ )
Fig. 16 - Update-ended and periodic interrupt relationships.

DV2, DV1, DV0 - Three bits are used to permit the program to select various conditions of the 22-stage divider chain. The divider selection bits identify which of the three time-base frequencies is in use. Table 4 shows that time bases of $4.194304 \mathrm{MHz}, 1.048576 \mathrm{MHz}$, and 32.768 kHz may be used. The divider selection bits are also used to reset the divider chain. When the time/calendar is first initialized, the program may start the divider at the precise time stored in the RAM. When the divider reset is removed the first update cycle begins one-half second later. These three read/write bits are not affected by RESET.

RS3, RS2, RS1, RS0 - The four rate selection bits select one of 15 taps on the 22 -stage divider, or disable the divider output. The tape selected may be used to generate an output square wave (SQW pin) and/or a periodic interrupt. The program may do one of the following: 1) enable the interrupt with the PIE bit, 2) enable the SQW output pin with the SOWE bit, 3) enable both at the same time at the same rate, or 4) enable neither. Table 5 lists the periodic interrupt rates and the square-wave frequencies that may be chosen with the RS bits. These four bits are read/write bits which are not affected by $\overline{\mathrm{RESET}}$.

## REGISTER B (\$0B)

| MSB |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| SET | PIE | AIE | UIE | SOWE | DM | $24 / 12$ | DSE | | Read/Write |
| ---: |
| Register |

SET - When the SET bit is a " 0 ", the update cycle functions normally by advancing the counts once-per-second. When the SET bit is written to a " 1 ", any update cycle in progress is aborted and the program may initialize the time and calendar bytes without an update occurring in the midst of initializing. SET is read/write bit which is not modified but $\overline{R E S E T}$ or internal functions of the CDP6818.

PIE - The periodic interrupt enable (PIE) bit is a read/ write bit which allows the periodic-interrupt flag (PF) bit in Register $C$ to cause the $\overparen{\boxed{R Q}}$ pin to be driven low. A program writes a " 1 " to the PIE bit in order to receive periodic interrupts at the rate specified by the RS3, RS2, RS1, and RS0 bits in Register A. A zero in PIE blocks IRQ from being initiated by a periodic interrupt, but the periodic flag (PF) bit is still set at the periodic rate. PIE is not modified by any internal CDP6818 functions, but is cleared to " 0 " by a $\overline{R E S E T}$.

AIE - The alarm interrupt enable (AIE) bit is a read/write bit which when set to a " 1 " permits the alarm flag (AF) to assert $\overline{\mathrm{RQ}}$. An alarm interrupt occurs for each second that the three time bytes equal the three alarm bytes lincluding a "don't care" alarm code of binary 11 XXXXXX ). When the AIE bit is a " 0 ", the AF bit does not initiate an $\overline{\mathrm{RO}}$ signal. The RESET pin clears AIE to " 0 ". The internal functions do not affect the AIE bit.

UIE - The UIE (update-ended interrupt enable) bit is a read/write bit which enables the update-end flage (UF) bit to assert $\overline{\mathrm{RQ}}$. The $\overline{\mathrm{RESET}}$ pin going low or the SET bit going high clears the UIE bit.

SQWE - When the square-wave enable (SQWE) bit is set to a " 1 " by the program, a square-wave signal at the fre-
quency specified in the rate selection bits (RS3 to RSO) appears on the SQW pin. When the SQWE bit is set to a zero the SQW pin is held low. The state of SQWE is cleared by the $\overline{\text { RESET }}$ pin. SQWE is a read/write bit.

DM - The data mode (DM) bit indicates whether time and calendar updates are to use binary or BCD formats. The DM bit is written by the processor program and may be read by the program, but is not modified by any internal functions or RESET. A " 1 " in DM signifies binary data, while a " 0 " in DM specifies binary-coded-decimal (BCD) data.

24/12 - The 24/12 control bit establishes the format of the hours bytes as either the 24 -hour mode (a " 1 ") or the 12 -hour mode (a " 0 "). This is a read/write bit, which is affected only by the software.

DSE - The daylight savings enable (DSE) bit is a read/write bit which allows the program to enable two special updates (when DSE is a " 1 "). On the last Sunday in April the time increments from 1:59:59 AM to 3:00:00 AM. On the last Sunday in October when the time first reaches 1:59:59 AM it changes to 1:00:00 AM. These special updates do not occur when the DSE bit is a " 0 ". DSE is not changed by any internal operations or RESET.

## REGISTER C (\$0C)

MSB

| b 7 | b 6 | b 5 | b 4 | b 3 | b | b 1 | b 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IRQF | PF | AF | UF | 0 | 0 | 0 | 0 |

IRQF - The interrupt request flag (IROF) is set to a " 1 " when one or more of the following are true:

$$
\begin{aligned}
& P F=P I E=" 1 " \\
& A F=A I E=" 1 " \\
& U F=U I E=" 1 "
\end{aligned}
$$

$$
\text { i.e., } I R Q F=P F \cdot P I E+A F \cdot A I E+U F \cdot U I E
$$

Any time the IRQF bit is a " 1 ", the $\overline{\mathrm{RQ}}$ pin is driven low. All flag bits are cleared after Register $C$ is read by the program or when the $\overline{R E S E T}$ pin is low.

PF - The periodic interrupt flag (PF) is a read-only bit which is set to a " 1 " when a particular edge is detected on the selected tap of the divider chain. The RS3 to RSO bits establish the periodic rate. PF is set to a " 1 " independent of the state of the PIE bit. PF being a " 1 " initiates an $\overline{\mathrm{RQ}}$ signal and sets the IRQF bit when PIE is also a "1." The PF bit is cleared by a $\overline{R E S E T}$ or a software read of Register C.
$A F-A$ " 1 " in the $A F$ (alarm interrupt flag) bit indicates that the current time has matched the alarm time. $A$ " 1 " in the AF causes the $\overline{\mathrm{RQ}}$ pin to go low, and a " 1 " to appear in the IRQF bit, when the AIE bit also is a " 1 ." A $\overline{\text { RESET }}$ or a read of Register C clears AF.

UF - The update-ended interrupt flag (UF) bit is set after each update cycle. When the UIE bit is a " 1 ", the " 1 " in UF causes the IRQF bit to be $a^{\prime \prime} 1$ ", asserting $\overline{\mathrm{RQ}}$. UF is cleared by a Register $C$ read or a $\overline{\text { RESET }}$.
b3 TO b0 - The unused bits of Status Register 1 are read as " 0 's". They can not be written.

REGISTER D (\$0D)

| b 7 | b 6 | b 5 | b 4 | b 3 | b 2 | b 1 | b 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VRT | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Read Only Register

VRT - The valid RAM and time (VRT) bit indicates the condition of the contents of the RAM, provided the power sense (PS) pin is satisfactorily connected. A " 0 " appears in the VRT bit when the power-sense pin is low. The processor program can set the VRT bit when the time and calendar are initialized to indicate that the RAM and time are valid. The VRT is a read/only bit which is not modified by the RESET pin. The VRT bit can only be set by reading Register D.
b6 TO b0 - The remaining bits of Register D are unused. They cannot be written, but are always read as " 0 's."

TYPICAL INTERFACING
The CDP6818 is best suited for use with microprocessors which generate an address-then-data multiplexed bus. Figures 17 and 18 show typical intertaces to bus-compatible processors. These interfaces assume that the address decoding can be done quickly. However, if standard metal-gate CMOS gates are used the $\overline{C E}$ setup time may be violated. Figure 19 illustrates an alternative method of chip selection which will accommodate such slower decoding.

The CDP6818 can be interfaced to single-chip microcomputers (MCU) by using eleven port lines as shown in Figure 20. Non-multiplexed bus microprocessors can be interfaced with additional support.


[^25]Fig. 17 - CDP6818 interfaced to CDP6805E2 compatible multiplexed bus microprocessors.


Fig. 18 - CDP6818-interfaced to competitor compatible multiplexed bus microprocessors.


Fig. 19 - CDP6818 interface to CDP6805E2 CMOS multiplexed microprocessor with slow address decoding.


Fig. 20 - CDP6818 interfaced with the ports of a typical single-chip microcomputer.

There is one method of using the multiplexed bus CDP6818 with non-multiplexed bus processors. The interface uses available bus control signals to multiplex the address and data bus together.

An example using either the 6800, 6802, 6808, or 6809 microprocessor is shown in Figure 21.

Figure 22 illustrates the subroutines which may be used for data transfers in a non-multiplexed system. The subroutines
should be entered with the registers containing the following data:

Accumulator A: The address of the RTC to be accessed. Accumulator B: Write: The data to be written

Read: The data read from the RTC
The RTC is mapped to two consecutive memory locations RTC and RTC + 1 as shown in Figure 21.


Fig. 21 - CDP6818 interfaced with Motorola type processors

## CDP6818

FIGURE 22 - SUBROUTINE FOR READING AND WRITING

## THE CDP6818 WITH A NON-MULTIPLEXED BUS

READ

WRITE

| STA | RTC | Generate AS and Latch Data from ACCA |
| :--- | :--- | :--- |
| LDAB | RTC +1 | Generate DS and Get Data |
| RTS |  |  |
| STA | RTC |  |
| STAB | RTC +1 | Generate AS and Latch Data from ACCA |
| RTS |  |  |

## IMPORTANT APPLICATION NOTICE

The CDP6818 with a bottom brand code of 6RR requires a synchronization of the $\overline{\mathrm{CE}}$ pin with address strobe. The following circuit will satisfy that. condition and also shows a typical
application of power down circuitry. If $\overline{\mathrm{CE}}$ is grounded at all times (no power down required) the following circuit need not be used.


Fig. 23 - Typical Application Circuit

## Features

- Low Power, High Speed CMOS
- Internal Time Base and Oscillator
- Counts Seconds, Minutes and Hours of the Day
- Counts Days of the Week, Date, Month and Year
- 3V to 6V Operation
- Time Base Input Options: $4.194304 \mathrm{MHz}, 1.048576 \mathrm{MHz}$ or 32.768 kHz
- Time Base Oscillator for Parallel Resonant Crystals
- $40 \mu \mathrm{~W}$ to $200 \mu \mathrm{~W}$ Typical Operating Power at Low Frequency Time Base
- 4.0mW to 20 mW Typical Operating Power at High Frequency Time Base
- Binary or BCD Representation of Time, Calendar and Alarm
- 12 or 24 Hour Clock with AM and PM in 12 Hour Mode
- Daylight Savings Time Option
- Automatic End of Month Recognition
- Automatic Leap Year Compensation
- Microprocessor Bus Compatible
- Selectable Between Motorola and Competitor Bus Timing
- Multiplexed Bus for Pin Efficiency
- Interfaced With Software as 64 RAM Locations
- 14 Bytes of Clock and Control Registers
- 50 Bytes of General Purpose RAM
- Status Bit Indicates Data Integrity
- Bus Compatible Interrupt Signals (IRQ)
- Three Interrupts Are Separately Software Maskable and Testable
- Time-of-Day Alarm, Once-Per-Second to Once-Per-Day
- Periodic Rates From $30.5 \mu$ s to 500 ms
- End-of-Clock Update Cycle
- Programmable Square Wave Output Signal
- Clock Output May Be Used as Microprocessor Clock Input at Time Base Frequency $\div 1$ or $\div 4$


## Description

The CDP6818A Real-Time Clock plus RAM is a peripheral device which includes the unique MOTEL concept for use with various microprocessors, microcomputers and larger computers. This part combines three unique features: a complete time-of-day clock with alarm and one hundred year calendar, a programmable periodic interrupt and square wave generator, and 50 bytes of low power static RAM. The CDP6818A uses high speed CMOS technology to interface with 1 MHz processor buses, while consuming very little power.

The Real-Time Clock plus RAM has two distinct uses. First, it is designed as a battery powered CMOS part (in an otherwise NMOS/TTL system) including all the common battery backed-up functions such as RAM, time and calendar. Secondly, the CDP6818A may be used with a CMOS microprocessor to relieve the software of the timekeeping workload and to extend the available RAM of an MPU such as the CDP6805E2.

The CDP 6818A is supplied in a 24 lead dual in line plastic package ( $E$ suffix), in a 24 lead dual in line sidebrazed ceramic package ( $D$ suffix) and in a 28 lead plastic chip carrier package ( N suffix).

## Pinouts

PACKAGE TYPES D AND E
TOP VIEW


## PACKAGE TYPE N

 TOP VIEW


## MAXIMUM RATINGS (Voltages referenced to $V_{\text {ss }}$ )

SUPPLY VOLTAGE, Vo ..... -0.3 to +8.0 V
ALL INPUT VOLTAGE, Vin ..... $\mathrm{V}_{\text {Ss }}-0.5$ to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
CURRENT DRAIN PER PIN EXCLUDING $V_{D D}$ and $V_{s s}$, 1 ..... 10 mA
OPERATING TEMPERATURE RANGE, $T_{A}=T_{L}$ to $T_{H}$.0 to $70^{\circ} \mathrm{C}$
CDP6818AC . ..... -40 to $85^{\circ} \mathrm{C}$
STORAGE TEMPERATURE RANGE, $T_{s t g}$ ..... -55 to $+150^{\circ} \mathrm{C}$
THERMAL CHARACTERISTICS
THERMAL RESISTANCE, $\theta_{J A}$
Plastic (E Suffix). ..... $120^{\circ} \mathrm{C} / \mathrm{W}$
Ceramic (D Suffix) ..... $80^{\circ} \mathrm{C} / \mathrm{W}$

* Printed-circuit board mount: $57 \mathrm{~mm} \times 57 \mathrm{~mm}$ minimum area $\times 1.6 \mathrm{~mm}$ thick G10 epoxy glass, or equivalent.

This device contains circuitry to protect the inputs against damage due to high static voltages or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper
operation it is recommended that $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUt }}$ be constrained to the range $\mathrm{V}_{\text {SS }} \leq$ ( $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {OUT }}$ ) $\leq \mathrm{V}_{\text {DD }}$. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either $V_{s s}$ or $V_{D D}$ ).

DC ELECTRICAL CHARACTERISTICS ( $V_{D D}=3 \mathbf{V d c}, V_{s s}=0 \mathbf{V d c}, T_{A}=T_{L}$ to $T_{H}$ Unless Otherwise Noted)

| CHARACTERISTIC | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  |
| Frequency of Operation $f_{\text {osc }}$ | 32.768 | 32.768 | kHz |
| Output Voltage $\mathrm{V}^{\text {OL }}$ | - | 0.1 | V |
| $\mathrm{I}_{\text {Load }}<10 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {DO-0. }}$ | - |  |
| $\qquad$ | - | 50 | $\mu \mathrm{A}$ |
|  | - | 50 | $\mu \mathrm{A}$ |
| Output High Voltage <br> (Load $=-0.25 \mathrm{~mA}$, All Outputs) | 2.7 | - | V |
| Output Low Voltage <br> ( LLoad $=0.25 \mathrm{~mA}$, All Outputs) | - | 0.3 | V |
| Input High Voltage $\overline{S T B Y}, A D 0-A D 7, D S, A S, R / \bar{W}, \overline{C S}$ <br> RESET, CKFS, PS, OSC1 <br> MOT | 2.1 <br> 2.5 <br> $V_{D D}$ | Vod <br> $V_{D D}$ <br> $V_{D D}$ | V |
| Input Low Voltage $\overline{S T B Y}, A D 0-A D 7, D S, A S, R / \bar{W}, \overline{C S}, C K F S, ~ P S, ~ \overline{R E S E T}, ~ O S C 1$ MOT | $\begin{aligned} & V_{s s} \\ & V_{s s} \end{aligned}$ | $\begin{gathered} 0.5 \\ V_{s s} \\ \hline \end{gathered}$ | V |
| ```Input Current AS, DS, R/W MOT, OSC1, \(\overline{C E}, \overline{S T B Y}, \overline{R E S E T}\), CKFS, PS``` | - | $\begin{gathered} \pm 10 \\ \pm 1 \\ \hline \end{gathered}$ | $\mu \mathrm{A}$ |
| Three-State Leakage $\overline{\mathrm{IRQ}}, \mathrm{ADO}-\mathrm{AD7}$ | - | $\pm 10$ | $\mu \mathrm{A}$ |

DC ELECTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{Vdc} \pm \mathbf{1 0 \%}, \mathrm{V}_{\mathrm{ss}}=0 \mathrm{Vdc} ; \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{H}}$ Unless Otherwise Noted)


BUS TIMING

| $\begin{array}{\|c\|} \hline \text { IDENT. } \\ \text { NO. } \end{array}$ | CHARACTERISTIC |  | $\begin{gathered} V_{D D}=3.0 \mathrm{~V} \\ 50 \mathrm{pF} \text { LOAD } \end{gathered}$ |  | $\begin{gathered} V_{D D}=5.0 \mathrm{~V} \pm 10 \% \\ 1 \mathrm{TTL} \& 130 \mathrm{pF} \text { LOAD } \end{gathered}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. |  |
| 1 | Cycle Time | $\mathrm{t}_{\text {cyc }}$ | 5000 | - | 953 | dc | ns |
| 2 | Pulse Width, DS/E Low or $\overline{\text { RD/ }}$ WR High | PWEL | 1000 | - | 300 | - | ns |
| 3 | Pulse Width, DS/E High or $\overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ Low | PWEH | 1500 | - | 325 | - | ns |
| 4 | Input Rise and Fall Time | $\mathrm{t}_{\mathrm{r}, \mathrm{t}_{1}}$ | - | 100 | - | 30 | ns |
| 8 | R/W Hold Time | $\mathrm{t}_{\text {Rwh }}$ | 10 | - | 10 | - | ns |
| 13 | R/W Setup Time Before DS/E | trws | 200 | - | 80 | - | ns |
| 14 |  | $\mathrm{tcs}^{\text {che }}$ | 200 | - | 25 | - | ns |
| 15 | Chip Select Hold Time | $\mathrm{tch}^{\text {ch }}$ | 10 | - | 0 | - | ns |
| 18 | Read Data Hold Time | tohe | 10 | 1000 | 10 | 100 | ns |
| 21 | Write Data Hold Time | tohw | 100 | - | 0 | - | ns |
| 24 | Muxed Address Valid Time to AS/ALE Fall | $\mathrm{t}_{\text {ASL }}$ | 200 | - | 50 | - | ns |
| 25 | Muxed Address Hold Time | $\mathrm{t}_{\text {AHL }}$ | 100 | - | 20 | - | ns |
| 26 | Delay Time DS/E to AS/ALE Rise | $\mathrm{t}_{\text {ASD }}$ | 500 | - | 50 | - | ns |
| 27 | Pulse Width, AS/ALE High | $\mathrm{PW}_{\text {ASH }}$ | 600 | - | 135 | - | ns |
| 28 | Delay Time, AS/ALE to DS/E Rise | $\mathrm{t}_{\text {ASED }}$ | 500 | - | 60 | - | ns |
| 30 | Peripheral Output Data Delay Time from DS/E or $\overline{R D}$ | todr | 1300 | - | 20 | 240 | ns |
| 31 | Peripheral Data Setup Time | tosw | 1500 | - | 200 | - | ns |
| 32 | STBY Setup Time Before AS/ALE Rise | $t_{\text {SBS }}$ | 20 | - | 20 | - | ns |
| 33 | STBY Hold Time After AS/ALE Fall | $\mathrm{t}_{\text {SBH }}$ | 100 | - | 50 | - | ns |

NOTE: Designations E, ALE, $\overline{R D}$, and $\overline{W R}$ Refer to signals from alternative microprocessor signals.


Fig. 2 - CDP6818A bus timing.


Fig. 4 - Bus write timing competitor multiplexed bus.

TABLE 1 - SWITCHING CHARACTERISTICS ( $\mathbf{V s s}_{s s}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{L}}$ to $\mathbf{T}_{H}$ )

| CHARACTERISTIC |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{Vdc}$ |  | $V_{\text {DD }}=5.0 \mathrm{Vdc} \pm 10 \%$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. |  |
| Oscillator Startup | $t_{\text {RC }}$ | - | 300 | - | 100 | ms |
| Reset Pulse Width | $t_{\text {RWL }}$ | 25 | - | 5 | - | $\mu \mathrm{s}$ |
| Reset Delay Time | $\mathrm{t}_{\text {RLL }}$ | 25 | - | 5 | - | $\mu \mathrm{s}$ |
| Power Sense Pulse Width | tPWL | 25 | - | 5 | - | $\mu \mathrm{s}$ |
| Power Sense Delay Time | $\mathrm{t}_{\text {PLH }}$ | 25 | - | 5 | - | $\mu \mathrm{S}$ |
| IRQ Release from DS | $t_{\text {IRDS }}$ | - | 10 | - | 2 | $\mu \mathrm{s}$ |
|  | $\mathrm{t}_{\text {IRA }}$ | - | 10 | - | 2 | $\mu \mathrm{s}$ |
| VRT Bit Delay | tvato | - | 10 | - | 2 | $\mu \mathrm{s}$ |



NOTE: $V_{H I G H}=V_{D D}-2.0 \mathrm{~V}, \mathrm{~V}_{\text {LOW }}=0.8 \mathrm{~V}$, for $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$
92CS-42696

Fig. 5 - $\overline{I R Q}$ release delay.


Fig. 6 - TTL equivalent test load.

(1) The VRT bit is set to a " 1 " by reading Register $d$. The VRT bit can only be cleared by pulling the PS pin low (see REGISTER D (\$OD)). 92Cs-42699

Fig. 8 - Conditions that clear VRT bit.

## SIGNAL DESCRIPTIONS

The block diagram in Figure 1, shows the pin connection with the major internal functions of the CDP6818A RealTime Clock plus RAM. The following paragraphs describe the function of each pin.

## $\mathbf{V}_{\text {DD }}, \mathbf{V}_{\mathbf{s s}}$

DC power is provided to the part on these two pins $V_{D D}$ being the more positive voltage. The minimum and maximum voltages are listed in the Electrical Characteristics tables.

## MOT - MOTEL

The MOT pin offers flexibility when choosing bus types. When tied to VDD, Harris timing is used. When tied to VSS, competitor timing is used. The MOT pin must be hardwired to the VDD or Vss supply and cannot be switched during operation of the CDP6818A.

## OSC1, OSC2 - Time Base, Inputs

The time base for the time functions may be an external signal or the crystal oscillator. External square waves at $4.194304 \mathrm{MHz}, 1.048576 \mathrm{MHz}$, or 32.768 KHz may be connected to OSC1 as shown in Figure 9. The internal time-base frequency to be used is chosen in Register $A$.

The on-chip oscillator is designed for a parallel resonant AT cut crystal at $4.194304 \mathrm{MHz}, 1.048576 \mathrm{MHz}$ or 32.768 kHz frequencies. The crystal connections are shown in Figure 10 and the crystal characteristics in Figure 11.

## CKOUT - Clock Out, Output

The CKOUT pin is an output at the time-base frequency divided by 1 or 4. A major use for CKOUT is as the input clock to the microprocessor; thereby saving the cost of a second crystal. The frequency of CKOUT depends upon the time-base frequency and the state of the CKFS pin as shown in Table 2.

## CKFS - Clock Out Frequency Select, Input

When the CKFS pin is tied to $V_{D D}$, it causes CKOUT to be the same frequency as the time base at the OSC1 pin. When CKFS is tied to Vss, CKOUT is the OSC1 time-base frequency divided by four. Table 2 summarizes the effect of CKFS.

TABLE 2 - CLOCK OUTPUT FREQUENCIES

| TIME <br> BASE <br> (OSC1) <br> FREQUENCY | CLOCK <br> FREQUENCY <br> SELECT PIN <br> (CKFS) | CLOCK <br> FREQUENCY <br> OUTPUT PIN <br> (CKOUT) |
| :---: | :---: | :---: |
| 4.194304 MHz | High | 4.194304 MHz |
| 4.194304 MHz | Low | 1.048576 MHz |
| 1.048576 MHz | High | 1.048576 MHz |
| 1.048576 MHz | Low | 262.144 KHz |
| 32.768 kHz | High | 32.768 kHz |
| 32.768 KHz | Low | 8.192 KHz |

## SQW - Square Wave, Output

The SQW pin can output a signal from one of the 15 taps provided by the 22 internal-divider stages. The frequency of the SQW may be altered by programming Register A, as shown in Table 5. The SQW signal may be turned on and off using the SQWE bit in Register B.

## AD0-AD7 - Multiplexed Bidirectional Address/Data Bus

Multiplexed bus processors save pins by presenting the address during the first portion of the bus cycle and using the same pins during the second portion for data. Address-then-data multiplexing does not slow the access time of the CDP6818A since the bus reversal from address to data is occurring during the internal RAM access time.
The address must be valid just prior to the fall of AS/ALE at which time the CDP6818A latches the address from ADO to AD5. Valid write data must be presented and held stable during the latter portion of the DS or $\overline{W R}$ pulses. In a read cycle, the CDP6818A outputs eight bits of data during the latter portion of the DS or $\overline{R D}$ pulses, then ceases driving the bus (returns the output drivers to the high-impedance state) when DS falls in the 6800 type or $\overline{R D}$ rises in the other case.

## AS - Multiplexed Address Strobe, Input

A positive going multiplexed address strobe pulse serves to demultiplex the bus. The falling edge of AS or ALE causes the address to be latched within the CDP6818A.

## DS - Data Strobe or Read, Input

The DS pin has two interpretations via the MOTEL circuit. When emanating from a 6800 type processor, DS is a positive pulse during the latter portion of the bus cycle, and is variously called DS (data strobe), E (enable), and $\boldsymbol{\phi} 2$ ( $\phi 2$ clock). During read cycles, DS signifies the time that the RTC is to drive the bidirectional bus. In write cycles, the trailing edge of DS causes the Real-Time Clock puls RAM to latch the written data.
The second MOTEL interpretation of DS is that of $\overline{R D}$, $\overline{M E M R}$, or $\overline{/ O R}$ emanating from the competitor type processor. In this case, DS identifies the time period when the real-time clock plus RAM drives the bus with read data. This interpretation of DS is also the same as an outputenable signal on a typical memory.

## R/W - Read/Write, Input

The MOTEL circuit treats the $R / \bar{W}$ pin in one of two ways. When a 6800 type processor is connected, $R / \bar{W}$ is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on $R / \bar{W}$ while DS is high, whereas a write cycle is a low on R/W during DS.
The second interpretation of $R / \bar{W}$ is as a negative write pulse, $\overline{W R}, \overline{M E M W}$, and $\overline{/ / O W}$ from competitor type processors. The MOTEL circuit in this mode gives R/W pin the same meaning as the write $\overline{(W)}$ pulse on many generic RAMS.

## CS - Chip Select, Input

The chip-select ( $\overline{\mathrm{CS}}$ ) signal must be asserted (low) for a bus cycle in which the CDP6818A is to be accessed. CS is not latched and must be stable during DS and AS (6800 type of MOTEL) and during $\overline{R D}$ and $\overline{W R}$. Bus cycles which take place without asserting CS cause no actions to take place within the CDP6818A. When CS is not used, it should be grounded. (See Figure 20).


Fig. 9-External time-base connection.


* 32.768 kHz Only - Consult Crystal Manufacturer's Specification

92CS-42701
Fig. 10-Crystal oscillator connection.

Crystal Equivalent Circuit



Fig. 11 - Crystal parameters.

| $\mathbf{f}_{\text {osc }}$ | 4.194304 MHz | 1.048576 MHz | 32.768 kHz |
| :---: | :---: | :---: | :---: |
| RS (Maximum) | $75 \Omega$ | $700 \Omega$ | 50 k |
| C0 (Maximum) | 7 pF | 5 pF | 1.7 pF |
| C 1 | 0.012 pF | 0.008 pF | 0.003 pF |
| Q | 50 k | 35 k | 30 k |
| $\mathrm{C}_{\text {in }} / \mathrm{C}_{\text {out }}$ | $15-30 \mathrm{pF}$ | $15-40 \mathrm{pF}$ | $10-22 \mathrm{pF}$ |
| $\mathrm{R}_{\mathrm{p}}$ | - | - | $300-470 \mathrm{k}$ |
| $\mathrm{R}_{\mathrm{f}}$ | 10 M | 10 M | 22 M |

## IRQ - Interrupt Request, Output

The $\overline{\mathrm{RQ}}$ pin is an active low output of the CDP6818A that may be used as an interrupt input to a processor. The $\overline{\operatorname{RQQ}}$ output remains low as long as the status bit causing the interrupt is present and the corresponding interrupt-enable bit is set. To clear the $\overline{\mathrm{RQ}}$ pin, the processor program normally reads Register C. The RESET pin also clears pending interrupts.

When no interrupt conditions are present, the IRQ level is in the high-impedance state. Multiple interrupting devices may thus be connected to an IRQbus with one pullup at the processor.

## RESET - RESET, Input

The $\overline{\text { RESET }}$ pin does not affect the clock, calendar, or RAM functions. On powerup, the RESET pin must be held low for the specified time, trah, in order to allow the power supply to stabilize. Figure 12 shows a typical representation of the RESET pin circuit.
When RESET is low the following occurs:
a) Periodic Interrupt Enable (PIE) bit is cleared to zero,
b) Alarm Interrupt Enable (AIE) bit is cleared to zero,
c) Alarm Interrupt Enable (AIE) bit is cleared to zero,
d) Update ended Interrupt Flag (UF) bit is cleared to zero,
e) Interrupt Request status Flag (IRQF) bit is cleared to zero,
f) Periodic Interrupt Flag (PF) bit is cleared to zero,
g) The part is not accessible.
h) Alarm Interrupt Flag (AF) bit is cleared to zero,
i) IRQ pin is in high-impedance state, and
j) Square Wave output Enable (SQWE) bit is cleared to zero.

## STBY - Stand-by

The $\overline{S T B Y}$ pin, when active, prevents access to the CDP6818A making it ideal for battery back-up applications. Stand-by operation incorporates a transparent latch. After data strobe (DS) goes low ( $\overline{R D}$ or $\overline{W R}$ rises), $\overline{S T B Y}$ is recognized as a valid signal.
The $\overline{\text { STBY }}$ signal is totally asynchronous. Its transparent latch is opened by the falling edge of DS (rising edge of $\overline{R D}$ or $\overline{W R}$ ) and clocked by the rising edge of AS (ALE). Therefore, for STBY to be recognized, DS and AS should occur in pairs. When STBY goes low before the falling edge of DS (rising edge of WR or $\overline{R D}$ ), the current cycle is completed at that edge and the next cycle will not be executed.

## PS - Power Sense, Input

The power-sense pin is used in the control of the valid RAM and time (VRT) bit in Register D. When the PS pin is low the WRT bit is cleared to zero.

When using the VRT feature during powerup, the PS pin must be externally held low for the specified tplit time. As power is applied, the VRT bit remains low indicating that the contents of the RAM, time registers, and calendar are not guaranteed. PS must go high after powerup to allow the VRT bit to be set by a read of register D.

$D 1=\mathrm{D} 2=\mathrm{D} 3=1 \mathrm{~N} 4148$ or Equivalent
Note: If the RTC is isolated from the MPU or MCU power by a diode drop, care must be taken to meet $V_{\text {in }}$ requirements.

92CS-42703

Fig. 12 - Typical power-up delay circuit for reset.


D1 = D2 = 1N4148 or Equivalent
92CS-42704

Fig. 13 - Typical power-up delay circuit for power sense.

## Power-Down Considerations

In most systems, the CDP6818A must continue to keep time when system power is removed. In such systems, a conversion from system power to an alternate power supply, usually a battery, must be made. During the transition from system to battery power, the designer of a battery backed-up RTC system must protect data integrity, minimize power consumption, and ensure hardware reliability.
The stand-by (STBY) pin controls all bus inputs (R/W, DS, AS, AD0-AD7) STBY, when negated, disallows any unintended modification of the RTC data by the bus. STBY also reduces power consumption by reducing the number of transitions seen internally.
Power consumption may be further reduced by removing resistive and capacitive loads from the clock out (CKOUT) pin and the squarewave (SQW) pin.

During and after the power source conversion, the Vin maximum specification must never be exceeded. Failure to meet the $\mathrm{V}_{\text {IN }}$ maximum specification can cause a virtual SCR to appear which may result in excessive current drain and destruction of the part.

## Address Map

Figure 14 shows the address map of the CDP6818A. The memory consists of 50 general purpose RAM bytes, 10 RAM bytes which normally contain the time, calendar, and alarm data, and four control and status bytes. All 64 bytes are directly readable and writable by the processor program except for the following: 1) Registers $C$ and $D$ are read only, 2) bit 7 of Register A is read only, and 3) the high-order bit of the seconds byte is read only. The contents of four control and status registers (A, B, C, and D) are described in REGISTERS.

## TIme, Calendar, and Alarm Locations

The processor program obtains time and calendar information by reading the appropriate locations. The program may initialize the time, calendar, and alarm by writing to these RAM locations. The contents of the 10 time,
calendar, and alarm bytes may be either binary or binarycoded decimal (BCD).

Before initializing the internal registers, the SET bit in Register B should be set to a " 1 " to prevent time/calendar updates from occuring. The program initializes the 10 locations in the selected format (binary or BCD), then indicates the format in the data mode (DM) bit of Register B. All 10 time, calendar, and alarm bytes must use the same data mode, either binary or BCD. The SET bit may now be cleared to allow updates. Once initialized the real-time clock makes all updates in the selected data mode. The data mode cannot be changed without reinitializing the 10 data bytes.
Table 3 shows the binary and BCD formats of the 10 time, calendar, and alarm locations. The 24/12 bit in Register B establishes whether the hour locations represent 1-to-12 or 0 -to-23. The 24/12 bit cannot be changed without reinitializing the hour locations. When the 12-hour format is selected the high-order bit of the hours byte represent PM when it is a " 1 "'.
The time, calendar, and alarm bytes are not always accessible by the processor program. Once per second the 10 bytes are switched to the update logic to be advanced by one second and to check for an alarm condition. If any of the 10 bytes are read at this time, the data outputs are undefined. The update lockout time is $248 \mu \mathrm{~s}$ at the 4.194304 MHz and 1.048567 MHz time bases and $1948 \mu$ s for the 32.768 kHz time base. The Update Cycle section shows how to accommodate the update cycle in the processor program.
The three alarm bytes may be used in two ways. First, when the program inserts an alarm time in the appropriate hours, minutes, and seconds alarm locations, the alarm interrupt is initiated at the specified time each day if the alarm enable bit is high. The second usage is to insert a "don't care" state in one or more of three alarm bytes. The "don't care" code is any hexadecimal byte from CO to FF. That is, the two mostsignificant bits of each byte, when set to " 1 ", create a "don't care" situation. An alarm interrupt each hour is created with a"don't care" code in the hours alarm location. Similarly, an alarm is generated every minute with "don't care" codes in the hours and minutes alarm bytes. The "don't care" codes in all three alarm bytes create an interrupt every second.

| 0 | 14 <br> Bytes | 00 |
| ---: | ---: | ---: |
| 14 | 14 <br> Bytes <br> User <br> RAM | 0 E |
| 63 |  |  |



Fig. 14 - Address map.

TABLE 3 - TIME, CALENDAR, AND ALARM DATA MODES

| ADDRESS <br> LOCATION | FUNCTION | DECIMAL RANGE | RANGE |  | EXAMPLE * |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | BINARY DATA MODE | BCD <br> DATA MODE | BINARY | BCD <br> DATA MODE |
| 0 | Seconds | 0-59 | \$00-\$3B | \$00-\$59 | 15 | 21 |
| 1 | Seconds Alarm | 0-59 | \$00-\$3B | \$00-\$59 | 15 | 21 |
| 2 | Minutes | 0-59 | \$00-\$3B | \$00-\$59 | 3A | 58 |
| 3 | Minutes Alarm | 0-59 | \$00-\$3B | \$00-\$59 | 3A | 58 |
| 4 | Hours <br> (12 Hour Mode) <br> Hours <br> (24 Hour Mode) | $\begin{aligned} & 1-12 \\ & 0-23 \end{aligned}$ | $\begin{gathered} \$ 01-\$ 0 C \text { (AM) and } \\ \$ 81-\$ 8 C(P M) \\ \\ \$ 00-\$ 17 \end{gathered}$ | $\begin{gathered} \$ 01-\$ 12(\mathrm{AM}) \text { and } \\ \$ 81-\$ 92(\mathrm{PM}) \\ \\ \$ 00-\$ 23 \end{gathered}$ | $05$ $05$ | 05 <br> 05 |
| 5 | Hours Alarm (12 Hour Mode) <br> Hours Alarm (24 Hour Mode) | $\begin{aligned} & 1-12 \\ & 0-23 \end{aligned}$ | $\begin{gathered} \$ 01-\$ 0 C(A M) \text { and } \\ \$ 81-\$ 8 C(P M) \\ \\ \$ 00-\$ 17 \end{gathered}$ | $\begin{gathered} \$ 01-\$ 12(\mathrm{AM}) \text { and } \\ \$ 81-\$ 92(\mathrm{PM}) \\ \\ \$ 00-23 \end{gathered}$ | 05 <br> 05 | 05 05 |
| 6 | Day of the Week Sunday = 1 | 1-7 | \$01-\$07 | \$01-\$07 | 05 | 05 |
| 7 | Date of the Month | 1-31 | \$01-\$1F | \$01-\$31 | OF | 15 |
| 8 | Month | 1-12 | \$01-\$0C | \$01-\$12 | 02 | 02 |
| 9 | Year | 0-99 | \$00-\$63 | \$00-\$99 | 4F | 79 |

* Example: 5:58:21 Thursday 15 February 1979 (time is AM)


## Static CMOS RAM

The 50 general purpose RAM bytes are not dedicated within the CDP6818A. They can be used by the processor program, and are fully available during the update cycle.

When time and calendar information must use battery backup very frequently there is other non-volatile data that must be retained when main power is removed. The 50 user RAM bytes serve the need for low-power CMOS battery-backed storage, and extend the RAM available to the program.

When further CMOS RAM is needed, additional CDP6818As may be included in the system. The time/calendar functions may be disabled by holding the DV0-DV2 dividers, in Register $A$, in the reset state by setting the SET bit in Register $B$ or by removing the oscillator. Holding the dividers in reset prevents interrupts or SQW output from operating while setting the SET bit allows these functions to occur. With the dividers clear, the available user RAM is extended to 59 bytes. The high-order bit of the seconds byte, bit 7 or Register A, and all bits of Register C and D cannot effectively be used as general purpose RAM.

## interrupts

The RTC plus RAM includes three separate fully automatic sources of interrupts to the processor. The alarm interrupt may be programmed to occur at rates from once-persecond to one-a-day. The periodic interrupt may be selected for rates from half-a-second to $30.517 \mu \mathrm{~s}$. The updateended interrupt may be used to indicate to the program that an update cycle is completed. Each of these independent interrupt conditions are described in greater detail in other sections.

The processor program selects which interrupts, if any, it wishes to receive. Three bits in Register B enable the three interrupts. Writing a " 1 " to a interrupt-enable bit permits
that interrupt to be initiated when the event occurs. $A$ " 0 " in the interrupt-enable bit prohibits the $\overline{\mathrm{RQ}}$ pin from being asserted due to the interrupt cause.

If an interrupt flag is already set when the interrupt becomes enabled, the IRQ pin is immediately activiated, though the interrupt initiating the event may have occurred much earlier. Thus, there are cases where the program should clear such earlier initiated interrupts before first enabling new interrupts.
When an interrupt event occurs, a flag bit is set to a " 1 " in Register C. Each of the three interrupt sources have separate flag bits in Register C, which are set independent of the state of the corresponding enable bits in Register B. The flag bit may be used with or without enabling the corresponding enable bits.

In the software scanned case, the program does not enable the interrupt. The "interrupt" flag bit becomes a status bit, which the software interrogates, when it wishes. When the software detects that the flag is set, it is an indication to software that the "interrupt" event occurred since the bit was last read.
However, there is one precaution. The flag bits in Register C are cleared (record of the interrupt event is erased) when Register C is read. Double latching is included with Register C so the bits which are set are stable throughout the read cycle. All bits which are high when read by the program are cleared, and new interrupts (on any bits) are held after the read cycle. One, two or three flag bits may be found to be set when Register C is used. The program should inspect all utilized flag bits every time Register $C$ is read to insure that no interrupts are lost.
The second flag bit usage method is with fully enabled interrupts. When an interrupt-flag bit is set and the
corresponding interrupt-enable bit is also set, the $\overline{R Q}$ pin is asserted low. IRQ is asserted as long as at least one of the three interrupt sources has its flag and enables bits both set. The IRQF bit in Register C is a " 1 " whenever the IRQ pin is being driven low.
The processor program can determine that the RTC initiated the interrupt by reading Register C. A" 1 " in bit 7 (IRQF bit) indicates that one or more interrupts have been initiated by the part. The act of reading Register C clears all the thenactive flag bits, plus the IRQF bit. When the program finds IRQF set, it should look at each of the individual flag bits in the same byte which have the corresponding interruptmask bits set and service each interrupt which is set. Again, more than one interrupt-flag bit may be set.

## Divider Stages

The CDP6818A has 22 binary-divider stages following the time base as shown in Figure 1. The output of the dividers is a 1 Hz signal to the update-cycle logic. The dividers are controlled by three divider bits (DV2, DV1, and DVO) in Register A.

## Divider Control

The divider-control bits have three uses, as shown in Table 4. Three usable operating time bases may be selected ( $4.194304 \mathrm{MHz}, 1.048576 \mathrm{MHz}$, or 32.768 kHz ). The divider chain may be held at reset, which allows precision setting of the time, when the divider is changed from reset to an operating time base, the first update cycle is one-half second later. The divider-control bits are also used to facilitate testing the CDP6818A.

## Square-Wave Output Selection

Fifteen of the 22 divider taps are made available to a 1 -of-15 selector as shown in Figure 1. The first purpose of selecting a divider tap is to generate a square-wave output signal at the SQW pin. The RS0-RS3 bits in Register A establish the square-wave frequency as listed in Table 5. The SQW frequency selection shares the 1 -of- 15 selector with periodic interrupts.
Once the frequency is selected, the output of the SQW pin may be turned on and off under program control with the square-wave output selection bits, or the SQWE outputenable bit may generate an asymmetrical waveform at the time of execution. The square-wave output pin has a number of potential uses. For example, it can serve as a frequency standard for external use, a frequency synthesizer, or could be used to generate one or more audio tones under program çontrol.

## Periodic Interrupt Selection

The periodic interrupt allows the IRQ pin to be triggered from once every 500 ms to once every $30.517 \mu \mathrm{~s}$. The periodic interrupt is separate from the alarm interrupt which may be output from once per second to once per day.
Table 5 shows that the periodic interrupt rate is selected with the same Register A bits which select the square-wave frequency. Changing one also changes the other. But each function may be separately enabled so that a program could switch between the two features or use both. The SQW pin is enabled by the SQWE bit in Register B. Similarly the periodic interrupt is enabled by the PIE bit in Register B .
Periodic interrupt is usable by practically all real-time systems. It can be used to scan for all forms of inputs from contact closures to serial receive bits or bytes: It can be used in multiplexing displays or with software counters to measure inputs, create output intervals, or await the next needed software function.

## Update Cycle

The CDP6818A executes an update cycle once per second, assuming one of the proper time bases is in place, the DV0-DV2 divider is not clear, and the SET bit in Register B is clear. The SET bit in the "1" state permits the program to initialize the time and calendar bytes by stopping an existing update and preventing a new one from occurring.
The primary function of the update cycle is to increment the second byte, check for overflow, increment the minutes byte when appropriate and so forth through to the year of the century byte. The update cycle also compares each alarm byte with the corresponding time byte and issues an alarm if a match or if a "don't care" code (11XXXXXX) is present in all three positions.

With a 4.194304 MHz or 1.048576 MHz time base the update cycle takes $248 \mu$ s while a 32.768 kHz time base update cycle takes $1984 \mu \mathrm{~s}$. During the update cycle, the time, calendar, and alarm bytes are not accessible by the processor program. The CDP6818A protects the program from reading transitional data. This protection is provided by switching the time, calendar, and alarm portion of the RAM off the microprocessor bus during the entire update cycle. If the processor reads these RAM locations before the update is complete, the output will be undefined. The update in progress (UIP) status bit is set during the interval.

A program which randomly accesses the time and date information finds data unavailable statistically once every 4032 attempts. Three methods of accommodating nonavailability during update are usable by the program. In discussing the three methods, it is assumed that at random points user programs are able to call a subroutine to obtain the time of day.

The first method of avoiding the update cycle uses the update-ended interrupt. If enabled, an interrupt occurs after every update cycle which indicates that over 999 ms are available to read valid time and date information. During this time a display could be updated or the information could be transferred to continuously available RAM. Before leaving the interrupt service routine, the IRQF bit in Register C should be cleared.
The second method uses the update-in-progress bit (UIP) in Register A to determine if the update cycle is in progress or not. The UIP bit will pulse once per second. Statistically, the UIP bit will indicate that time and date information is unavailable once every 2032 attempts. After the UIP bit goes high, the update cycle begins $244 \mu$ s later. Therefore, if a low is read on the UIP bit, the user has at least $244 \mu$ s before the time/calendar data will be changed. If a " 1 " is read in the UIP bit, the time/calendar data may not be valid. The user should avoid interrupt service routines that would cause the time needed to reach valid time/calendar data to exceed $244 \mu \mathrm{~s}$.
The third method uses a periodic interrupt to determine if an update cycle is in progress. The UIP bit in Register $A$ is set high between the setting of the PF bit in Register C (see Figure 15). Periodic interrupts that occur at a rate of greater than tauc + tuc allow valid time and date information to be read at each occurrence of the periodic interrupt. The reads should be completed within ( $T_{p I} \div 2$ ) $+t_{B u c}$ to ensure that data is not read during the update cycle.
To properly setup the internal counters for daylight savings time operation, the user must set the time at least two seconds before the rollover will occur. Likewise, the time must be set at least two seconds before the end of the 29th or 30th day of the month.

TABLE 4 - DIVIDER CONFIGURATIONS

| TIME-BASE FREQUENCY | DIVIDER BITS REGISTER A |  |  | OPERATION MODE | DIVIDER RESET | BYPASS FIRST N-DIVIDER BITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DV2 | DV1 | DVo |  |  |  |
| 4.194304 MHz | 0 | 0 | 0 | Yes | - | $N=0$ |
| 1.048576 MHz | 0 | 0 | 1 | Yes | - | $N=2$ |
| 32.768 kHz | 0 | 1 | 0 | Yes | - | $N=7$ |
| Any | 1 | 1 | 0 | No | Yes | - |
| Any | 1 | 1 | 1 | No | Yes | - |

Note: Other combinations of divider bits are used for test purposes only.
TABLE 5 - PERIODIC INTERRUPT RATE AND SQUARE WAVE OUTPUT FREQUENCY

| SELECT BITS REGISTER A |  |  |  | 4.194304 or 1.048576 MHz TIME BASE |  | $\begin{aligned} & 32.768 \mathrm{kHz} \\ & \text { TIME BASE } \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RS3 | RS2 | RS1 | RS0 | PERIODIC INTERRUPT RATE $t_{P I}$ | SQW OUTPUT FREQUENCY | PERIODIC INTERRUPT RATE $t_{P I}$ | SQW OUTPUT FREQUENCY |
| 0 | 0 | 0 | 0 | None | None | None | None |
| 0 | 0 | 0 | 1 | $30.517 \mu \mathrm{~s}$ | 32.768 kHz | 3.90625 ms | 256 Hz |
| 0 | 0 | 1 | 0 | $61.035 \mu \mathrm{~s}$ | 16.384 kHz | 7.8125 ms | 128 Hz |
| 0 | 0 | 1 | 1 | $122.070 \mu \mathrm{~s}$ | 8.192 kHz | $122.070 \mu \mathrm{~s}$ | 8.192 kHz |
| 0 | 1 | 0 | 0 | $244.141 \mu \mathrm{~s}$ | 4.096 kHz | $244.141 \mu \mathrm{~s}$ | 4.096 kHz |
| 0 | 1 | 0 | 1 | $488.281 \mu \mathrm{~s}$ | 2.048 kHz | $488.281 \mu \mathrm{~s}$ | 2.048 kHz |
| 0 | 1 | 1 | 0 | $976.562 \mu \mathrm{~s}$ | 1.024 kHz | $976.562 \mu \mathrm{~s}$ | 1.024 kHz |
| 0 | 1 | 1 | 1 | 1.953125 ms | 512 Hz | 1.953125 ms | 512 Hz |
| 1 | 0 | 0 | 0 | 3.90625 ms | 256 Hz | 3.90625 ms | 256 Hz |
| 1 | 0 | 0 | 1 | 7.8125 ms | 128 Hz | 7.8125 ms | 128 Hz |
| 1 | 0 | 1 | 0 | 15.625 ms | 64 Hz | 15.625 ms | 64 Hz |
| 1 | 0 | 1 | 1 | 31.25 ms | 32 Hz | 31.25 ms | 32 Hz |
| 1 | 1 | 0 | 0 | 62.5 ms | 16 Hz | 62.5 ms | 16 Hz |
| 1 | 1 | 0 | 1 | 125 ms | 8 Hz | 125 ms | 8 Hz |
| 1 | 1 | 1 | 0 | 250 ms | 4 Hz | 250 ms | 4 Hz |
| 1 | 1 | 1 | 1 | 500 ms | 2 Hz | 500 ms | 2 Hz |

UIP bit in
Register $A$ $\qquad$

UF bit in
Register C $\qquad$
$|P|$


[^26]
## REGISTERS

The CDP6818A has four registers which are accessible to the processor program. The four registers are also fully accessible during the update cycle.

## REGISTER A (\$0A)

MSB

| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | Read/ <br> Write <br> Register |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UIP | DV2 | DV1 | DV0 | RS3 | RS2 | RS1 | RS0 | except <br> UIP |

## UIP

The update in progress (UIP) bit is a status flag that may be monitored by the program. When UIP is a " 1 ", the update cycle is in progress or will soon begin. When UIP is a " 0 ", the update cycle is not in progress and will not be for at least $244 \mu \mathrm{~s}$ (for all time bases). This is detailed in Table 6. The time, calendar, and alarm information in RAM is fully available to the program when the UIP bit is zero - it is not in transition. The UIP bit is read-only bit, and is not affected by Reset. Writing the SET bit in Register B to a " 1 " inhibits any update cycle and then clears the UIP status bit.

TABLE 6 - UPDATE CYCLE TIMES

| UIP | TIME <br> BASE <br> (OSC1) | UPDATE <br> CYCLE <br> TIME <br> (tuc) | MINIMUM TIME <br> BEFORE <br> UPDATE CYCLE <br> (tBuc) |
| :---: | :---: | :---: | :---: |
| 1 | 4.194304 MHz | $248 \mu \mathrm{~s}$ | - |
| 1 | 1.048576 MHz | $248 \mu \mathrm{~s}$ | - |
| 1 | 32.768 kHz | $1984 \mu \mathrm{~s}$ | - |
| 0 | 4.194304 MHz | - | $244 \mu \mathrm{~s}$ |
| 0 | 1.048576 MHz | - | $244 \mu \mathrm{~s}$ |
| 0 | 32.768 kHz | - | $244 \mu \mathrm{~s}$ |

## DV2, DV1, DV0

Three bits are used to permit the program to select various conditions of the 22 -stage divider chain. The divider selection bits identify which of the three time-base frequencies is in use. Table 4 shows that time bases of $4.194304 \mathrm{MHz}, 1.048576 \mathrm{MHz}$, and 32.768 kHz may be used. The divider selection bits are also used to reset the divider chain. When the time/calendar is first initialized, the program may start the divider at the precise time stored in the RAM. When the divider reset is removed, the first update cycle begins one-half second later. These three read/write bits are not affected by RESET.

## RS3, RS2, RS1, RS0

The four rate selection bits select one of 15 tapes on the 22 -stage divider, or disable the divider output. The tap selected may be used to generate an output square wave (SQW pin) and/or a periodic interrupt. The program may do one of the following: 1) enable the interrupt with the PIE bit, 2) enable the SQW output pin with the SQWE bit, 3) enable both at the same time at the same rate, or 4) enable neither Table 5 lists the periodic interrupt rates and the squarewave frequencies that may be chosen with the RS bits. These four bits are read/write bits which are not affected by RESET.

REGISTER B (\$0B)
MSB LSB

| $b 7$ | $b 6$ | $b 5$ | $b 4$ | $b 3$ | $b 2$ | $b 1$ | $b 0$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SET | PIE | AIE | UIE | SQWE |  |  |  |
| Write |  |  |  |  |  |  |  |
| Register |  |  |  |  |  |  |  |

## SET

When the SET bit is a " 0 ", the update cycle functions normally by advancing the counts once-per-second. When the SET bit is written to a " 1 ", any update cycle in progress is aborted and the program may initalize the time and calendar bytes without an update occurring in the midst of initalizing. SET is a read/write bit which is not modified by RESET or internal functions of the CDP6818A.

## PIE

The periodic interrupt enable (PIE) bit is a read/write bit which allows the periodic-interrupt flag (PF) bit in Register $C$ to cause the $\overline{R Q}$ pin to be driven low. A program writes a " 1 " to the PIE bit in order to receive periodic interrupts at the rate specified by the RS3, RS2, RS1, and RS0 bits in Register A. A zero in PIE blocks IRQ from being initiated by a periodic interrupt, but the periodic flag (PF) bit is still set at the periodic rate. PIE is not modified by an internal CDP6818A functions, but is cleared to " 0 " by a RESET.

## AIE

The alarm interrupt enable (AIE) bit is a read/write bit which when set to a " 1 " permits the alarm flag (AF) bit in Register $C$ to assert TRQ. An alarm interrupt occurs for each second that the three times bytes equal the three alarm bytes (including a "don't care" alarm code by binary 11 XXXXX). When the AIE bit is a " 0 ", the AF bit does not initiate an IRQ signal. The RESET pin clears AIE to " 0 ". The internal functions do not affect the AIE bit.

## UIE

The UIE (update-ended interrupt enable) bit is a read/write bit which enables the update-end flag (UF) bit in Register C to assert $\overline{\mathrm{RQQ}}$. The $\overline{\mathrm{RESET}}$ pin going low or the SET bit going high clears the UIE bit.

## SQWE

When the square-wave enable (SQWE) bit is set to a " 1 " by the program, a square-wave signal at the frequency specified in the rate selection bits (RS3 to RS0) appears on the SQW pin. When the SQWE bit is set to a zero the SQW pin is held low. The state of SQWE is cleared by the RESET pin. SQWE is a read/write bit.

## DM

The data mode (DM) bit indicates whether time and calendar updates are to use binary or BCD formats. The DM bit is written by the processor program and may be read by the program, but is not modified by any internal functions or RESET. A " 1 " in DM signifies binary data, while a " 0 " in DM specifies binary-coded-decimal (BCD) data.

## 24/12

The 24/12 control bit establishes the format of the hours bytes as either the 24 -hour mode (a " 1 ") or the 12 -hour mode (a " 0 "). This is a read/write bit, which is affected only by software.

## DSE

The daylight savings enable (DSE) bit is a read/write bit which allows the program to enable two special updates (when DSE is a " 1 "). On the last Sunday in April the time increments from 1:59:59 AM to 3:00:00 AM. On the last Sunday in October when the time first reaches 1:59:59 AM it changes to 1:00:00 AM. These special updates do not occur when the DSE bit is a " 0 ". DSE is not changed by any internal operations or reset.

## REGISTER C (\$0C)

| MSB |
| :--- |
| b7 b6 b5 b4 b3 b2 b1 b0 <br> Read-        <br> Only        <br> Register        |

## IRQF

The interrupt request flag (IRQF) is set to a" 1 " when one or more of the following are true:
$P F=P I E=" 1 "$
$A F=A I E=" 1 "$
UF $=$ UIE $=" 1 "$
$U F=U I E=" 1$ "
i.e., $I R Q F=P F \bullet P I E+A F \bullet A I E+U F \bullet U I E$

Any time the IRQF bit is a " 1 ", the IRQ pin is driven low. All flag bits are cleared after Register $C$ is read by the program or when the RESET pin is low.
PF
The periodic interrupt flag (PF) is a read-only bit which is set to a " 1 " when a particular edge is detected on the selected tap of the divider chain. The RS3 to RSO bits establish the periodic rate. PF is set to a " 1 " independent of the state of the PIE bit. PF being a " 1 " initiates an IRQ signal and sets the IRQF bit when PIE is also a " 1 ". The PF bit is cleared by a $\overline{R E S E T}$ or a software read of Register C.

## AF

A" 1 " in the AF (alarm interrupt flag) bit indicates that the current time has matched the alarm time. $A$ " 1 " in the AF causes the $\overline{I R Q}$ pin to go low, and a" 1 " to appear in the IRQF bit, when the AIE bit also is a " 1 ". A RESET or a read of Register C clears AF.

## UF

The update-ended interrupt flag (UF) bit is set after each update cycle. When the UIE bit is a " 1 ", the " 1 " in UF causes the IRQF bit to be a " 1 ", asserting IRQ. UF is cleared by a Register C read or a RESET.

## b3 to b0

The unused bits of Status Register 1 are read as " 0 's". They can not be written.

## REGISTER D (\$0D)

MSB

| b7 | $b 6$ | $b 5$ | $b 4$ | b3 | b2 | b1 | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read- <br> Only <br> Register |  |  |  |  |  |  |  |
| VRT | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## VRT

The valid RAM and time (VRT) bit indicates the condition of the contents of the RAM, provided the power sense (PS) pin is satisfactorily connected. A " 0 " appears in the VRT bit when the power-sense pin is low. The processor program can set the VRT bit when the time and calendar are initialized to indicate that the RAM and time are valid. The VRT is a read only bit which is not modified by the RESET pin. The VRT bit can only be set by reading Register D.

## b6 to bo

The remaining bits of Register D are unused. They cannot be written, but are always read as "0's."

## TYPICAL INTERFACING

The CDP6818A is best suited for use with microprocessors which generate an address-then-data multiplexed bus. Figures 16 and 17 show typical interfaces to bus-compatible processors. These interfaces assume that the address decoding can be done quickly. However, if standard metalgate CMOS gates are used, the CS setup time may be violated. Figure 18 illustrates an alternative method of chip selection which will accommodate such slower decoding.
The CDP6818A can be interfaced to single-chip microcomputers (MCU) by using eleven port lines as shown in Figure 19. Non-multiplexed bus microprocessors can be interfaced with additional support.
There is one method of using the multiplexed bus CDP6818A with non-multiplexed bus processors. The interface uses available bus control signals to multiplex the address and data bus together.
An example using either the MC6800, MC6802, MC6808, or MC6809 microprocessor is shown in Figure 20. When the CDP6818A is I/O mapped as shown in Figure 19 and 20, the AS and DS inputs should be left in a low state when the part is not being accessed. Refer to the STBY pin description for the conditions which must be met before STBY can be recognized.
Figure 21 illustrates the subroutines which may be used for data transfers in a non-multiplexed system. The subroutines should be entered with the registers containing the following data:
Accumulator A: The address of the RTC to be accessed. Accumulator B: Write: The data to be written.
Read: The data read from the RTC.
The RTC is mapped to two consecutive memory locations - RTC and RTC + 1 as shown in Figure 20.


Fig. 16-CDP6818A interfaced with Motorola compatible multiplexed bus microprocessors.


Fig. 17-CDP6818A interfaced with competitor compatible multiplexed bus microprocessors.


92CS-42709

Fig. 18-CDP6818A interfaced with CDP6805E2 CMOS multiplexed microprocessor with slow addressing decoding.


Fig. 19-CDP6818A interfaced with the ports of A typical single chip microcomputer.


Fig. 20 - CDP6818A interfaced with Motorola Processors.

| READ | STA | RTC | Generate AS and Latch Data from ACCA |
| :--- | :--- | :--- | :--- |
|  | LDAB | RTC +1 |  |
|  | RTS |  |  |
| WRITE | STA | RTC | Generate AS and Latch Data from ACCA |

Fig. 21 - Subroutine for reading and writing the CDP6818A with a non-multiplexed bus.

## Features

- 24 Individual Programmed I/O Pins
- MOTEL Circuit for Bus Compatlbility With Many Microprocessors
- Multiplexed Bus Compatible With CDP6805E2 and Competitive Microprocessors
- Data Direction Registers for Ports A, B and C
- Reset Input to Clear Interrupts and Initialize Internal Registers
- Four Port C I/O Pins May Be Used as Control Lines
- Four Interrupt Inputs
- Input Byte Latch
- Output Pulse
- Handshake Activity
- 15 Registers Addressed as Memory Locations
- Handshake Control Logic for Input and Output Peripheral Operation
- Interrupt Output Pin
- 3V to 5.5V Operating VDD


## Description

The CDP6823 CMOS parallel interface (CPI) provides a universal means of interfacing external signals with the CDP6805E2 CMOS microprocessor and other multiplexed bus microprocessors. The unique MOTEL circuit on chip allows direct interfacing to most industry CMOS microprocessors, as well as many NMOS MPUs.
The CDP6823 CPI includes three bidirectional 8-bit ports or 24 I/O pins. Each I/O line may be separately established as an input or an output under program control via data direction registers associated with each port. Using the bit change and test instructions of the CDP6805E2, each individual I/O pin can be separately accessed. All port registers are read/write bytes to accomodate read-modify-write instructions.
The CDP6823 is supplied in a 40 lead hermetic dual-inline sidebrazed ceramic package (D suffix), in a 40 lead dual-in-line plastic package ( $E$ suffix) and in a 44 lead plastic chip carrier package ( N suffix).
The CDP6823 is equivalent to and is a direct replacement for the industry type MC146823.

## Block Diagram




PACKAGE TYPE N


MAXIMUM RATINGS (Voltages reference to $\mathrm{V}_{\text {SS }}$ )

| Ratings | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +8 | V |
| All Input Voltages | $\mathrm{V}_{\text {in }}$ | $\mathrm{V}_{\mathrm{SS}}-0.5$ to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| Current Drain per Pin Excluding <br> $V_{D D}$ and $\mathrm{V}_{S S}$ | I | 10 | mA |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

THERMAL CHARACTERISTICS

| Characteristics | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| ThermalResistance |  |  |  |
| Ceramic Dual-In-Line | $\theta_{J A}$ | 50 |  |
| Plastic Dual-In-Line |  |  |  |
| Plastic Chip-Carrier |  |  |  |

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that $V_{\text {in }}$ and $V_{\text {out }}$ be constrained to the range $\mathrm{V}_{\text {ss }} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq$ $V_{D D}$. Leakage currents are reduced and reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either $\mathrm{V}_{\text {ss }}$ or $\mathrm{V}_{\mathrm{DD}}$ ).

DC ELECTRICAL CHARACTERISTICS $\left(V_{D D}=5 \mathrm{Vdc} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $70^{\circ} \mathrm{C}$, unless otherwise noted)

| Parameter | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Output Voltage ( ${ }_{\text {Load }} \leq 10 \mu \mathrm{~A}$ ) | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{OH}} \end{aligned}$ | $v_{D D^{-}}^{-0.1}$ | $0.1$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| ```Output High Voltage (1Load = - 1.6 mA) ADO-AD7 ('Load = -0.2 mA) PAO-PA7, PC0-PC7 ('Load=-0.36 mA) PB0-PB7``` | $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & 4.1 \\ & 4.1 \\ & 4.1 \end{aligned}$ | $V_{D D}$ <br> $V_{D D}$ <br> $V_{D D}$ | V |
| ```Output Low Voltage (1Load = 1.6 mA) AD0-AD7, PBO-PB7 ('Load = 0.8 mA) PAO-PA7, PC0-PC7 (Lload=1 mA) }\overline{\textrm{RQ}``` | $\mathrm{V}_{\mathrm{OL}}$ <br> $V_{\text {OL }}$ <br> VOL | $V_{S S}$ <br> $V_{S S}$ <br> $V_{S S}$ | $\begin{aligned} & 0.4 \\ & 0.4 \\ & 0.4 \end{aligned}$ | V |
| Input High Voltage, AD0-AD7, AS, DS, R/ $\bar{W}, \overline{\mathrm{CE}}, ~ \mathrm{PAO}-\mathrm{PA} 7, ~ \mathrm{PB0} 0-\mathrm{PB} 7, \mathrm{PC0}-\mathrm{PC} 7$ $\overline{R E S E T}$ | $\begin{aligned} & \mathrm{V}_{I H} \\ & V_{I H} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}-2.0 \\ & \mathrm{~V}_{\mathrm{DD}}-0.8 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{DD}} \\ & \hline \end{aligned}$ | V |
| Input Low Voltage (All Inputs) | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {SS }}$ | 0.8 | V |
| Quiescent Current - No dc Loads <br> (All Ports Programmed as Inputs, All Inputs $=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ ) | IDD | - | 160 | $\mu \mathrm{A}$ |
| Total Supply Current (All Ports Programmed as Inputs, $C E=V_{\text {IL }}, \mathrm{t}_{\mathrm{cyc}}=1 \mu \mathrm{~s}$ ) | IDD | - | 3 | mA |
| Input Current, $\overline{\mathrm{CE}}, \mathrm{AS}, \mathrm{R} / \overline{\mathrm{W}}$, DS, RESET | in | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Hi-Z State Leakage, AD0-AD7, PAO-PA7, PB0-PB7, PC0-PC7 | ITSL | - | $\pm 10$ | $\mu \mathrm{A}$ |



| Pin | R1 | R2 | C |
| :--- | :---: | :---: | :---: |
| AD0-AD7 | 2.55 k | $2!\mathrm{k}$ | 130 pF |
| PAO-PA7, PCO-PC7 | $\dot{<} \mathrm{k}$ | 4.32 k | 50 pF |
| PB0-PB7 | 11.5 k | 2.1 k | 50 pF |

CMOS Equivalent


Fig. 2 - Equivalent test loads.

BUS TIMING ( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{Vdc} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=0^{\circ}$ to $70^{\circ} \mathrm{C}$, unless otherwise noted)

| Ident. Number | Characteristics | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Cycle Time | $\mathrm{t}_{\text {cyc }}$ | 1000 | dc | ns |
| 2 | Pulse Width, DS/E Low or RD/WR High | PWEL | 300 | - | ns |
| 3 | Pulse Width, DS/E High or $\overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ Low | PWEH | 325 | - | ns |
| 4 | Input Rise and Fall Time | $\mathrm{tr}_{\mathrm{r}, \mathrm{t}_{\mathrm{f}}}$ | - | 30 | ns |
| 8 | R/W Hold Time | trwh | 10 | - | ns |
| 13 | R/ $\bar{W}$ and $\overline{\text { CE }}$ Setup Time Before DS/E | trws | 25 | - | ns |
| 15 | Chip Enable Hold Time | ${ }^{\text {t }} \mathrm{CH}$ | 0 | - | ns |
| 18 | Read Data Hold Time | tDHR | 10 | 100 | ns |
| 21 | Write Data Hold Time | ${ }^{\text {t }}$ DHW | 0 | - | ns |
| 24 | Muxed Address Valid Time to AS/ALE Fall | ${ }^{\text {t }}$ ASL | 25 | - | ns |
| 25 | Muxed Address Hold Time | ${ }^{\text {t }}$ AHL | 20 | - | ns |
| 26 | Delay Time DS/E to AS/ALE Rise | ${ }^{\text {t }}$ ASD | 60 | - | ns |
| 27 | Pulse Width, AS/ALE High | PWASH | 170 | - | ns |
| 28 | Delay Time, AS/ALE to DS/E Rise | ${ }^{\text {t }}$ ISED | 60 | - | ns |
| 30 | Peripheral Output Data Delay Time from DS/E or $\overline{\mathrm{RD}}$ | tDDR | 20 | 240 | ns |
| 31 | Peripheral Data Setup Time | tosw | 220 | - | ns |

NOTE: Designations E, ALE, $\overline{\mathrm{RD}}$, and $\overline{\mathrm{WR}}$ refer to signals from alternative microprocessor signals.


NOTE: $V_{\text {HIGH }}=V_{D D}-2 V, V_{\text {LOW }}=0.8 \mathrm{~V}$, for $V_{D D}=5 V_{ \pm 10 \%}$

Fig. 3-Bus timing diagram.


Fig. 4 - Bus READ timing competitor multiplexed bus.


NOTE: $V_{H I G H}=V_{D D}-2 V, V_{\text {LOW }}=0.8 V$, for $V_{D D}=5 V_{ \pm 10 \%}$
Fig. 5-Bus WRITE timing competitor multiplexed bus.

CONTROL TIMING (VDD $=5.0 \mathrm{Vdc} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Interrupt Response (Input Modes 1 and 3) | $t_{\text {IR }}$ | - | 1.0 | $\mu s$ |
| Delay, CA1 (CB1) Active Transition to CA2 (CB2) High (Output Mode 0) | ${ }^{\text {c }}$ C2 | - | 1.0 | $\mu \mathrm{S}$ |
| Delay, CA2 Transition from Positive Edge of AS (Output Modes 0 and1) | ${ }^{\text {ta2 }}$ | - | 1.0 | $\mu s$ |
| Delay, CD2 Transition from Negative Edge of AS (Output Modes 0 and 1) | $t_{B 2}$ | - | 1.0 | $\mu s$ |
| CA2/CB2 Pulse Width (Output Mode 1) | tpW | 0.5 | 1.5 | $\mu \mathrm{S}$ |
| Delay, VDD Rise to $\overline{\text { RESET }}$ High | trLH | 1.0 | - | $\mu \mathrm{s}$ |
| Pulse Width, $\overline{\text { RESET }}$ | triw | 1.0 | - | $\mu s$ |

$\overline{\text { IRQ }}$ RESPONSE (INPUT MODES 1 AND 3)


CA2/CB2 DELAY (OUTPUT MODE 0)


$\overline{\text { RESET }}$


Fig. 6 - Control timing diagrams.

## GENERAL DESCRIPTION

The CDP6823, CMOS parallel interface (CPI), contains 24 individual bidirectional 1/O lines configured in three 8-bit ports. The 15 internal registers, which control the mode of operation and contain the status of the port pins, are accessed via an 8-bit multiplexed address/data bus. The lower four address bits (ADO-AD3) of the multiplexed address bus determine which register is to be accessed (see Register Address Map shown below). The four address bits (AD4, AD5, AD6, and AD7) must be separately decoded to position this memory map within each 256 -byte address space available via the 8-bit multiplexed address bus. For more detailed information, refer to REGISTER DESCRIPTION.

REGISTER ADDRESS MAP

|  |  | Port A Data, Clear CA1 Interrupt |
| :--- | :--- | :--- |
| 1 | Port A Data, Clear CA2 Interrupt | P2DA |
| 2 | Port A Data | PDA |
| 3 | Port B Data | PDB |
| 4 | Port C Data | PDC |
| 5 | Not Used | - |
| 6 | Data Direction Register for Port A | DDRA |
| 7 | Data Direction Register for Port B | DDRB |
| 8 | Data Direction Register for Port C | DDRC |
| 9 | Control Register for Port A | CRA |
| A | Control Register for Port B | CRB |
| B | Pin Function Select Register for Port C | FSR |
| C | Port B Data, Clear CB1 Interrupt | P1DB |
| D | Port B Data, Clear CB2 Interrupt | P2DB |
| E | Handshake/Interrupt Status Register | HSR |
| F | Handshake Over-Run Warning Register | HWR |

The CPI is implemented with the MOTEL circuit which allows direct interface with either of the two major multiplexed microprocessor bus types. A detailed description of the MOTEL circuit is provided in the MOTEL section.

Three data direction registers (DDRs), one for each port, determine which pins are outputs and which are inputs. A logic zero on a DDR bit configures its associated pin as an input; and a logic one configures the pin as an output. Upon reset, the DDRs are cleared to logic zero to configure all port pins as inputs.
Actual port data may be read or written via the port data registers (PDA, PDB, and PDC). Ports $A$ and $B$ each have two additional data registers (P1DA and P2DA - P1DB and P2DB) which are used to clear the associated handshake/interrupt status register bits (HSA1 and HSA2 - HSB1 and HSB2), respectively. Port A may also be configured as an 8-bit latch when used with CA1. Reset has no effect on the contents of the port data registers. Users are advised to initialize the port data registers before changing any port pin to an output.
Four pins on port C (PC4/CA1, PC5/CA2, PC6/CB1, and PC7/CB2) may additionally be programmed as handshake lines for ports $A$ and $B$ via the port $C$ function select register (FSR). Both ports $A$ and $B$ have one input-only line and one bidirectional handshake line each associated with them. The handshake lines may be programmed to perform a variety of tasks such as interrupt requests, setting flags, latching data, and data transfer requests and/or acknowledgments. The handshake functions are programmed via control registers A and B (CRA and CRB). Additional information may be found in PIN DESCRIPTIONS, REGISTER DESCRIPTION, or HANDSHAKE OPERATION.

## MOTEL

The MOTEL circuit is a concept that permits the CDP6823 to be directly interfaced with different types of multiplexed bus microprocessors without any additional external logic. For a more detailed description of the multiplexed bus, see MULTIPLEXED BIDIRECTIONAL ADDRESS/DATA BUS (AD0-AD7). Most multiplexed microprocessors use one of two synchronous buses to interface peripherals. An industry standard bus structure is now available.

The MOTEL circuit is built into peripheral and memory ICs to permit direct connection to either type of bus. The MOTEL concept is shown logically in Fig. 7.
The microprocessor type is automatically selected by the MOTEL circuit through latching the state of the DS/ $\overline{R D}$ pin with AS/ALE. Since DS is always low during AS and RD is always high during ALE, the latch automatically indicates with which type microprocessor bus it is interfaced.


Fig. 7 - Functional diagram of MOTEL circuit.

## PIN DESCRIPTION

The following paragraphs contain a brief description of the input and output pins. References (if applicable) are given to other paragraphs that contain more detail about the function being performed.

## Multiplexed Bidirectional Address/Data Bus (AD0-AD7)

Multiplexed bus processors save pins by presenting the address during the first portion of the bus cycle and using the same pins during the second portion of the bus cycle for data. Address-then-data multiplexing does not slow the access time of the CDP6823 since the bus reversal from address to data is occurring during the internal register access time.
The address must be valid $t_{\text {ASL }}$ prior to the fall of AS/ALE at which time the CDP6823 latches the address present on the ADO-AD3 pins. Valid write data must be presented and held stable during the latter portion of the DS or WR pulses, In a read cycle, the CDP6823 outputs eight bits of data during the latter portion of the DS or $\overline{\mathrm{RD}}$ pulses, then ceases driving the bus (returns the output drivers to high impedance) $t_{D H R}$ hold time after DS falls in this case of MOTEL or $\overline{R D}$ rises in the other case.

## Address Strobe (AS)

The address strobe input pulse serves to demultiplex the bus. The falling edge of AS or ALE causes the addresses AD0-AD3 to be latched within the CDP6823. The automatic MOTEL circuit in the CDP6823 also latches the state of the DS pin with the falling edge of AS or ALE.

## Data Strobe or Read (DS)

The DS input pin has two interpretations via the MOTEL circuit. When generated by a Motorola microprocessor, DS is a positive pulse during the latter portion of the bus cycle, and is variously called DS (data strobe), $E$ (enable), or $\phi 2$ ( $\phi 2$ clock). During read cycles, DS or $\overline{R D}$ signifies the time that the CPI is to drive the bidirectional bus. In write cycles, the trailing edge of DS or rising edge of $\overline{W R}$ causes the parallel interface to latch the written data present on the bidirectional bus.
The second MOTEL interpretation of DS is that of $\overline{R D}$, $\overline{M E M R}$, or $\overline{T / O R}$ originating from a competitor-type micro processor. In this case, DS identifies the time period when the parallel interface drives the bus with read data. This interpretation of DS is also the same as an output-enable signal on a typical memory.
The MOTEL circuit, within the CDP6823, latches the state of the DS pin on the falling edge of AS/ALE. When the mode of MOTEL is desired DS must be low during AS/ALE, which is the case with the multiplexed bus microprocessors. To insure the competitor mode of MOTEL, the DS pin must remain high during the time AS/ALE is high.

## Read/Write (R/W)

The MOTEL circuit treats the R/W input pin in one of two ways. The microprocessor is connected, $R / \bar{W}$ is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on $R / \bar{W}$ while DS is high, whereas a write cycle is a low on R/W while DS is high.
The second interpretation of $R / \bar{W}$ is as a negative write pulse, $\overline{W R}, \overline{M E M W}$, and T/OW from competitor-type micro processors. The MOTEL circuit in this mode gives the R/W pin the same meaning as the write (W) pulse on many generic RAMs.

## Chip Enable ( $\overline{\mathrm{CE}}$ )

The CE input signal must be asserted (low) for the bus cycle in which the CDP6823 is to be accessed. $\overline{C E}$ is not latched and must be stable prior to and during DS' (in the 6805 mode of MOTEL) and prior to and during $\overline{R D}$ and $\overline{W R}$ (in the competitor mode of MOTEL). Bus cycles which take place without asserting CE cause no actions to take place within the CDP6823. When $\overline{C E}$ is high, the multiplexed bus output is in a high-impedance state.
When $\overline{C E}$ is high, all data, DS, and $R / \bar{W}$ inputs from the microprocessor are disconnected within the CDP6823. This permits the CDP6823 to be isolated from a powered-down microprocessor.

## Reset (RESET)

The $\overline{R E S E T}$ input pin is an active-low line that is used to restore all register bits, except the port data register bits, to logical zeros. After reset, all port lines are configured as inputs and no interrupt or handshake lines are enabled.

## Interrupt Request (IRQ)

The $\overline{R Q}$ output line is an open-drain active-low signal that may be used to interrupt the microprocessor with a service request. The "open-drain" output allows this and other interrupt request lines to be wire ORed with a pullup resistor. The $\overline{\mathrm{RQ}}$ line is low when bit 7 of the status register is high. Bit 7 (IRQF) of the handshake/interrupt status register (HSR) is set if any enabled handshake transition occurs; and its associated control register bit is set to allow interrupts. Refer to INTERRUPT DESCRIPTION or HANDSHAKE OPERATION for additional information.

## Port A, Bidirectional I/O Lines (PAO-PA7)

Each line of port A, PAO-PA7, is individually programmable as either an input or output via its data direction register (DDRA). An I/O pin is an input when its corresponding DDR bit is a logic zero and an output when the DDR bit is a logic one. See Fig. 8 for typical I/O circuitry and Table 1 for I/O operation.

TABLE 1 - PORT DATA REGISTER ACCESSES (ALL PORTS)

| R/ $\bar{W}$ | DDR <br> Bit | Results |
| :---: | :---: | :--- |
| 0 | 0 | The I/O pin is in input mode. Data is written into the <br> output data latch. |
| 0 | 1 | Data is written into the output data latch and out- <br> put to the I/O pin. |
| 1 | 0 | The state of the I/O pin is read. |
| 1 | 1 | The I/O pin is in an output mode. The output <br> data latch is read. |

There are three data registers associated with port A: PDA, P1DA, and P2DA. P1DA and P2DA are accessed when certain handshake activity is desired. See HANDSHAKE OPERATION for more information.
Data written to the port A data register, PDA, is latched into the port A output latch regardless of the state of the DDRA. Data written to P1DA or P2DA is ignored and has no affect upon the output data latch or the I/O lines. An MPU read of port bits programmed as outputs reflect the last value written to the PDA register. Port A pins programmed as inputs may be latched via the handshake line PC4/CA1 (see


Fig. 8 - Typical port I/O circuitry.

HANDSHAKE OPERATION) and latched input data may be read via any of the three port A data registers. If the port A input latch feature is not enabled, an MPU read of any port A data register reflects the current status of the port A input pins if the corresponding DDRA bits equal zero. Reset has no effect upon the contents of the port A data register; however, all pins will be placed in the input mode (all DDRA bits forced to equal zero) and all handshake lines will be disabled.

## Port B Bidirectional I/O Lines (PB0-PB7)

Each line of port B, PB0-PB7, is individually programmable as either an input or an output via its data direction register (DDRB). An I/O pin is an input when its corresponding DDR bit is a logic zero and an output when the DDR bit is a logic one.
There are three data registers associated with port B: PDB, P1DB, and P2DB. PDB is used for simple port B data reads and writes. P1DB and P2DB are accessed when certain handshake activity is desired. See HANDSHAKE OPERATION for more information.
Data written to PDB or P1DB data register is latched into the port $B$ output latch regardless of the state of the DDRB. An MPU read of port bits programmed as outputs reflect the last value written to a port B data register. An MPU read of any port $B$ register reflects the current status of the input pins whose DDRB bits equal zero. Reset has no effect upon the contents of the port B data register; however, all pins will be placed in the input mode (all DDRB bits forced to equal zero) and all handshake lines will be disabled.
Port C, Bidirectional I/O Lines (PCO-PC3)
Each line of port C, PC0-PC3, is individually programmable as either an input or an output via its data direction register (DDRC). An I/O pin is an input when its corresponding DDR bit is a logic zero and an output when the DDR bit is a logic one. Port $C$ data register (PDC) is used for simple port $C$ data reads and writes.
Data written into PDC is latched into the port $C$ data latch regardless of the state of the DDRC. An MPU read of port C bits programmed as outputs reflect the last value written to the PDC register. An MPU read of the port C register reflects
the current status of the corresponding input pins whose DDRC bits equal zero. Reset has no effect upon the contents of the port C data register; however, all pins will be placed in the input mode (all DDRC bits forced to equal zero) and all handshake lines will be disabled.

## Port C Bidirectional I/O Line or Port A Input Handshake Line (PC4/CA1) <br> This line may be programmed as either a simple port C I/O line or as a handshake line for port A via the port C function select register (FSR). If programmed as a port C I/O pin, PC4/CA1 performs as described in the PC0-PC3 pin description. If programmed as a port A handshake line, PC4/CA1 performs as described in HANDSHAKE OPERATION. <br> Port C Bidirectional I/O Line or Port A Bidirectional Handshake Line (PC5/CA2)

This line may be programmed as either a simple port C I/O line or as a handshake line for port A via the port C function select register (FSR). If programmed as a port C I/O pin, PC5/CA2 performs as described in the PC0-PC3 pin description. If programmed as a port A handshake line, PC5/CA2 performs as described in HANDSHAKE OPERATION.

## Port C Bidirectional I/O Line or Port B Input Handshake Line (PC6/CB1)

This line may be programmed as either a simple port C I/O line or as a handshake line for port $B$ via the port $C$ function select register (FSR). If programmed as a port C I/O pin, PC6/CB1 performs as described in the PC0-PC3 pin description. If programmed as a port $B$ handshake line, PC6/CB1 performs as described in HANDSHAKE OPERATION.

## Port C Bidirectional I/O Line or Port B

## Bidirectional Handshake Line (PC7/CB2)

This line may be programmed as either a simple port C I/O line or as a handshake line for port B via the port C function select register (FSR). If programmed as a port C I/O line, PC7/CB2 performs as described in the PC0-PC3 pin description. If programmed as a port $B$ handshake line, PC7/CB2 performs as described in HANDSHAKE OPERATION.

## HANDSHAKE OPERATION

Up to four port $C$ pins can be configured as handshake lines for ports $A$ and $B$ (one input-only and one bidirectional line for each port) via the port C function select register (FSR). The direction of data flow for the two bidirectional handshake lines (CA2 and CB2) is determined by bits 5 and 7, respectively, of the port $C$ data direction register (DDRC). Actual handshake operation is defined by the appropriate port control register (CRA or CRB).
The control registers allow each handshake line to be programmed to operate in one of four modes. CA2 and CB2 each have four input and four output modes. For detailed information, see Tables 2 and 3.
A summary of the handshake modes is given in the input and output sections that follow. All handshake activity is disabled by reset.
Input
Handshake lines programmed as inputs operate in any of
four different modes as defined by the control registers (see Table 2). A bit in the handshake/interrupt status register (HSR) is set to a logic one on an active transition of any handshake line programmed as an input. Modes 0 and 1 define a negative transition as active; modes 2 and 3 define a positive transition as active. If modes 1 or 3 are selected on any input handshake line then the active transition of that line results in the IRQF bit of the HSR being set to a logic one and causes the interrupt line (IRQ) to go low. IRQ is released by clearing the HSR bits that are input handshake lines which have interrupts enabled.
If an active transition occurs while the associated HSR bit is set to a logic one, the corresponding bit in the handshake warning register (HWR) is set to a logic one indicating that service of at least one active transition was missed. An HWR bit is cleared to a logic zero by first accessing the appropriate port data register, to clear the appropriate HSR status bit, followed by a read of the HWR.

TABLE 2 - INPUT HANDSHAKE MODES

| Mode | Control <br> Register Bits* | Active <br> Edge | Status Bit <br> In HSR | IRQ Pin |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 00 | -Edge | Set high on <br> active edge. | Disabled |
| 1 | 01 | -Edge | Set high on <br> active edge. | Goes low when corresponding <br> status flag in HSR goes high. |
| 2 | 10 | +Edge | Set high on <br> active edge. | Disabled |
| 3 | 11 | +Edge | Set high on <br> active edge. | Goes low when corresponding <br> status flag in HSR goes high. |

* Cleared to logic zero on reset.

TABLE 3 - OUTPUT HANDSHAKE LINES (CA2 AND CB2 ONLY)

|  | Control <br> Register <br> CRA(B) <br> Bits <br> Mode | 3 and 4* | Handshake Line Set High | Handshake Line Cleared Low |
| :---: | :---: | :--- | :--- | :--- |
| 0 | 00 | Handshake set high on active <br> transition of CA1 input. <br> Handshake set high on active <br> transition of CB1 input. | Read of P1DA or a read of P2DA <br> while HSA1 is cleared. <br> Level |  |
| Write of port B P1DB or write <br> of P2DB while HSB1 is cleared. | High |  |  |  |
| 1 | 01 | High on the first positive <br> (negative) transition of AS <br> while CA2 (CB2) is low. | Low on the first positive <br> (negative) transition on AS fol- <br> lowing a read (write) of port <br> A(B) data registers P1DA(B) or <br> P2DA(B). | High |
| 2 | 10 | Never | Always | Never |

[^27]
## ${ }^{3}$ Input Latch

Port A input-only handshake line (PC4/CA1) can be programmed to function as a latch enable for port $A$ input data via CA1 LE (bit 2 of CRA). If CA1 LE is programmed to a logic one, an active transition of PC4/CA1 will latch the current status of the port $A$ input pins into all three port $A$ data registers (PDA, P1DA, and P2DA). When CA1 LE is enabled, port A and PC4/CA1 function as an 8-bit transparent latch; that is, if the HSA1 bit in the HSR is a logic zero then a read of any port A register reflects the current'state of the port $A$ input pins and corresponding bits of the output data latch for port A output pins. If HSA1 is a logic one, a read of any port A data register reflects the state of the port A input pins when HSA1 was set and the corresponding bits of the port A output data latch for port A output pins.
Further transitions of PC4/CA1 result only in setting the HWA1 bit in the HWR and do not relatch data into the port A registers. Latched data is released only by clearing HSA1 in the HSR to a logic zero (HSA1 is cleared by reading P1DA).

## Output

Each bidirectional handshake line programmed as an output by the DDRC operates in one of four modes as described in Table 3. Modes 2 and 3 force the output handshake line to reflect the state of bit 4 in the appropriate control register.
In modes 0 and 1, PC5/CA2 is forced low during the cycle following a read of P1DA or a read of P2DA while HSA1 is cleared. PC7/CB2 is forced low during the cycle following a write to P1DB or a write to P2DB while HSB1 is cleared. Because of these differences, port $A$ is the preferred input port and port $B$ is the preferred output port.
In mode 0, PC5/CA2 (PC7/CB2) is set high by an active transition of PC4/CA1 (PC6/CB1). In mode 1, PC5/CA2 (PC7/CB2) is set high in the cycle following the cycle in which PC5/CA2 (PC7/CB2) goes low. Mode 1 forces a lowgoing pulse on PC5/CA2 (PC7/CB2) following a read (write) of P1DA (P1DB) or P2DA (P2DB) that is approximately one cycle time wide.
When entering an output handshake mode for the first time after a reset, the handshake line outputs the default level as listed in Table 3.

## INTERRUPT DESCRIPTION

The CDP6823 allows an MPU interrupt request ( $\overline{\mathrm{RQ}}$ low) via the input handshake lines. The input handshake line, operating in modes 1 or 3 as defined by the control registers (CRA and CRB), causes IRQ to go low when IRQF (interrupt flag) in the HSR is set to a logic one. TRQ is released when IRQF is cleared. See Handshake/Interrupt Status Register under REGISTER DESCRIPTION for additional information.

## REGISTER DESCRIPTION

The CDP6823 has 15 registers (see Fig. 1) which define the mode of operation and status of the port pins. The following paragraphs describe these registers.

## Register Names:

Control Register A (CRA)
Control Register B (CRB)

## Regisier Addresses:

\$9 (CRA)
\$A (CRB)

## Register Blts:



## Purpose:

These two registers control the handshake and interrupt activity for those pins defined as handshake lines by the port C function select register (FSR).

## Description:

CA2 and CB2 are programmed as inputs or outputs via the associated DDRC bits. Each handshake line is controlled by two mode bits. Bit 2 of CRA enables the Port A latch for an active CA1 transition. Table 2 describes the input handshake modes (CA1, CB1, CA2, CB2) and Table 3 describes the output handshake modes for CA2 and CB2.

## Register Names:

Port A Data Registers (PDA, P1DA, P2DA)

## Register Addresses:

\$2 (PDA), \$0 (P1DA), \$1 (P2DA)

## Register Bits:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |

## Purpose:

These three registers serve different purposes. PDA is used to read input data and latch data written to the port A output pins. P1DA and P2DA are used to read input data and to affect handshake and status activity for PC4/CA1 and PC5/CA2. If enabled, port A input data may be latched into the three port A data registers on an active PC4/CA1 transition as described in HANDSHAKE OPERATION.

## Description:

Data written into PDA is latched into the port A output latch (see Fig. 3) regardless of the state of DDRA. Output pins, as defined by DDRA, assume the logic levels of the corresponding bits in the PDA output latch. The PDA output latch allows the user to read the state of the port A output data. If the input latch is not enabled, a read of any port A data register reflects the current state of the port A input pins as defined by DDRA and the contents of the output latch for output pins. Writes into P1DA or P2DA have no effect upon the output pins or the output data latch. Users are recommended to initialize the port A output latch before changing any pin to an output via the DDRA.
MPU accesses of P1DA or P2DA are primarily used to affect handshake and status activity. A summary of the effects on the status and warning bits of port A data register accesses is given in Table 4. For more information, see HANDSHAKE OPERATION and Control Register A (CRA) under REGISTER DESCRIPTION. Reset has no effect upon the contents of any port A data register.

## Reglster Names:

Port B Data Registers (PDB, P1DB, P2DB)

## Register Addresses:

\$3 (PDB), \$C (P1DB), \$D (P2DB)

## Register Bits:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |

## Purpose:

These three registers serve different purposes. The Port B data registers are used to read input data and to latch data written to the port B output pins. Writes to PDB and P1DB affect the contents of the output data latch while writes to P2DB do not affect the output data latch. P1DB and P2DB accesses additionally affect handshake and status activity for PC6/CB1 and PC7/CB2.

## Description:

Data written into PDB and P1DB port $B$ registers is latched into the port B output latch (see Fig. 3) regardless of the state of DDRB. Output pins, as defined by DDRB, assume the logic levels of the corresponding bits in the port $B$ output latch. Reads of any port B data registers reflect the contents of the output data latch for output pins and the current state of the input pins (as determined by DDRB). Users are recommended to initialize the port B output latch before changing any pin to an output via the DDRB.

MPU accesses of P1DB or P2DB are primarily used to affect handshake and status activity. A summary of the effects on status and warning register bits of port $B$ data register accesses is given in Table 5. For more information, see HANDSHAKE OPERATION or Control Register B (CRB) under REGISTER DESCRIPTION. Reset has no effect upon the contents of any port $B$ data register.

| Register <br> Accessed | HSR Bit | HWR Bit | Handshake Reaction | Output Latch |  |
| :---: | :--- | :--- | :--- | :---: | :---: |
|  | Read | Write |  |  |  |
| PDA | None | None | None | Yes | Yes |
| P1DA | HSA1 cleared <br> to a logic <br> zero. | HWA1 loaded <br> into buffer <br> latch. | CA2 goes low if output modes <br> 0 or 1 are selected in the CRA. | Yes | No |
| P2DA | HSA2 cleared <br> to a logic <br> zero. | HWA2 loaded <br> into buffer <br> latch. | CA2 goes low if output modes <br> 0 or 1 are selected in the CRA. | Yes | No |

TABLE 5 - SUMMARY OF EFFECTS ON HANDSHAKE STATUS, WARNING BITS, AND OUTPUT LATCH BY PORT B DATA REGISTER ACCESSES

| Register <br> Accessed | HSR Bit | HWR Bit | Handshake Reaction | Output Latch |  |
| :---: | :--- | :--- | :--- | :---: | :---: |
|  | PDB | None | None | None | Write |
| P1DB | HSB1 cleared <br> to a logic <br> zero. | HWB1 loaded <br> into buffer <br> latch. | CB2 goes low if output modes <br> 0 or 1 are selected in the CRB. | Yes | Yes |
| P2DB | HSB2 cleared <br> to a logic <br> zero. | HWA2 loaded <br> into buffer <br> latch. | CB2 goes low if output modes <br> 0 or 1 are selected in CRB. | Yes | No |

## Register Name:

Port C Data Register (PDC)

## Register Address:

\$4
Register Bits:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |

## Purpose:

The port C data register (PDC) is used to read input data and to latch data written to the output pins.

## Description:

Data is written into the port C output latch (see Fig. 3) regardless of the state of DDRC. Any port C pin defined as a handshake line by the port C function select register (FSR) is not affected by PDC. Output pins, as defined by DDRC, assume logic levels of the corresponding bits in the port $C$ output latch. A read of PDC reflects the contents of the output latch for output pins and the current state of the input pins (as reflected in the DDRC). Reset has no effect upon the contents of PDC. Users are recommended to initialize the port C output data latch before changing any pin to an output via the DDRC.

## Register Name:

Data Direction Register for Port A (B) (C)
Register Address:
\$6 (\$7) (\$8)
Register Bits:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |

## Purpose:

Each of the three data direction registers (DDRA, DDRB, and DDRC) define the direction of data flow of the port pins for ports A, B, and C.

## Description:

A logic zero in a DDR bit places the corresponding port pin in the input mode. A logic one in a DDR bit places the corresponding pin in the output mode. Any port C pins defined as bidirectional handshake lines also use the port $C$ DDR (DDRC). Input-only handshake lines are not affected by DDRC. Reset clears all DDR bits to logic zero configuring all port pins as inputs. The DDRs have no write-inhibit control over the port data output latches. Data may be written to the port data registers even though the pins are configured as inputs.

## Register Name:

Port C Pin Function Select Register (FSR)
Register Address: \$B
Register Bits:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CFB2 | CFB1 | CFA2 | CFA1 | $X X$ | $X X$ | $X X$ | $X X$ |

## Purpose:

The port C pin function select register defines whether the multifunction port C pins are to operate as "normal" port C lines or as handshake lines.

## Description:

A logic zero in any FSR bit defines the corresponding port $C$ pin as a "normal" $1 / O$ pin. A logic one in any valid FSR bit defines the corresponding port C pin as a handshake line. Pins defined as handshake lines function according to the contents of control register A (CRA) or control register B (CRB). The port C data direction register (DDRC) is valid regardless of FSR contents for all pins except PC4/CA1 and PC6/CB1. Transitions on port C pins not defined as handshake pins do not effect the handshake/interrupt status register. Reset clears all FSR bits to a logic zero. Users are recommended to initialize the data direction and control registers before modifying the FSR.

## Register Name:

Handshake/Interrupt Status Register (HSR)

## Register Address:

\$E

## Register Blts:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IRQF | $X X$ | $X X$ | $X X$ | HSB2 | HSA2 | HSB1 | HSA1 |

## Purpose:

The handshake interrupt status register is a read-only flag register that may be used during a polling routine to determine if any enabled input handshake transition, as defined by the control register (CRA and CRB), has occurred.

## Description:

If an enabled input handshake transition occurs then the appropriate HSR bit (HSB2, HSA2, HSB1, or HSA1) is set. The IRQ flag bit (bit 7, IRQF) is set when one or more of the HSR bits 0-3 and their corresponding control register bits are set to a logic one as shown in the following equation:

$$
\begin{aligned}
\text { Bit } 7=\text { IRQF }= & {[\mathrm{HSB} 2 \cdot \mathrm{CRB} 2(3)]+[\mathrm{HSA} 2 \cdot \mathrm{CRA} 2(3)] } \\
& +[\mathrm{HSB} 1 \cdot \mathrm{CRB} 1(0)]+[\mathrm{HSA} 1 \cdot \mathrm{CRA} 1(0)]
\end{aligned}
$$

The numbers in ( ) indicate which bit in the control register enables the interrupt.

Handshake/interrupt status register bits are cleared by accessing the appropriate port data register. The following table lists the HSR bit and the port data register that must be accessed to clear the bit.

| To Clear HSR Bit | Access Register |
| :---: | :---: |
| HSB2 | P2DB |
| HSA2 | P2DA |
| HSB1 | P1DB |
| HSA1 | P1DA |

Reset clears all handshake/interrupt status register bits to a logic zero.

## Register Name:

Handshake Warning Register (HWR)
Register Address: \$F

## Register Blts:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $X X$ | $X X$ | $X X$ | $X X$ | HWB2 | HWA2 | HWB1 | HWA1 |

## Purpose:

The warning register is a read-only flag register that may be used to determine if a second attempt to set a handshake/interrupt status register bit has been made before the original had been serviced.

## Description:

Each bit in the handshake/interrupt status register, except IRQF, has a corresponding bit in the handshake warning register. If an attempt is made to set a bit in the handshake/interrupt status register that is already set, then the corresponding bit in the handshake warning register is also set. An attempt is the occurrence of any enabled input handshake transition as defined by the control registers.
A handshake warning register bit is cleared by first reading the appropriate data register then reading the handshake warning register. Reading the data register (either P1DA, P2DA, P1DB, or P2DB) loads a buffer latch with the proper bit in the handshake warning register (HWA1, HWA2, HWB1, and HWB2, respectively). The next read of the handshake warning register clears the appropriate bit
without affecting the other three handshake warning register bits. The upper four bits, HWR4-HWR7, always read as logic zeros. If a port data register is not read before reading the handshake warning register, then the handshake warning register bits will remain unaffected. Reset clears all HWR bits to a logic zero.

Recommended status register handling sequence:

1. Read status register
2. Read/write port data indicated by status register
3. Read warning register
(User determines which if any enabled handshake transition occurred)
(Clears associated status bit and latches appropriate warning register bit in the buffer latch)
(Latched warning bit is cleared and the remaining bits are unaffected)

## TYPICAL INTERFACING

The CDP6823 is best suited for use with microprocessors which generate an address-then-data-multiplexed bus. Fig. 9 shows the CDP6823 in a typical CMOS system that uses the CDP6805E2 CMOS MPU. Other multiplexed microprocessors can be used as easily.
A single-chip microcomputer (MCU) may be interfaced with 11 port lines as shown in Fig. 10. This interface also requires some software overhead to gain up to 13 additional 1/O lines and the CDP6823 handshake lines.


Fig. 9-A typical CMOS microprocessor system.


Fig. 10-CDP6823 interfaced with the ports of a typical single-chip microprocessor.

# CMOS Asynchronous Communications Interface Adapter (ACIA) with MOTEL Bus 

## Features

- Compatible With 8-Bit Microprocessors
- Multiplexed Address/Data Bus (MOTEL Bus)
- Full Duplex Operation With Buffered Receiver and Transmitter
- Data Set/Modem Control Functions
- Internal Baud Rate Generator with 15 Programmable Baud Rates (50 to 19,200 )
- Operates at Baud Rates Up to $\mathbf{2 5 0 , 0 0 0}$ Via Proper Crystal or Clock Selection
- Program-Selectable Internally or Externally Controlled Receiver Rate
- Programmable Word Lengths, Number of Stop Bits, and Parity Bit Generation and Detection
- Programmable Interrupt Control
- Program Reset
- Program-Selectable Serial Echo Mode
- Two Chip Selects
- One Chip Enable
- Single 3V to 6V Power Supply
- Full TTL Compatibility
- $\mathbf{4 M H z}, 2 \mathrm{MHz}$, or 1 MHz Operation (CDP6853-4, CDP6853-2, CDP6853, Respectively)


## Pinout

PACKAGE TYPES D AND E TOP VIEW

| w | 28 | - $\mathrm{V}_{\text {D }}$ |
| :---: | :---: | :---: |
| cso- | 27 | ds |
| $\overline{\mathrm{csi}}$ - | 26 | the |
| CES | 25 | - ${ }^{\text {d }}$ |
| RxC $=5$ | 24 | - D6 |
| $\times \mathrm{xtLI}-6$ | 23 | - 05 |
| xtlo - | 22 | - 04 |
| TTS | 21 | 03 |
| CTS - | 20 | - D2 |
| TxD - 10 | 19 | ADI |
| DTR - 11 | 18 | a00 |
| R×0- 12 | 17 | DSF |
| CE - 13 | 16 | OCD |
| vss ${ }^{14}$ | 15 | -As |

## Description

The CDP6853 Asynchronous Communications Interface Adapter (ACIA) provides an easily implemented, program controlled interface between 8 bit microprocessor-based systems and serial communication data sets and modems.

The CDP6853 has an internal baud rate generator. This feature eliminates the need for multiple component support circuits, a crystal being the only other part required. The Transmitter baud rate can be selected under program control to be either 1 of 15 different rates from 50 to 19,200 baud, or at $1 / 16$ times an external clock rate. The Receiver baud rate may be selected under program control to be either the Transmitter rate, or at $1 / 16$ times an external clock rate. The CDP6853 has programmable word lengths of $5,6,7$, or 8 bits; even, odd, or no parity; $1,1 \frac{1}{2}$, or 2 stop bits.

The CDP6853 is designed for maximum programmed control from the CPU, to simplify hardware implementation. Three separate registers permit the CPU to easily select the CDP6853 operating modes and data checking parameters and determine operational status.

The Command Register controls parity, receiver echo mode, transmitter interrupt control, the state of the RTS line, receiver interrupt control, and the state of the $\overline{\text { DTR }}$ line.

The Control Register controls the number of stop bits, word length, receiver clock source, and baud rate.

The Status Register indicates the states of the $\overline{\mathrm{RQ}}, \overline{\mathrm{DSR}}$, and $\overline{D C D}$ lines, Transmitter and Receiver Data Registers, and Overrun, Framing and Parity Error conditions.
The Transmitter and Receiver Data Registers are used for temporary data storage by the CDP6853 Transmit and Receiver circuits.
The MOTEL Bus allows interfacing to 6805 and 8085 type multiplexed address data bus.
The CDP6853, CDP6853-2, and CDP6853-4 are capable of interfacing with microprocessors with cycle times of $1 \mathrm{MHz}, 2 \mathrm{MHz}$, and 4 MHz , respectively.

The CDP6853 is supplied in 28 lead, hermetic, dual-in-line sidebrazed ceramic ( $D$ suffix) and in 28 lead, dual-in-line plastic (E suffix) packages.
MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (Vod)
(Voltage referenced to Vss terminal) ..... -0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
DC INPUT CURRENT, ANY ONE INPUT ..... $\pm 10 \mathrm{~mA}$
POWER DISSIPATION PER PACKAGE (Pd):
For $T_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E) ..... 500 mW
For $T_{A}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E) Derate Linearly at $8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 300 mW
For $T_{A}=-55$ to $+100^{\circ} \mathrm{C}$ (PACKAGE TYPE D) ..... 500 mW
For $T_{A}=+100$ to $125^{\circ} \mathrm{C}$ (PACKAGE TYPE D) Derate Linearly at $8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 300 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
For $T_{A}=$ FULL PACKAGE-TEMPERATURE RANGE (All Package Types) ..... 100 mW
OPERATING-TEMPERATURE RANGE (TA):
PACKAGE TYPE D ..... -55 to $+125^{\circ} \mathrm{C}$
PACKAGE TYPE E ..... -40 to $+85^{\circ} \mathrm{C}$
STORAGE-TEMPERATURE RANGE (Tato) ..... -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. $(1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max. ..... $+265^{\circ} \mathrm{C}$

RECOMMENDED OPERATING CONDITIONS at $T_{A}=-40^{\circ}$ to $+85^{\circ} \mathrm{C}$
For maximum rellability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  | UNITS |
| :--- | :---: | :---: | :---: |
|  | MIn. | Max. |  |
| DC Operating Voltage Range | 3 | 6 | V |
| Input Voltage Range | $V_{\text {SS }}$ | $V_{\text {DD }}$ |  |

STATIC ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=-40^{\circ}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$

| CHARACTERISTIC |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Quiescent Device Current | IDD | - | 50 | 200 | $\mu \mathrm{A}$ |
| Output Low Current (Sinking): $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ (D0-D7, TxD, RxC, $\overline{\mathrm{RTS}}, \overline{\mathrm{DTR}}, \overline{\mathrm{RQ}})$ | loL | 1.6 | - | - | mA |
| Output High Current (Sourcing): $\mathrm{V}_{\mathrm{OH}}=4.6 \mathrm{~V}$ (D0-D7, TxD, RxC, $\overline{R T S}, \overline{D T R})$ | IoH | -1.6 | - | - | mA |
| Output Low Voltage: ILOAD $=1.6 \mathrm{~mA}$ (D0-D7, TxD, RxC, RTS, $\overline{\mathrm{DTR}}, \overline{\mathrm{IRQ}})$ | VoL | - | - | 0.4 | V |
| Output High Voltage: $\frac{l_{\text {LOAD }}=-1.6 \mathrm{~mA}}{}$ (DO-D7, TxD, RxC, $\overline{R T S}, \overline{D T R})$ | V OH | 4.6 | - | - | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {ss }}$ | - | 0.8 | V |
| Input High Voltage <br> (Except XTLI and XTLO) <br> (XTLI and XTLO) | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & 2 \\ & 3 \end{aligned}$ | - | Vod <br> VDD | V |
| Input Leakage Current: $\mathrm{V}_{\text {in }}=0$ to 5 V <br> (R/W $, \overline{\mathrm{RES}}, \mathrm{CSO}, \overline{\mathrm{CS}}, \mathrm{CE}, \mathrm{DS}, \mathrm{AS}, \overline{\mathrm{CTS}}, \mathrm{RxD}, \overline{\mathrm{DCD}}, \overline{\mathrm{DSR}}$ ) |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Leakage Current for High Impedance State (D0-D7) | $I_{\text {TSI }}$ | - | - | $\pm 1.2$ | $\mu \mathrm{A}$ |
| Output Leakage Current (off state): Vout $=5 \mathrm{~V}$ (IRQ) | loff | - | - | 2 | $\mu \mathrm{A}$ |
| Input Capacitance (except XTLI and XTLO) | $\mathrm{CIN}_{\text {IN }}$ | - | - | 10 | pF |
| Output Capacitance | Cout | - | - | 10 | pF |

## CDP6853 INTERFACE REQUIREMENTS

This section describes the interface requirements for the CDP6853 ACIA. Fig. 1 is the Interface Diagram and the Terminal Diagram shows the pin-out configuration for the CDP6853.


Fig. 1 - CDP6853 interface diagram.

## MICROPROCESSOR INTERFACE SIGNAL DESCRIPTION

RES (Reset) (4)
During system initialization a low on the $\overline{\operatorname{RES}}$ input will cause a hardware reset to occur. The Command Register and the Control Register will be cleared. The Status Register will be cleared with the exception of the indications of Data Set Ready and Data Carrier Detect, which are externally controlled by the $\overline{D S R}$ and $\overline{D C D}$ lines, and the transmitter Empty bit, which will be set. A hardware reset is required after power-up.

## R/W (Read/Write) (1)

The MOTEL circuit treats the R/W pin in one of two ways. When a 6805 type processor is connected, $\mathrm{R} / \overline{\mathrm{W}}$ is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on $R / W$ while DS is high, whereas a write cycle is a low on R/W during DS.
The second interpretation of $R / \bar{W}$ is as a negative write pulse, $\overline{W R}, \overline{M E M W}$, and $\overline{1 / O W}$ from competitor type processors. The MOTEL circuit in this mode gives R/W pin the same meaning as the write $\overline{(W)}$ pulse on many generic RAMs.

## IRQ (Interrupt Request) (26)

The $\overline{I R Q}$ pin is an interrupt output from the interrupt control logic. It is an open drain output, permitting several devices to be connected to the common TRQ microprocessor input. Normally a high level, IRQ goes low when an interrupt occurs.

## D2-D7 (Data Bus) (20-25)

The D2-D7 pins are the eight data lines used to transfer data between the processor and the CDP6853. These lines are bi-directional and are normally high-impedance except during Read cycles when the CDP6853 is selected.

## CE, CSO, CS1 (Chip Selects) $(2,3,13)$

The two chip select and the one chip enable inputs are normally connected to the processor address lines either directly or through decoders. The CDP6853 is selected when CS0 is high, $\overline{C S 1}$ is low, and CE is high.

## ADO, AD1 (Multiplexed Bidirectional Address/Data Blis) $(18,19)$

Multiplexed bus processors save pins by presenting the address during the first portion of the bus cycle and using the same pins during the second portion for data. Address-then-data multiplexing does not slow the access time of the CDP6853 since the bus reversal from address to data is occurring during the internal RAM access time.
The address must be valid just prior to the fall of AS/ALE at which time the CDP6853 latches the address from AD0 to AD1. Valid write data must be presented and held stable during the latter portion of the DS or WR pulses. In a read cycle, the CDP6853 outputs 8 bits of data during the latter portion of the DS or RD pulses, then ceases driving the bus (returns the output drivers to three-state) when DS falls in this case of MOTEL or $\overline{R D}$ rises in the other case. The following table shows internal register select coding:

TABLE I

| AD1 | ADO | Write | Read |
| :---: | :---: | :---: | :---: |
| 0 | 0 | Transmit Data <br> Register | Receiver Data <br> Register |
| 0 | 1 | Programmed Reset <br> (Data is "Don't <br> Care") | Status Register |
| 1 | 0 | Command Register |  |
| 1 | 1 | Control Register |  |

Only the Command and Control registers are read/write. The programmed Reset operation does not cause any data transfer, but is used to clear bits 4 through 0 in the Command register and bit 2 in the Status register. The Control Register is unchanged by a Programmed Reset. It should be noted that the Programmed Reset is slightly different from the Hardware Reset (RES); these differences are shown in Figs. 4, 5, and 6.

## ACIA/MODEM INTERFACE SIGNAL DESCRIPTION

## XTLI, XTLO (Crystal Pins) (6,7)

These pins are normally directly connected to the external crystal ( 1.8432 MHz ) used to derive the various baud rates (see "Generation of Non-Standard Baud Rates"). Alternatively, an externally generated clock may be used to drive the XTLI pin, in which case the XTLO pin must float. XTLI is the input pin for the transmit clock.

## TxD (Transmit Data) (10)

The TXD output line is used to transfer serial NRZ (nonreturn-to-zero) data to the modem. The LSB (least significant bit) of the Transmit Data Register is the first data bit transmitted and the rate of data transmission is determined by the baud rate selected or under control of an external clock. This selection is made by programming the Control Register.

## CDP6853 INTERFACE REQUIREMENTS (Cont'd)

## RxD (Recelve Data) (12)

The RxD input line is used to transfer serial NRZ data into the ACIA from the modem, LSB first. The receiver data rate is either the programmed baud rate or under the control of an externally generated receiver clock. The selection is made by programming the Control Register.

## RxC (Receive Clock) (5)

The RxC is a bi-directional pin which serves as either the receiver 16x clock input or the receiver $16 x$ clock output. The latter mode results if the internal baud rate generator is selected for receiver data clocking.

## RTS (Request to Send) (8)

The $\overline{R T S}$ output pin is used to control the modem from the processor. The state of the RTS pin is determined by the contents of the Command Register.
CTS (Clear to Send) (9)
The $\overline{C T S}$ input pin is used to control the transmitter operation. The enable state is with CTS low. The transmitter is automatically disabled if CTS is high.:

## $\overline{\text { DTR }}$ (Data Terminal Ready) (11)

This output pin is used to indicate the status of the CDP6853 to the modem. A low on DTR indicates the CDP6853 is enabled, a high indicates it is disabled. The processor controls this pin via bit 0 of the Command Register.

## $\overline{\text { DSR (Data Set Ready) (17) }}$

The $\overline{D S R}$ input pin is used to indicate to the CDP6853 the status of the modem. A low indicates the "ready" state and a high, "not-ready".

## DCD (Data Carrier Detect) (16)

The $\overline{\mathrm{DCD}}$ input pin is used to indicate to the CDP6853 the status of the carrier-detect output of the modem. A low indicates that the modem carrier signal is present and a high, that it is not.

## DS (Data Strobe or Read) (27)

The DS pin has two interpretations via the MOTEL circuit. When emanating from a 6800 type processor, DS is a positive pulse during the latter portion of the bus cycle, and is variously called DS (data strobe), $E$ (enable), and $\phi 2$ ( $\phi 2$ clock). During read cycles, DS signifies the time that the ACIA is to drive the bidirectional bus. In write cycles, the trailing edge of DS causes the ACIA to latch the written data.

The second MOTEL interpretation of DS is that of $\overline{R D}$, MEMR, or T/OR emanating from an 8085 type processor. In this case, DS identifies the time period when the real-time clock plus RAM drives the bus with read data. This interpretation of DS is also the same as an output-enable signal on a typical memory.
The MOTEL circuit, within the CDP6853 latches the state of the DS pin on the falling edge of AS/ALE. When the 6800 mode of MOTEL is desired DS must be low during AS/ALE, which is the case with the CDP6805 family of multiplexed bus processors. To insure the 8085 mode of MOTEL, the DS pin must remain high during the time AS/ALE is high.

## AS (Multiplexed Address Strobe) (15)

A positive-going multiplexed address strobe pulse serves to demultiplex AD0 and AD1. The falling edge of AS or ALE causes the address to be latched within the CDP6853. The automatic MOTEL circuitry in the CDP6853 also latches the state of the DS pin with the falling edge of AS or ALE.

## MOTEL

The MOTEL circuit is a new concept that permits the CDP6853 to be directly interfaced with many types of microprocessors. No external logic is needed to adapt to the differences in bus control signals from common multiplexed bus microprocessors.
Practically all: microprocessors interface with one of two synchronous bus structures.
The MOTEL circuit is built into peripheral and memory ICs to permit direct connection to either type of bus. An industry-standard bus structure is now available. The MOTEL concept is shown logically in Fig. 2.
MOTEL selects one of two interpretations of two pins. In the 6805 case, DS and R/W are gated together to produce the internal read enable. The internal write enable is a similar gating of the inverse of R/W. With 8085 Family buses, the inversion of $\overline{R D}$ and $\overline{W R}$ create functionally identical internal read and write enable signals.
The CDP6853 automatically selects the processor type by using AS/ALE to latch the state of the DS/RD pin. Since DS is always low and RD is always high during AS and ALE, the latch automatically indicates which processor type is connected.


Fig. 2 - Functional diagram of MOTEL circuit.

## CDP6853

## CDP6853 INTERNAL ORGANIZATION

This section provides a functional description of the CDP6853. A block diagram of the CDP6853 is presented in
Fig. 3.


Fig. 3 - Internal organization.

## DATA BUS BUFFERS

The Data Bus Buffer interfaces the system data lines to the internal data bus. The Data Bus Buffer is bi-directional. When the R/W line is high and the chip is selected, the Data Bus Buffer passes the data to the system data lines from the CDP6853 internal data bus. When the R/W line is low and the chip is selected, the Data Bus Buffer writes the data from the system data bus to the internal data bus.

## INTERRUPT LOGIC

The Interrupt Logic will cause the $\overline{\mathrm{RQ}}$ line to the microprocessor to go low when conditions are met that require the attention of the microprocessor. The conditions which can cause an interrupt will set bit 7 and the appropriate bit of bits 3 through 6 in the Status Register if enabled. Bits 5 and 6 correspond to the Data Carrier Detect (DCD) logic and the Data Set Ready (DSR) logic. Bits 3 and 4 correspond to the Receiver Data Register full and the Transmitter Data Register empty conditions. These conditions can cause an interrupt request if enabled by the Command Register.

## I/O CONTROL

The I/O Control Logic controls the selection of internal registers in preparation for a data transfer on the internal data bus and the direction of the transfer to or from the register.
The registers are selected by the Register Select and Chip Select and Read/Write lines as described in Table I, previously.

## TIMING AND CONTROL

The Timing and Control logic controls the timing of data transfers on the internal data bus and the registers, the Data

Bus Buffer, and the microprocessor data bus, and the hardware reset features.
Timing is controlled by the system $\phi 2$ clock input. The chip will perform data transfers to or from the microcomputer data bus during the $\boldsymbol{\phi} 2$ high period when selected.
All registers will be initialized by the Timing and Control Logic when the Reset (RES) line goes low. See the individual register description for the state of the registers following a hardware reset.

## TRANSMITTER AND RECEIVER DATA REGISTERS

These registers are used as temporary data storage for the CDP6853 Transmit and Receive Circuits. Both the Transmitter and Receiver are selected by a Register Select 0 (RSO) and Register Select 1 (RS1) low condition. The Read/Write line determines which actually uses the internal data bus; the Transmitter Data Register is write only and the Receiver Data Register is read only.
Bit 0 is the first bit to be transmitted from the Transmitter Data Register (least significant bit first). The higher order bits follow in order. Unused bits in this register are "don't care".

The Receiver Data Register holds the first received data bit in bit 0 (least significant bit first). Unused high-order bits are " 0 ". Parity bits are not contained in the Receiver Data Register. They are stripped off after being used for parity checking.

## STATUS REGISTER

Fig. 4 indicates the format of the CDP6853 Status Register. A description of each status bit follows.


Fig. 4 - Status register format.

## Receiver Data Register Full (Bit 3)

This bit goes to a " 1 " when the CDP6853 transfers data from the Receiver Shift Register to the Receiver Data Register, and goes to a " 0 " when the processor reads the Receiver Data Register.

## Transmitter Data Register Empty (Bit 4)

This bit goes to a " 1 " when the CDP6853 transfers data from the Transmitter Data Register to the Transmitter Shift Register, and goes to a " 0 " when the processor writes new data onto the Transmitter Data Register.

## Data Carrier Detect (BIt 5) and

 Data Set Ready (BIt 6)These bits reflect the levels of the $\overline{D C D}$ and $\overline{D S R}$ inputs to the CDP6853. A " 0 " indicates a low level (true condition) and a " 1 " indicates a high (false). Whenever either of these inputs change state, an immediate processor interrupt occurs, unless the CDP6853 is disabled (bit 0 of the Command Register is a " 0 "). When the interrupt occurs, the status bits will indicate the levels of the inputs immediately after the change of state occurred. Subsequent level changes will not affect the status bits until the Status Register is interrogated by the processor. At that time, another interrupt will immediately occur and the status bits will reflect the new input levels.

## Framing Error (Bit 1), Overrun (2), and <br> Parlity Error (Blt 0)

None of these bits causes a processor interrupt to occur, but they are normally checked at the time the Receiver Data Register is read so that the validity of the data can be verified.

## Interrupt (Bit 7)

This bit goes to a " 0 " when the Status Register has been read by the processor, and goes to a " 1 " whenever any kind of interrupt occurs.

## CONTROL REGISTER

The Control Register selects the desired transmitter baud rate, receiver clock source, word length, and the number of stop bits.

## Selected Baud Rate (Blts 0,1,2,3)

These bits, set by the processor, select the Transmitter baud rate, which can be at 1/16 an external clock rate or one of 15 other rates controlled by the internal baud rate generator as shown in Fig. 5.


Fig. 5 - CDP6853 control register.

## Recelver Clock Source (Bit 4)

This bit controls the clock source to the Receiver. A " 0 " causes the Receiver to operate at a baud rate of $1 / 16$ an external clock. A " 1 " causes the Receiver to operate at the same baud rate as is selected for the transmitter as shown in Fig. 5.

## Word Length (Bits 5,6)

These bits determine the word length to be used (5, 6,7 or 8 bits). Fig. 5 shows the configuration for each number of bits desired.

## Stop Blt Number (Bit 7)

This bit determines the number of stop bits used. A "0" always indicates one stop bit. A " 1 " indicates $11 / 2$ stop bits if the word length is 5 with no parity selected, 1 stop bit if the word length is 8 with parity selected, and 2 stop bits in all other configurations.

## CDP6853 INTERNAL ORGANIZATION (Cont'd)

## COMMAND REGISTER

The Command Register controls specific modes and functions (Fig. 6).

## Data Terminal Ready (Bit 0)

This bit enables all selected interrupts and controls the state of the Data Terminal Ready (DTR) line. A " 0 " indicates the microcomputer system is not ready by setting the DTR line high. A " 1 " indicates the microcomputer system is ready by setting the $\overline{\mathrm{DTR}}$ line low. When the DTR bit is set to a " 0 ", the receiver and transmitter are both disabled.

## Recelver Interrupt Control (BIt 1)

This bit disables the Receiver from generating an interrupt when set to a " 1 ". The Receiver interrupt is enabled when this bit is set to a " 0 " and Bit 0 is set to a " 1 ".

## Transmitter Interrupt Control (Bits 2,3)

These bits control the state of the Ready to Send (RTS) line and the Transmitter interrupt. Fig. 6 shows the various configurations of the RTS line and Transmit Interrupt bit settings.

## Recelver Echo Mode (BIt 4)

This bit enables the Receiver Echo Mode. Bits 2 and 3 must also be zero. In the Receiver Echo Mode, the Transmitter returns each transmission received by the Receiver delayed by $1 / 2$ bit time. A " 1 " enables the Receiver Echo Mode. A " 0 " bit disables the mode.

## Parity Mode Enable (Bit 5)

This bit enables parity bit generation and checking. A " 0 " disables parity bit generation by the Transmitter and parity bit checking by the Receiver. A " 1 " bit enables generation and checking of parity bits.

## Parity Mode Control (Blts 6,7)

These bits determine the type of parity generated by the Transmitter, (even, odd, mark or space) and the type of parity check done by the Receiver (even, odd, or no check). Fig. 6 shows the possible bit configurations for the Parity Mode Control bits.

## TRANSMITTER AND RECEIVER

Bits 0-3 of the Control Register select divisor used to generate the baud rate for the Transmitter. If the Receiver clock is to use the same baud rate as the transmitter, then RxC becomes an output and can be used to slave other circuits to the CDP6853. Fig. 7 shows the transmitter and Receiver layout.


Fig. 7 - Transmitter receiver clock circuits.

*BITS 2 AND 3 MUST BE ZERO FOR RECEIVER ECHO MODE. $\overline{\text { RTS }}$ WILL BE LOW.

Fig. 6 - CDP6853 command register.

## CDP6853

CDP6853 OPERATION (Cont'd)

## TRANSMITTER AND RECEIVER OPERATION

## Continuous Data Transmit (Fig. 8)

In the normal operating mode, the processor interrupt (IRQ) is used to signal when the CDP6853 is ready to accept the next data word to be transmitted. This interrupt occurs at the beginning of the Start Bit. When the processor reads
the Status Register of the CDP6853, the interrupt is cleared. The processor must then identify that the Transmit Data Register is ready to be loaded and must then load it with the next data word. This must occur before the end of the Stop Bit, otherwise a continuous "MARK" will be transmitted.


Fig. 8 - Continuous data transmit.

## Continuous Data Recelve (Fig. 9)

Similar to the above case, the normal mode is to generate a processor interrupt when the CDP6853 has received a full
data word. This occurs at about the $8 / 16$ point through the Stop Bit. The processor must read the Status Register and read the data word before the next interrupt, otherwise the Overrun condition occurs.


Fig. 9 - Continuous data receive.

## CDP6853 OPERATION (Cont'd)

## Transmit Data Register Not Loaded By Processor (Fig. 10)

If the processor is unable to load the Transmit Data Register in the allocated time, then the TxD line will go to the "MARK" condition until the data is loaded. IRQ interrupts
continue to occur at the same rate as previously, except no data is transmitted. When the processor finally loads new data, a Start Bit immediately occurs, the data word transmission is started, and another interrupt is initiated, signaling for the next data word.


Fig. 10 - Transmit data register not loaded by processor.

## Effect of $\overline{\text { CTS }}$ on Transmitter (Fig. 11)

$\overline{\mathrm{CTS}}$ is the Clear-to-Send Signal generated by the modem. It is normally low (True State) but may go high in the event of some modem problems. When this occurs, the TxD line immediately goes to the "MARK" condition. Interrupts
continue at the same rate, but the Status Register does not indicate that the Transmit Data Register is empty. Since there is no status bit for $\overline{\mathrm{CTS}}$, the processor must deduce that CTS has gone to the FALSE (high) state. This is covered later. CTS is a transmit control line only, and has no effect on the CDP6853 Receiver Operation.


Fig. 11 - Effect of $\overline{C T S}$ on transmitter.

## CDP6853

## CDP6853 OPERATION (Cont'd)

## Effect of Overrun on Recelver (FIg. 12)

If the processor does not read the Receiver Data Register in the allocated time, then, when the following interrupt occurs, the new data word is not transferred to the Receiver

Data Register, but the Overrun status bit is set. Thus, the Data Register will contain the last valid data word received and all following data is lost.


Fig. 12 - Effect of overrun on receiver.

## Echo Mode Timing (Fig. 13)

In Echo Mode, the TxD line re-transmits the data on the RxD line, delayed by $1 / 2$ of the bit time.


Fig. 13 - Echo mode timing.

## CDP6853 OPERATION (Cont'd)

## Effect of $\overline{C T S}$ on Echo Mode Operation (Fig. 14)

See "Effect of $\overline{\text { CTS }}$ on Transmitter" for the effect of $\overline{\text { CTS }}$ on the Transmitter. Receiver operation is unaffected by $\overline{C T S}$, so, in Echo Mode, the Transmitter is affected in the same
way as "Effect of CTS on Transmitter". In this case, however, the processor interrupts signify that the Receiver Data Register is full, so the processor has no way of knowing that the Transmitter has ceased to echo.


Fig. 14 -Effect of $\overline{C T S}$ on echo mode.

## Overrun In Echo Mode (Fig. 15)

If Overrun occurs in Echo Mode, the Receiver is affected the same way as described in "Effect of Overrun on Receiver".

For the re-transmitted data, when overrun occurs, the TxD line goes to the "MARK" condition until the first Start Bit after the Receiver Data Register is read by the processor.


Fig. 15 - Overrun in echo mode.

## CDP6853 OPERATION (Cont'd)

## Framing Error (Fig. 16)

Framing Error is caused by the absence of Stop Bit(s) on received data. The status bit is set when the processor
interrupt occurs. Subsequent data words are tested for Framing Error separately, so the status bit will always reflect the last data word received.


Fig. 16 - Framing error.

## Effect of $\overline{\text { DCD }}$ on Recelver (Fig. 17)

$\overline{D C D}$ is a modem output used to indicate the status of the carrier-frequency-detection circuit of the modem. This line goes high for a loss of carrier. Normally, when this occurs, the modem will stop transmitting data (RxD on the CDP6853 some time later. The CDP6853 will cause a processor interrupt whenever $\overline{D C D}$ changes state and will indicate this
condition via the Status Register.
Once such a change of state occurs, subsequent transitions will not cause interrupts or changes in the Status Register until the first interrupt is serviced. When the Status Register is read by the processor, the CDP6853 automatically checks the level of the $\overline{\mathrm{DCD}}$ line, and if it has changed, another interrupt occurs.


92CM-36786

Fig. 17 - Effect of $\overline{D C D}$ on receiver.

## CDP6853 OPERATION (Cont'd)

Timing with $11 / 2$ Stop Bits (Fig. 18)
It is possible to select $11 / 2$ Stop Bits, but this occurs only for

5-bit data words with no parity bit. In this case, the processor interrupt for Receiver Data Register Full occurs halfway through the trailing half-Stop Bit.


Fig. 18 - Timing with $1-1 / 2$ stop bits.

## Transmit Continuous "BREAK" (Fig. 19)

This mode is selected via the CDP6853 Command Register and causes the Transmitter to send continuous "BREAK" characters after both the transmitter and transmitter-holding registers have been emptied.

When the Command Register is programmed back to normal transmit mode, a Stop Bit is generated and normal transmission continues.


Fig. 19 - Transmit continuous "BREAK".

## Receive Continuous "BREAK" (Fig. 20)

In the event the modem transmits continuous "BREAK"
characters, the CDP6853 will terminate receiving. Reception will resume only after a Stop Bit is encountered by the CDP6853.


Fig. 20 - Receive continuous "BREAK".

## CDP6853 OPERATION (Cont'd)

## STATUS REGISTER OPERATION

Because of the special functions of the various status bits, there is a suggested sequence for checking them. When an interrupt occurs, the CDP6853 should be interrogated, as follows:

## 1. Read Status Register

This operation automatically clears Bit 7 (IRQ). Subsequent transitions on $\overline{\mathrm{DSR}}$ and $\overline{\mathrm{DCD}}$ will cause another interrupt.
2. Check IRQ Bit

If not set, interrupt source is not the CDP6853.
3. Check $\overline{\mathrm{DCD}}$ and $\overline{\mathrm{DSR}}$

These must be compared to their previous levels, which must have been saved by the processor. If they are both " 0 " (modem "on-line") and they are unchanged then the remaining bits must be checked.
4. Check RDRF (Bit 3)

Check for Receiver Data Register Full.
5. Check Parity, Overrun, and Framing Error (Bits 0-2)

Only if Receiver Data Register is Full.
6. Check TDRE (Bit 4)

Check for Transmitter Data Register Empty.
7. If none of the above, then $\overline{\mathrm{CTS}}$ must have gone to the FALSE (high) state.

## PROGRAMMED RESET OPERATION

A program reset occurs when the processor performs a write operation to the CDP6853 with AD0 high and AD1 low. The program reset operates somewhat different from the hardware reset ( $\overline{\mathrm{RES}} \mathrm{pin}$ ) and is described as follows:

1. Internal registers are not completely cleared. The data sheet indicates the effect of a program reset on internal registers.
2. The $\overline{\text { DTR }}$ line goes high immediately.
3. Receiver and transmitter interrupts are disabled immediately. If $\overline{\mathrm{RQ}}$ is low when the reset occurs, it stays low until serviced, unless interrupt was caused by $\overline{\mathrm{DCD}}$ or DSR transition.
4. $\overline{D C D}$ and $\overline{D S R}$ interrupts disabled immediately. If $\overline{\operatorname{TRQ}}$ is low and was caused by $\overline{D C D}$ or $\overline{D S R}$, then it goes high, also DCD and DSR status bits subsequently will follow the input lines, although no interrupt will occur.
5. Overrun cleared, if set.

## MISCELLANEOUS NOTES ON OPERATION

1. If Echo Mode is selected, $\overline{\mathrm{RTS}}$ goes low.
2. If Bit 0 of Command Register is " 0 " (disabled), then:
a) All interrupts disabled, including those caused by $\overline{D C D}$ and $\overline{D S R}$ transitions.
b) Receiver disabled, but a character currently being received will be completed first.
c) Transmitter is disabled after both the Transmit Data and Transmit Shift Registers have been emptied.
3. Odd parity occurs when the sum of all the " 1 " bits in the data word (including the parity bit) is odd.
4. In the receive mode, the received parity bit does not go into the Receiver Data Register, but is used to generate parity error for the Status Register.
5. Transmitter and Receiver may be in full operation simultaneously. This is "full-duplex" mode.
6. If the RxD line inadvertently goes low and then high during the first 9 receiver clocks after a Stop Bit; will result in a false Start Bit.
For false Start Bit detection, the CDP6853 does not begin to receive data, instead, only a true Start Bit initiates receiver operation.
7. Precautions to consider with the crystal oscillator circuit:

The XTLI input may be used as an external clock input. The XTLO pin must be floating and may not be used for any other function.
8. $\overline{\mathrm{DCD}}$ and $\overline{\mathrm{DSR}}$ transitions, although causing immediate processor interrupts, have no effect on transmitter operation. Data will continue to be sent, unless the processor forces transmitter to turn off. Since these are high-impedance inputs, they must not be permitted to float (un-connected). If unused, they must be terminated either to GND or VD.

## generation of non-standard baud rates

## Divisors

The internal counter/divider circuit selects the appropriate divisor for the crystal frequency by means of bits 0-3 of the CDP6853 Control Register.
The divisors, then, are determined by bits 0-3 in the Control Register and their values are shown in Table II.

## Generating Other Baud Rates

By using a different crystal, other baud rates may be generated. These can be determined by:

$$
\text { Baud Rate }=\frac{\text { Crystal Frequency }}{\text { Divisor }}
$$

Furthermore, it is possible to drive the CDP6853 with an off-chip oscillator to achieve the same thing. In this case, XTLI (pin 6) must be the clock input and XTLO (pin 7) must be a no-connect.

## DIAGNOSTIC LOOP-BACK OPERATING MODES

A simplified block diagram for a system incorporating a CDP6853 ACIA is shown in Fig. 21.
Occasionally it may be desirable to include in the system a facility for "loop-back" diagnostic testing, of which there are two kinds:

1. Local Loop-Back

Loop-back from the point of view of the processor. In this case, the Modem and Data Link must be effectively disconnected and the ACIA transmitter connected back to its own receiver, so that the processor can perform diagnostic checks on the system, excluding the actual data channel.
2. Remote Loop-Back

Loop-back from the point of view of the Data Link and Modem. In this case, the processor, itself, is disconnected and all received data is immediately retransmitted, so the system on the other end of the Data Link may operate independent of the local system.

## CDP6853 OPERATION (Cont'd)

Table II - Divisor Selection for the CDP6853

| CONTROL REGISTER BITS |  |  |  | ```DIVISOR SELECTED FOR THE INTERNAL COUNTER``` | BAUD RATE GENERATED WITH 1.8432 MHz CRYSTAL | BAUD RATE GENERATED WITH A CRYSTAL OF FREQUENCY (F) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | 2 | 1 | 0 |  |  |  |
| 0 | 0 | 0 | 0 | No Divisor Selected | 1/16 of External Clock at Pin XTLI | 1/16 of External Clock at Pin XTLI |
| 0 | 0 | 0 | 1 | 36,864 | $\frac{1.8432 \times 10^{6}}{36,864}=50$ | $\frac{F}{36,864}$ |
| 0 | 0 | 1 | 0 | 24,576 | $\frac{1.8432 \times 10^{6}}{24,576}=75$ | $\frac{F}{24,576}$ |
| 0 | 0 | 1 | 1 | 16,768 | $\frac{1.8432 \times 10^{6}}{16.768}=109.92$ | $\frac{F}{16,768}$ |
| 0 | 1 | 0 | 0 | 13,696 | $\frac{1.8432 \times 10^{6}}{13,696}=134.58$ | $\frac{F}{13,696}$ |
| 0 | 1 | 0 | 1 | 12,288 | $\frac{1.8432 \times 10^{6}}{12,288}=150$ | $\frac{F}{12,288}$ |
| 0 | 1 | 1 | 0 | 6,144 | $\frac{1.8432 \times 10^{6}}{6.144}=300$ | $\frac{F}{6,144}$ |
| 0 | 1 | 1 | 1 | 3,072 | $\frac{1.8432 \times 10^{6}}{3,072}=600$ | $\frac{F}{3,072}$ |
| 1 | 0 | 0 | 0 | 1,536 | $\frac{1.8432 \times 10^{8}}{1,536}=1200$ | $\frac{F}{1.536}$ |
| 1 | 0 | 0 | 1 | 1,024 | $\frac{1.8432 \times 10^{6}}{1,024}=1800$ | $\frac{F}{1,024}$ |
| 1 | 0 | 1 | 0 | 768 | $\frac{1.8432 \times 10^{6}}{768}=2400$ | $\frac{F}{768}$ |
| 1 | 0 | 1 | 1 | 512 | $\frac{1.8432 \times 10^{6}}{512}=3600$ | $\frac{F}{512}$ |
| 1 | 1 | 0 | 0 | 384 | $\frac{1.8432 \times 10^{6}}{384}=4800$ | $\begin{aligned} & . \quad \mathrm{F} \\ & \hline 384 \end{aligned}$ |
| 1 | 1 | 0 | 1 | 256 | $\frac{1.8432 \times 10^{8}}{256}=7200$ | $F$ <br> 256 |
| 1 | 1 | 1 | 0 | 192 | $\frac{1.8432 \times 10^{6}}{192}=9600$ | $\frac{F}{192}$ |
| 1 | 1 | 1 | 1 | 96 | $\frac{1.8432 \times 10^{6}}{96}=19200$ | $F$ <br> 96 |



92Cs-37022

Fig. 21 - Simplified system diagram.

## CDP6853 OPERATION (Cont'd)



NOTES: 1. HIGH ON LLB SELECTS LOCAL LOOP-BACK MODE.
2. HIGH ON CD74HC157 SELECT INPUT GATES "B" INPUTS TO " $Y$ " OUTPUTS; LOW GATES "A" TO " $Y$ ".

Fig. 22 -Loop-back circuit schematic.

The CDP6853 does not contain automatic loop-back operating modes, but they may be implemented with the addition of a small amount of external circuitry.
Fig. 22 indicates the necessary logic to be used with the CDP6853.
The LLB line is the positive-true signal to enable local loopback operation. Essentially, LLB=high does the following:

1. Disables outputs TxD, $\overline{D T R}$, and $\overline{R T S}$ (to Modem).
2. Disables inputs RxD $\overline{D C D}, \overline{C T S}, \overline{D S R}$ (from Modem).
3. Connects transmitter outputs to respective receiver inputs:
a) $T \times D$ to $R \times D$
b) $\overline{D T R}$ to $\overline{D C D}$
c) $\overline{\mathrm{RT}}$ to $\overline{\mathrm{CTS}}$

LLB may be tied to a peripheral control pin to provide processor control of local loop-back operation. In this way, the processor can easily perform local loop-back diagnostic testing.
Remote loop-back does not require this circuitry, so LLB must be set low. However, the processor must select the following:

1. Control Register bit 4 must be " 1 ", so that the transmitter clock=receiver clock.
2. Command Register bit 4 must be "1" to select Echo Mode.
3. Command Register bits 3 and 2 must be " 1 " and " 0 ", respectively, to disable transmitter interrupts.
4. Command Register bit 1 must be " 0 " to disable receiver interrupts.
In this way, the system re-transmits received data without any effect on the local system.

DYNAMIC ELECTRICAL CHARACTERISTICS-BUS TIMING, $V_{D D}=5 \mathrm{~V} \mathbf{d c} \pm 5 \%, V_{S S}=0 \mathrm{~V} \mathbf{d c}$, $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=75 \mathrm{pF}$, See Figs. 23, 24, 25.

| IDENT. NUMBER | CHARACTERISTIC |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CDP6853 |  | CDP6853-2 |  | CDP6853-4 |  |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| 1 | Cycle Time | tcrc | 953 | DC | 500 | DC | 250 | DC |  |
| 2 | Pulse Width, DS/E Low or $\overline{\text { RD}} / \overline{\text { WR }}$ High | PWEL | 300 | - | 125 | - | 90 | - |  |
| 3 | Pulse Width, DS/E High or $\overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ Low | PWEH | 325 | - | 145 | - | 70 | - |  |
| 4 | Clock Rise and Fall Time | $\mathrm{t}_{\mathrm{r}, \mathrm{t}_{\mathrm{t}}}$ | - | 30 | - | 30 | - | 30 |  |
| 8 | R/W Hold Time | $\mathrm{t}_{\text {Rwh }}$ | 10 | - | 10 | - | 5 | - |  |
| 13 | R/W Set-up Time Before DS/E | trws | 15 | - | 10 | - | 5 | - |  |
| 14 | Chip Enable Set-up Time Before AS/ALE Fall | tcs | 55 | - | 20 | - | 10 | - |  |
| 15 | Chip Enable Hold Time | $\mathrm{t}_{\mathrm{CH}}$ | 0 | - | 0 | - | 0 | - |  |
| 18 | Read Data Hold Time | tbhr | 10 | 100 | 10 | 40 | 10 | 20 |  |
| 21 | Write Data Hold Time | tohw | 0 | - | 0 | - | 0 | - | ns |
| 24 | Muxed Address Valid Time to AS/ALE Fall | $\mathrm{t}_{\text {ASL }}$ | 50 | - | 20 | - | 10 | - |  |
| 25 | Muxed Address Hold Time | $\mathrm{t}_{\text {AHL }}$ | 50 | - | 15 | - | 5 | - |  |
| 26 | Delay Time, DS/E to AS/ALE Rise | $\mathrm{t}_{\text {ASD }}$ | 50 | - | 0 | - | 0 | - |  |
| 27 | Pulse Width, AS/ALE High | PW ${ }_{\text {ASH }}$ | 100 | - | 45 | - | 20 | - |  |
| 28 | Delay Time, AS/ALE to DS/E Rise | tased | 90 | - | 20 | - | 10 | - |  |
| 30 | Peripheral Output Data Delay Time From DS/E or $\overline{R D}$ | toda | 20 | 240 | 10 | 70 | 5 | 35 |  |
| 31 | Peripheral Data Set-up Time | tosw | 220 | - | 110 | - | 55 | - |  |

NOTE: Designations E, ALE, RD and WR refer to signals from non-6805 type microprocessors.


Fig. 23 - Bus timing waveforms of CDP6853.


Fig. 25 - Bus-write timing waveforms of 8085 multiplexed bus.
DYNAMIC ELECTRICAL CHARACTERISTICS - TRANSMIT/RECEIVE, See Figs. 26, 27 and 28.
$V_{D D}=5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ}$ to $+85^{\circ} \mathrm{C}$

| CHARACTERISTIC |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP6853 |  | CDP6853-2 |  | CDP6853-4 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Transmit/Receive Clock Rate | $\mathrm{tccr}^{\text {r }}$ | 400* | - | 325 | - | 250 | - |  |
| Transmit/Receive Clock High Time | $\mathrm{t}_{\mathbf{C H}}$ | 175 | - | 145 | - | 110 | - |  |
| Transmit/Receive Clock Low Time | $t_{\text {cl }}$ | 175 | - | 145 | - | 110 | - |  |
| XTLI to TxD Propagation Delay | tod | - | 500 | - | 410 | - | 315 | ns |
| RTS Propagation Delay | tbly | - | 500 | - | 410 | - | 315 |  |
| IRQ Propagation Delay (Clear) | tima | - | 500 | - | 410 | - | 315 |  |
| $\overline{\text { RES Pulse Width }}$ | teses | 400 | - | 300 | - | 200 | - |  |

[^28]XTLI
(TRANSMIT) CLOCK (NPUT)


NOTE: TXD RATE IS $1 / 16$ TXC RATE
92CS-36776
Fig. 26 - Transmit-timing waveforms with external clock.


NOTE: RXD RATE IS I/16 RXC RATE 92CS-36778

Fig. 28 - Receive external clock timing waveforms.


Fig. 27 - Interrupt- and output-timing waveforms.

$C=10-50 \mathrm{pF}$
internal clock
External clock 92CS-42341

Fig. 29 - Transmitter clock generation.

## 6005

## SPI SERIAL BUS PERIPHERALS

PAGE
CDP68HC68A2 CMOS Serial 10-Bit A/D Converter ..... 6-3
CDP68HC68P1 CMOS Single Port Input/Output ..... 6-19
CDP68HC68P2 CMOS Octal Serial Solenoid Driver ..... 6-27
CDP68HC68R1 CMOS 128 Word (CDP68HC68R1) and 256 Word (CDP68HC68R2) ..... 6-32
CDP68HC68R2 By 8-Bit Static RAMs
CDP68HC68S1 Serial Bus Interface ..... 6-38
CDP68HC68T1 CMOS Real-Time Clock With RAM and Power Sense/Control ..... 6-52
CDP68HC68T2 CMOS Real-Time Clock With Serial Peripheral Interface (SPI) Bus ..... 6-70
CDP68HC68W1 Digital Pulse Width Modulator ..... 6-72

## Features

- 10-Bit Resolution
- 8-Bit Mode for single Data Byte Transfers
- SPI (Serial Peripheral Interface) Compatible
- Operates Ratiometrically Referencing VDD or an External Source
- 14 s s 10-Bit Conversion Time
- 8 Multiplexed Analog Input Channels
- Independent Channel Select
- Three Modes of Operation
- On Chip Oscillator
- Low Power CMOS Circuitry
- Intrinsic Sample and Hold
- 16 Lead Dual-In-Line Plastic Package
- 20 Lead Dual-In-Line Small Outline Plastic Package


## Pinout



## Description

The CDP68HC68A2 is a CMOS 8-bit or 10-bit successive approximation analog to digital converter (A/D) with a standard Serial Peripheral Interface (SPI) bus and eight multiplexed analog inputs. Voltage referencing is user selectable to be relative to either VDD or analog channel 0 (AIO). The analog inputs can range between $V_{S S}$ and $V_{D D}$.
The CDP68HC68A2 employs a switched capacitor, successive approximation $A / D$ conversion technique which provides an inherent sample-and-hold function. An onchip Schmitt oscillator provides the internal timing for the $A / D$ converter. The Schmitt input can be externally clocked or connected to a single, external capacitor to form an RC oscillator with a period of approximately 10-30ns per picofarad.
Conversion times are proportional to the oscillator period. At the maximum specified frequency of $1 \mathrm{Mhz}, 10$-bit conversions take 14 microseconds per channel. At the same frequency, 8 -bit conversions consume 12 microseconds per channel.

The versatile modes of the CDP68HC68A2 allow any combination of the eight input channels to be enabled and any one of
the selected channels to be specified as the "starting" channel. Conversions proceed sequentially beginning with the starting channel. Nonselected channels are skipped. Modes can be selected to: sequence from channel to channel on command; sequence through channels automatically, converting each channel one time; or sequence repeatedly through all channels.
The results of 10 -bit conversions are stored in 8 -bit register pairs (one pair per channel). The two most significant bits are stored in the first register of each pair and the eight least significant bits are stored in the second register of the pair. To allow faster access, in the 8 -bit mode, the results of conversions are stored in a single register per channel.

A read-only STATUS register facilitates monitoring the status of conversions. The STATUS register can simply be polled or the $\overline{\mathrm{INT}}$ pin can be enabled for interrupt driven communications.

The CDP68HC68A2 is available in a 16 lead dual-in-line plastic package ( E suffix) or in a 20 lead dual-in-line small outline plastic package ( $M$ suffix).

## Block Diagram



## Pinout



20 LEAD SOP DIP (M SUFFIX) TOP VIEW

Pin Descriptions (Numbers in parenthesis are pin numbers for DIP version)

## OSC (1) Oscillator (Input/Output)

This pin is user programmable. In the "external" mode, the clock input for the successive approximation logic is applied to OSC from an external clock source. The input is a Schmitt trigger input which provides excellent noise immunity. In the "internal" mode, a capacitor is connected between this pin and a power supply to form a "one pin oscillator". The frequency of the oscillator is inversely dependent on the capacitor value. Differences in period, from one device to another, should be anticipated. Systems utilizing the internal oscillator must be tolerant of uncertainties in conversion times or provide trimming capability on the OSC capacitor. See Figure 7 for typical frequencies versus capacitance.

## $\overline{\mathrm{INT}}$ (2) Interrupt (Open Drain Output)

$\overline{\mathrm{INT}}$ is used to signal the completion of an A/D conversion. This output is generally connected, in parallel with a pullup resistor, to the interrupt input of the controlling microprocessor. The open drain feature allows wireNOR'ing with other interrupt inputs. The inactive state of INT is high impedance. When active, $\overline{\mathbb{N T}}$ is driven to a low level output voltage. The state of $\overline{\mathrm{NT}}$ is controlled and monitored by bits in the Mode Select and Status Registers.

## MISO (3) Master-In-Slave-Out (Output)

Serial data is shifted out on this pin. Note: data is provided most significant bit first.

## MOSI (4) Master-Out-Slave-In (Input)

Serial data is shifted in on this pin. Data must be supplied most significant bit first. Note: this is a CMOS input and must be held high or low at all times to minimize device current.

## SCK (5) Serial Clock (Input)

Serial data is shifted out on MISO, synchronously, with each leading edge of SCK. Input data from the MOSI pin is latched, synchronously, with each trailing edge of SCK.

## CE (6) Chip Enable (Input)

An active HIGH device enable. CE is used to synchronize communications on the SPI lines (MOSI, MISO, and SCK). When CE is held in a low state, the SPI logic is placed in a reset mode with MISO held in a high impedance state. Following a transition from low to high on CE, the CDP68HC68A2 interprets the first byte transferred on the SPI lines as an address. If CE is maintained high, subsequent transfers are interpreted as data reads or writes.

## AIO/EXT REF (7) Analog Input 0/External Reference (Input)

This input is one of eight analog input channels. Its function is selectable through the Mode Select Register (MSR). If VR is set high in the MSR, AIO/EXT REF provides an external voltage reference against which all other inputs are measured. AIO/EXT REF must fall within the $\mathrm{V}_{S S}$ and $\mathrm{V}_{\mathrm{DD}}$ supply rails. If VR is set low in the MSR, VDD is used as the reference voltage and $A I O / \overline{E X T}$ REF is treated as any other analog input (see Al1-7).

## Al1-7 (9-15) Analog Inputs 1-7 (Inputs)

Together with AIO/EXT REF, these pins provide the eight analog inputs (channels) which are multiplexed within the CDP68HC68A2 to a single, high-speed, successive approximation, A/D converter. Al1-7 must fall within the $V_{S S}$ and $V_{D D}$ supply rails.

## VSS (8) Negative Power Supply

This pin provides the negative analog reference and the negative power supply for the CDP68HC68A2.

## VDD (16) Positive Power Supply

This pin provides the positive power supply and, depending on the value of the VR bit in the MSR, the positive analog reference for the CDP68HC68A2.

Maximum Ratings Absolute Maximum Values

| DC Supply Voltage Range, (VDD) $\ldots \ldots \ldots . . . . . . .$. (Voltage Referenced to $\mathrm{V}_{\text {SS }}$ Terminal) |  |
| :---: | :---: |
| Input Voltage Range, All Inputs | to $V_{D D}+0.5 \mathrm{~V}$ |
| DC Input Current, Any One Input. . . . . . . . . . . . . . . . . . . . . $\pm 10 \mathrm{~mA}$ |  |
| Power Dissipation Per Package (PD) |  |
| $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+60^{\circ} \mathrm{C}$ (Package Type E) |  |
| $\mathrm{T}_{\mathrm{A}}=+60^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Package Type E) $\ldots$. . . Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW |  |
| $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (Package Type M)* | 400 mW |
| $-70^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Package Ty |  |
|  |  |

Device Dissipation Per Output Transistor ................... 40 mW
$T_{A}=$ Full Package Temperature Range (All Package Types) Operating Temperature Range ( $\mathrm{T}_{\mathrm{A}}$ ) $\ldots \ldots . . . . . .40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Storage Temperature Range (TSTG) $\ldots \ldots . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (During Soldering) ..................... $+265^{\circ} \mathrm{C}$ At Distance $1 / 16 \pm 1 / 32 \mathrm{In}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) From Case for 10s Max
*Printed circuit board mount: $57 \mathrm{~mm} \times 57 \mathrm{~mm}$ minimum area $\times 1.6 \mathrm{~mm}$ thick G10 epoxy glass, or equivalent.

Recommended Operating Conditions $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. For maximum reliability, device should always be operated within the following ranges:

| CHARACTERISTIC | LIMITS |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | UNITS |
|  | 3 | 6 | $V$ |

Electrical Characteristic $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, except as noted.

| CHARACTERISTICS | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |
| ACCURACY |  |  |  |  |  |
| Differential Linearity Error | 10-Bit Mode |  | $\pm 1.25$ | $\pm 2$ | LSB |
| Integral Linear Error | 10-Bit Mode |  | $\pm 1.25$ | $\pm 2$ | LSB |
| Offset Error | 10-Bit Mode | -1 | 3 | 4 | LSB |
| Gain Error | 10-Bit Mode | -1 | 1 | 2 | LSB |
| ANALOG INPUTS: AIO THRU AI7 |  |  |  |  |  |
| Input Resistance | In Series With Sample Caps |  | 85 |  | $\Omega$ |
| Sample Capacitance | During Sample State |  | 400 |  | pF |
| Input Capacitance | During Hold State |  | 20 |  | pF |
| Input Current | @ $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{REF}}+$ During Sample During Hold or Standby State |  | +30 | $\pm 1$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| $\begin{array}{\|l\|} \hline \text { Input + Full Scale Range } \\ \text { Input Bandwidth (3dB) } \\ \text { Input Voltage Range: Alo } \\ \hline \end{array}$ | From Input RC Time Constant $V R=1$ | $\begin{gathered} \hline \mathrm{v}_{\mathrm{SS}} \\ 3.0 \\ \hline \end{gathered}$ | 4.68 | $\begin{array}{\|c\|} \hline \mathrm{v}_{\mathrm{DD}}+.3 \\ \mathrm{v}_{\mathrm{DD}} \\ \hline \end{array}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{MHz} \\ \mathrm{~V} \\ \hline \end{gathered}$ |
| DIGITAL INPUTS: MOSI, SCK, CE, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |  |
| High Input Voltage $\quad \mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{DD}}=3$ to 6 V | 70 |  |  | \% of $\mathrm{V}_{\text {DD }}$ |
| Low Input Voltage $\quad \mathrm{V}_{\text {IL }}$ | $V_{D D}=3$ to 6 V |  |  | 30 | \% of $\mathrm{V}_{\mathrm{DD}}$ |
| Input Leakage |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 10 | pF |
| DIGITAL OUTPUTS: MISO, INT, $\mathrm{T}_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |  |
| High Level Output $\mathrm{V}_{\mathrm{OH}}$, MISO <br> Low Level Output $\mathrm{V}_{\mathrm{OL}}$, MISO, INT <br> 3 State Output Leakage IOUT, MISO INT | ISOURCE 6mA $\text { ISINK }=6 \mathrm{~mA}$ | 4.25 |  | $\begin{gathered} 0.4 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \hline \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \end{gathered}$ |
| TIMING PARAMETERS $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Oscillator Frequency fisample | 10-Bit Mode |  |  | 1 | MHz |
| Conversion Time (Including Sample Time) | 10-Bit Mode 8-Bit Mode | 14 Oscillator Cycles <br> 12 Oscillator Cycles |  |  |  |
| Sample Time (Pre-Encode) | 8 Time Constants (8ז) Required | First 1.5 Oscillator $\geq 8 \tau$ |  |  |  |
| Serial Clock (SCK) Frequency |  |  |  | 1.5 | MHz |
| SCK Pulse Width $\quad$ Tp | Either SCK $_{A}$ or SCK ${ }_{B}$ | 150 |  |  | ns |
| MOSI Setup Time TDSU | Prior to Leading Edge of $T_{P}$ | 60 |  |  | ns |
| MOSI Hold Time TDH | After Leading Edge of $T_{P}$ | 60 |  |  | ns |
| MISO Rise \& Fall Time | 200pF Load |  |  | 100 | ns |
| MISO Propagation Delay TDOD | From Trailing SCK Edge |  |  | 100 | ns |
| IDD | VDD $=5$ Volts, Continuous Operation |  | 1.4 | 2 | mA |

## Notational Conventions

Throughout this specification the following terms and notational conventions are used:

## A2 the CDP68HC68A2 <br> \$xx a hexadecimal number - e.g. \$3f

## Overview

From the programmer's perspective, the A2 is comprised of three control registers (Mode Select Register - MSR, Channel Select Register - CSR, and Starting Address Register - SAR), a status register (SR), an array of eight pairs of Data Registers, and one non-addressable, internal register (Channel Address Register). See Figure 2.

The A 2 contains a high speed, 10 -bit, successive approximation, analog to digital converter ( $A$ to $D$ ). The input to the A to D can be any one of the A2's eight analog inputs (AIO through Al7). The contents of the CAR determine which analog input is connected to the $A$ to $D$. The result of each analog to digital conversion is written to the Data Register array. The Data Register array is also addressed by the contents of the CAR, providing a one to one correspondence between each analog input and each Data Register pair.

The contents of the CAR are also used during Data Register reads to address the Data Register array. The CAR is automatically jammed with the correct address when an Address/Control Byte is sent to the A2. A second means, to initialize the CAR, is by writing to the SAR.

Normal procedure for programming the A2 is to first select the desired hardware mode by writing to the MSR. The "active" analog channels are then specified by writing to the CSR (channels not selected in the CSR are skipped during conversions and burst mode reads). Finally, a write to the SAR initializes the CAR (designating the first channel to convert) and initiates the A/D conversions.

Polling of the SR or hardware interrupts can be used to determine the completion of conversions.

The converted data is read from the data registers. In eight bit mode, a single register is read for each channel of interest. In ten bit mode, two registers are read per channel.

## Serial Communications

## Hardware Interface

All communications between the A2 and the controlling processor are carried out over the Serial Peripheral Interface (SPI) bus lines (MOSI, MISO, SCK, and CE). The SPI bus is directly compatible with the SPI facilities of Harris' 68HC05 microcontrollers. Data is transmitted over the MISO and MOSI lines synchronous with SCK. Transfers are done most significant bit first.

The A2 acts as a "slave" device. The controlling "master" signals the A2 that a SPI transfer is to take place by raising CE and clocking SCK. A single shift register is used for transferring data in and out of the A2. Whenever CE and SCK are activated, data is shifted from the master to the A2 over the Master-Out-Slave-In (MOSI) line and, simultaneously, during read operations, data is shifted to the master from the A2 over the Master-In-Slave-Out (MISO) line. Note that SCK must be provided by the master for both reads and writes.

To accommodate various hardware systems, the A2 can shift data on either the rising or falling edge of SCK. The "active" edge is automatically determined by the A2. At the moment that CE is first brought to a high level, the state of SCK is latched. This latched state determines the interpretation of SCK. If SCK is low when CE is activated, data is shifted out on MISO on each rising edge of SCK and data is latched from MOSI on each falling edge of SCK (see SCKa in Figure 3.). If SCK is high when CE is activated, data is shifted out on MISO on each falling edge of SCK and data is latched from MOSI on each rising edge of SCK (see SCKb in Figure 3.).


FIGURE 2. A PROGRAMMER'S MODEL OF THE CDP68HC68A2


FIGURE 3. TIMING DIAGRAM FOR SERIAL PERIPHERAL INTERFACE

## Hardware Interfacing to $68 \mathrm{HCO5}$ Controllers

When interfacing the A 2 to 68 HCO controllers, set $\mathrm{CPHA}=1$ and CPOL $=(0$ or 1$)$ in the SPI control register. Note that SCK pulses are generated only when data is written to the SPI Data Register in a 68 HCO . Reading data from or writing data to the A2 requires writing data to the SPI Data Register. The data will be ignored by the A2 for read operations. The read data is available to the 68 HCO 5 in the SPI Data Register when SPIF is true in the SPI Status Register.

## Hardware Interfacing to Non-68HC05 Controllers

Most popular microcontrollers have a synchronous communications facility which can be adapted to work with the A2. Those that don't can be easily interfaced using port lines to synthesize a SPI bus.

## Software Interface

Reading and writing to the A2 can be performed in either single byte or multiple byte (burst) modes. Both modes begin the same way: a positive transition is applied to CE (if CE is high, it must first be brought low, then returned high); an address/control byte is transferred (requires 8 clocks on SCK and 8 bits of data on MOSI); and the first byte of data is transferred (requires 8 clocks of SCK). In the case of single byte mode, the transfer is complete. For multiple byte transfers, each series of 8 pulses on SCK produces another 8 bit transfer (see Figure 4.)

The format of the address/control byte is shown in Figure 5. The most significant bit is the $\bar{R} / W$ bit. When $\bar{R} / W$ is 0 , read operations are to be performed. If $\overline{\mathrm{R}} / \mathrm{W}$ is 1 , write operations are to be performed. AO through A4 specify the register to access. Data Registers are mapped to address $\$ 00$ through \$OF. The Control and Status Registers are at locations \$10 through \$13 (see Figure 2.).

When transferring multiple bytes of data, the type of transfer - read or write - is fixed by bit seven of the initial address/ control byte. After the initial data transfer, the address will automatically be adjusted for each subsequent transfer.

When reading Data Registers in the 8 bit mode, each read will advance the address by two, to the next (as specified in the CSR) active channel's Low Data Register. In the 10 bit mode, following a read of a High Data Register, the address
is advanced to the Low Data Register of the same channel. Reading the Low Data Register then increments the read address to the next (as specified in the CSR) active channel's High Data Register. Following a read of the last (closest to 7) active channel's Data Register(s), the address recycles to the first (closest to 0 ) active channel's Data Register(s).

(4a) Single Byte Transfer. (Requires 2 SPI Transfers)

(4b) Multiple (N) byte Transfer. (Efficient Device Communication Requiring N+1 SPI Transfers)

## FIGURE 4. TIMING DIAGRAMS FOR (4a) SINGLE BYTE TRANSFER AND (4b) MULTIPLE (N) BYTE TRANSFER.

When reading or writing control registers, the address will increment to the next register after each transfer. Once address $\$ 13$ has been reached no more increments are performed. This facilitates polling of the Status Register (SR) which is located at address $\$ 13$. If the A2 remains selected following a read of SR, each successive 8 bit transfer will read the SR again without the need for an address/control byte.

## Programming the CDP68HC68A2 Registers

## Intializing the A2

The A2 is equipped with a power on reset circuit which clears the MSR to all O's. This ensures that $\overline{\mathrm{NT}}$ is in a high impedance state and conversions are inhibited. The contents of all other registers are unknown until explicitly initialized. No other provisions are made for resetting the A2.
Systems which can be reset after power up must reset the A2 by explicitly writing O's to the MSR. Designs which utilize the INT line must be certain that the MSR is cleared, or the A2 is initialized to a known state, before enabling interrupts.

> It is good practice to include code which initializes the A2, to a known state, at the earliest practical point. In systems which utilize $\overline{\mathrm{INT}}$, if a system reset occurs after power-up, A2 initialization code must be executed before processor interrupts are enabled.

## Address/Control Byte

The Address/Control Byte is a dual purpose word which performs register addressing and read/write control. The Address/Control Byte is the first byte transferred to the A2 following activation of CE. If CE is active, it must first be brought low, then reactivated prior to transferring an Address/Control Byte.

| $\overline{\mathrm{R}} / \mathrm{W}$ | - | - | A 4 | A 3 | A 2 | A 1 | AO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

FIGURE 5. ADDRESS/CONTROL BYTE
The most significant bit (MSB) of the Address/Control byte is $\bar{R} / W$. This bit is used to cntrol the flow of data during the subsequent SPI data transfers. If $\bar{R} / W$ is a 0 , reads take place. If $\bar{R} / W$ is a 1 , writes take place. During read transfers, data is shifted out on MISO. During writes, data is shifted in on MOSI and MISO is held in a high impedance state.
The least significant five bits (AO through A4) provide the read address. Bits 5 and 6 are not required and can be sent as either 0 or 1 ( 0 's are assumed throughout this specification). When addressing Data Registers in 8 bit mode, AO is internally forced to a 1. Attempting to read a High Data Register in 8 bit mode will result in a read of the Low Data Register (after which the address will advance to the Low Data Register of the next active channel).

> CAUTION: When addressing Data Registers, the user must ensure that the contents of the CAR match the address portion of the Address/Control Byte. Failure to do so may result in corrupted data. This condition is generally met in Modes 1 and 2. When running in Mode 3 special care must be taken to meet this requirement. See further explanation under SAR, SR, Modes, and Applications Information.

## Mode Select Register (MSR)

Address/Control: (R/W)0010000-\$10
Read/Write: Yes

| - | - | $\overline{\mathrm{EXT}}$ | VR | M8 | IE | M 1 | MO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

This read/write register is used to select the various modes of operation of the A2. Bits 6 and 7 are "don't cares" and can be set as either 1 or 0 . The functions of bits 0 through 5 are as follows:
$\overline{\text { EXT }}$ (External Oscillator): $\overline{\text { EXT }}$ is used to select between an external or an internal (single pin oscillator) clock source at pin 1 (OSC) of the A2. If EXT is low, an external clock is selected and the OSC pin functions as an input. If EXT is high, an internal clock is selected and the OSC pin functions as a one pin oscillator. See Figure 7 for typical frequencies of the internal oscillator.

VR (Voltage Reference): VR is used to select the source of the voltage reference. When VR is $0, V_{D D}$ is used as the full scale reference for the A/D converter. When VR is 1 , the voltage at AIO serves as the full scale reference for the A/D converter. With $V R=1$, the digital reading of any active channel which exceeds the AIO reference voltage will be "clipped" to the full scale value of \$3FF (\$FF for 8 bit mode).
M8 (Eight Bit Mode): This bit selects the 10-bit or 8-bit mode of operation. A low ( 0 ) in this bit enables the 10 -bit mode, while a high (1) enables the 8 -bit mode.

IE (Interrupt Enable): IE is used to enable the $\overline{\text { INT }}$ output function on pin 2. A low (0) disables the interrupt function and maintains $\overline{\mathbb{N T}}$ in a high impedance state. A high enables the interrupt function, allowing $\overline{\mathrm{INT}}$ to be driven low at the appropriate times in Modes 1 and 2.

M1, M0 (Mode Select 1 and 0): These two bits are used to select the conversion mode of the A/D converter. The modes are as follows:

| M1 | M2 | MODE | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Idle |
| 0 | 1 | 1 | Single Conversion |
| 1 | 0 | 2 | Single Scan |
| 1 | 1 | 3 | Continuous Scan |

FIGURE 6. CONVERSION MODES

## Channel Address Register (CAR)

## Address/Control: Not Addressable

The CAR contains the address of the next channel to convert during Modes 1, 2, and 3. During multiple byte reads of the Data Registers, the CAR contains the address of the channel to read and is advanced, to the next higher active channel, following each read. When advancing, the CAR skips any channel not selected in the CSR. After incrementing to the highest active channel, the CAR will return to the lowest active channel.

The CAR is not directly accessible. It can be jammed via a write to the SAR or by transmitting an Address/Control Byte which addresses any Data Register. Note: addressing a Data Register to set the CAR is valid only under certain circumstances - see the following boxed caution. When jamming the CAR via the SAR, the specified channel does not need to be selected in the CSR. The CAR's contents are
read as part of the SR. See the descriptions of the SAR and the SR for details.

CAUTION: When addressing Data Registers, the user must ensure that the contents of the CAR match the address portion of the Address/Control Byte. Failure to do so may result in corrupted data. This condition is generally met in Modes 1 and 2. When running in Mode 3 special care must be taken to meet this requirement. See further explanation under SAR, SR, Modes, and Applications Information.

## Channel Select Register (CSR)

Address/Control: (R/W)0010001-\$11
Read/Write: Yes

| C7 | C6 | C5 | C4 | C3 | C2 | C1 | C0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

This read/write register is used to designate the active analog input channels. Channels which are not active will be skipped during conversions and multiple byte reads, unless specifically selected by writing to the SAR. Setting a bit high in CSR selects the associated channel, while setting a bit low deselects the channel. Each Cn bit in the CSR corresponds to an Aln pin on the A2 device. Example: setting C7 = C4 = 1 and setting all other bits to 0 will select AI7 and AI4 as inputs to the A/D multiplexer.

## Starting Address Register (SAR)

Address/Control: (R/W)0010010-\$12
Read/Write: Yes

| ENC | - | - | SAE | CA2 | CA1 | CAO | $\bar{H} / L$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

This register is used to enable conversions in all modes and to set the address of the current channel in the CAR. Prior to, or simultaneously with, enabling conversions, the CAR must be set to a known state via the SAR. Once set, the contents of the CAR determine the first channel to be converted when conversions are enabled - hence the name "Starting Address Register". The CAR may be jammed with the number of a channel which is not selected in the CSR. After the specified channel is converted, subsequent conversions proceed in ascending order, skipping channels not selected in the CSR. Therefore, jamming the CAR with a non-selected channel number will cause a conversion to be performed on that channel once and only once.

After stopping a Mode 2 or 3 conversion (by setting ENC low), the CAR must be jammed to match the channel address prior to initiating Data Register reads. If an Address/Control Byte is sent to begin reads from a Data Register other than the one currently addressed by the CAR, the contents of the Data Register may be corrupted. If the CAR contents are known, single or multiple byte reads can be properly made, by sending a matching Address/Control Byte.

Bits 5 and 6 in the SAR are "don't cares" and can be set to either 0's or 1's. The functions of the remaining bits are as follows:

ENC (Enable Conversions): ENC is used to, synchronously, switch on and off the successive approximation A to $D$ converter. When this bit is set high, the appropriate conversion operation (as defined in the MSR) is initiated. Setting the ENC bit low stops the conversion operation. If a channel is being converted when ENC is cleared, the conversion of that channel will complete and further conversions will be inhibited.
SAE (Starting Address Enable): If the SAR is written to, with the SAE bit high, the CAR is jammed with the value defined by CA2, CA1, and CAO. If SAE is low, the CA2, CA1, and CAO bits are ignored.
CA2, CA1, CAO (Channel Address): When writing to the SAR with SAE high, CA2, CA1, and CAO form a 3 bit channel address which is used to set the CAR and select the first channel to be converted or read. Reading the SAR returns the previously written values for these three bits. To determine the contents of the CAR a read of the Status Register (SR) must be performed.
$\overline{\mathrm{H}} / \mathrm{L}$ ( $\overline{\mathrm{High}} /$ Low ): For most applications, the SAR should be written with $\bar{H} / L$ as a 0 . In combination with CA2, CA1, and CAO, this bit is used to select a specific High or Low Data Register. $\overline{\mathrm{H}} / \mathrm{L}$ only has significance in 10 -bit mode. The $10-$ bit read sequence is High Data Register followed by Low Data Register for each channel read. When jamming the CAR prior to reads, $\bar{H} / L$ should be set low, unless the user specifically wants to skip the first High Data Register. When read, this bit, indicates whether the next Data Register read will access the High or Low Data Register. In 8 -bit mode, $\overline{\mathrm{H}} / \mathrm{L}$ is ignored by the A2.

## Status Register (SR)

Address/Control: 00010011-\$13
Read/Write: Read Only

| INT | ACC | CIP | 0 | CA2 | CA1 | CAO | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

This is a read only register used to monitor the status of the A to D converter. If an Address/Control Byte of $\$ 13$ is sent to the A2, the Status Register will be addressed and will remain addressed until the CE pin is brought low. This provides efficient polling of the SR by allowing multiple reads of the SR with only one Address/Control Byte transmission.
Bits 0 and 4 of the SR are always read as lows. The significance of each of the other bits is:
INT (Interrupt): In Modes 1 and 2, this bit is set high under the same conditions that the $\overline{N T T}$ pin would be activated (see Conversion Modes). Once set, the INT bit can be cleared be reading the SR, reading any Data Register, or writing to the MSR or CSR. The INT bit is not affected by the state of the IE bit in the MSR.
ACC (All Conversions Complete): When high, this status bit indicates that conversions have been completed on all channels selected in the CSR. It is cleared by reading any of the Data Registers or by writing to the MSR or CSR. In 10bit mode, ACC $=1$ implies that the DV bits of all active channels are true (see Data Registers). This bit is often
used in Modes 2 and 3. In Mode 1, ACC will only be set if conversions are explicitly invoked (via writes to the SAR) for each channel selected in the CSR.

CIP (Conversion In Progress): This bit is logically high when a conversion is initiated and goes low when a conversion completes. In the scanning modes, Modes 2 and 3 , CIP will go low momentarily between successive channels and cannot be used in lieu of ACC in Mode 2.

NOTE: Following a write of $\$ 00$ to the SAR, to terminate Mode 3 conversions, CIP may remain high until cleared with a write to the MSR or the CSR or with the read of a Data Register or with a write to the SAR with ENC or SAE $=1$. CIP $=1$ is not a true indication of an ongoing conversion. See "Mode 3Continuous Scan".

CA2, CA1, CA0 (Channel Address Register): This three bit binary number indicates the current contents of the CAR. The CAR is originally set by the user via the SAR (see SAR). The CAR is automatically incremented following reads of Data Registers and following conversions in the scanning modes (Modes 2 and 3). The Status Register can be read at any time. Reading CA2 - CAO during Modes 2 and 3 will produce changing channel addresses as the conversions proceed.

## Data Registers

Address/Control: $0000000(\overline{\mathrm{H}} / \mathrm{L})$ to $0000111(\overline{\mathrm{H}} / \mathrm{L})$ $\$ 00$ to $\$ 0 \mathrm{~F}$
Read/Write: Read Only

| High$\bar{H} / L=0$ | DV | DOV | 0 | 0 | 0 | 0 | D9 | D8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Low$\bar{H} / \mathrm{L}=1$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | DO |
|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

The Data Registers are used to store the results of $A$ to $D$ conversions. There are two registers, a High Data Register and a Low Data Register, associated with each channel.

In 8-bit mode, the High Data Registers are inaccessible, and each Low Data Register holds the 8-bit result of the most recent conversion of its associated channel. The values range from $\$ 00$ ( $\mathrm{Aln}=\mathrm{V}_{\mathrm{SS}}$ ) to a full scale reading of $\$$ FF. During multiple byte Data Register reads, the address (held in the CAR) is advanced to the Low Data Register of the next active channel (as specified in the CSR) following each read.

In 10-bit mode, bits 0 and 1 of the High Data Register together with the contents of the Low Data Register hold the result of the most recent conversion to the associated channel. The values range from $\$ 000\left(\mathrm{Aln}=\mathrm{V}_{\mathrm{SS}}\right)$ to a full scale reading of \$3FF. During multiple byte Data Register reads, the address (held in the CAR) is automatically advanced from the High Data Register to the Low Data Register. Following a read of the Low Data Register, the address advances to the High Data Register of the next active channel (as specified in the CSR).

Two status flags are maintained for each channel. In 10-bit mode these status flags are provided in the High Data Register. In 8-bit mode they are not available to the user. Their functions are:

DV (Data Valid): DV indicates whether the corresponding channel has been converted since it was last read. DV is set upon completion of a conversion on the corresponding channel. DV is cleared by reading the Data Register or by a write to the MSR or the CSR.

NOTE: A write to the SAR does not clear the DV flag for each channel. This implies that if: conversions are completed on all registers selected in CSR; conversions stopped; an incomplete read of the Data Registers is performed; and conversions reinitiated with a write to the SAR - some DVs will still be set. In Mode 2, which terminates when all DVs are true (ACC goes true), unread channels may not be converted, unless CSR is written to, before setting ENC.

DOV (Data Overrun): DOV indicates that more than one conversion has been performed on a channel since it was last read. This bit is only valid in Modes 1 and 3. DOV is cleared by reading the Data Register or by performing a write to the CSR or the MSR.

## Conversion Modes of the CDP68HC68A2

Mode 0 - Idle: On power__up, the MSR is reset to all O's placing the A2 into Mode 0. After power__up, the user can effectively reset the A2 by selecting Mode 0 via the MSR. Setting the A2 to Mode 0 , at any time, will abort any current conversions and force the INT pin to a high impedance state. In mode 0 , if $\overline{E X T}$ is high in the MSR, the one pin, internal oscillator is placed in a low power, shutdown mode and internal clocking of the $A$ to $D$ converter is inhibited. If $\overline{E X T}$ is low in the MSR, internal clocking of the $A$ to $D$ converter is inhibited.
Mode 1 - Single Conversion: In Mode 1, conversions are performed on command. After setting Mode 1 in the MSR, a write to the SAR with ENC high will initiate a conversion on the channel currently selected by the CAR. Note: this channel does not have to be active in the CSR. When using the internal oscillator, the oscillator is enabled. The CIP flag in the SR will be set when the conversion begins.

Upon completion of the conversion, the INT bit in the SR will be set, the CIP flag will be cleared, and, if IE is true in the MSR, the $\overline{\mathbb{N T}}$ pin will be driven low (if all channels specified in the CSR have been converted since the last Data Register read the ACC bit in the SR will also be set). Finally, if it's active, the internal oscillator will be stopped.
Another conversion can be initiated with a write to the SAR. However, the normal procedure is to read the results of the first conversion. This does two things: first it clears the INT flag (the $\mathbb{N T}$ pin is returned to a high impedance state); second a conversion is automatically started on the next channel selected in the CSR. This read-convert pattern can be continued indefinitely.
When reading Data Registers in Mode 1, the user can be certain that the contents of the CAR equal the channel
number which was just converted. Thus the Address/ Control Byte sent prior to the read will automatically match the CAR. If a read from a Data Register, other than the one just converted, is performed, the CAR must be set to the desired register prior to sending the Address/Control Byte. Setting CAR is done by writing the SAR with ENC $=0$, SAE = 1, and the CA2 - CAO bits equal to the desired channel.

Mode 2 - Single Scan: In Mode 2, when ENC is set in the SAR, conversions are performed on all channels selected in the CSR. Conversions begin on the channel specified by the CAR (this channel does not have to be active in the CSR) and proceed in ascending order until all channels selected in the CSR have been converted. If the starting channel is not the lowest active channel, when the highest active channel is done converting, the CAR advances to the lowest active channel and continues from that point until all channels have been converted once.

When ENC is set in the SAR, the internal clock is activated (if selected), the CIP flag is set in the SR, and conversions begin. The CIP flag doesn't remain high, as it momentarily goes low between each channel conversion.
When all channels have been converted the INT and ACC flags in the SR are set, the INT pin is driven low (if IE is true in the MSR), the CIP flag is cleared, and, if active, the internal oscillator is disabled.

Data Registers can safely be read after all channels have been converted. If the starting channel was a channel active in the CSR then the CAR will once again be pointing to that channel (providing all channels had been read or CSR or MSR written since the last set of conversions - see Note below). If a read from a Data Register, other than the one first converted, is performed, the CAR must be set to the desired register prior to sending the Address/Control Byte. Setting CAR is done by writing the SAR with ENC $=0$, SAE = 1, and the CA2 - CAO bits equal to the desired channel.

> NOTE: a write to the SAR does not clear the DV flag for each channel. This implies that if: conversions are completed on all registers selected in CSR; conversions stopped; an incomplete read of the Data Registers is performed; and conversions reinitiated with a write to the SAR - some DVs will still be set. In Mode 2, which terminates when all DVs are true (ACC goes true), unread channels may not be converted unless CSR is written to before setting ENC.

There are two ways to prematurely stop conversons in Mode 2. The first is to perform any "abort" action (see Abort Modes). Performing an abort, may produce spurious conversion values. The second, and preferred means to stop a Mode 2 conversion, is to clear the ENC bit by writing a $\$ 00$ to the SAR. Clearing ENC will synchronously stop conversions at the end of the current conversion. When prematurely stopping coversions, CIP is not valid. The CIP flag cannot be used to determine when the current conversion is complete. Instead, a time delay equal to one conversion time must be built into the software. The appropriate delay will ensure the last conversion is complete before Data Register reads begin.

Prematurely stopping the conversions leaves the CAR in an unknown state. One remaining task, before Data Registers are read, is to be certain the contents of the CAR match the address sent in the Address/Control Byte. This is done be jamming the CAR with a write to the SAR with ENC $=0$, SAE $=1$, and CA2 - CAO equal to the desired channel address.

Mode 3 - Continuous Scan: In Mode 3, when ENC is set in the SAR, conversions are performed on all channels selected in the CSR. Conversions begin on the channel specified by the CAR (this channel does not have to be active in the CSR) and proceed in ascending order for all channels selected in the CSR. Each time the highest active channel is done converting, the CAR advances to the lowest active channel and continues from that point.
When ENC is set in the SAR, the internal clock is activated (if selected) and conversions begin.

When all channels have been converted one time the ACC flag in the SR is set. This is the only valid status flag in Mode 3. The CIP flag is not valid in Mode 3. The INT flag and the INT pin are both held in a disabled state during Mode 3.

Data Registers cannot be read until Mode 3 conversions have been terminated. There are two ways to stop conversons in Mode 3. The first is to perform any "abort" action (see Abort Modes). Performing an abort, may produce spurious conversion values. The second, and preferred means to stop a Mode 3 conversion, is to clear the ENC bit by writing a $\$ 00$ to the SAR. Clearing ENC will synchronously stop conversions at the end of the current conversion. CIP is not valid following the clearing of ENC. The CIP flag cannot be used to determine when the current conversion is complete. Instead, a time delay equal to one conversion time must be built into the software. The appropriate delay will ensure the last conversion is complete before Data Register reads begin.

The Data Registers can safely be read after ENC is cleared and one conversion time has elapsed. One remaining task is to be certain the contents of the CAR match the address sent in the Address/Control Byte. This is done be jamming the CAR with a write to the SAR with ENC $=0, S A E=1$, and CA2 - CAO equal to the desired channel address.
Abort Modes - Any active mode can be aborted by any one of the following means:

1. A write to the MSR
2. A write to the CSR
3. A write to the SAR with ENC and/or SAE $=1$

## 4. A read of any Data Register

The contents of Data Registers are not guaranteed following an abort. Writing a $\$ 00$ to the MSR is equivalent to a reset.

To synchronously stop conversions in Modes 2 or 3 set the SAR to \$00 (See Mode 2 and Mode 3).

## Analog Inputs

Shown in Figure 6 is a simplified equivalent circuit representing the input to the Analog to Digital Converter through the multiplexer as seen from each Aln pin.


FIGURE 6. EQUIVALENT CIRCUIT FOR SIGNAL INPUT (a) DURING SAMPLE TIME AND (b) DURING HOLD AND IDLE TIME

Due to the nature of the switched capacitor array used by the successive approximation $A$ to $D$, two important points are noted here:

1. A property of a capacitive input is the intrinsic sample and hold function. This provides all that is necessary to accurately sample a point on an input waveform within the input bandwidth shown in the specifications (under 1.5 conversion oscillator cycles).
2. The input to the capacitor network appears as an RC network with a time constant and therefore places constraints on the source impedance. The charging time and therefore the accuracy of the conversion will be adversely affected by increasing the source impedance.

It is recommended to set the conversion oscillator frequency in accordance with the input impedance in order to allow sufficient time (the 1.5 Tosc cycles) to sample a changing waveform through the modeled input low pass filter network which includes the input source in a series circuit with the internal impedance.
The time constant ( $\tau$ ) for the input network is REFFCNET.
$R_{E F F}=R_{S}+R_{N E T}, C_{N E T}=400 \mathrm{pF}$, and $R_{N E T}=50 \Omega$. $\tau=\operatorname{REFF}_{\mathrm{EFET}}=\left(\mathrm{R}_{\mathrm{S}}+50 \Omega\right) 400 \mathrm{pF}$.
$8 \tau$ is required during the first 1.5 sample clock cycles to sufficiently encode 10-bit conversion. Therefore, 1.5 TS $\geq$ $8 \tau$ and $T_{S} \geq 5.33$ REFFC.
$T_{S}=1 / f S A M P L E$, then ${ }^{\text {f }}$ SAMPLE $\leq\left[5.33\left(R_{S}+85 \Omega\right)\right.$ $400 \mathrm{pF}]^{-1}$, ${ }^{\text {f SAMPLE }} \leq\left(4.688 \times 10^{8}\right) / \mathrm{R}_{\mathrm{S}}+85 \Omega$ ).

For example, if $R_{S}=1000$, fSAMPLE must be less than 432 kHz , and $\mathrm{T}_{S}=2.3 \mu \mathrm{~s}$. This yields a 10 -bit conversion time of $32 \mu \mathrm{~s}$. An internal COSC $\geq 68 \mathrm{pF}$, see chart.

The maximum frequency is limited by the device specification (see characteristics) and by the ( $\mathrm{R}_{\mathrm{S}}$ ) Series input resistance:
$R_{S} \leq\left[\left(4.688 \times 10^{8}\right) / \mathrm{f} S A M P L E\right]-85 \Omega$.
For example, for a 1 MHz sample clock $\mathrm{R}_{\mathrm{S}} \max =385 \Omega$.

## The Internal Schmitt Oscillator

Figure 8 shows a simplified model of the Schmitt oscillator used to help familiarize the user with its operation. Figure 7 shows typical internal oscillator frequency versus capacitance at 5 volts and $25^{\circ} \mathrm{C}$.

| $C(p F)$ | $f(M H z)$ | $C(p F)$ | $f(M H z)$ |
| :---: | :---: | :---: | :---: |
| 18 | $1.0-3.0$ | 218 | $0.148-.40$ |
| 38 | $0.65-2.0$ | 318 | $0.111-.25$ |
| 48 | $0.54-1.6$ | 409 | $0.107-.23$ |
| 68 | $0.38-1.1$ | 528 | $0.072-.17$ |
| 118 | $0.26-.75$ | 1018 | $0.040-.10$ |

FIGURE 7. TYPICAL OSCILLATOR FREQUENCY vs. CAPACITANCE AT $V_{D D}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

When measuring the oscillator, probe capacitance will affect frequency. An alternative to direct frequency measurement of the oscillator input is to measure the interval between successive interrupts in modes 1 and 2.


FIGURE 8. EQUIVALENT CIRCUIT FOR OSCILLATOR INPUT

## Applications Examples

The following code samples are based on a CDP68HC05 processor. The listings were generated with the Harris HASM5 assembler for the CDP68HC05 processor. The examples are based on a system which has CE of the

A2 connected to PAO of the CDP68HCO5. Some of the fundamental SPI communication routines called by the examples are shown first.

## SPI Communication Routines



## CDP68HC68A2



## Running the A2 in Mode 1

|  |  | *************************************************************** |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | ${ }^{*}$ File: | A2MODE1.S |  |
|  |  | * | Demo program for 68HC68A2 in Mode 1 |  |
|  |  | * Date: | Mon 09-24-1990 |  |
|  |  | **************** | ************************************** | ****** |
|  |  | \#include | HCA2.inc | ;common routines |
| 0100 |  | ************* Main routine to set Mode 1 and read each channel 1 time |  |  |
|  |  | Section | code,\$0100 |  |
| 0100 | CD0412 | main jsr | Initialize_A2 | ;turn on PAO |
| 0103 | CD0400 | jsr | Set_A2_SPI_Mode | ;Setup the 68HCO5 SPI control |
|  |  | DoConversions |  |  |
| 0106 | CD040D | jsr | Select_A2 | ;Set the A2's CE |
| 0109 | A690 | Ida | \#A2__MSR+A2__Write | ;Send Address/Control Byte to... |
| 010B | CD0405 | jsr | SPI__xmit | ;write to the A2's MSR <br> ;Select Mode 1 and internal clock |
| 010E | A629 | Ida | \#A2_notEXT+A2_Mode1+A2_M8 | ;and 8-bit mode |
| 0110 | CD0405 | jsr | SPI_xmit | ;send to MSR (A2 increments to CSR) |
| 0113 | A6FF | Ida | \#\$FF | ;select all the analog inputs |
| 0115 | CD0405 | jsr | SPI_xmit | ;send to CSR (A2 increments to SAR) |
| 0118 | A690 | Ida | \#A2__ENC+A2_SAE | ;jam CAR to 0 and start first conversion |
| 011A | CD0405 | jsr | SPI_xmit | ;send to SAR |
|  |  | ReadResults |  |  |
| 011D | AEOO | Idx | \#0 | ;set $X$ to first channel number |
|  |  | ReadLoop |  |  |
| 011F | CD0136 | jsr | Mode1__poll | ;wait until conversion complete |
| 0122 | CD040D | jsr | Select_A2 | ;Set the A2's CE |
| 0125 | 9F | txa |  | ;get the current channel number |
| 0126 | 48 | Isla |  | ;shift it left to form Address/Control |
| 0127 | CD0405 | jsr | SPI_xmit | ;Byte to read the Data Register, then.. |
| 012A | CD0405 | jsr | SPI_xmit | ;read the Data Register and start next... ;conversion |
|  |  | ; |  | ;do something with the read data |
|  |  | ; |  |  |
|  |  | ; |  | ; |
|  |  | ; |  | ; |
| 012D | 5C | incx |  | ;increment the channel number |
| 012E | 9F | txa |  | ;check if all done |
| 012F | A108 | cmp | \#8 |  |
| 0131 | 25EC | blo | ReadLoop | ;if not, then read another channel |
|  |  | Finis |  |  |
| 0133 | 1100 | bclr | HC68A2,PortA | ;deselect the A2 |
| 0135 | 81 | rts |  |  |
|  |  | ************* | Routine to poll A2's Status Register |  |
|  |  | Mode1__poll |  |  |
| 0136 | CD040D | jsr | Select_A2 | ;deselect and select A2 |
| 0139 | A613 | Ida | \#A2_SR | ;Send Address/Control Byte. . |
| 013B | CD0405 | jsr | SPI_xmit | ;to read the Status Register |
|  |  | Mode1__waitloop |  |  |
| 013E | CD0405 | jsr | SPI__xmit | ;Read the SR |
| 0141 | B507 | bit | A2__INT |  |
| 0143 | 27F9 | beq | Mode1__waitloop | ;loop until INT flag in SR is true |
| 0145 | 81 | rts |  |  |

## Running the A2 in Mode 2

|  |  | ************************************************************** |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | * File: |  | A2MODE2.S |  |
|  |  |  |  | Demo program for 68HC68A2 in Mode |  |
|  |  | * ${ }^{\text {a }}$ |  |  |  |
|  |  | * Date: |  | Mon 09-24-1990 |  |
|  |  | *************************************************************** |  |  |  |
|  |  | \#inclu |  | HCA2.inc | ;common routines |
| 0100 |  | ************* Main routine to set Mode 2 and read each channel 1 time |  |  |  |
|  |  | Section code,\$01 |  |  |  |
| 0100 | CD0412 | main | jsr | Initialize_A2 | ;turn on PAO |
| 0103 | CD0400 |  | jsr | Set_A2_SPI_Mode | ;Setup the 68HC05 SPI control |
|  |  | DoConversions |  |  |  |
| 0106 | CD040D |  | jsr | Select__A2 | ;Set the A2's CE |
| 0109 | A690 |  | Ida | \#A2__MSR+A2_-Write | ;Send Address/Control Byte to... |
| 010B | CD0405 |  | jsr | SPI_xmit | ;write to the A2's MSR |
| 010E | A62A |  | Ida | \#A2 notEXT+A2 Mode2+A2 M8 | ;Select Mode 2 and internal clock ;and 8-bit mode |
| 0110 | CD0405 |  | jsr | SPI__xmit | ;send to MSR (A2 increments to CSR) |
| 0113 | A6FF |  | Ida | \#\$FF | ;select all the analog inputs |
| 0115 | CD0405 |  | jsr | SPI_xmit | ;send to CSR (A2 increments to SAR) |
| 0118 | A690 |  | Ida | \#A2__ENC+A2_SAE | ;jam CAR to 0 and start first conversion |
| 011A | CD0405 |  | jsr | SPI_xmit | ;send to SAR |
|  |  | ReadResults |  |  |  |
| 011D | CD0133 |  | jsr | Mode2__poll | ;wait until all conversions complete |
| 0120 | CD040D |  | jsr | Select_A2 | ;Set the A2's CE |
| 0123 | A600 |  | Ida | \#0 | ;send Address/Control Byte to... |
| 0125 | CD0405 |  | jsr | SPI__xmit | ;read channel 0 |
| 0128 | AE08 |  | Idx | \#8 | ;use X as loop counter |
|  |  | ReadLoop |  |  |  |
| 012A | CD0405 |  | jsr | SPI__xmit | ;read the Data Register |
|  |  |  | ; |  | ;do something with the read data |
|  |  |  | ; |  | ; |
|  |  |  | ; |  | ; |
|  |  |  | ; |  |  |
| 012D | 5A |  | decx |  | ;decrement the loop counter |
| 012E | 26FA |  | bne | ReadLoop | ;if not done read another channel |
|  |  | Finis |  |  |  |
| 0130 | 1100 |  | bclr | HC68A2,PortA | ;deselect the A2 |
| 0132 | 81 |  | rts |  |  |
|  |  | ******* | ***** | Routine to poll A2's Status Register |  |
|  |  | Mode2_poll |  |  |  |
| 0133 | CD040D |  | jsr | Select__A2 | ;deselect and select A2 |
| 0136 | A613 |  | Ida | \# 2 2__SR | ;Send Address/Control Byte. . |
| 0138 | CD0405 |  | jsr | SPI__xmit | ;to read the Status Register |
|  |  | Mode2__waitloop |  |  |  |
| 013B | CD0405 |  | jsr | SPI_xmit | ;Read the SR |
| 013E | B506 |  | bit | A2_ACC |  |
| 0140 | 27F9 |  | beq | Mode2__waitloop | ;loop until ACC flag in SR is true |
| 0142 | 81 |  | rts |  |  |


| Running the A2 in Mode 3 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| *************************************************************** |  |  |  |  |
|  |  | * File: A2MODE3.S |  |  |
|  |  | * | Demo program for 68HC68A2 in Mode 3 |  |
|  |  | * |  |  |
|  |  | * Date: Mon 09-24-1990 |  |  |
|  |  | \#include | HCA2.inc | ;common routines |
| 0100 |  | ************* Main routine to set Mode 3 and read each channel 1 time |  |  |
|  |  | Section code,\$0100 |  |  |
| 0100 | CD0412 | main jsr | Initialize_A2 | ;turn on PAO |
| 0103 | CD0400 | jsr | Set_A2_SPI_Mode | ;Setup the 68HC05 SPI control |
|  |  | DoConversions |  |  |
| 0106 | CD040D | jsr | Select_A2 | ;Set the A2's CE |
| 0109 | A690 | Ida | \#A2__MSR+A2__Write | ;Send Address/Control Byte to... |
| 010B | CD0405 | jsr | SPI_xmit | ;write to the A2's MSR |
|  |  |  |  | ;Select Mode 3 and internal clock |
| 010E | A62B | Ida | \#A2__notEXT+A2_Mode3+A2_M8 | ;and 8-bit mode |
| 0110 | CD0405 | jsr | SPI__xmit | ;send to MSR (A2 increments to CSR) |
| 0113 | A6FF | Ida | \# \$FF | ;select all the analog inputs |
| 0115 | CD0405 | jsr | SPI__xmit | ;send to CSR (A2 increments to SAR) |
| 0118 | A690 | Ida | \#A2__ENC+A2_SAE | ;jam CAR to 0 and start first conversion |
| 011A | CD0405 | jsr | SPI_xmit | ;send to SAR |
|  |  | StopConversions |  |  |
| 011D | CD0156 | jsr | Mode3_poll | ;wait until all channels converted... ;at least one time |
| 0120 | CDO40D | jsr | Select_A2 | ;Set the A2's CE |
| 0123 | A692 | Ida | \#A2__Write+A2__SAR | ;send Address/Control Byte to... |
| 0125 | CD0405 | jsr | SPI__xmit | ;write to the SAR |
| 0128 | A600 | Ida | \#0 | ;Set SAR to 00 to stop conversions |
| 012A | CD0405 | jsr | SPI__xmit |  |
| 012D | CD0150 | jsr | ConversionDelay | ;Wait for last conversion to finish |
|  |  | JamCAR |  | ;We don't know where the CAR stopped... |
| 0130 | CD040D | jsr | Select_A2 | ;so, set the A2's CE, then... |
| 0133 | A692 | Ida | \#A2__Write+A2__SAR | ;send Address/Control Byte to... |
| 0135 | CD0405 | jsr | SPI__xmit | ;write to the SAR |
| 0138 | A610 | Ida | \#A2_SAE | ; Jam the CAR to 0 |
| 013A | CD0405 | jsr | SPI__xmit |  |
|  |  | ReadResults |  |  |
| 013D | CD040D | jsr | Select_A2 | ;Set the A2's CE |
| 0140 | A600 | Ida | \#0 | ;send Address/Control Byte to... |
| 0142 | CD0405 | jsr | SPI__xmit | ;read channel 0 |
| 0145 | AE08 | 1 dx | \#8 | ; use X as loop counter |
|  |  | ReadLoop |  |  |
| 0147 | CD0405 | jsr | SPI__xmit | ;read the Data Register |
|  |  | ; |  | ;do something with the read data |
|  |  | ; |  |  |
|  |  | ; |  | ; |
|  |  | - |  |  |
| 014A | 5A | decx |  | ;decrement the loop counter |
| 014B | 26FA | bne | ReadLoop | ;if not done read another channel |
|  |  | Finis |  |  |
| 014D | 1100 | bclr | HC68A2,PortA | ;deselect the A2 |
| 014F | 81 | rts |  |  |

## Summary of CDP68HC68A2 Registers

Address/Control Byte

| $\overline{\mathrm{R}} / \mathrm{W}$ | - | - | A 4 | A 3 | A 2 | A 1 | A 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

$\overline{\mathrm{R}} / \mathrm{W}: \quad 0=$ read
$1=$ write

## Mode Select Register (MSR)

Address/Control: (R/W)0010000-\$10
Read/Write: Yes

| - | - | $\overline{\mathrm{EXT}}$ | VR | M 8 | IE | M 1 | M 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

EXT: $\quad 0=$ external oscillator
1 = internal, one-pin oscillator
VR: $\quad 0=V_{D D}$ is positive reference
$1=$ AlO is positive reference
M8: $\quad 0=10$-bit Mode
$1=8$-bit Mode
IE: $\quad 0=\operatorname{INT}$ pin held in high impedance
$1=$ INT pin is active
M1,M0: 00 = Idle Mode
$01=$ Single Conversion
10 = Single Scan
11 = Continuous Scan
Channel Select Register (CSR)
Address/Control: (R/W)0010001 - \$11
Read/Write: Yes

| C7 | C6 | C5 | C4 | C3 | C2 | C1 | C0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Starting Address Register (SAR)
Address/Control: (R/W)0010010-\$12
Read/Write: Yes

| ENC | - | - | SAE | CA2 | CA1 | CAO | $\bar{H} / L$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

ENC: $0=$ disable conversions
1 =enable conversions
SAE: $0=$ ignore CA2, CA1, and CAO
1 = jam CAR with CA2, CA1, and CAO
CA2, 3 bit number to jam into CAR when
CA1, $S A E=1$
CAO
$\overline{\mathrm{H}} / \mathrm{L}$ : $\quad$ This bit should always be set to 0
$0=$ High Data Register
1 = Low Data Register

Status Register (SR)
Address/Control: 00010011 - \$13
Read/Write: Read Only

| $\overline{\mathrm{INT}}$ | ACC | CIP | 0 | CA2 | CA1 | CAO | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

INT: $\quad 1=$ Interrupt condition has occurred
ACC: $1=$ All Conversions Complete
CIP: $\quad 1=$ Conversion $\ln$ Progress
CA2, Value of CAR
CA1,
CAO

## Data Registers

Address/Control: $0000000(\overline{\mathrm{H}} / \mathrm{L})$ to $0000111(\overline{\mathrm{H}} / \mathrm{L})$ \$00 to \$0F
Read/Write: Read Only

## High

$\bar{H} / L=0$

| DV | DOV | 0 | 0 | 0 | 0 | D9 | D8 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 |  |  |  |  |  |  |  |  | 5 | 4 | 3 | 2 | 0 |

Low
$\bar{H} / L=1$

HARRIS

## Features

- Fully Static Operation
- Operating Voltage Range 3-6V
- Compatible with Harris/Motorola SPI Bus
- 2 External Address Pins Tied to VDD or VSS to Allow Up to 4 Devices to Share the Same Chip Enable
- Versatile Bit-Set and Bit-Clear Capability
- Accepts Either SCK Clock Polarity - SCK Voltage Level is Latched When chip Enable Goes Active
- All Inputs are Schmitt-Trigger
- 8-Bit I/O Port - Each Bit can be Individually Programmed as an Input or Output Via an 8-Bit Data Direction Register
- Programmable On Board Comparator
- Simultaneous Transfer of Compare Information to CPU During Read or Write - Separate Access Not Required


## Pinout

PACKAGE TYPES D, E AND M TOP VIEW


## Description

The single port I/O is a serially addressed 8 bit Input/Output port that allows byte or individual bit control. It consists of three registers, an output buffer and control logic. Data is shifted in and out of the port via a shift register that utilizes the SPI (Serial Peripheral Interface) bus. The I/O port data flow is controlled by the Data Direction Register and data is stored in the Data Register that outputs or senses the logic levels at the buffered I/O pins. All inputs, including the serial interface are Schmitt triggered. The device also features a compare function that compares the data register and port
pin values for 4 programmable conditions and sets a software accessible flag if the condition is satisfied. The user also has the option of bit-set or bit-clear when writing to the data register.

The CDP68HC68P1 is supplied in 16 lead, hermetic, dual in line sidebrazed ceramic ( $D$ suffix), 16 lead dual in line plastic (E suffix) and 16 lead, surface mount, (small outline), (M suffix) packages.

RECOMMENDED OPERATING CONDITIONS AT TA $=-40^{\circ}$ to $+85^{\circ} \mathrm{C}$
For maximum rellability, operating conditions should be selected so that operation is always within the following ranges:



Fig. 1 - Single port I/O block diagram.


Fig. 2 - Single port I/O.

STATIC ELECTRICAL CHARACTERISTICS AT $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$, Except as Noted

| CHARACTERISTIC |  | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. ${ }^{\text {- }}$ | MAX. |  |
| Standby Device Current | Iods |  | - | - | 1 | 15 | $\mu \mathrm{A}$ |
| Output Voltage High Level | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V}$ | 2.7 | - | - | V |
| Output Voltage Low Level | VoL | $\mathrm{l}_{\mathrm{OL}}=0.4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V}$ | - | - | 0.3 |  |
| Input Voltage D0-D7 |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| Positive Trigger Threshold | $V_{P}$ | - | 1.85 | - | 2.4 |  |
| Negative Trigger Threshold | $\mathrm{V}_{\mathrm{N}}$ | - | 0.85 | - | 1.35 |  |
| Hysteresis | $\mathrm{V}_{\mathrm{IH}}$ | - | 0.85 | - | 1.25 |  |
| ```Input Voltage ID0, ID1, MOSI, SCK, \(\overline{C E}\) Positive Trigger Threshold``` |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  | 1.3 | - | 1.9 |  |
| Negative Trigger Threshold | $\mathrm{V}_{\mathrm{N}}$ | - | 0.8 | - | 1.2 |  |
| Hysteresis | $\mathrm{V}_{\mathrm{IH}}$ | - | 0.5 | - | 0.95 |  |
| Input Leakage Current | In | - | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| 3-State Output Leakage Current | lout | - | - | - | $\pm 10$ |  |
| Operating Device Current | loper \# | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL, }}, \mathrm{V}_{\text {IH }}$ | - | 0.1 | 1 | mA |
| Input Capacitance | $\mathrm{Cin}_{\text {IN }}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 4 | 6 | pF |

- Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$. \# Outputs open circuited; cycle time $=$ Min. $t_{\text {cycle }}$, duty $=100 \%$.

STATIC ELECTRICAL CHARACTERISTICS AT $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, Except as Noted

| CHARACTERISTIC |  | CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. ${ }^{\text {- }}$ | MAX. |  |
| Standby Device Current | lods |  | - | - | 1 | 15 | $\mu \mathrm{A}$ |
| Output Voltage High Level | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{l}_{\text {OH }}=-1.6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | 3.7 | - | - | V |
| Output Voltage Low Level | V OL | $\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}, \mathrm{~V}_{\text {DO }}=4.5 \mathrm{~V}$ | - | - | 0.4 |  |
| Output Voltage High Level | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{l}_{\text {OH }} \leq 20 \mu \mathrm{~A}, \mathrm{~V}_{\text {DD }}=4.5 \mathrm{~V}$ | 4.4 | - | - |  |
| Output Voltage Low Level | V OL | loL $\leq 20 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | - | - | 0.1 |  |
| Input Voltage D0-D7 <br> Positive Trigger Threshold |  | - | 2.15 | - | 3.05 |  |
| Negative Trigger Threshold | $\mathrm{V}_{\mathrm{N}}$ | - | 1.35 | - | 2 |  |
| Hysteresis | $\mathrm{V}_{\mathrm{H}}$ | - | 0.8 | - | 1.2 |  |
| Input Voltage IDO, ID1,MOSI, SCK, $\overline{C E}$ Positive Trigger Threshold | $V_{P}$ | - | 3.15 | - | 3.85 |  |
| Negative Trigger Threshold | $\mathrm{V}_{\mathrm{N}}$ | - | 1.7 | - | 2.25 |  |
| Hysteresis | $\mathrm{V}_{\mathrm{IH}}$ | - | 1.3 | - | 1.7 |  |
| Input Leakage Current | In | - | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| 3-State Output Leakage Current | lout | - | - | - | $\pm 10$ |  |
| Operating Device Current | loper\# | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}, \mathrm{V}_{\text {IH }}$ | - | 0.2 | 2 | mA |
| Input Capacitance | $\mathrm{Cin}_{\text {I }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 4 | 6 | pF |

- Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$. \# Outputs open circuited; cycle time $=$ Min. $t_{\text {cycle }}$, duty $=100 \%$.


92CS-40397
NOTE:
CPOL AND CPHA ARE BITS IN THE CDP68HC05C4 and CDP68HC05D2 MCU CONTROL REGISTER AND DETERMINE INACTIVE CLOCK POLARITY AND PHASE. CPHA MUST ALWAYS EQUAL. 1

Fig. 3 - Data transfers utilizing clock input.

## Introduction

The single port I/O is serially accessed via a 3 wire plus chip enable synchronous bus. It features 8 data pins that are programmed as inputs or outputs. Serial access consists of a two-byte operation. The first byte shifted in is the control byte that configures the device. The second byte transferred is the data byte that is read from or written to the data register or data direction register. This data byte can also be programmed to act as a mask to set or clear individual bits.

## Functional Description

The single port I/O consists of three byte-wide registers, (data direction, data and shift) an input/output buffer and control logic circuitry. (See fig. 1, block diagram). Data is transferred between the I/O data and data direction registers via the shift register. Once the I/O port is selected, the first byte shifted in to the shift register is the control byte that register selects, (the Data or Data direction register), determines data transfer direction (read or write) and sets the compare feature and function (mask or data) of the byte immediately following the control byte, the data byte. (See Addressing the Single Port I/O) Each bit of the data register may be individually programmed as an input or output. A logic low in a data direction bit programs that pin as an input, a logic high makes it an output. A read operation of data register pins programmed as inputs reflects the current logic level present at the buffered port pins. A read operation of those data register pins programmed as outputs indicates the last value written to that location. At power-up, all port
pins are configured as unterminated inputs. Two chip identify pins are used to allow up to 4 I/O ports to share the same chip enable signal. The first two bits shifted in are compared with the hardwired levels at the chip identify pins to enable the selected I/O for serial data transfer. Note that when chip enable becomes true, the compare flag is latched for all devices sharing the same chip enable.

## Compare Function

The value of a port pin (D0-D7), configured as an input, is compared with the corresponding bit value (DR0-DR7) stored in the Data Register. Pins configured as outputs are assumed to have the same value as the corresponding bit stored in the Data Register. The compare function is programmed via C01 and C00 (CM1, CM0) of the Address Byte. The following values for CM1 and CM0 will sense one of four separate conditions:

| CM1 | CMO | Condition |
| :---: | :---: | :--- |
|  |  |  |
| 0 | 0 | - at least one non-match |
| 0 | 1 | - all match |
| 1 | 0 | - all are non-match |
| 1 | 1 | - at least one match |

The compare flag is set to one when the programmed condition is satisfied. Otherwise, the flag is cleared to zero. The compare flag is latched when the device is enabled (a transition of CE from "High" to "Low").

## Data Format

During write operations, the data byte that follows the control byte is normally the data word that is transferred to the data or data direction register. Control bits 2 and 3 (DF0
and DF1) change the interpetation of this data as listed below. Note that one or more bits can be set or cleared in either register without having to write to bits not requiring change.

C03 C02
DF1 DF0
$0 \quad \mathrm{X} \quad$ Data following the control word will be written to the selected register. Data following the control word is a mask. Those bits which are a 1 will cause that register flip-flop to be cleared to 0 . Those which are a 0 will cause that register flip-flop to be unchanged.
11 Data following the control word is a mask. Those bits which are a 1 will cause that register flip-flop to be set to 1 ; those which are a 0 will cause that register flip-flop to be unchanged.
for example,

| CONTROL | DATA | PREVIOUS <br> REGISTER <br> VALUE | NEW <br> REGISTER <br> VALUE |
| :---: | :---: | :---: | :---: |
| C07 C06 C05 1 0 X C01 C00 | 11110000 | 10101010 | 11110000 |
| C07 C06 C05 1 1 1 C01 C00 | 11110000 | 10101010 | 11111010 |
| C07 C06 C05 1 1 O C01 C00 | 11110000 | 10101010 | 00001010 |
| C07 C06 C05 1 1 X C01 C00 | 00000000 | 10101010 | 10101010 |
|  |  |  |  |
| X Don't Care |  |  |  |

## Addressing the Single Port I/O

The Serial Peripheral Interface (SPI) utilized by the I/O Port is a serial synchronous bus for control and data transfers. It consists of a SCK clock input pin that shifts data out of the I/O port (MISO, MASTER IN, SLAVE OUT) and latches data presented at the input pin, MOSI (master out, slave in). Data is transferred most significant bit first. There is one SCK clock for each bit transferred and bits are transferred in groups of eight.

When the I/O port is selected by bringing the chip enable pin low, the logic level at the SCK input is sampled to determine the internal latching and shift polarity for input and output signals on the SPI. (See Fig. 3).
The first byte shifted in when the chip is selected is always the control byte followed by one or more bytes that become data or a mask for the data and data direction register. As the control byte is being shifted in one the MOSI line, data on the MOSI line shifts out. (See Fig. 4).


Fig. 4 - Control byte.

C07 (ID1), C06 (ID0): Chip-Identify bits
C05 (RS): Register Select. When RS is low, the data register is selected. When RS is high, the Direction Register is selected.
C04 ( $\overline{\mathrm{R}} / \mathrm{W}$ ): $\overline{\text { Read/Write. Low when data is to be transferred }}$ from the SPI I/O to the CPU (read) and high when the I/O is receiving data from the CPU (write).

C03 (DF1), C02 (DF0): Data Format Bits. These have meaning only when $\bar{R} / W$ is high. During a write operation, DF1 and DF0 control how the byte following the control word is interpreted. See "DATA FORMAT".

C01 (CM1), C00(CM0): Compare Mode Select. These bits select one of four events which will set the internal Condition Flag. (See "COMPARE OPERATION")

## Read Operation

During a read operation, the CPU transfers data from the I/O by first sending a control byte on the MOSI line while the
chip-selected I/O serids compare information followed by one or more data bytes on the MISO line.


Fig. 5 - Read bytes.
The selected register will be continuously read if $\overline{C E}$ is held low after the first data byte is shifted out.

## Write Operation

During a write operation, the data byte follows the control byte for the selected register. While this byte is being shifted in, old data from that register is shifted out. If CE remains
low after the data byte is shifted in, MISO becomes high impedance and the new data is placed in the selected register.


At the time the eighth data bit is strobed into the data pins (D0-D7) will change as indicated in Fig. 7.

Fig. 6 - Write bytes.


Fig. 7 - Port-pin data changes.

## Pin Description

ID0, ID1
Chip identify pins, normally tied to $V_{\text {Dd }}$ or $V_{\text {ss. }}$. The 4 possible combinations of these pins allow $4 \mathrm{I} /$ Os to share a common chip enable. When the levels at these pins match those of the identify bits in the control word, the serial bus is enabled. The chip identify pins will retain their previous logic state if the lines driving them become $\mathrm{Hi}-\mathrm{Z}$.

## MISO

Master-in, Slave out pin. Data bytes are shifted out at this pin most significant bit first. When the chip enable signal is high, this pin is $\mathrm{Hi}-\mathrm{Z}$.

## MOSI

Master-out, Slave in pin. Data bytes are shifted in at this pin most significant bit first. This pin will retain its previous logic state if its driving line becomes $\mathrm{Hi}-\mathrm{Z}$.

## SCK

Serial clock input. This input causes serial data to be latched from the MOSI input and shifted out on the MISO output.

## $\overline{\mathbf{C E}}$

A negative chip enable input. A high to low transition on this pin latches the inactive SCK polarity and compare flag and indicates the start of a data transfer. The serial interface logic is enabled only when CE is low. This pin will retain its previous logic state if its driving line becomes $\mathrm{Hi}-\mathrm{Z}$.

## D0-D7

I/O Port pins. Individual programmable inputs or outputs.

## $V_{D D}$ and $V_{S s}$

Positive and negative power supply line.
All pins except the power supply lines and MISO have Schmitt-trigger buffered inputs.

DYNAMIC ELECTRICAL CHARACTERISTICS - BUS TIMING $V_{D D} \pm 10 \%, V_{s s}=0 \mathrm{~V} \mathrm{dc}, \mathrm{T}_{\mathrm{A}}=-\mathbf{4 0} 0^{\circ}$ to $+\mathbf{8 5} 5^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=\mathbf{2 0 0} \mathrm{pF}$. See Figs. 8 and 9.

| CHARACTERISTIC |  | LIMITS (ALL TYPES) |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  |  |
|  |  | MIN. | MAX. | MIN. | MAX. |  |
| Chip Enable Set-Up Time | tevcv | 200 | - | 100 | - | ns |
| Chip Enable after Clock Hold Time | tcvex | 250 | - | 125 | - |  |
| Clock Width High | twH | 400 | - | 200 | - |  |
| Clock Width Low | $t_{\text {wL }}$ | 400 | - | 200 | - |  |
| Data In to Clock Set-Up Time | tovcv | 200 | - | 100 | - |  |
| Data In after Clock Hold Time | tcvox | 200 | - | 100 | - |  |
| Clock to Data Propagation Delay | tcvov | - | 200 | - | 100 |  |
| Chip Disable to Output High Z | texaz | - | 200 | - | 100 |  |
| Output Rise Time | $\mathrm{tr}_{\text {r }}$ | T | 200 | - | 100 |  |
| Output Fall Time | $t_{t}$ | - | 200 | - | 100 |  |
| Clock to Data Out Active | tcvax | - | 200 | - | 100 |  |
| Clock Recovery Time | $t_{\text {REC }}$ | 200 | - | 200 | - |  |



92CM-40398

Fig. 8 - Write cycle timing waveforms.

## CDP68HC68P1




Fig. 9 - Read cycle timing waveforms.

CDP68HC68P2

## Features

- Eight Open Collector Drivers Capable Of Driving Up To 0.5A Per Output.
- Transient Protection
- Current Limiting
- Individual Output Latch
- Individual Fault Unlatch
- Individual Fault Feedback
- Common Reset Line
- High Voltage Power BiMOS
- Automotive Temperature Range
- For Inductive or Lamp Loads

Pinout
PACKAGE TYPE Z TOP VIEW


## Description

The CDP68HC68P2 is a logic controlled, eight channel octal serial solenoid driver. The serial peripheral interface (SPI) utilized by the CDP68HC68P2 is a serial synchronous bus compatible with Harris CDP68HCO5, or equivalent, microcomputers. The functional diagram for the CDP68HC68P2 is shown in Figure 1. Each of the open collector output drivers has individual protection for over voltage and over current; each output channel has separate output latch control. Under normal ON conditions, each output driver is in a low, saturation state. Comparators in the diagnostic circuitry monitor the output drivers to determine if an out of saturation condition exists. If a comparator senses a fault, the respective output driver is unlatched. In
addition, over current protection is provided with current limiting in each output, independent of the diagnostic feedback loop.

The CDP68HC68P2 is fabricated in a Power BiMOS IC process, and is intended for use in automotive and other applications having a wide range of temperature and electrical stress conditions. It is particularly suited for driving lamps, relays, and solenoids in applications where low operating power, high breakdown voltage, and high output current at high temperatures is required.
The CDP68HC68P2 is supplied in a 15 lead Power SIP package (Z suffix).

Block Diagram


FIGURE 1. BLOCK DIAGRAM OF THE CDP68HC68P2 OCTAL DRIVER WITH SPI (SERIAL PERIPHERAL INTERFACE) BUS

```
Absolute Maximum Ratings
DC Logic Supply, VDD . . . . . . . . . . . . . . . . . . . . -0.7V to 7V
Output Voltage, VO . . . . . . . . . . . . . . . . . . . . . . . -0.7V to 32V
Input Voltage, VIN . . . . . . . . . . . . . . . . . . . . . . . . . . . 7V Max
Operating Junction . . . . . . . . . . . . . . . . . . -400
Temperature Range, TJ
Storage Temperature Range, TSTG .... . -550}\textrm{C}\mathrm{ to +150}\mp@subsup{}{}{\circ}\textrm{C
Lead Temperature (During Soldering) . . . . . . . . . . . +265*}\mp@subsup{}{}{\circ}\textrm{C
At a distance 1/16 \pm 1/32 inch
(1.59 \pm0.79mm) from case for 10s max
```


## Thermal Characteristics

Thermal Resistance Junction-Case, . . . . . . . . $+3^{\circ} \mathrm{C} / \mathrm{W}$ Max
RTH J-CASE
Thermal Resistance Junction-Ambient . . . . . $+35^{\circ} \mathrm{C} / \mathrm{W}$ Max
RTH J-AMB

Electrical Characteristics $V_{D D}=5 \mathrm{~V} \pm 5 \% . T J=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; Unless Otherwise Specified

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDD | Quiescent Supply Current | All Outputs ON, 0.5A Load Per Output $\begin{aligned} & \mathrm{T}_{\mathrm{J}}=+150^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{J}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C} \end{aligned}$ | - | $\begin{aligned} & 120 \\ & 200 \\ & 250 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {OC }}$ | Output Clamping Voltage | LLOAD $=0.5 \mathrm{~A}$, Output Programmed OFF | 30 | 40 | V |
| EOC | Output Clamping Energy | LLOAD $=0.5 \mathrm{~A}$, Output ON | 20 | - | mJ |
| Ioleak | Output Leakage Current | Output Programmed OFF $\begin{aligned} & V_{O}=24 V \\ & V_{O}=14 V \\ & V_{O}=5 \mathrm{~V} \end{aligned}$ | - | $\begin{array}{r} 1.0 \\ 500 \\ 200 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| $\mathrm{V}_{\text {SAT }}$ | Output Saturation Voltage | Output Programmed ON <br> ${ }^{\prime}$ LOAD $=0.5 \mathrm{~A}$ <br> ${ }^{\text {LOAD }}=0.75 \mathrm{~A}$ <br> LOAD $=1.0 A^{*}$ | - | $\begin{gathered} 0.5 \\ 1.25 \\ 2.0 \end{gathered}$ | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| IO LIMIT | Output Current Limit | Output Programmed ON, $\mathrm{V}_{\text {OUT }}>3 \mathrm{~V}$ | 1.05 | - | A |
| ${ }^{\text {tP }}$ HL | Turn-On Delay | $1 \mathrm{O}=500 \mathrm{~mA}$, No Reactive Load | - | 10 | $\mu \mathrm{s}$ |
| tpl. | Turn-Off Delay | $\mathrm{I}_{\mathrm{O}}=500 \mathrm{~mA}$, No Reactive Load | - | 10 | $\mu \mathrm{s}$ |
| V OREF | Fault Reference Voltage | Output Programmed ON, Fault Detected if $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\text {OREF }}$ | 1.62 | 1.98 | V |
| tud | Fault Reset Delay (After CEL to H Transition) | See Figure 2 | 75 | 250 | $\mu \mathrm{s}$ |
| V OFF | Output OFF Voltage | Output Programmed OFF, Output Pin Floating | - | 1.0 | V |
| LOGIC INPUTS (MOSI, $\overline{\mathrm{CE}}, \mathrm{SCK}$ And $\overline{\text { RESET }}$ ) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{T}}$ - | Threshold Voltage at Falling Edge | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ | 0.2V ${ }^{\text {DD }}$ | - | V |
| $\mathrm{V}_{\mathrm{T}+}$ | Threshold Voltage at Rising Edge | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ | - | $0.7 \mathrm{~V}_{\text {DD }}$ | V |
| $\mathrm{V}_{\mathrm{H}}$ | Hysteresis Voltage | $\mathrm{V}_{\mathrm{T}+}-\mathrm{V}_{\mathrm{T}-}$ | 0.85 | 2.25 | V |
| 1 | Input Current | $\mathrm{V}_{\mathrm{DD}}=5.50 \mathrm{~V}, 0<\mathrm{V}_{1}<\mathrm{V}_{\mathrm{DD}}$ | -10 | +10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | Input Capacitance | $0<V_{1}<V_{D D}$ | - | 20 | pF |
| LOGIC OUTPUT (MISO) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{I}^{\mathrm{OL}}=1.6 \mathrm{~mA}$ | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | ${ }^{1} \mathrm{OH}=0.8 \mathrm{~mA}$ | $\begin{gathered} V_{D D} \\ -1.3 V \end{gathered}$ | - | V |
| IOL | Output Tristate Leakage Current | $0<V_{O}<V_{D D}, \overline{C E}$ Pin Held High, $v_{C C}=5.25 \mathrm{~V}$ | -10 | 10 | $\mu \mathrm{A}$ |
| Cout | Output Capacitance | $0<V_{O}<V_{D D}, \overline{C E}$ Pin Held High | - | 20 | pF |

[^29]Serial Peripheral Interface Timing (See Figure 2)

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| foper | Operating Frequency |  | D.C. | 1.0 | MHz |
| (1) ${ }^{\text {t }} \mathrm{CYC}$ | Cycle Time |  | 1.0 | - | $\mu \mathrm{s}$ |
| (2) tLEAD | Enable Lead Time |  | - | 1000 | ns |
| (3) tLAG | Enable Lag Time |  | - | 1000 | ns |
| (4) ${ }_{\text {w }}$ SCKH | Clock HIGH Time |  | 410 | - | ns |
| (5) ${ }^{\text {wSCKKL }}$ | Clock LOW Time |  | 410 | - | ns |
| (6) tsu | Data Setup Time |  | 100 | - | ns |
| (7) $\quad t_{H}$ | Data Hold Time |  | 100 | - | ns |
| (8) $t_{\text {t }}$ (8) | Enable Time |  | - | 1000 | ns |
| (9) tols | Disable Time |  | - | 1000 | ns |
| (10) tV | Data Valid Time |  | - | 360 | ns |
| (11) $\mathrm{t}_{\mathrm{HO}}$ | Output Data Hold Time |  | 0 | - | ns |
| (12) trso | Rise Time (MISO Output) | $\mathrm{V}_{\mathrm{DD}}=20 \%$ to 70\%, $\mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ | - | 150 | ns |
| (12) trsi | Rise Time SPI Inputs (SCK, MOSI, $\overline{\mathrm{CE}}$ ) | $V_{D D}=20 \%$ to $70 \%, C_{L}=200 \mathrm{pF}$ | - | 100 | ns |
| (13) $\mathrm{tfSO}^{\text {f }}$ | Fall Time (MISO Output) | $\mathrm{V}_{\mathrm{DD}}=70 \%$ to $20 \%, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ | - | 150 | ns |
| (13) tfSI | Fall Time SPI Inputs (SCK, MOSI, $\overline{\mathrm{CE}}$ ) | $V_{D D}=70 \%$ to $20 \%, C_{L}=200 \mathrm{pF}$ | - | 100 | ns |



INTERNAL STROBE FOR DATA CAPTURE
FIGURE 2A. DATA AND CLOCK TIMING


FIGURE 2B. SPI TIMING

## Signal Descriptions

Output 0 - Output 7 - Power Output Drivers. The input and output bits corresponding to Output 0 thru Output 7 are transmitted and received most significant bit (MSB) first via the SPI bus. The outputs are provided with current limiting and voltage sense functions for fault indication and protection. The nominal load current for these outputs is 500 mA , with current limiting set to a minimum of 1.05 A . An on chip clamp circuit capable of handling 500 mA is provided at each output for clamping inductive loads.
$\overline{\text { RESET }}$ - Active low reset input. When this input line is low, the shift register and output latches are configured to turn off all output drivers. A power on clear function may be implemented by connecting this pin to VDD with an external resistor, and to VSS with an external capacitor. In any case, this pin must not be left floating.
$\overline{C E}$ - Active low chip enable. Data is transferred from the shift register to the outputs on the rising edge of this signal. The falling edge of $\overline{C E}$ loads the shift register with the output voltage sense bits coming from the output stages. The output driver for the MISO pin is enabled when this pin is low. $\overline{\mathrm{CE}}$ must be a logic low prior to the first serial clock (SCK) and must remain low until after the last (eighth) serial clock cycle. A low level on $\overline{\mathrm{CE}}$ also activates an internal disable circuit used for unlatching output states that are in a fault mode as sensed by an out of saturation condition. A high on $\overline{C E}$ forces MISO to a high impedance state. Also, when $\overline{\mathrm{CE}}$ is high, the octal driver ignores the SCK and MOSI signals.
SCK, MISO, MOSI - See Serial Peripheral Interface (SPI) section in this data sheet.

VDD and VSS - Positive and negative power supply lines.

## Serial Peripheral Interface (SPI)

The Serial Peripheral Interface (SPI) utilized by the CDP68HC68P2 is a serial synchronous bus for control and data transfers. The clock (SCK), which is generated by the microcomputer, is active only during data transfers. In systems using CDP68HC05 family microcomputers, the inactive clock polarity is determined by the CPOL bit in the microcomputer's control register. The CPOL bit is used in conjunction with the clock phase bit, CPHA to produce the desired clock data relationship between the microcomputer and octal driver. The CPHA bit in general selects the clock edge which captures data and allows it to change states. For the CDP68HC68P2, the CPOL bit must be set to a logic zero and the CPHA bit to a logic one. Configured in this manner, MISO (output) data will appear with every rising edge of SCK, and MOSI (input) data will be latched into the shift register with every falling edge of SCK. Also, the steady state value of the inactive serial clock, SCK, will be at a low level. Timing diagrams for the serial peripheral interface are shown in Figure 2.

## SPI Signal Descriptions

MOSI (Master Out/Slave In) - Serial data input. Data bytes are shifted in at this pin, most significant bit (MSB) first. The data is passed directly to the shift register which in turn
controls the latches and output drivers. A logic "0" on this pin will program the corresponding output to be ON, and a logic " 1 " will turn it OFF.

MISO (Master In/ Slave Out) - Serial data output. Data bytes are shifted out at this pin, most signficant bit (MSB) first. This pin is the serial output from the shift register and is tri stated when $\overline{\mathrm{CE}}$ is high. A high for a data bit on this pin indicates that the corresponding output is high. A low on this pin for a data bit indicates that the output is low. Comparing the serial output bits with the previous input bits, the microcomputer implements the diagnostic data supplied by the CDP68HC68P2.
SCK - Serial clock input. This signal clocks the shift register. New MISO (output) data will appear on every rising edge of SCK and new MOSI (input) data will be latched into the shift register on every falling edge of SCK. The SCK phase bit, CPHA, and polarity bit, CPOL, must be set to 1 and 0 , respectively in the microcomputer's control register.

## Functional Description

The CDP68HC68P2 is a low operating power, high voltage, high current, octal, serial solenoid driver featuring eight channels of open collector drivers. The drivers have low saturation voltage and output short circuit protection, suitable for driving resistive or inductive loads such as lamps, relays and solenoids. Data is transmitted to the device serially using the Serial Peripheral Interface (SPI) protocol. Each channel is independently controlled by an output latch and a common RESET line that disables all eight outputs. Byte timing with asynchronous reset is shown in Figure 3. The circuit receives 8 bit serial data by means of the serial input (MOSI), and stores this data in an internal register to control the output drivers. The serial output (MISO) provides 8 bit diagnostic data representing the voltage level at the driver output. This allows the microcomputer to diagnose the condition at the output drivers. The device is selected when the chip enable ( $\overline{\mathrm{CE}}$ ) line is low. When $\overline{\mathrm{CE}}$ is high, the device is deselected and the serial output (MISO) is placed in a tri state mode. The device shifts serial data on the rising edge of the serial clock (SCK), and latches data on the falling edge. On the rising edge of chip enable ( $\overline{\mathrm{CE}}$ ), new input data from the shift register is latched in the output drivers. The falling edge of chip enable ( $\overline{\mathrm{CE}}$ ) transfers the output driver fault information back to the shift register. The output drivers have low ON voltage at rated current, and are monitored by a comparator for an out of saturation condition, in which case the output driver with the fault becomes unlatched and diagnostic data is sent to the microcomputer via the MISO line. A typical microcomputer interface circuit is shown in Figure 4. This circuit is also cascadable with another octal driver.

## Shift Register

The shift register has both serial and parallel inputs and outputs. Serial output and input data are simultaneously transferred to and from the SPI bus. The parallel outputs are latched into the output latch in the CDP68HC68P2 at the end of a data transfer. The parallel inputs jam diagnostic data into the shift register at the beginning of a data transfer cycle.


FIGURE 3. BYTE TIMING WITH ASYNCHRONOUS RESET


FIGURE 4. TYPICAL MICROCOMPUTER INTERFACE WITH THE CDP68HC68P2

## Output Latch

The output latch holds input data from the shift register which is used to activate the outputs. The latch circuit may be cleared by a fault condition (to protect the overloaded outputs), or by the $\overline{\mathrm{RESET}}$ signal.

## Output Drivers

The output drivers provide an active low output of 500 mA nominal with current limiting set to 1.05A to allow for high inrush currents. In addition, each output is provided with a voltage clamp circuit to limit inductive transients. Each output driver is also monitored by a comparator for an out of saturation condition. If the output voltage of an ON output pin exceeds the saturation voltage limit, a fault condition is assumed and the latch driving this output is reset, turning the output off. The output comparators, which also provide diagnostic feedback data to the shift register, contain an internal pulldown current which will cause the cell to indicate a low output voltage if the output is programmed OFF and the output pin is open circuited.

## $\overline{\mathrm{CE}}$ High to Low Transition

When $\overline{\mathrm{CE}}$ is low, the tri-state MISO pin is enabled. On the falling edge of $\overline{C E}$, diagnostic data from the output voltage comparators will be latched into the shift register. If an
output is high, a logic one will be loaded into that bit in the shift register. If the output is low, a logic zero will be loaded. During the time that $\overline{\mathrm{CE}}$ is low, data bytes controlling the output drivers are shifted in at the MOSI pin most significant bit (MSB) first. A logic zero on this pin will program the corresponding output to be ON, and a logic one will turn it OFF.

## $\overline{\text { CE }}$ Low to High Transition

When the last data bit has been shifted into the CDP68HC68P2, the $\overline{\mathrm{CE}}$ pin should be pulled high. At the rising edge of $\overline{\mathrm{CE}}$, shift register data is latched into the output latch and the outputs are activated with the new data. An internal $150 \mu \mathrm{sec}$ delay timer will start at this rising edge to compensate for high inrush currents in lamps and inductive loads. During this period, the outputs will be protected only by the analog current limiting circuits since resetting of the output latches by fault conditions will be inhibited during this time. This allows the device to handle inrush currents immediately after turn on. When the $150 \mu \mathrm{sec}$ delay has elapsed, the output voltages are sensed by the comparators and any out of saturation outputs are latched off. The serial clock input pin (SCK) should be low during $\overline{\mathrm{CE}}$ transitions to avoid false clocking of the shift register. The SCK input is gated by $\overline{\mathrm{CE}}$ so that the SCK input is ignored when $\overline{\mathrm{CE}}$ is high.

## Detecting Fault Conditions

Fault conditions may be checked as follows. Clock in a new control byte and wait approximately $150 \mu \mathrm{sec}$ to allow the outputs to settle. Clock in the same control byte and note the diagnostic data output at the MISO pin. The diagnostic bits should be identical to the data clocked in. Any differences will indicate a fault at the corresponding outputs. For example, if an output was programmed ON by clocking in a zero, and the corresponding diagnostic bit for that output is a one, indicating the driver output is still high, then a short circuit or overload condition may have caused the output to unlatch. Alternatively, if the output was programmed OFF by clocking in one, and the diagnostic bit for that output shows a zero, then the probable cause is an open circuit resulting in a floating output.

January 1991

## Features

- Fully Static Operation
- Operating Voltge Range

3 V to 5.5 V

- Typical Standby Current
$1 \mu \mathrm{~A}$
- Directly Compatible with Harris/Motorola SPI Bus
- Separate Data Input and Three State Data Output Pins
- Input Data and clock buffers Gated Off with Chip Enable
- Automatic Sequencing for Fast Multiple Byte Accesses
- Low Minimum Data Retention Voltage 2V
- Wide Operating Temperature Range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## Pinout

PACKAGE TYPE E TOP VIEW


## Description

The CDP68HC68R1 and CDP68HC68R2 are 128 word and 256 word by 8 -bit static random access memories, respectively. The memories are intended for use in systems utilizing a synchronous serial three wire (clock, data in, and data out) interface where minimum package size, interconnect wiring, low power, and simplicity of use are desirable. These parts will interface directly with CDP68HC05D2, CDP68HC05C4, and CDP68HC05C8 microcomputers (providing the CPHA bit in the microcomputer's SPI Control Register is set equal to 1). The

CDP68HC68R1 and CDP68HC68R2 are also compatible with general purpose microcomputers, including the CDP1804A and CDP6805 family, by utilizing I/O bits for the SPI (Serial Peripheral Interface) bus. Other industry microcomputers such as the 80C51 can also interface to these serial RAMs.

The CDP68HC68R1 and CDP68HC68R2 are supplied in 8 lead plastic Mini DIP packages. (E suffix).

## TRUTH TABLE

| MODE | SIGNAL |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CE | $\overline{\text { SS }}$ | SCK | MOSI | MISO |
| Disabled and Reset | $\bar{L}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{H} \end{aligned}$ | Input Disabled | Input Disabled | High Z |
| Read or Write | H | L | $\begin{aligned} & \mathrm{CPOL}=0, \\ & \mathrm{CPOL}=1, \end{aligned}$ | Data Bit Latch | High Z During Write, Current Data Bit During Read |
| Shift | H | L | $\begin{aligned} & \mathrm{CPOL}=0, \\ & \mathrm{CPOL}=1, \end{aligned}$ | X | Next Data Bit |

NOTE: MISO remains at a High $Z$ until 8 bits of data are ready to be shifted out during a Read and it remains at a High $Z$ during the entire Write cycle. The CPHA bit must be set $=1$ in the Serial Peripheral control register of 6805 microcomputers in order to communicate with these devices.

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, ( $V_{D D}$ ):

INPUT VOLTAGE RANGE, ALL INPUTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
DC INPUT CURRENT, ANY ONE INPUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 10$ mA
POWER DISSIPATION PER PACKAGE (PD):
For $T_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E) 500 mW
For $T_{A}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E) ........................................................... . . Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
For $T_{A}=F U L L$ PACKAGE-TEMPERATURE RANGE
100 mW
OPERATING-TEMPERATURE RANGE ( $T_{A}$ ):
PACKAGE TYPE E
$-40^{\circ}$ to $+85^{\circ} \mathrm{C}$
STORAGE TEMPERATURE RANGE (T Tstg $^{\text {a }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. ( 1.590 .79 mm ) from case for 10 s max.
$+265^{\circ} \mathrm{C}$

## OPERATING CONDITIONS at $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0 ^ { \circ }}$ to $+85^{\circ} \mathrm{C}$

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC |  | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | ALL TYPES |  |  |
|  |  | MIN. | MAX. |  |
| DC Operating Voltage Range |  | 3 | 5.5 | V |
| Input Voltage Range | $\mathrm{V}_{\text {IH }}$ | $0.7 \mathrm{~V}_{\text {DD }}$ | $\mathrm{V}_{\text {DD }}+0.3$ |  |
|  | $\mathrm{V}_{\text {IL }}$ | -0.3 | 0.2 V DD |  |
| Serial Clock Frequency | $\mathrm{f}_{\text {sck }}$ |  |  | MHz |
|  | $\mathrm{V}_{\text {DD }}=3 \mathrm{~V}$ | - | 1.05 |  |
|  | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | - | 2.1 |  |

## STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$, Except as Noted

| CHARACTERISTIC | CONDITIONS | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP68HC68R1 |  |  | CDP68HC68R2 |  |  |  |
|  |  | MIN. | TYP. ${ }^{\text {¢ }}$ | MAX. | MIN. | TYP.* | MAX. |  |
| Standby Device Current lods | - | - | 1 | 15 | - | 1 | 50 | $\mu \mathbf{A}$ |
| Output Voltage High Level $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{IOH}^{\text {¢ }}=-0.4 \mathrm{~mA}, \mathrm{~V}_{\text {DD }}=3 \mathrm{~V}$ | 2.7 | - | - | 2.7 | - | - | V |
| Output Voltage Low Level Vol | $\mathrm{I}_{\mathrm{OL}}=0.4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V}$ | - | - | 0.3 | - | - | 0.3 | V |
| Input Leakage Current, lin | - | - | * | $\pm 1$ | - | * | $\pm 1$ |  |
| 3-State Output Leakage Current, lout | - | - | - | $\pm 10$ | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Operating Device Current lopen\# | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}, \mathrm{V}_{\text {IH }}$ | - | 5 | 10 | - | 5 | 10 | mA |
| Input Capacitance, $\mathrm{C}_{\text {IN }}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 4 | 6 | - | 4 | 6 | pF |

[^30]STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathbf{5} \mathbf{V} \pm 10 \%$, Except as Noted

| CHARACTERISTIC | CONDITIONS | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP68HC68R1 |  |  | CDP68HC68R2 |  |  |  |
|  |  | MIN. | TYP.* | MAX. | MIN. | TYP.* | MAX. |  |
| Standby Device Current lods | - | - | 1 | 15 | - | 1 | 50 | $\mu \mathrm{A}$ |
| Output Voltage High Level $V_{\text {OH }}$ | $\mathrm{l}_{\mathrm{OH}}=-1.6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | 3.7 | - | - | 3.7 | - | - |  |
| Output Voltage Low Level Vol | $\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | - | - | 0.4 | - | - | 0.4 |  |
| Output Voltage High Level $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{l}_{\mathrm{OH}} \leq 10 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | 4.4 | - | - | 4.4 | - | - | V |
| Output Voltage Low Level Vol | $\mathrm{l}_{\mathrm{OL}} \leq 10 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | - | - | 0.1 | - | - | 0.1 |  |
| Input Leakage Current, IIN | - | - | * | $\pm 1$ | - | * | $\pm 1$ |  |
| 3-State Output Leakage Current, lout | - | - | - | $\pm 10$ | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Operating Device Current loper \# | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{1 \mathrm{IL}}, \mathrm{V}_{\text {IH }}$ | - | 5 | 10 | - | 5 | 10 | mA |
| Input Capacitance, $\mathrm{CIN}_{\text {IN }}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 4 | 6 | - | 4 | 6 | pF |

${ }^{\bullet}$ Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
\#Outputs open circuited; cycle time = Min. $t_{\text {cycle }}$, duty $=100 \%$.
*Typical input current values (high and low) for pins $1,5,6,7$, approximately 100 nA due to presence of feedback transistor.
Pin 6 is an exception - $\operatorname{lin}$ (high) typically 1 nA .

## PIN SIGNAL DESCRIPTION

SCK (Serial Clock Input)* - This input causes serial data to be latched from the MOSI input and shifted out on the MISO output.
MOSI (Master Out/Slave In)* - Data bytes are shifted in at this pin most significant bit (MSB) first.
MISO (Master In/Slave Out)* - Data bytes are shifted out at this pin most significant bit (MSB) first.
$\overline{\mathbf{S S}}$ (Slave Select)* - A negative chip select input. A high level at this input holds the serial interface logic in a reset state.
CE (Chip Enable)** - A positive chip enable input. A low level at this input holds the serial interface logic in a reset state.
CE $\cdot \mathbf{S S}$ - This is a logical function of CE and $\overline{S S}$ used throughout this data sheet to simplify diagrams. CE•SS = 1 when pin 5 is low and pin 6 is high. $C E \cdot S S=0$ at all other times.

[^31]
## FUNCTIONAL DESCRIPTION

The Serial Peripheral Interface (SPI) utilized by the CDP68HC68R1 and CDP68HC68R2, is a serial synchronous bus for address and data transfers. The clock, which is generated by the microcomputer, is active only during address and data transfers. In systems using the CDP68HC05C4, CDP68HC05C8 or CDP68HC05D2, the inactive clock polarity is determined by the CPOL bit in the microcomputer's control register. A unique feature of the CDP68HC68R1 and CDP68HC68R2 is that they automatically determine the level of the inactive clock by sampling SCK when CE•SS becomes active (see Fig. 1). Input data (MOSI) is latched internally on the Internal Strobe edge and output data (MISO) is shifted out on the

Shift edge, as defined by Fig. 1. There is one clock for each data bit transferred (address as well as data bits are transferred in groups of 8).

## ADDRESS AND DATA FORMAT

The address and data bytes are shifted MSB first into the serial data input (MOSI) and out of the serial data output (MISO). The Address/Control byte (see Fig. 2b) contains a Write/Read bit and a 7-bit address. Any transfer of data requires an Address/Control byte to specify a RAM location, followed by one or more bytes of data. Data is transferred out of MISO for a Read and into MOSI for a Write. Address/Control bytes are recognizable because they are the first byte transferred following a valid CE• SS (except for Page select bytes, see PAGE SELECTION). To transmit a new address, CE • SS must first go false and then true again.


Fig. 1-Serial RAM clock (SCK) as a function of MCU clock polarity (CPOL).

## CDP68HC68R1, CDP68HC68R2

a. Page/Device Byte (CDP68HC68R2 Only)

b. Address/Control Byte

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | W/R | A6 | A5 | A4 | A3 | A2 | A1 | A0 |

A0-A6 The seven least significant RAM address bits, sufficient to address 128 bytes.
W/ $\bar{R}$ Read or Write data transfer control bit.
$W / \bar{R}=0$ initiates one or more memory read cycles. $W / \bar{R}=1$ initiates one or more memory write cycles.
c. Data Byte


Fig. 2-Serial byte format.

## PAGE SELECTION (CDP68HC68R2 Only)

For the CDP68HC68R2, a Page/Device byte is sent from the microcomputer before the Address/Control byte. Because the Address/Control byte is limited to 128 addresses, the CDP68HC68R2 is divided into two 128-byte pages. A page select is accomplished by enabling the CDP68HC68R2, transmitting the Page/Device Select byte (see Fig. 2a), and finally disabling the device prior to any more data transfers. The Page/Device byte is recognizable because it is the only time that a single byte is transferred to the RAM before CE. SS is disabled (see Fig. 3). The page select is latched and remains until changed or is incremented during a burst transfer (see next section).

## ADDRESS AND DATA

Data transfers can occur one byte at a time (Fig. 4) or in a multi-byte burst mode (Fig. 5). After the chip is enabled, an address word is sent to select one of the 128 bytes (on the selected page) and specify the type of operation (i.e., Read or Write). For a single byte Read or Write (Fig. 4), one byte is transferred to or from the location specified in the Address/Control byte; the device is then disabled. Additional reading or writing requires re-enabling the RAM and providing a new Address/Control byte. If the RAM is not disabled, additional bytes can be read or written in a burst mode (Fig. 5). Each Read or Write cycle causes the latched



Fig. 4-Single-byte transfer.

RAM address to automatically increment. Incrementing continues after each transfer until the device is disabled. After incrementing to 7FH on the CDP68HC68R1 or to FFH on the CDP68HC68R2, the address will recycle to 00 H and
continue. Note that incrementing past 7FH on the CDP$68 \mathrm{HC68R} 2$ causes the address to go to location 80 H (i.e., location 00 H of page 1). The programmer must take care to keep track when crossing page boundaries.


DYNAMIC ELECTRICAL CHARACTERISTICS - BUS TIMING VDD $\pm \mathbf{1 0 \%}$, $V_{S S}=0 \mathrm{~V} \mathrm{dc}, \mathrm{T}_{\mathbf{A}}=-40^{\circ}$ to $+85^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$. See Figs. 6, 7 and 8.

| IDENT. NUMBER | CHARACTERISTIC |  | LIMITS (ALL TYPES) |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{VDD}^{\text {¢ }}$ 3.3 V |  | $\mathrm{V}_{\text {DD }}=5 \mathrm{~V}$ |  |  |
|  |  |  | Min. | Max. | Min. | Max. |  |
| (1) | Chip Enable Set-Up Time | $t_{\text {evcv }}$ | 200 | - | 100 | - |  |
| (2) | Chip Enable after Clock Hold Time | tcvex | 250 | - | 125 | - |  |
| (3) | Clock Width High | $t_{\text {wh }}$ | 400 | - | 200 | - |  |
| (4) | Clock Width Low | twL | 400 | - | 200 | - |  |
| (5) | Data In to Clock Set-Up Time | tovev | 200 | - | 100 | - |  |
| (6) | Data In after Clock Hold Time | tevox | 200 | - | 100 | - | ns |
| (7) | Clock to Data Propagation Delay | tcvov | - | 200 | - | 100 |  |
| (8) | Chip Disable to Output High Z | texaz | - | 200 | - | 100 |  |
| (11) | Output Rise Time | $t_{r}$ | - | 200 | - | 100 |  |
| (12) | Output Fall Time | $t_{f}$ | - | 200 | - | 100 |  |
| (A) | Clock to Data Out Active | tcvax | - | 200 | - | 100 |  |
| (B) | Clock Recovery Time | $t_{\text {tec }}$ | 200 | - | 200 | - |  |

## CDP68HC68R1, CDP68HC68R2



Fig. 6 - Page/Device byte timing waveforms.


Fig. 7-WRITE cycle timing waveforms.


Fig. 8-READ cycle timing waveforms.

DATA RETENTION CHARACTERISTICS at $\mathbf{T A}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }}$ to $+\mathbf{8 5}{ }^{\circ} \mathrm{C}$

| CHARACTERISTIC |  | $\begin{gathered} \text { TEST } \\ \text { CONDITIONS } \end{gathered}$ | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | ALL TYPES |  |  |
|  |  |  | MIN. | MAX. |  |
| Minimum Data Retention Voltage | $V_{\text {DR }}$ | $C S \geq V_{D D}-0.2 \mathrm{~V}$ | 2 | - | V |
| Data Retention Quiescent Current | lodDR | $\begin{aligned} \hline V_{D D} & =2 \mathrm{~V}, \\ C E & =V_{S S} \end{aligned}$ | - | 1 | $\mu \mathrm{A}$ |

## Features

- Differential Bus for Minimal EMI
- High Common Mode Noise Rejection
- Ideal for Twisted Pair Wiring
- Data Collision Detection
- Bus Arbitration
- Idle Detection
- Programmable Clock Divider
- Power-On Reset


## Pinouts



## Description

The CDP68HC68S1 Serial Bus Interface Chip (SBIC) provides a means of interfacing in a Small Area Network configuration, various microcomputers (MCUs) containing serial ports. Such MCUs include the family of 68 HCO 5 microcontrollers. The SBIC provides a connection from an MCU's Serial Communication Interface (asynchronous UART type interface) or Serial Peripheral Interface (synchronous) to a medium speed asynchronous two wire differential signal bus designed to minimize electromagnetic interference. This two wire bus forms the network bus to which all MCUs are connected (through SBI chips). See Figure 2. Each MCU operates independently and may be added or deleted from the bus with little or no impact on bus operation. Such a bus is ideal for inter-microcomputer communication in hazardous electrical environments such as automobiles, aircraft or industrial control systems.

In addition to acting as bus arbitor and interface for micrcomputer SCI port to differential bus communication,
the CDP68HC68S1 contains all the circuitry required to convert and synchronize Non-Return-to-Zero (NRZ) 8-bit data received on the differential bus and clock the data into a microcomputer's SPI port. Likewise, data to be sent by a microcomputer's SPI port is converted to asynchronous format by appending start an stop bits before transmitting to other microcomputers.

Refer to the data sheet for the CDP68HC05C4 for additional information regarding CDP68HC05 microcomputers and their Serial Communications and Serial Peripheral Interfaces.

The CDP68HC68S1 is supplied in a 14 lead dual-in-line plastic package ( $E$ suffix), and in a 20 lead small outline plastic package ( $M$ suffix).
Operating voltage ranges from 4 V to 7 V and operating temperature ranges from $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.

## Block Diagram



## CDP68HC68S1

MAXIMUM RATINGS, Absolute Maximum Values: (Voltages referenced to Vss)
SUPPLY VOLTAGE (VDD -0.3 to +7.0 V

DC INPUT CURRENT PER PIN (IN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 10$ mA
PACKAGE DISSIPATION (Po) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500 mW
STORAGE TEMPERATURE ( $T_{\text {sto }}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
OPERATING TEMPERATURE (TA) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$



Fig. 2 - Possible network configuration - various microcomputers using SBI chips to communicate along differential bus.

The Serial Bus IC offers the user three possible modes of operation as defined by Table 1 - SCI $\dagger$, SPI, and Buffered SPI. Also included is a "tri-state mode" entered by pulling the $\overline{C S}$ pin high while in the Buffered SPI mode. As the name implies, the SCl mode is used when communicating through the microcomputer's SCI port. In this mode, asynchronous NRZ data format ( 1 start bit, 8 data bits 'least significant bit first', and 1 stop bit) and baud rate remain the same on each "side" of the SBIC, i.e. to and from the micro and to and from the differential network bus.

## TABLE I - MODE AND CHIP SELECT DEFINITION

| SBI CHIP MODE | MODE PIN | CS PIN |
| :---: | :---: | :---: |
| SCI | 1 | 1 |
| SPI | 1 | 0 |
| Buffered SPI | 0 | 0 |
| Tri-State * | 0 | 1 |

*The tri-state mode is only entered when using the Buffered SPI mode. In the tri-state mode, only the XMIT, REC, and SCK pins are tri-stated. The CONTROL and IDLE pins are always active.

During data transmission, while a byte is being transmitted from the MCU through the SBI chip onto the differential bus, it is also reflected and simultaneously received back at the micro, (this is required for bus arbitration as described later).
In addition to performing a framing error check in the SCl mode, other advantages gained by using the SBIC (in any mode) include greater system EMI tolerance and automatic bus "monitoring". The Serial BUS Interface chip handles bus arbitration, data collision detection, and provides short circuit protection.

A 68HC05 MCU's SPI port may instead be used for bus communication. Two modes of SPI operation are available with the SBIC - one essentially places the 68 HCO 5 microcomputer in the slave mode and the other allows the MCU to remain a master. In the normal SPI mode the SBIC acts as a master and supplies a data-synchronizing serial clock signal to the micro (which operates in the slave mode) for shifting data in or out of the micro's 8-bit SPI data register. Again, baud rates are the same on each side of the SBIC, however, the user must reverse the bit order of a byte transmitted or received via the SPI port due to the SPI's most significant bit first serial data nature. In addition, since the user microcomputer is operating in the slave mode it must signal the SBI chip (by pulling the CONTROL line low) to initiate a transmission. As in the SCI mode, during a transmission, the byte originally in the SPI data register is replaced by the byte reflected from the bus.
Transmission and reception of data in the Buffered SPI mode allows the user to free the micro's SPI port by allowing fast data communication ( 1 M bits/sec) between the SPI port and SBIC. For instance, if the MCU is transmitting, the SBIC converts the data stream from the MCU's SPI port to a slower speed for transmission along the differential bus when the bus becomes idle. Data speed conversion is accomplished via a two-byte (16-bit) data buffer register residing in the serial bus chip. In this mode the MCU operates as a master and provides the serial clock signal to the slave SBIC peripheral. After fast data has been sent to or received from the SBIC, the micro can pull the SBIC's CS pin high (placing the SBIC chip in the tri-state mode) and then use the SPI port to access other SPI peripherals.
All transfers between the user MCU and the SBIC in the Buffered SPI mode consist of two bytes, i.e. a message consists an even number of 8-bit transfers. A microcomputer wishing to transmit loads two-bytes into the serial bus IC data register and then pulls the control pin low to initiate transmission. During transmission the two bytes placed
$\dagger$ Note: SCl is the UART interface of a $68 \mathrm{HCO5}$ MCU. The CDP68HC68S1 is compatible with most UART interfaces.

DC ELECTRICAL CHARACTERISTICS AT $T_{A}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ UNLESS OTHERWISE NOTED External blas ( $\mathrm{V}_{0}$ ) shall be 1.8 to $\mathbf{3 . 1 3}$ volts unless otherwise noted


[^32]into the buffer are replaced by the two reflected bytes received from the bus. After every two-byte transmission the user micro should transfer the two reflected bytes out of the buffer and the next two bytes to be transmitted into the buffer.

## TABLE II - CLOCK PROGRAMMING

| CLOCK INPUT <br> DIVIDE FACTOR | A PIN | B PIN |
| :---: | :---: | :---: |
| $\div 1$ | 0 | 0 |
| $\div 2$ | 0 | 1 |
| $\div 4$ | 1 | 0 |
| $\div 10$ | 1 | 1 |

## FUNCTIONAL PIN DESCRIPTION

## Pin \#

## 1. CLK Input

This is the clock input that shall be divided by the SBIC (as described in Table II) and used as an internal synchronizing clock. The internal clock is then further divided by 128 to determine baud rate, i.e. 128 internal clock periods constitute one bit length.

## 2,3. Inputs A and B

Programing inputs of the clock divider. These inputs are tied to $+V_{D D}$ or $V_{\text {ss }}$ depending upon speed of external clock source. (See Table II)

## 4. Mode Input

This input shall be used in conjunction with $\overline{\mathrm{CS}}$ input to define the mode of operation (see Table I). It may be permanently wired to $+V_{D D}$ or $V_{S s}$ or driven high or low by MCU I/O lines.

## 5,6. BUS+ and BUS- Input/Output

This is the two wire differential bus I/O used to transmit and receive data to and from the differential bus. BUS + is both responsive to, or driven positive by sourcing current from an externally established bias point. This sourcing current matches the BUSI/O's sinking current. BUS-is both responsive to, or driven negative by sinking current from a externally established bias point. This sinking current matches the BUS+ I/O's sourcing current.

## 14, 7. $\quad V_{D D}$ and $V_{\text {ss }}$

Power and ground reference are supplied to the device via these pins. $V_{D D}$ is power and $V_{S s}$ is ground.
8. XMIT Input

In the SCI mode this data input shall come from the microcomputer standard NRZ asynchronous communications output port $(68 \mathrm{HCO} 5 \mathrm{SCI}$ port pin TxD). In the SPI modes, it shall come from the microcomputer's synchronous output port ( 68 HC 05 SPI port pin MOSI or MISO).
9. REC Output

In the SCI mode this data output shall be fed into the microcomputer asynchronous communications input port ( 68 HC 05 SCI port pin RxD). In the SPI modes it shall be fed into the microcomputer's synchronous input port ( 6805 SPI port pin MOSI or MISO).

## 10. SCK Input/Output

In the SCI mode, this I/O is not required. In both SPI modes this pin is connected to the 68 HC 05 's SPI port SCK pin. In the normal SPI mode, the SBIC shall produce shift clock pulses via this pin for synchronously shifting data into and out of the microcomputer. In the Buffered SPI mode this pin is an input and the microcomputer shall generate the shift clock pulses. Figure 3 shows the relationship between the serial clock signal and other SBIC signals in the SPI mode.
11. $\overline{\mathbf{C S}}$ Input

This input shall be used in conjunction with the mode input and shall be used as a chip select (see Table I). It may be permanently wired to $+V_{D D}$ or $V_{S S}$ or driven high or low by MCU I/O lines.

## 12. IDLE Input/Output

The microcomputer shall monitor this signal to determine the bus condition and also pull this line low to generate a break. The $\overline{\mathrm{DLE}}$ signal goes low when the bus is idle (after sensing an End of Message condition) and high when the bus is active. On reset, this pin is set to a logic zero.

## 13. Control Input/Output

The microcomputer shall monitor this I/O pin in the SPI mode to handle transmission and reception of data. In the SCI and SPI modes, as an output, this pin will go low to indicate that a data byte is currently active on the bus. In the Buffered SPI mode the control pin indicates whether the user microcomputer has current access to the SBI chip's internal two-byte buffer (signified by a logic high on the control pin). In both SPI modes the control pin is also effective as an.input. In these modes the control pin is pulled low by the user microcomputer to initiate a transmit operation by the SBIC.
The control pin is normally high when the bus is inactive. On reset, this pin is set to a logic high.


NOTES: 1 - THE CONTROL SIGNAL AT THE TRANSMITTING NODE.
2 - THE CONTROL SIGNAL AT THE RECEIVING NODE.
3 - THERE IS A DELAY BETWEEN THE CONTROL PIN BEING PULLED LOW AND THE ACTUAL. BEGINNING OF THE START BIT.
4 - IF THE CONTROL PIN IS AGAIN PULLED LOW BEFORE THE END OF THE STOP BIT, THEN THE NEXT START BIT WILL BEGIN AT THE END OF THE PREVIOUS STOP BIT.

92CM-42519
Fig. 3 - SCK, CONTROL and $\overline{I D L E}$ Signals during the SPI mode of operation.

## Differential Transceiver Cell

The differential transceiver is a serial interface device which accepts digital signals and translates this information for transmitting on the two wire differential bus.
The transmitter section (shown in figure 4), when transmitting, provides matched constant current sources to the bus " + " and bus "-" inputs/outputs sourcing and sinking respectively. When transmitting, a logic zero at the "transmit data" input causes the bus " + " I/O to provide source current and the bus "-" I/O to provide a matched sink current. A logic one at the "transmit data" input causes the bus " + " and bus "-" I/O's to simultaneously provide a high impedance state. The bus depends on external resistor components for bias and termination. Recommended resistor sizes are shown in figure 4.

A zero transmitted on the bus will appear as a large voltage drop across the Bus + and Bus- pins, i.e. Bus+ might typically sit at +2.8 volts and Bus-at +2.2 V for a logic zero. For a logic level one, the SBIC actually tri-states the Bus+ and Bus-pins and relies on external resistors to bias the bus lines. The lines are both biased to sit at approximately 2.5 volts with a small (perhaps 20 mV ) voltage drop across the two lines. In this condition the Bus- line actually sits at a slightly higher potential than the Bus+ line. See figure 5. Thus, the bus actually "floats" to a logic level one, but must be driven to a logic level zero. Logic zero bits always dominate over logic one bits on the bus. If two MCU's simultaneously transmit a zero and a one on the bus, the zero will override the one and the bus will merely appear to be transmitting a zero. The "marking" or idle signal on the bus is a logic one. If the bus is idle or if a micro is sending a logic one, then a one will appear on the bus.

In addition to the transmission of data, the differential data transceiver accepts at its bus " + " and bus "-" I/O's, serial differential data which is translated into the standard digital logic levels. This reception of data also occurs while transmitting, thus reflecting the data seen on the bus back into the SBIC data register.

The differential transceiver cell allows bus activity by other devices on the bus " + " and bus "-" I/O's when power to the cell is shut off. Therefore, this powered off condition places the transceiver outputs, bus " + " and bus " - ", in a high impedance state. When the cell is either being powered up or down, with or without bus activity, SCR latch-up protection is provided such that this activity is not affected.
Receive data is an output from the differential transceiver cell. It is the output of a differential amplifier which decodes the bus " + " and " - " I/O. When the bus " + " and " - " has been driven positive and negative respectively to a differential voltage value greater than $\mathrm{V}_{\text {IDH }}$, the output of the differential amplifier is a logic one, which is inverted and considered a zero bit from the bus. Otherwise, for level below VIDL the differential amplifier output is a logic zero, which, in turn, is inverted and considered a one bit from the bus.

Twisted wire pair (or adjacent PC board traces) is recommended for the two differential bus lines.
The $\overline{B R E A K}$ input, when held at a logic zero, (low) causes the differential transmitter driver to generate a continous logic level zero on the differential bus. This action can generate a data collision which can be either used as a break or a request for arbitration by the system. When held at logic one, (high) this input has no effect on the operation of the cell.

## Differential Transceiver Cell (Continued)

The out of range output is normally a logic zero but goes to a logic one when the common mode voltage on both differential bus inputs exceeds a voltage value greater than V max or less than $V \min$ (see device specifications). This output is used by a latch to hold the received data at the logic level it was before the over range signal occurred.

Provided on chip is a power-on reset function. The transceiver cell's reset output is held to a logic zero on power up and switches to a logic one at or before $V_{D D}$ rises to 4.0 volts. This output is used to ensure that other on-board logic has been properly initiated. During this reset time, the bus " + " and the bus "-" I/Os provide a high impedance state to the bus.


Fig. 4 - Differential Driver/Receiver.

92Cs-424528

Fig. 5 - Typical voltage levels seen on BUS+ and BUS-I/O pins for logic ZERO and logic ONE bits. Notice that the BUS-pin is biased to actually sit at a higher voltage potential than the $B U S+$ pin for a logic ONE. Values shown are for $V_{D D}=5 \mathrm{~V}$.

## CDP68HC68S 1

## Bus Speed

SBIC systems typically use a bus speed of 7812.5 bits/sec which is accomplished by using a 1 MHz internal clock. However, no restriction on any other baud rate is designed into the chip, except its upper speed limit (see device specifications).

## Bus Byte Format

All bytes transmitted on the bus follow the standard UART style asynchronous non-return-to zero data format consisting of 1 start bit (logical zero) followed by 8 data bits (LSB first), and 1 stop bit (logical one).

## Bus Message Format

All messages transmitted on the bus consist of a number of bytes, from 1 to N , with no restriction on length. The user must be aware, however, that the longer the message length, the greater the probability of collision with messages being transmitted at random from other masters on the bus. Typical message lengths of systems now in use range from 1 to 4 bytes.
The actual definition of each byte sent is left for the user to determine, i.e. the user must define the system protocol. For instance, a typical (and recommended) protocol might dictate that the first byte of each message sent be a unique address/identification byte. The first byte sent by a node (an MCU coupled with an SBI chip) might contain address information telling where (to which node[s]) the message is targeted for or where the message came from.
Other possibilities would be to identify the type of message sent (e.g. an instruction or just information) or the length of the message. The remaining bytes in each message can be merely data bytes that comprise the actual messsage. The user can even use the last byte as a checksum so that all receiving nodes can check for errors in transmission.

Messages are normally received by all nodes on the bus and may be processed by one or more micros, i.e., each MCU may decide, after receiving the first byte (address/ID byte) that this particular message is not needed for its operation. The MCU can then ignore the remainder of the message.

## Prioritization

Since simultaneous transmission of address/ID bytes from several microcomputers is a possibility, a system of prioritization should be determined for bus arbitration. Due to the electrical characteristics of the differential data bus, each unique address/ID byte can automatically contain priority information used for bus arbitration. Merely use "lower" value ID bytes for higher priority messages. "Lower" value, in the SBIC case, means an ID byte with more zero's in its least significant locations. To further explain, since the differential bus transmits data least significant bit first and a zero overrides a one bit simultaneously transmitted by different nodes, an ID byte with least significant bit equal to zero will override an ID byte from a micro whose least significant bit is a one. If this does occur on-chip bus arbitration will automatically allow only one SBIC chip (with the highest priority address/ID byte) to continue transmitting. In this case it is the micro who transmitted the zero bit. Assuming both ID bytes contain identical LSB's (bit 0) then arbitration is carried on to the next bit (bit 1), and so on.

## Reflected Data

Whenever a microcomputer sends data through the SBIC and onto the differential bus, it will always receive reflected data back. The reflected data is the data that was actually seen on the bus. Keep in mind that during data collisions between simultaneously transmitting micros, zeroes override ones. In addition, any noise that may have been induced on the bus may alter the resultant reflected byte.

## BUS ARBITRATION

Bus arbitration is the attempted transmission onto the differential bus of an initial byte (preferably an address/ID byte) by one or more user microcomputers. The purpose of bus arbitration is to enable a single microcomputer to obtain sole usage of the bus for the purpose of transmitting a message.
Bus arbitration is accomplished via a combination of methods which include an MCU software comparison of transmitted bytes to reflected bytes, the SBIC's collision detection circuit, and its start bit arbitration detector circuits.

## Collision Detection

The SBIC's collision detector circuit compares the bits being sent from a user microcomputer to the reflected byte simultaneously received back from the differential bus. If the collision detector detects a difference in the data, it immediately blocks the user microcomputer's transmitted data from further reaching the bus. This will happen, as stated in the "Prioritization" section, when a micro with a higher priority address/ID byte attempts "simultaneous" transmission (actually, i.e. within a time window of $1 / 4$ bit time). That micro, with a higher priority ID byte, is obviously sending a zero bit and its reflected byte matches the byte it is sending. Not detecting a collision, it continues to transmit its message, while the lower priority MCU is cut off from transmitting on the bus. The lower priority micro will be inhibited from transmitting on the bus until the message presently on the bus has ended (EOM = "End of Message" condition).

## End of Message Condition

After transmitting the last byte of a message, the transmitting MCU must generate an End of Message (EOM) condition. An EOM condition is defined as a 10 bit-length idle condition, i.e., the bus must remain idle (logic 1) for a period of 10 bit times ( 1280 internal clock periods). This can be done by merely creating a 10-bit delay in MCU software.

## Start Blt Arbitration Detection

Arbitration, as discussed above, is only necessary when two or more micros attempt to transmit within $1 / 4$ bit time ( 32 internal clock periods) of each other. Otherwise, once a micro begins a transmission on the differential data bus, all other SBI chips sense the start bit and inhibit their microcomputers from transmitting (again, after a 32 clock period arbitration window delay). Once the arbitration detector circuit has blocked an MCU's transmission, access to the bus will be blocked until an End of Message condition.

## Start of Message Delay

In order to properly synchronize various MCU's (which may be using different modes of operation) for impartial arbitration, each node must delay 2 bit-times ( 256 internal clock periods) after detecting the IDLE signal drop low before transmitting, i.e., before the start bit of the next message reaches the bus. When using the SPI or Buffered SPI modes, this delay is automatically designed into the SBI chip. However, when using the SCI mode, the MCU must support this required delay. Fortunately, 68 HC 05 microcomputers using the SCI port will inherently experience a delay between the time that the SCI data register is loaded and the time that the start bit actually appears on the SCI port transmit pin (TxD). At a baud rate of 7812.5 bps this delay can be as long as 256 SBI chip internal clock periods. If this is so, then the user MCU does not have to worry about providing this delay.

## Idle Detection

An idle detector circuit is used to detect when the differential bus is in the idle condition, i.e., no user microcomputer has control of the bus and the bus is sitting at a mark condition (a logic one). The idle detector senses a received stop bit and delays for a short idle period of 10 bit times, during which the bus must remain idle. The idle output pin is then set to a logic zero (true). It is later set to a logic one by
receiving a start bit. During the 10 bit-time delay, if a nonidle condition such as noise is detected on the bus, the delay period counter will be restarted.
Due to the 10 bit time idle delay period, once an MCU wins bus arbitration, it should send the next data byte to be transmitted within a period of 10 bit times ( 1280 internal clock periods). Each subsequent data byte to be sent should also not exceed the interbyte maximum of 10 bit times. If this maximum is exceeded, all SBIC chips will have detected the idle condition and now pull their idle lines low and reset their bus arbitration and collision detection circuits, thereby allowing other SBI chips with messages to send to arbitrate for the bus. Figure 6 shows the detailed operation of the serial bus interface chip during bus arbitration. This example shows the arbitration of a single byte (e.g. the address/ID byte) from three different user microcomputers. Two full arbitration cycles are shown.

## Break Generator

A request for arbitration can be generated by a node that needs to interrupt transmission of a long data string. This can be accomplished by forcing the SBIC's IDLE pin to a logic zero; this forces a data collision (by sending zero bits) after three data bytes have been transmitted, and the transmitting MCU is required to detect this break condition and stop transmitting. It is, however, allowed to re-arbitrate for the bus and the interrupting mode may not generate a second break condition if it loses arbitration.


NOTES: 1 - USER \#1 IS NOT TRANSMITTING = MARKING.
2 - POINT AT WHICH USER \#2 LOSES BUS ARBITRATION.
3 - POINT AT WHICH USER \#3 LOSES BUS ARBITRATION.
4- POINT AT WHICH USER \#3 LOSES BUS ARBITRATION.

- THIS AU BIT NTHOT OVERRIDDEN BY THE 'O' BITS FROM USERS 2 \& 3 BECAUSE BOTH USERS 2 \& 3 HAVE PREVIOUSLY BEEN BLOCKED FROM BUS ACCESS DUE TO DATA COLLISIONS.
6 - THE CONTROL PIN ON THE TRANSMITTING NODE GOES LOW EARLIER IN BOTH SPI MODES (IT IS PULLED LOW BY MICRO).
7- THE CONTROL PIN REMAINS LOW UNTIL THE END OF THE LAST DATA BIT OF THE TWO-BYTE SET WHEN USING THE BUFFERED SPI MODE, BUT GOES HIGH AT THE MIDDLE OF THE LAST DATA BIT IN OTHER MODES.
$92 \mathrm{CM}-4<3 \times$

Fig. 6 - Example of the SBI chip operating during bus arbitration.

## CDP68HC68S 1

## USING THE CDP68HC68S1

Following are some hardware and software recommendations for using RCA's CDP68HC68S1 Serial Bus Interface Chip. Requirements may vary depending upon the user's system configuration.

## HARDWARE (GENERAL)

The differential bus lines (BUS+ and BUS-) must be terminated with external resistors as shown in figure 4. This applies, however, only to one node (an MCU/SBIC pair) along the bus. Since all SBI chips are wired in parallel across the network bus, there is no need for additional 13 K bias resistors at each node. The 120 ohm termination resistors should, however, be present at two nodes if the network does indeed contain two or more nodes. The 120 ohm resistor provides the voltage drop across which the SBI chip senses logic zero and logic one bits. If two nodes each utilize 120 ohm termination resistors as shown in figure 7a, the effective resistance across the BUS + and BUS- pins drops to 60 ohms total (due to the parallel wiring method). Any less resistance would not provide an ample voltage drop for the receiver cell op amp to sense. Following these guidelines, typical systems might look like those shown in figure 7. $+\mathrm{v}_{\mathrm{DD}}$

(a) Hardware configuration for a network consisting of two microcomputers. Notice that the pullup resistor is connected to the BUS- pin and the pulldown to BUS+.

(b) Hardware configuration for a network consisting of 3 or more MCU's. Notice that the bus utilizes no more than 1 set of 13 K bias resistors and no more than two $120 \Omega$ termination resistors.

Fig. 7 - Hardware configuration for a network of microcomputers.

## SOFTWARE (GENERAL)

Although each user's protocol may vary, the following general procedure should be followed when using the SBI chip in any mode:

When a microcomputer is preparing to transmit a message it should monitor the SBIC's IDLE pin and wait for it to go low (logic zero) indicating the bus is idle. Then the MCU attempts to transmit the first byte (preferably an Address/ID byte). If no other MCUs are transmitting at this time, or if this MCU has the highest priority ID byte, the SBI chip's collision detector circuit will permit transmission.

The microcomputer must then confirm transmission by reading the byte reflected back from the bus. If this byte matches the byte transmitted then the MCU has gained control of the bus and may continue to transmit the remainder of the message (if any).
If the reflected byte does not match the ID byte sent then the MCU has not gained control of the bus and may not presently transmit. It should, however, check the reflected ID byte to see if the incoming message (i.e. the message from the arbitration-winning MCU) is of any interest. If so, it should save the incoming message (the length of which may be specified in the ID byte) and then wait for the IDLE line to go high before re-attempting transmisssion (if still desired). The flowchart in figure 8 reflects this procedure.

## THE SCI MODE

## HARDWARE

In the SCl mode, the TxD and RxD pins on the user microcomputer must be connected to the XMIT and REC pins on the SBIC chip, respectively, as shown in figure 9. The MCU's SCI port should be configured for the same baud rate and character format as that used by the bus interface (i.e. 1 start bit, 8 data bits and 1 stop bit). The start and stop bits are used to synchronize the data a byte transfers between the user microcomputer and the SBI chip.
When using the SCI mode, the SBI chip should always be properly mode and chip selected. This can be accomplished by either a user microcomputer output signal or by permanent wiring. This is required in order to always be able to receive messages from other microcomputers on the bus, which can happen at random. For the SCI mode, the SBI chip's MODE pin must be set to 1 and the $\overline{C S}$ pin to 1.

## SOFTWARE

The procedure to follow for transmitting/receiving in the SCl mode is basically identical to that stated in the "Using the CDP68HC68S1-Software" section above, with the following exception:

## Start of Message Delay

Transmitting a byte via the $68 \mathrm{HCO5} \mathrm{SCl}$ port basically requires loading the byte into the MCU's SCl data register (once the SCI port is initialized). However, after the SBIC's IDLE pin drops low, the user may have to create a delay before transmitting the FIRST byte of a message; this necessary 2 bit-time ( 256 internal clock periods) delay is called the Start of Message (SOM) delay. Fortunately, SCI ports exhibit an inherent delay between the loading of the transmit data buffer and the actual beginning of the start bit appearing on the TXD pin. This delay, at 7812.5 Baud, can be as long as 256 SBI chip internal clock periods and can be used to synchronize SCI users with SPI and Buffered SPI users to ensure impartial bus arbitration. The delay for a particular microcomputer must be determined by the user. If this inherent delay is less than 256 clock periods, then the user must delay the loading of the first byte enough to ensure that the total delay including the inherent delay of the SCl port is 256 clock periods.


Fig. 8 - General message processing procedure.


Fig. 9 - Using the SCI mode.


Fig. 10-Using the SPI mode.

## Monitoring the IDLE Pin

The user microcomputer must monitor the IDLE pin on the SBIC chip in order to determine when a message ends, when the next received byte is a Msg ID byte, and when to attempt arbitration if the user microcomputer has a message to transmit.

The user microcomputer must be able to both detect when the IDLE signal goes from high to low and sense at other times whether it is either high or low. Detecting the change from high to low is necessary in order to know exactly when the bus goes idle. An MCU can then begin bus arbitration by attempting to transmit. Being able to sense the level of IDLE is necessary in order to be able to start transmitting a message sometime after IDLE has gone low but no other user on the bus has had a message to transmit for a length of time.
Instead of polling the $\overline{\text { IDLE }}$ pin via an MCU input pin, the user may wish to conserve CPU time by using interrupts to monitor bus activity. The user microcomputer's external interrupt pin (IRQ) can be used to edge detect the IDLE pin for high to low transitions.

## Using 68HC05 SCI Port Flags

During message reception, the 68 HC 05 SCl port receive data register full flag (RDRF), and optionally its associated interrupt, can be used by the user microcomputer to determine when to unload the next received byte.
The user may wish to ignore the RDRF flag and disable the RDRF interrupt during reception of anwanted message. In this case the user can merely wait for the IDLE pin to go low before attempting any further actions.

The normally available transmit data register empty flag (TDRE) can be used to determine when to load the next byte to be transmitted onto the bus. If there are no more bytes to be transmitted; then consider the last message as having been transmitted, and generate an End Of Message (EOM) (i.e. transmit a logic 1 for 10 contiguous bit times by creating a software delay).

## Framing Errors

While in the SCI mode, the SBI chip is capable of detecting incoming framing errors. It will do this even though the incoming signal is also echoed to the user microcomputer, which should also detect the framing error via its' UART. When a framing error is detected by the SBI chip, the generation of the SCK pulses is terminated until and End Of Message is detected.

## THE SPI MODE

## HARDWARE

The Master Out Slave In, (MOSI), and Master In Slave Out, (MISO), pins on the user microcomputer are connected to the REC and XMIT pins of the SBI chip, respectively, as shown in figure 10. The SCK pins on the user microcomputer and the SBI chip are connected together. Synchronization of data transferred between the user microcomputer and the SBI chip is done by using the SCK signal provided by the SBI chip.
In the SPI mode of operation the SBI chip should always be properly mode selected. This may be accomplished either by a user microcomputer output signal or by permanent wiring in order to guarantee that the SBI chip will always be able to receive messages from other microcomputers on
the bus, which may happen at random. To select the SPI mode, set the MODE pin to a logic 1 and the $\overline{C S}$ pin to a logic 0.

The user microcomputer should configure its SPI port for slave mode operation with SCK positive polarity and data transfer on SCK leading edge (i.e. $\mathrm{CPOL}=0, \mathrm{CPHA}=1$, for $68 \mathrm{HC05}$ microcomputers). 8 -bit data transfers between the user microcomputer and the SBI chip occur at differential bus transfer speed.
In the SPI mode, the user microcomputer operates in the slave mode and the SBI chip operates as the master. The SS pin on the user microcomputer must be wired low or forced low whenever the SBI chip has incoming data. It may be useful to connect the CONTROL pin of the SBI chip to the Slave Select (SS) pin of the $68 \mathrm{HC05}$ microcomputer. The SBI chip will then control the user microcomputer's SPI port. The user microcomputer can request transmission of data onto the bus by the SBI chip by loading data into its SPI data register and then pulling the SBIC's CONTROL pin low (for at least $1 \mu \mathrm{sec}$ ). However, it must do so before the SBI chip has begun to receive data from another MCU.

## SOFTWARE

The SPI mode is similar to SCI mode in that the user microcomputer sends/receives data to/from the SBI chip one byte at a time. In the SPI mode, however, the user microcomputer must reverse the bit order of transmitted and received bytes. When transmittting a message, each bit of a transmitted byte is simultaneously transmitted onto the bus and a reflected bit is simultaneously received from the bus.

## Monitor and Control of the CONTROL Line

In the SPI mode, the user microcomputer monitors the CONTROL pin on the SBI chip in order to determine if the SBIC is ready to accept a transmit request. Actually, a data collision may still occur and the user microcomputer must always be ready to handle it.
The CONTROL signal is normally high and goes low when data is on the bus or when pulled low by the user microcomputer. After being pulled low by the user microcomputer, which signals a request to begin the transmission data, the CONTROL signal will latch low and stay low until the middle of the last data bit has been transmitted and appears on the bus.

The CONTROL signal will also go low at the begining of the first data bit, when received from the bus. It will then go high at the middle of the last data bit.
When the SBI chip begins to receive a byte of data from the bus and the user microcomputer has not pulled the SBIC's CONTROL line low, the SBI chip will pull CONTROL low and start generating the SCK clock signal. As each data bit is received it is clocked out of the SBI chip and into the user microcomputer. Any data in the user microcomputer's SPI data register will be transferred out and into the SBI chip.
The CONTROL signal will go high at the midpoint of the eighth data bit. This will allow the user microcomputer to have enough time to review the just received SPI data and reload it, if further data is needed to be transmitted. However, it must again pull the CONTROL pin low to signal the SBI chip that it should begin transmitting. As a slave to the SBI chip, the user microcomputer must be able to handle the incoming data on the SPI port without affecting its other software routine functions.

## Detecting IDLE via a User Microcomputer External Interrupt

The user microprocessor's external interrupt should be set to edge detect $\overline{\text { IDLE }}$ for falling transitions, i.e. EOM detection. If possible, detect CONTROL for rising transitions, for byte transmission/reception complete detection.

## Use of Internal User Microcomputer Flags and Interrupts

The normally available SPI finished flag (SPIF) and optionally its associated interrupt may be used by the user microcomputer to know when a byte transmission/reception of is complete.
The user microcomputer should be ready to handle the Write Collision, WCOL, error flag. The WCOL flag is set when a collision is detected in the SPI port. This will occur when the user microcomputer tries to load a byte into the SPI data register after the SBI chip has already begun to load data into the SPI port.

## Sending Messages to Other Microcomputers on the Bus

In order to send a message to other microcomputers on the bus while in the SPI mode the user microcomputer should:

1) Monitor the IDLE pin and determine if the bus is currently busy or if a transmission may be immediately started.
2) Monitor CONTROL to determine if it is ok to load the byte to be transmitted into the user microcomputer's SPI data register.
3) Load the byte to be transmitted into the SPI data register.
4) Pull the CONTROL pin low to signal the SBI chip to start a byte transmit cycle.
5) Wait until the byte transmit cycle is completed as signaled by the SPI Finished, SPIF, flag/interrupt in the SPI port or by the CONTROL signal going high.
6) Compare the received byte with the last transmitted byte.
7) If the received byte equals the last transmitted byte, and more bytes remain to be transmitted, then continue the cycle with step \#3. If there are more messages to transmit, then go to step \#1. If there are no more bytes to be transmitted, then consider the message as having been transmitted, and generate an End Of Message (EOM) (i.e. delay for 10 contiguous bit times). Go to step \#1.
8) If the received byte does not equal the last transmitted byte and this is the first byte of a message, then treat the received byte as the first byte of a received message (i.e. the ID byte). Attempt to retransmit the previous message after the $\overline{D L E}$ signal has gone low again. If this happens during the transmission of a later message byte, other than the ID byte, then consider it due to either an erroneous data collision on the bus or due to noise collisions on the bus causing the message to have to be re-transmitted. Go to step \#1.

## Framing Errors

While in the SPI mode, the SBI chip is capable of detecting incoming framing errors. If one is detected, generation of the SCK pulses to the user microcomputer is terminated. The SBI chip essentially quits receiving data and starts looking for an End Of Message. Resetting of the SCK generator will occur upon receiving an EOM. Meanwhile, software must be prepared to resynchronize the micro's SPI port; this can be done by disabling and then reinitializing it.
Even though the SBI chip can detect framing errors, it cannot flag the user microcomputer that one has occurred. Since the previously received byte has already been transferred to the user microcomputer, the SBI chip will simply refuse to accept any further incoming data until an EOM occurs. Thus, one way that the user microcomputer may detect that the received data is valid, is via using a check sum byte imbedded within each message. Another way would be to compare the number of bytes received for a particular ID to the number expected for that ID.

## BUFFERED SPI MODE

## HARDWARE

The MOSI and MISO pins on the user microcomputer should be connected to the XMIT and REC pins of the SBI chip respectively. The SCK pins on the user microcomputer and the SBI chip should also be connected together, as shown in figure 11. Synchronization of the data that is transferred between the user microcomputer and the SBI chip is done by the SCK signal which is provided by the user microcomputer.


The Slave Select $\overline{(\mathrm{SS})}$ pin on the user microcomputer must be wired high or forced high whenever the SBI chip is selected.
The user microcomputer should configure its SPI port for master mode operation, SCK low polarity, and data transfer on first edge (i.e. $\mathrm{CPOL}=0, \mathrm{CPHA}=1$ for 68 HC 05 microcomputers).
The SBI chip must be chip selected either by a user microcomputer output signal or by permanent wiring of its pins. To select the Buffered SPI mode, set the MODE pin and the $\overline{C S}$ pin to logic zero. This is required in order to transfer data between the SBI chip and the user microcomputer. However, in the Buffered SPI mode, since the MCU is operating as a master and controls the SPI port, chip selection is only required during when the SPI transfers are actually occuring.

## SOFTWARE

The principle difference between the Buffered SPI mode and the normal SPI mode is the use of a 2 byte internal buffer. Also, the Buffered SPI mode allows the user microcomputer to operate in the master mode, instead of the slave mode, which allows high speed transferring of data between the SBI chip's buffer and the user microcomputer.

For typical operation, the user microcomputer loads the SBI's two byte buffer, at a high speed, using its SPI interface. The 68HC05's SPI Finished flag (SPIF); and optionally its associated interrupt, may be used by the user microcomputer to know when the transfer of a byte between the user microcomputer and the SBI chip is complete. Then it signals the SBI chip, by pulling its CONTROL line low, to transmit the data in the buffer onto the differential bus.

The SBI chip, at a differential bus speed, then attempts to transmit the buffered data onto the bus. During this attempt, the SBI chip will receive two reflected bytes of data back from the bus, store them in the buffer and then disable the buffer from receiving further data from the differential bus until this received data is later unloaded by the user microcomputer at high SPI transfer speeds. The MCU should also, at this time, simultaneously load the next two bytes of data to be transmitted into the buffer.
While it is transmitting and receiving the two bytes of data on the differential bus the SBI chip will not allow transfer of data to and from the user microcomputer. In fact, the SBI chip does not need to be chip selected during this time.
The bus will override the user microcomputer if incoming data is received during the time when the user microcomputer is performing a data transfer, after having unloaded the previous two bytes. The data from the differential bus will be loaded into the SBIC buffer, while the data from the user microcomputer will be lost. The data that the user microcomputer will receive during this transfer, is undefined. The user microcomputer has no way of knowing its transfer has been aborted unless it either monitors the CONTROL signal for a rising transition or by detecting that CONTROL was not high at completion of the SPI transfer.

## Monitoring the Control Signal

The user microcomputer should monitor the CONTROL signal on the SBI chip, in order to determine whether it is actively transmitting or receiving data. The CONTROL signal is used to determine who has access to the 2 byte buffer. During data reception or transmission to the differential bus by the SBIC its CONTROL pin is low signifying that the differential bus now has access to the SBIC and the MCU is locked out from accessing the SBIC. Then when two bytes of data have been received from the differential bus, the SBI chip will pull its CONTROL line high, signaling to the MCU that the MCU can now access the SBIC's two-byte buffer. The MCU may now read the two bytes received and simultaneously transmit two more bytes (if desired) by performing a two-byte transfer (a swap of data), via the MCU SPI port, with the SBIC; then the MCU pulls the SBIC's CONTROL pin low to transmit the two new bytes. The CONTROL pin will remain latched low (by the SBIC) until the two new bytes are transmitted.
The user microcomputer should also monitor the IDLE signal in order to accurately know when the bus is idle or when bus arbitration is occurring, when a received message has finished, and when the next bytes to be received are the beginning bytes of a new message. Preferably, the user microcomputer's external interrupt should be set up to edge detect falling IDLE and rising CONTROL transitions.

When the CONTROL pin goes high, it signals that the buffer is full and that the user microcomputer currently has access. When the IDLE pin goes low, it is signaling that the current message has been completed, and an MCU may now arbitrate for the bus.

## Size of Messages that can be Transmitted or Received

In the Buffered SPI mode, the user microcomputer can only send messages in 2 byte multiples. Transmitting messages with an odd number of bytes, to other microcomputers on the bus, is NOT supported by the SBI chip in Buffered SPI mode. However, reception of any number of bytes is supported.

In the Buffered SPI mode, the user microcomputer can receive messages of any length. For odd length messages, the user microcomputer must know when the message is finished either from the message ID byte or via the IDLE signal. Since the SBI chip will give no indication as to whether the buffer contains one or two bytes of information from the bus, the message length should be contained within the message data bytes.
When a single byte is received from the bus, followed by a bus idle condition, the SBI chip will, as it normally does when the buffer has received two bytes, set the CONTROL signal high. It will then relinquish control of the buffer for data transferral via the user microcomputer, and restrict access to the buffer from incoming bus data until the two byte data transfer has been completed.
If only one byte is received from the bus, the user microcomputer will receive it first when performing the two byte data transfer. The second byte received by the user microcomputer, during this transfer, is undefined. A two byte transfer is still required in order to return control of the buffer back to the SBI chip, to gather further incoming data from the bus.

## Power On/Reset

The SBI chip is reset internally, at power on. After reset, the CONTROL pin is set high and IDLE is set low. The buffer access is set as though two bytes have just been received from the bus. A two byte transfer must be performed, via the user microcomputer, in order to initalize the SBI chip for general operation.

## Sending Messages to Other Microcomputers on the Bus

In order to send a message to other microcomputers on the bus, while in the Buffered SPI mode, the user microcomputer should:

1) Monitor the SBIC CONTROL pin to know when it is ok to perform the two byte transfer between the user microcomputer and the SBI chip.
2) Perform the two byte transfer between the user microcomputer and the SBI chip for the first two bytes of the message.
3) Pull CONTROL low to tell the SBI chip to start a two byte bus transmit cycle.
4) Wait until CONTROL goes high again indicating that the two byte transmit cycle has completed.
5) Perform another two byte transfer between the user microcomputer and the SBI chip, thus giving it the next two bytes to be transmitted and giving the user microcomputer the two bytes just received.
6) Compare the just received two bytes with the two bytes which were attempted to be transmitted.

## Sending Messages to Other Mlcrocomputers on the Bus (Continued)

7) If the received and last transmitted bytes are equal and more bytes remain to be sent, then continue the cycle with step \#3.
8) If the received and last transmitted two bytes are unequal, then restart with step \#2.

## Creating an EOM after a Message Transmission

There must be at least a 10 bit interval of bus idle between the stop bit of the last byte of one message and the detection of the start bit of the first byte of the next message. This can be implemented by either:

1) Including a 10 bit interval timeout, via using a timer or software loop.
2) The user microprocessor can simply wait until it senses TDLE going low.

## Receiving Messages from Other Microcomputers on the Bus

If the user microcomputer loses arbitration, or if it has no message to transmit and another microcomputer begins to send its message onto the bus, the SBI chip will begin to receive a message from the bus.
The SBIC CONTROL pin will go low at the begining of the first data bit that is received from the bus. It will go high either whenever two bytes have been received, or when one byte has been received followed by the bus going idle (i.e. when IDLE goes low).

The transition of CONTROL from low to high indicates that the SBI chip has two bytes in its internal buffer for the user microcomputer to retrieve. Whether the SBI chip has received either one or two bytes, the user microcomputer must perform a two byte transfer in order to return control of the buffer back to the SBI chip.

The user microcomputer must detect CONTROL going high and transfer the 16 bits from the SBI chip before the
beginning of the first data bit of the next message or else the bus will be locked out of accessing the buffer until after both the next 16 bit transfer is complete and IDLE goes low. Thus, if there was further incoming data and this did occur, some of the incoming data may be lost.

## Framing Errors

While in the Buffered SPI mode, the SBI chip is capable of detecting incoming framing errors, however it is unable to flag this to the user microcomputer. When the SBI chip detects a framing error, any further loading of the SBI chip's internal buffer is terminated. The SBI chip essentially quits receiving data and starts looking for an End Of Message. Resetting of the framing error will occur upon receiving an EOM.

Even though the SBI chip can detect framing errors, it cannot flag the user microcomputer that one has occurred. Since the previously received byte has already been loaded into the SBI chip's buffer, the user microcomputer must determine whether this data is valid. If a framing error occurs during the first byte of a two byte reception, access to the buffer will be restricted from the user microcomputer until and EOM occurs. If a framing error occurs during the second byte of a two byte reception, the user microcomputer will be given access to the buffer. However, even if the user microcomputer unloads the buffer, the SBI chip will not load any further data into the buffer until an EOM occurs. Basically, when a framing error occurs, no further data is read from the bus and buffer access is given to the user microcomputer either immediately or upon an EOM.
One way that the user microcomputer may detect that the received data is valid, is by using a check sum byte imbedded within each message. Another way would be to compare the number of bytes received for a particular ID to the number expected for that ID.

## Portions of the information contained in this document were taken and condensed from Chrysler Corporation's "CCD USER'S MANUAL" issued April 15, 1987

## Features

- SPI (Serial Peripheral Interface)
- Full Clock Features
- Seconds, Minutes, Hours, (12/24, AM/FM), Day of Week, Date, Month, Year, (0-99), Automatic Leap Year
- 32 Word x 8-Bit RAM
- Seconds, Minutes, Hours Alarm
- Automatic Power Loss Detection
- Minimum Standby (Timekeeping) Voltages ............... 2.2. 2 V
- Selectable Crystal or $50 / 60 \mathrm{~Hz}$ Line Input
- Buffered Clock Output
- Battery Input Pin That Powers Oscillator and Also Connects to the VDD Pin When Main Power Fails
- Three Independent Interrupt Modes
- Alarm
- Periodic
- Power-Down Sense


## Description

The CDP68HC68T1 real-time clock provides a time/calendar function, a 32 byte static RAM and a 3 wire serial peripheral interface (SPI bus). The primary function of the clock is to divide down a frequency input that can be supplied by the on-board oscillator in conjunction with an external crystal or by an external clock source. The clock either operates with a $+32 \mathrm{kHz},+1 \mathrm{MHz}$, +2 MHz or +4 MHz crystal or it can be driven by an external clock source at the same frequencies. In addition, the frequency can be selected to allow operation from a 50 Hz or 60 Hz input. The time registers furnish seconds, minutes and hours while the calendar registers offer day of week, date, month and year information. The data in the time/calendar registers is in BCD format. In addition, 12 or 24 hour operation can be selected with an AM-FM indicator available in the 12 hour mode. The T1 has a separate clock output that supplies one of 7 selectable frequencies.
Computer handshaking is established with a "wired or" interrupt output. The interrupt can be activated by any one of three separate internal sources. The first is an alarm circuit that consists of seconds, minutes and hours alarm latches that trigger the interrupt when they are in coincidence with the value in the seconds, minutes and hours time counters. The second interrupt source is one of 15 periodic signals that range from subsecond to daily intervals. The final interrupt source is from the power-sense circuit that is used with the LINE input pin to monitor power failures. Two other pins, the power supply enable (PSE) output and the VSYS input are used for external power control. The CPUR reset output pin is available for power-down operation and is activated under software control. $\overline{C P U R}$ is also activated by a watchdog circuit that if enabled requires the CPU to toggle the CE pin periodically without a serial data transfer.

The CDP68HC68T1 is available in a 16 lead hermetic dual-in-line ceramic package (D suffix), in a 16 lead dual-in-line plastic package ( $E$ suffix), and in a 20 lead small outline plastic package ( $M$ suffix).

## Pinouts

PACKAGE TYPES D AND E TOP VIEW


92CS-38053

PACKAGE TYPE M TOP VIEW


## Maximum Ratings Absolute Maximum Values

DC Supply Voltage Range, (VDD) $\qquad$
(Voltage Referenced to $\mathrm{V}_{\text {SS }}$ Terminal)
Input Voltage Range, . . . . . . . . . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
(All Inputs Except Line), $\mathrm{V}_{S Y S} \leq \mathrm{V}_{\mathrm{DD}}+1.5 \mathrm{~V}$
DC Input Current, Any One Input.
$\pm 10 \mathrm{~mA}$
(Line Input, -10 mA )
Power Dissipation Per Package ( $\mathrm{PD}_{\mathrm{D}}$ )
$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+60^{\circ} \mathrm{C}$ (Package Type E) $\qquad$
$\mathrm{T}_{\mathrm{A}}=+60^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Package Type E) $\ldots \ldots$. Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
$T_{A}=-55^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ (Package Type D) $\ldots \ldots . . . . . .5500 \mathrm{~mW}$
$\mathrm{T}_{\mathrm{A}}=+100^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (Package Type D) .... Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
$\mathrm{T}_{A}=-40^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (Package Type M) ${ }^{\star} \ldots \ldots . . . . . .400 \mathrm{~mW}$
$\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Package Type M) ${ }^{\star} \ldots$. Derate Linearly at $6.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 310 mW

Device Dissipation Per Output Transistor...................... 40 mW $\mathrm{T}_{\mathrm{A}}=$ Full Package Temperature Range (All Package Types) Operating Temperature Range ( $\mathrm{T}_{\mathrm{A}}$ )
Package Type D $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Package Type E, M............................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Storage Temperature Range (TSTG) $\ldots \ldots . \ldots . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (During Soldering) $\qquad$ $+265^{\circ} \mathrm{C}$ At Distance $1 / 16 \pm 1 / 32 \mathrm{ln}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) From Case for 10s Max
*Printed circuit board mount: $57 \mathrm{~mm} \times 57 \mathrm{~mm}$ minimum area $\times 1.6 \mathrm{~mm}$ thick G 10 epoxy glass, or equivalent.
Operating Conditions at $\mathrm{TA}_{\mathrm{A}}=-40{ }^{\circ} \mathrm{C}$ To $+85{ }^{\circ} \mathrm{C}$
For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTICS |  | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX |  |
| DC Operating Voltage Range |  | 3 | 6 | V |
| DC Standby (Timekeeping) Voltage* | VSTBY | 2.2 | - | $\checkmark$ |
| Input Voltage Range (High) | $\mathrm{V}_{\text {IH }}$ | 0.7 VDD | $V_{D D}+0.3$ | V |
| Input Voltage Range (Low) (Except Line Input) | VIL | -0.3 | 0.3 VDD |  |
| Serial Clock Frequency ( $\mathrm{V}_{\text {DD }}=4.5 \mathrm{~V}$ ) | ${ }^{\text {f }} \mathrm{SCK}$ | - | 2.1 | MHz |

* Timekeeping function only, no READ/WRITE accesses


Figure 1 - Real-time clock functional diagram

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{BATT}}=5 \mathbf{V} \pm \mathbf{5 \%}$, Except as Noted

| CHARACTERISTIC | CONDITIONS | LIMITS |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP68HC68T1 |  |  |  |  |  |
|  |  | MIN. | TYP.* |  | MAX. |  |  |
| Quiescent Device Current $\mathrm{IDD}^{\text {d }}$ | - | - | 1 |  | 10 |  | $\mu \mathrm{A}$ |
| Output Voltage High Level $\mathrm{VOH}^{\text {OH }}$ | $\mathrm{I}_{\mathrm{OH}}=-1.6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | 3.7 | - |  | - |  | V |
| Output Voltage Low Level $\quad$ VoL | $\mathrm{lOL}=1.6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | - | - |  | 0.4 |  |  |
| Output Voltage High Level $\quad \mathrm{VOH}_{\mathrm{OH}}$ | $\mathrm{l}_{\mathrm{OH}} \leq 10 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | 4.4 | - |  | - |  |  |
| Output Voltage Low Level $\mathrm{VoL}^{\text {l }}$ | loL $\leq 10 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | - | - |  | 0.1 |  |  |
| Input Leakage Current lin | - | - | - |  | $\pm 1$ |  | $\mu \mathrm{A}$ |
| 3-State Output Leakage Current lout | - | - | - |  | $\pm 10$ |  |  |
| Operating Current\# | 32 kHz | - | 0.08 |  | 0.1 |  | mA |
| $\left(I_{D}+I_{\text {b }}\right) V_{D D}=V_{B}=5 \mathrm{~V}$ | 1 MHz | - | 0.5 |  | 0.6 |  |  |
| Crystal Operation | 2 MHz | - | 0.7 |  | 0.84 |  |  |
|  | 4 MHz | - | 1 |  | 1.2 |  |  |
| Pin 14 | 32 kHz | - | 0.02 |  | 0.024 |  |  |
| External Clock (Squarewave)\# | 1 MHz | - | 0.1 |  | 0.12 |  |  |
| $\left(I_{D}+I_{\text {b }}\right) \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{B}}=5 \mathrm{~V}$ | 2 MHz | - | 0.2 |  | 0.24 |  |  |
|  | 4 MHz | - | 0.4 |  | 0.5 |  |  |
|  | 32 kHz | - | 20 |  | 25 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{B}}=3 \mathrm{~V}$ | 1 MHz | - | 200 |  | 250 |  |  |
| Crystal Operation | 2 MHz | - | 300 |  | 360 |  |  |
|  | 4 MHz | - | 500 |  | 600 |  |  |
| Operating Current\# |  |  | Io | $\mathrm{I}_{\mathrm{B}}$ | Io | $\mathrm{I}_{\mathrm{B}}$ |  |
| $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=3 \mathrm{~V}$ | 32 kHz | - | 25 | 15 | 30 | 20 |  |
| Crystal Operation | 1 MHz | - | 0.08 | 0.15 | 0.1 | 0.18 | mA |
|  | 2 MHz | - | 0.15 | 0.25 | 0.18 | 0.3 |  |
|  | 4 MHz | - | 0.3 | 0.4 | 0.36 | 0.5 |  |
| Standby Current ${ }^{\#}$ $V_{B}=2.2 \mathrm{~V}$ <br> Crystal Operation | 32 kHz | - | 10 |  | 12 |  | $\mu \mathrm{A}$ |
| Input Capacitance $\mathrm{C}_{\text {IN }}$ | $V_{\text {IN }}=0, T_{A}=25^{\circ} \mathrm{C}$ | - | - |  | 2 |  | pF |
| Maximum Rise and Fall Times $\mathrm{t}_{r}, \mathrm{t}_{1}$ <br> (Except XTAL Input and $\overline{\mathrm{POR}}$ Pin 10) | - | - | - |  | 2 |  | $\mu \mathrm{s}$ |
| Input Voltage (Line Input Pin Only, Power-Sense Mode) | - | 0 | 10 |  | 12 |  | V |
| $\mathrm{V}_{\mathrm{SYS}}>\mathrm{V}_{\mathrm{B}}$ <br> (For $V_{B}$ Not Internally Connected to $\mathrm{V}_{\mathrm{DD}}$ ) | - | - | 0.7 |  | - |  |  |
| Power-On Reset ( $\overline{\text { POR }}$ ) Pulse Width |  | 100 | 75 |  | - |  | ns |

[^33]
$r=$ readable $\quad \mathbf{w}=$ writable
Fig. 2 - Address map.
TABLE I - Clock/Calendar and Alarm Data Modes

| ADDRESS LOCATION (H) | FUNCTION | DECIMAL RANGE | BCD DATA RANGE | BCD DATE • EXAMPLE |
| :---: | :---: | :---: | :---: | :---: |
| 20 | Seconds | 0-59 | 00-59 | 18 |
| 21 | Minutes | 0-59 | 00-59 | 49 |
| 22 | * Hours 12 Hour Mode | 1-12 | $\begin{aligned} & 81-92 \text { (AM) } \\ & \text { A1-B2 (PM) } \end{aligned}$ | A3 |
|  | Hours <br> 24 Hour Mode | 0-23 | 00-23 | 15 |
| 23 | Day of the Week (Sunday = 1) | 1-7 | 01-07 | 03 |
| 24 | Day of the Month (Date) | 1-31 | 01-31 | 29 |
| 25 | Month $\text { Jan = 1, Dec = } 12$ | 1-12 | 01-12 | 10 |
| 26 | Years | 0-99 | 00-99 | 85 |
| 28 | Alarm Seconds | 0-59 | 00-59 | 18 |
| 29 | Alarm Minutes | 0-59 | 00-59 | 49 |
| 2A | ** Alarm Hours <br> 12 Hour Mode | 1-12 | $\begin{aligned} & \text { 01-12 (AM) } \\ & 21-32 \text { (PM) } \end{aligned}$ | 23 |
|  | Alarm Hours 24 Hour Mode | 0-23 | 00-23 | 15 |

- Example: 3:49:18, Tuesday, Oct. $29,1985$.
"Most significant Bit, $D 7$, is " 0 " for 24 hours, and " 1 " for 12 hour mode. Data Bit D5 is " 1 " for P.M. and " 0 " for A.M. in 12 hour mode.
** Alarm hours, Data Bit D5 is. "1" fnr P.M. and " 0 " for A.M. in 12 hour mode. Data Bits D7 and D6 are DON'T CARE.

PROGRAMMERS MODEL - CLOCK REGISTERS


NOTE: $X=$ DON'T CARE WRITES


RAM DATA BYtE

| 7 | 6 | $5^{\text {BIT }} 4$ |  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

HEX ADDRESS 00-1F

## FUNCTIONAL DESCRIPTION

The SPI real-time clock consists of a clock/calendar and a $32 \times 8$ RAM. Communications is established via the SPI (Serial Peripheral Interface) bus. In addition to the clock/calendar data from seconds to years, and system flexibility provided by the 32-byte RAM, the clock features computer handshaking with an interrupt output and a separate squarewave clock output that can be one of 7 different frequencies. An alarm circuit is available that compares the alarm latches with the seconds, minutes and hours time counters and activates the interrupt output when they are equal. The clock is specifically designed to aid in powerdown/up applications and offers several pins to aid the designer of battery back-up systems.

## Mode Select

The voltage level that is present at the $\mathrm{V}_{\text {srs }}$ input pin at the end of power-on-reset selects the device to be in the single supply or battery back-up mode.
Single-Supply Mode-If $\mathrm{V}_{\text {sys }}$ is a logic high when power-on-reset is completed, CLK OUT, PSE and CPUR will be enabled and the device will be completely operational. CPUR will be placed low if the logic level at the $V_{\text {srs }}$ pin goes low. If the output signals CLK OUT, PSE and CPUR are disabled due to a power-down instruction, $V_{\text {svs }}$ brought to a logic low and then to a logic high will re-enable these outputs. An example of the single-supply mode is where only one supply is available and $V_{D D}, V_{B A T T}$ and $V_{\text {Srs }}$ are tied together to the supply.

Battery Back-up Mode-If VSYS is a logic low at the end of power-on-reset, CLK OUT, PSE and CPUR will be disabled (CLK OUT, PSE and CPUR low). This condition will be held until $\mathrm{V}_{\text {sys }}$ rises to a threshold (about 0.7 volt) above $\mathrm{V}_{\text {BATt. }}$. The outputs CLK OUT, PSE and CPUR will then be enabled and the device will be operational. If $V_{\text {sys }}$ falls below a threshold above $\mathrm{V}_{\text {batt }}$, the outputs CLK OUT, PSE and CPUR will be disabled. An example of battery back-up operation occurs if $V_{\text {sys }}$ is tied to $V_{D D}$ and $V_{D D}$ is not connected to a supply when a battery is connected to the $V_{\text {batt }}$ pin. (See Pin Functions $V_{\text {batt }}$ for Battery Back-up Operation)

## CLOCK/CALENDAR (See Figs. 1 and 2.)

The clock/calendar portion of this device consists of a long string of counters that is toggled by a $1-\mathrm{Hz}$ input. The $1-\mathrm{Hz}$ input is generated by a prescaler driven by an on-board oscillator that utilizes one of four possible external crystals or that can be driven by an external clock source. The $1-\mathrm{Hz}$ trigger to the counters can also be supplied by a 50 or $60-\mathrm{Hz}$ input source that is connected to the LINE input pin.
The time counters offer seconds, minutes and hours data in 12 or 24-hour format. An AM/PM indicator is available that once set, toggles every 12 hours. The calendar counters consist of day (day of week), date (day of month), month and years information. Data in the counters is in BCD format. The hours counter utilizes BCD for hour data plus bits for 12/24 hour and AM/PM. The 7 time counters are accessed serially at addresses 20 H through 26 H . (See Table I).

## RAM

The real-time clock also has a static $32 \times 8$ RAM that is located at addresses $00-1 \mathrm{FH}$. Transmitting the address/control word with bit 5 low selects RAM access. Bits 0 through 4 select the RAM location.

## ALARM

The alarm is set by accessing the three alarm latches and loading the required data. The alarm latches consist of
seconds, minutes and hours registers. When their outputs equal the values in the seconds, minutes and hours time counters, an interrupt is generated. The interrupt output will go low if the alarm bit in the Interrupt Control register is set high. The alarm interrupt bit in the Status register is set when the interrupt occurs.* To preclude a false interrupt when loading the time counters, the alarm interrupt bit should be set low in the Interrupt Control register. This procedure is not required when the alarm time is set.

## WATCHDOG FUNCTION (See Fig. 6.)

When bit 7 in the Interrupt Control register is set high, the Clock's CE (chip enable) pin must be toggled at a regular interval without a serial data transfer. If the CE is not toggled, the clock will supply a CPU reset pulse and bit 6 in the Status Register will be set. Typical service and reset times are listed below.

|  | $\mathbf{5 0 ~ H z}$ |  | $\mathbf{6 0 ~ H z}$ |  | XTAL |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. | Min. | Max. |
|  | - | 10 ms | - | 8.3 ms | - | 7.8 ms |
| Reset Time | 20 | 40 ms | 16.7 | 33.3 ms | 15.6 | 31.3 ms |

## CLOCK OUT

The value in the 3 least significant bits of the Clock Control register selects one of seven possible output frequencies. (See Clock Control Register). This squarewave signal is available at the CLK OUT pin. When Power-Down operation is initiated, the output is set low.

## CONTROL REGISTERS AND STATUS REGISTERS

The operation of the Real-Time Clock is controlled by the Clock Control and Interrupt Control registers. Both registers are read-write legisters. Another register, the Status register, is available to indicate the operating conditions. The Status register is a read-only register.

## POWER CONTROL

Power control is composed of two operations, Power Sense and Power Down/Up. Two pins are involved in power sensing, the LINE input pin and the $\overline{\mathrm{INT}}$ output pin. Two additional pins are utilized during power-down/up operation. They are the PSE (Power Supply Enable) output pin and $V_{\text {svs }}$ input pin.

## POWER SENSING (See Fig. 3.)

When Power Sensing is enabled (Bit $5=1$ in Interrupt Control Register), AC transitions are sensed at the LINE input pin. Threshold detectors determine when transitions cease. After a delay of 2.68 to 4.64 ms plus the external input circuit RC time constant, an interrupt is generated and a bit is set in the status register. This bit can then be sampled to see if system power has turned back on. See PIN FUNCTIONS, LINE PIN. The power-sense circuitry operates by sensing the level of the voltage presented at the line input pin. This voltage is centered around $V_{D D}$ and as long as it is either plus or minus a threshold (about 1 volt) from $V_{D D}$ a power-sense failure will not be indicated. With an ac signal present, remaining in this $V_{D D}$ window longer than a minimum of 2.68 ms will activate the power-sense circuit. The larger the amplitude of the ac signal, the less time it

[^34]

Fig. 3 - Power-sensing functional diagram.
spends in the $V_{D D}$ window and the less likely a power failure will be detected. A $60-\mathrm{Hz}, 10 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ sinewave voltage is an applicable signal to present at the LINE input pin to set up the power-sense function.

## POWER DOWN (See Flg. 4.)

Power down is a processor-directed operation. A bit is set in the Interrupt Control Register to initiate operation. 3 pins are affected. The PSE (Power Supply Enable) output, normally high, is placed low. The CLK OUT is placed low. The CPUR output, connected to the processors reset input is also placed low. In addition, the Serial Interface is disabled.


Fig. 4 - Power-down functional diagram.

## POWER UP (See Figs. 5 and 6.)

Two conditions will terminate the Power-Down mode. The first condition (See Fig. 5) requires an interrupt. The interrupt can be generated by the alarm circuit, the programmable periodic interrupt signal, or the powersense circuit.
The second condition that releases Power Down occurs when the level on the Vsys pin rises about 1 volt above the level at the $\mathrm{V}_{\text {batt }}$ input, after previously falling to the level of $V_{\text {batt }}$ (See Fig.6) in the Battery Back-up Mode or $V_{\text {sys }}$ falls to logic low and returns high in the Single Supply Mode.


Fig. 5 - Power-up functional diagram (initiated by Interrupt Signal).


Fig. 6 - Power-up functional diagram (initiated by a rise in voltage on the " $V_{\text {srs" }}$ pin).

## PIN FUNCTIONS

CLK OUT-Clock output pin. One of 7 frequencies can be selected (or this output can be set low) by the levels of the three LSB's in the clock-control register. If a frequency is selected, it will toggle with a $50 \%$ duty cycle except 2 Hz in the $50-\mathrm{Hz}$ timebase mode. (Ex. if 1 Hz is selected, the output will be high for 500 ms and low for the same period.) During power-down operation (bit 6 in Interrupt Control Register set to "1"), the clock-output pin will be set low.
$\overline{C P U R}-C P U$ reset output pin. This pin functions as an N -channel only, open-drain output and requires an external pull-up resistor.
INT-Interrupt output pin. This output is driven from a single NFET pull-down transistor and must be tied to an external pull-up resistor. The output is activated to a low level when:

1. Power-sense operation is selected ( $B 5=1$ in Interrupt Control Register) and a power failure occurs.
2. A previously set alarm time occurs. The alarm bit in the status register and interrupt-out signal are delayed 30.5 $\mu \mathrm{s}$ when $32-\mathrm{kHz}$ operation is selected and $15.3 \mu \mathrm{~s}$ for $2-\mathrm{MHz}$ and $7.6 \mu \mathrm{~s}$ for $4-\mathrm{MHz}$. (See important application note.)
3. A previously selected periodic interrupt signal activates.

The status register must be read to set the Interrupt output high after the selected periodic interval occurs. This is also true when conditions 1 and 2 activate the interrupt. If power down had been previously selected, the interrupt will also reset the power-down functions.
SCK, MOSI, MISO-See Serial Peripheral Interface (SPI) section in this data sheet.
CE-A positive chip-enable input. A low level at this input holds the serial interface logic in a reset state. This pin is also used for the watchdog function.
$\mathbf{V}_{\text {ss }}$-The negative power-supply pin that is connected to ground.
PSE-Power-supply enable output pin. This pin is used to control power to the system. The pin is set high when:

1. $\mathrm{V}_{\text {sys }}$ rises above the $\mathrm{V}_{\text {batt }}$ voltage after $\mathrm{V}_{\text {sys }}$ was placed low by a system failure.
2. An interrupt occurs.
3. A power-on reset (if $\mathrm{V}_{\mathrm{sys}}$ is a logic high).

The PSE pin is set low by writing a high into bit 6 (powerdown bit) in the Interrupt Control Register.
POR-Power-on reset. A Schmitt-trigger input that generates a power-on internal reset signal using an external R-C network. Both control registers and frequency dividers for the oscillator and line input are reset. The status register is reset except for the first time up bit (B4), which is set. Single supply or battery back-up operation is selected at the end of POR.
LINE-This input is used for two functions. The first function utilizes the input signal as the frequency source for the timekeeping counters. This function is selected by
setting bit 6 in the Clock Control Register. The second function enables the line input to sense a power failure. Threshold detectors operating above and below $V_{\text {DD }}$ sense an ac voltage loss. Bit 5 must be set to " 1 " in the Interrupt Control Register and crystal or external clock source operation is required. Bit 6 in the Clock Control Register must be low to select XTAL operation.

OSCILLATOR CIRCUIT-The CDP68HC68T1 has an onboard 150K resistor that is switched in series with its internal inverter when $32-\mathrm{kHz}$ is selected via the clockcontrol register. Note: When first powered up the series resistor is not part of the oscillator circuit. (The CDP68HC68T1 sets up for a $4-\mathrm{MHz}$ oscillator.)


ALL FREQUENCYS
RECOMMENDED OSCILLATOR CIRCUIT: C1, C2 VALUES CRYSTAL DEPENDENT

* R USED FOR 32 KHz OPERATION ONLY.

100 K - 300 K RANGE AS SPECIFIED
BY CRYSTAL MANUFACTURER.
92CS-42272
Fig. 7-Oscillator circuit.
$\mathbf{V}_{\text {sys }}$-This input is connected to the system voltage. After the CPU initiates power down by setting bit 6 in the Interrupt Control Register to "1", the level on this pin will terminate power down if it rises about 0.7 volt above the level at the $\mathrm{V}_{\text {batt }}$ input pin after previously falling below $\mathrm{V}_{\text {batt }}+0.7$ volt. When power down is terminated, the PSE pin will return high and the Clock Output will be enabled. The CPUR output pin will also return high. The logic level present at this pin at the end of $\overline{P O R}$ determines the CDP68HC68T1's operating mode.
$\mathbf{V}_{\text {batt }}$-The oscillator power source. The positive terminal of the battery should be connected to this pin. When the level on the $V_{\text {sys }}$ pin falls below $V_{\text {batt }}+0.7$ volt, the $V_{\text {batt }}$ pin will be internally connected to the $V_{D D}$ pin. When the voltage on $V_{\text {sys }}$ rises a threshold above ( $\sim 0.7 \mathrm{~V}$ ) the voltage on $\mathrm{V}_{\text {batr }}$, the connection from $V_{\text {batt }}$ to the $V_{D D}$ pin is opened. When the "LINE" input is used as the frequency source, $\mathrm{V}_{\text {batt }}$ may be tied to $V_{D D}$ or $V_{\text {ss. }}$. The "XTAL IN" pin must be at $V_{s s}$ if $V_{\text {Batt }}$ is at $V_{\text {Ss }}$. If $V_{\text {batt }}$ is connected to $V_{D D}$, the "XTAL IN" pin can be tied to $V_{s s}$ or $V_{\text {do }}$.

XTAL IN, XTAL OUT-These pins are connected to a $32,768-\mathrm{Hz}, 1.048576-\mathrm{MHz}, 2.097152-\mathrm{MHz}$ or $4.194304-\mathrm{MHz}$ crystal. If an external clock is used, it should be connected to "XTAL IN" with "XTAL OUT" left open.
$V_{D D}$-The positive power-supply pin.

## REGISTERS

## CLOCK CONTROL REGISTER (Write/Read) - Address 31H

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| START | LINE | XTAL | XTAL | 50 Hz | CLK OUT | CLK OUT | CLK OUT |
| $\overline{\text { STOP }}$ | $\overline{\text { STAL }}$ | SEL <br> 1 | SEL <br> 0 | $\overline{60 H z}$ | 2 | 1 | 0 |

## CLOCK CONTROL REGISTER

START-STOP-A high written into this bit will enable the counter stages of the clock circuitry. A low will hold all bits reset in the divider chain from 32 Hz to 1 Hz . A clock out selected by bits 0,1 and 2 will not be affected by the stop function except the 1 and $2-\mathrm{Hz}$ outputs.

LINE-XTAL-When this bit is set high, clock operation will use the 50 or 60 -cycle input present at the LINE input pin. When the bit is low, the crystal input will generate the $1-\mathrm{Hz}$ time update.

XTAL SELECT-One of 4 possible crystals is selected by value in these two bits.

$$
\begin{array}{ll}
0=4.194304 \mathrm{MHz} & 2=1.048576 \mathrm{MHz} \\
1=2.097152 \mathrm{MHz} & 3=32,768 \mathrm{~Hz}
\end{array}
$$

$50-60 \mathrm{~Hz}-50 \mathrm{~Hz}$ is selected as the line input frequency when this bit is set high. A low will select 60 Hz . The powersense bit in the Interrupt Control Register must be set low for line frequency operation.

CLOCK OUT-The three bits specify one of the 7 frequencies to be used as the squarewave clock output.

| $0=$ XTAL | $4=$ Disable (low output) |
| :--- | :--- |
| $1=$ XTAL/2 | $5=1 \mathrm{~Hz}$ |
| $2=$ XTAL/4 | $6=2 \mathrm{~Hz}$ |
| $3=X T A L / 8$ | $7=50$ or 60 Hz |
|  |  |
|  |  |
|  |  |

All bits are reset by a power-on reset. Therefore, the XTAL is selected as the clock output at this time.

## INTERRUPT CONTROL REGISTER

WATCHDOG-When this bit is set high, the watchdog operation will be enabled. This function requires the CPU to toggle the CE pin periodically without a serial-transfer requirement. In the event this does not occur, a CPU reset will be issued. Status register must be read before reenabling watchdog.
POWER DOWN-A high in this location will initiate a power down. A CPU reset will occur, the CLK OUT and PSE output pins will be set low and the serial interface will be disabled.

POWER SENSE-This bit is used to enable the line input pin to sense a power failure. It is set high for this function. When power sense is selected, the input to the $50 / 60-\mathrm{Hz}$ prescaler is disconnected. Therefore, crystal operation is required when power sense is enabled. An interrupt is generated when a power failure is sensed and the power sense and Interrupt True bit in the Status Register are set. When power sense is activated, a " 0 " must be written to this location followed by a " 1 " to re-enable power sense.
ALARM - The output of the alarm comparator is enabled when this bit is set high. When a comparison occurs between the seconds, minutes and hours time and alarm counters, the interrupt output is activated. When loading the time counters, this bit should be set low to avoid a false interrupt. This is not required when loading the alarm counters. See PIN FUNCTIONS, $\overline{\mathrm{NT}}$ for explanation of alarm delay.
PERIODIC SELECT-The value in these 4 bits will select the frequency of the periodic output. (See Table I).

## INTERRUPT CONTROL REGISTER (Write/Read) - Address 32H

D7
D6
D5
D4

D3
D2
D1
DO


All bits are reset by power-on reset.

Table I - Periodic Interrupt Output

| D0-D3 <br> VALUE | PERIODIC-INTERRUPT OUTPUT FREQUENCY | FREQUENCY TIMEBASE |  |
| :---: | :---: | :---: | :---: |
|  |  | XTAL | LINE |
| 0 | Disable |  |  |
| 1 | 2048 Hz | X |  |
| 2 | 1024 Hz | X |  |
| 3 | 512 Hz | X |  |
| 4 | 256 Hz | $x$ |  |
| 5 | 128 Hz | X |  |
| 6 | 64 Hz | X |  |
|  | 50 or 60 Hz |  | X |
| 7 | 32 Hz | X |  |
| 8 | 16 Hz | X |  |
| 9 | 8 Hz | X |  |
| 10 | 4 Hz | X |  |
| 11 | 2 Hz | X | X |
| 12 | 1 Hz | X | X |
| 13 | Minute | X | X |
| 14 | Hour | X | X |
| 15 | Day | X | X |

STATUS REGISTER (Read Only) - Address 30H

| D7 | D6 |  | D5 | D4 | D3 | D2 | D1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | WATCHDOG | TEST <br> MODE | FIRST <br> TIME <br> UP | INTERRUPT <br> TRUE | POWER <br> SENSE <br> INTERRUPT | ALARM <br> INTERRUPT | CLOCK <br> INTERRUPT |

WATCHDOG - If this bit is set high, the watchdog circuit has detected a CPU failure.

TEST MODE - When this bit is set high, the device is in the TEST MODE.

FIRST-TIME UP - Power-on reset sets this bit high. This signifies that data in the RAM and Clock is not valid and should be initialized.

INTERRUPT TRUE - A high in this bit signifies that one of the three interrupts (Power Sense, Alarm, and Clock) is valid.

POWER-SENSE INTERRUPT - This bit set high signifies that the power-sense circuit has generated an interrupt.
ALARM INTERRUPT - When the seconds, minutes and hours time and alarm counter are equal, this bit will be set high. Status Register must be read before Loading Interrupt Control Register for valid alarm indication after alarm activates.
CLOCK INTERRUPT - A periodic interrupt will set this bit high.
All bits are reset by a power-on reset except the "FIRSTTIME UP" which is set. All bits except the power-sense bit are reset after a read of this register.

## CDP68HC68T1

## SERIAL PERIPHERAL INTERFACE (SPI)

## PIN SIGNAL DESCRIPTION

SCK (Serial Clock Input)* - This input causes serial data to be latched from the MOSI input and shifted out on the MISO output.
MOSI (Master Out/Slave In)* - Data bytes are shifted in at this pin, most significant bit (MSB) first.
MISO (Master In/Slave Out) - Data bytes are shifted out at this pin, most signficant bit (MSB) first.

CE (Chip Enable)** - A positive chip-enable input. A low level at this input holds the serial interface logic in a reset state, and disables the output driver at the MISO pin.

* These inputs will retain their previous state if the line driving them goes into a High-Z state.
** The CE input has as internal pull-down device-if the input is in a low state before going to a High $Z$, the input can be left in a High $Z$.


## TRUTH TABLE

| MODE | SIGNAL |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | CE | ScK* | mosi | mıso |
| disabled RESET | L | INPUT DISABLED | INPUT DISABLED | HIGH Z |
| WRITE | H | $\begin{aligned} & \mathrm{CPOL}=1 \\ & \mathrm{CPOL}=0 \end{aligned}$ | DATA BIT LATCH | HIGH Z |
| READ | H | $\begin{aligned} & \mathrm{CPOL}=1 \\ & \mathrm{CPOL}=0 \end{aligned}$ | x | NEXT DATA BIT SHIFTED OUT $\Delta$ |

$\Delta$ MISO remains at a High $Z$ until 8 bits of data are ready to be shifted out during a READ. It remains at a High $Z$ during the entire WRITE cycle.

* When interfacing to CDP68HC05 microcontrollers, serial clock phase bit, CPHA, must be set $=\mathbf{1}$ in the microcomputer's control register.


## FUNCTIONAL DESCRIPTION

The Serial Peripheral Interface (SPI) utilized by the CDP68HC68T1 is a serial synchronous bus for address and data transfers. The clock, which is generated by the microcomputer, is active only during address and data transfers. In systems using the CDP68HC05C4 or CDP68HC05D2, the inactive clock polarity is determined by the CPOL bit in the microcomputer's control register. A unique feature of the CDP68HC68T1 is that it automatically determines the level of the inactive clock by sampling SCK when CE becomes active (see Fig. 8). Input data (MOSI) is latched internally on the Internal Strobe edge and output data (MISO) is shifted out on the Shift edge, as defined by Fig. 8. There is one clock for each data bit transferred (address as well as data bits are transferred in groups of 8).


Fig. 8 - Serial RAM clock (SCK) as a function of MCU clock polarity (CPOL).

## ADDRESS AND DATA FORMAT

There are three types of serial transfer．
1．Address Control－Fig． 9
2．READ or WRITE Data－Fig． 10
3．Watchdog Reset（actually a non－transfer）－Fig． 11
The Address／Control and Data bytes are shifted MSB first， into the serial data input（MOSI）and out of the serial data output（MISO）．
Any transfer of data requires an Address／Control byte to specify a Write or Read operation and to select a Clock or RAM location，followed by one or more bytes of data．
Data is transferred out of MISO for a Read and into MOSI for a Write operation．

## ADDRESS／CONTROL BYTE－FIg． 9

It is always the first byte received after CE goes true．To transmit a new address，CE must first go false and then true again．Bit 5 is used to select between Clock and RAM locations．

| $\mathrm{BIT} \rightarrow 7$ | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $W / \bar{R}$ | 0 | $\frac{\text { CLK }}{\text { RAM }}$ | A4 | A3 | A2 | A1 | A0 |
| 0－4 | A0－A4 |  | Selects 5－Bit HEX Address of RAM or specifies Clock Register． Most Significant Address Bit． If equal to＂ 1 ＂，A0 through A4 selects a Clock Register． If equal to＂ 0 ＂，AO through A4 selects one of 32 RAM locations． |  |  |  |  |
| 5 | CLOCK／$\overline{\text { RAM }}$ |  |  |  |  |  |  |
| 6 | 0 |  | Must be set to＂ 0 ＂when not in Test Mode |  |  |  |  |
| 7 | W／R |  | W／R＝＂1＂initiates one or more WRITE cycles． <br> $W / R=$＂ 0 ＂，initiates one more READ cycles． |  |  |  |  |



Fig． 9 －Address／Control byte－transfer wavefurms．

## READ／WRITE DATA－（See Fig．10）

Read／Write data follows the Address／Control byte．


Fig．10－Read／Write data－transfer waveforms．

## WATCHDOG RESET - (See Fig. 11)

When watchdog operation is selected, CE must be toggled periodically or a CPU reset will be outputted.


Fig. 11 - Watchdog operation waveforms.

## ADDRESS AND DATA

Data transfers can occur one byte at a time (Fig. 12) or in a multibyte burst mode (Fig. 13). After the Real-Time Clock is enabled, an Address/Control word is sent to select the CLOCK or RAM and select the type of operation (i.e., Read or Write). For a single-byte Read or Write, one byte is transferred to or from the clock register or RAM location specified in the Address/Control byte and the Real-Time Clock is then disabled. Write cycle causes the latched clock register or RAM address to automatically increment. Incrementing continues after each transfer until the device is disabled. After incrementing to 1FH the address will "wrap" to 00 H and continue. Therefore, when the RAM is selected the address will "wrap" to 00 H and when the clock is selected the address will "wrap" 20H.


Fig. 12 - Single-byte transfer waveforms.
Fig. 13 - Multiple-byte transfer waveforms.

$$
92 \mathrm{CM}-37950
$$

## CDP68HC68T 1

## DYNAMIC CHARACTERISTICS

DYNAMIC ELECTRICAL CHARACTERISTICS-BUS TIMING $V_{D D} \pm 10 \%, V_{s s}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0 ^ { \circ }} \mathrm{C}$ to $\mathbf{+ 8 5}{ }^{\circ} \mathrm{C}$, $C_{L}=200$ pF, see Figs. 14 and 15


Fig. 14 - WRITE-cycle timing waveforms.


Fig. 15 - READ-cycle timing waveforms.

## SYSTEM DIAGRAMS



Example of a system in which power is always on. Clock circuit driven by line input frequency.

Fig. 16 - Power-on always system diagram.


Example of a system in which the power is controlled by an external source. The LINE input pin can sense when the switch opens by use of the POWER-SENSE INTERRUPT. The CDP68HC68T1 crystal drives the clock input to the CPU using the CLK OUT pin. On power down when $V_{\text {srs }}<$ $\mathrm{V}_{\text {batt }}+0.7 \mathrm{~V}$. V $\mathrm{V}_{\text {batt }}$ will power the CDP68HC68T1. A threshold detect activates a p-channel switch, connecting $V_{\text {batt }}$ to $V_{\text {do }} V_{\text {batt }}$ always supplies power to the oscillator, keeping voltage frequency variation to a minimum.

Fig. 17 - Externally-controlled power system diagram.

A Procedure for Power-Down Operation might consist of the following:

1. Set power-sense operation by writing bit 5 high in the Interrupt Control Register.
2. When an interrupt occurs, the CPU reads the status register to determine the interrupt source.
3. Sensing a power failure, the CPU does the necessary housekeeping to prepare for shutdown.
4. The CPU reads the status register again after several milliseconds to determine validity of power failure.
5. The CPU sets power-down bit 6 and disables all interrupts in the Interrupt Control Register when power down is verified. This causes the CPU reset and clock out to be held low and disconnects the serial interface.
6. When power returns and $V_{s y s}$ rises above $V_{\text {batt }}$, power down is terminated. The CPU reset is released and serial communication is established.


Fig. 18 - Example of a system with a battery back-up.


Example of an automotive system. The $\mathrm{V}_{\text {srs }}$ and LINE inputs can be used to sense the ignition turning on and off. An external switch is included to activate the system without turning on the ignition. Also, the CMOS CPU is not powered down with the system $\mathrm{V}_{\mathrm{DD}}$, but is held in a low power reset mode during power down. When restoring power the CDP68HC68T1 will enable the CLK OUT pin and set the PSE and CPUR high.

Fig. 19-Automotive system diagram.

## IMPORTANT APPLICATION NOTE:

Those units with a code of 6PG have delayed alarm interrupts of 8.3 ms regardless of CDP68HC68T1's operating frequency. (See PIN FUNCTIONS, INT.) In addition, reading the status register before delayed alarm activates will disable alarm signal.

CMOS Real-Time Clock With Serial Peripheral Interface (SPI) Bus

## Features

- SPI (Serial Peripheral Interface)
- 12 Hour Clock with AM/PM
- 1Hz Output Line
- 1 per Minute Interrupt Output
- Low Current Operation
- $25 \mu \mathrm{~A}$ @ $3 \mathrm{~V}, 32 \mathrm{kHz}$
- 1mA @ 5V, 4.194MHz
- Low Minimum Timekeeping Voltage of 2.2 V
- Available in $\mathbf{1 6}$ pin DIP or 16 pin SOP



## Description

The CDP68HC68T2 Real-Time Clock provides a 12 hour AM/PM clock function and a serial peripheral interface (SPI) bus. The primary function of the clock is to divide down a frequency input that can be supplied by the on board oscillator in conjunction with an external crystal or by an external clock source. The clock operates with either a $32+\mathrm{kHz}, 1+\mathrm{MHz}, 2+\mathrm{MHz}$, or $4+\mathrm{MHz}$ crystal or by an external clock source at these frequencies. The time registers furnish seconds, minutes, and hours data. The data in the time registers is in the BCD format. During normal operation, the T2 provides a continuous 1 Hertz square wave clock output after oscillator power up. In the
test mode, the clock output after power up is at the oscillator rate divided by 2.

Computer handshaking is established with a "wired-OR" interrupt output. The interrupt goes active low (with open drain) whenever the minute counter advances, and remains low until either CE goes high (reading the data) or if RESET goes low (resets all counters and prescalers).
The CDP68HC68T2 is available in a 16 lead hermetic dual-in-line ceramic package ( $D$ suffix), in a 16 lead dual-in-line plastic package ( E suffix), and in a 16 lead small outline plastic package ( M suffix).


## Functional Description

The CDP68HC68T2 real time clock employs three time counters for seconds (0-59), minutes (0-59), and hours (01-12). Data in the time registers is in the BCD format with most significant bit (MSB) first; the hours counter includes an AM/PM bit. The Serial Peripheral Interface (SPI) utilized by the CDP68HC68T2 is a serial synchronous bus for address and data transfers. SPI transfers can be one, two, or three bytes, but the order is always minutes, hours, and seconds. The MISO output is active only while CE is high, otherwise it is three state. Each SPI transfer includes bidirectional data, each register is read out while it is being written to. If only a read is required, then dummy data should be written to the register. The logic checks for certain illegal BCD code which inhibit the latching of written data, however, writing FFH for dummy write data is preferred. The seconds register cannot be written to, but is reset whenever data is written to the minutes register. When reset is active (RESET low or power on reset), the counters and prescalers are reset to 00:00:00 AM. The SPI clock (SCK) input rate should be equal to, or less than 1 MHz . SPI transfers less than 8 clock cycles will be ignored, therefore, SPI transmission can be terminated during this time by pulling CE low.

For correct SPI transmission, there must be at least 3 oscillator cycles (approx. $90 \mu \mathrm{~s}$ @ 32 kHz ) delay for the
following: a) between any SPI byte transmission, b) after CE goes active and before the first byte is transferred and, c) between successive CE active signals.

Clocking of seconds-minutes-hours is prevented whenever chip enable (CE) is high. Any clocking of the seconds counter will be acted on after the enable signal falls (becomes inactive). This prevents erroneous data from being read. Note that this freeze circuit is only active for $250-500 \mathrm{mS}$. After this time it automatically releases so that any potential seconds clock pulse will not be lost. Also after this time, the chip will automatically terminate the internal enable line and tri-state the data output line, MISO. This timeout is to prevent erroneous loss of data if the CE signal becomes hung up in the active high state due to the CPU being put into the sleep/wait state during a data transfer.

In the open drain configuration, the $\overline{\mathrm{NT}}$ pin goes active low whenever the minute counter advances and remains low until either CE goes high (reading the data), or RESET goes low (resets all counters and prescalers). With a mask option, the open drain can be replaced with a full CMOS inverter.

In the normal operating mode , the clock output (CLK OUT) after powerup is a one hertz square wave output. In the TEST mode, the clock output frequency after powerup is equal to the oscillator frequency divided by two.

Crystal Frequency Selection - One of 4 possible crystal frequencies is selected by the logic level on FSEL1 and FSEL2.

| CRYSTAL FREQUENCY | 4.194304 MHz | 1.048576 MHz | 2.097152 MHz | $32,768 \mathrm{~Hz}$ |
| :--- | :---: | :---: | :---: | :---: |
| FSEL1 | 1 | 1 | 0 | 0 |
| FSEL2 | 1 | 0 | 1 | 0 |

## Clock Registers Data Format -

| HEX ADDRESS | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DBO | REGISTER NAME |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 20 | 0 | $\leftarrow 0-5$ BCD $\rightarrow$ |  |  |  | $\leftarrow 0-9 \mathrm{BCD} \rightarrow$ |  |  | Seconds (Read only) |
| 21 | 0 | $\leftarrow 0-5$ BCD $\rightarrow$ |  |  |  | $\leftarrow 0-9 \mathrm{BCD} \rightarrow$ |  |  | Minutes (R/W) |
| 22 | 0 | 0 | AM/PM | X* |  | $\leftarrow 0-9 \mathrm{BCD} \rightarrow$ |  |  | Hours (R/W) |

* $\mathrm{X}=0$ or 1


## Features

- Programmable Frequency and Duty Cycle Output
- Serial Bus Input; Compatible With Motorola/Harris SPI Bus, Simple ShiftRegister Type Interface
- 8 Lead Mini DIP Package
- Schmitt Trigger Clock Input
- 4 V to 6 V Operation, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Temperature Range
- 8MHz Clock Input Frequency


## Description

The CDP68HC68W1 modulates a clock input to supply a variable frequency and duty-cycle output signal. Three 8 -bit registers (pulse width, frequency and control) are accessed serially after power is applied to initialize device operation. The value in the pulse width register selects the high duration of the output period. The frequency register byte divides the clock input frequency and determines the overall output clock period. The input clock can be further divided by two or a low power mode may be selected by the lower two bits in the control register. A comparator circuit allows threshold control by setting the output low if the input at the $\mathrm{V}_{\mathrm{T}}$ pin rises above 0.75 volt. The CDP68HC68W1 is supplied in an 8 lead mini DIP plastic package ( E suffix).

## Pinout

PACKAGE TYPE E TOP VIEW


## Block Diagram



FIGURE 1

## Maximum Ratings Absolute Maximum Values

DC Supply Voltage Range, (VDD) . . . . . . . . . . . . . . . . . . - 0.5 V to +7 V
(Voltage Referenced to $\mathrm{V}_{\text {SS }}$ Terminal)
Input Voltage Range, All Inputs . . . . . . . . . . . . . . -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
DC Input Current, Any One Input . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 10 \mathrm{~mA}$
Power Dissipation Per Package (PD)
$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+60^{\circ} \mathrm{C}$ (Package Type E) . . . . . . . . . . . . . . 500 mW
$\mathrm{T}_{\mathrm{A}}=+60^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Package Type E) . . . . . . Derate Linearly at

$12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW

Device Dissipation Per Output Transistor
.
............ 100 mW
$\mathrm{T}_{\mathrm{A}}=$ Full Package Temperature Range (All Package Types)
Operating Temperature Range (TA) . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range (TSTG) . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (During Soldering) . . . . . . . . . . . . . . . . . . $+265^{\circ} \mathrm{C}$ At Distance $1 / 16 \pm 1 / 32 \mathrm{ln}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) From Case for 10s Max
$\qquad$
Recommended Operating Conditions $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. For maximum reliability, device should always be operated within the following ranges:

| CHARACTERISTIC | SYMBOL | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. |  |
| DC Operating Voltage Range | - | 4 | 6 | v |
| Input Voltage Range (Except $\mathrm{V}_{\mathrm{T}}$ Pin) | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \hline \end{aligned}$ | $\begin{gathered} 0.7 \mathrm{~V}_{\mathrm{DD}} \\ -0.3 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V} \\ 0.3 \mathrm{~V}_{\mathrm{DD}} \\ \hline \end{gathered}$ | V |
| $\mathrm{V}_{\text {T }}$ Pin Output Voltage Threshold | $V_{\text {IT }}$ | 0.4 | $0.15 \mathrm{~V}_{\text {DD }}$ | V |
| Serial Clock Frequency, SCK (VDD $=4.5 \mathrm{~V}$ ) | FSCK | DC | 2.1 | MHz |
| Clock Frequency | FCLK | DC | 8 | MHz |

Static Electrical Characteristic $T_{A}=-40^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$

| CHARACTERISTIC | SYMBOL | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. |  |
| Device Current in "Power Down" Mode, Clock Disabled | IPD | - | 1 | $\mu \mathrm{A}$ |
| Low Level Output Voltage ( $\mathrm{OL}=1.6 \mathrm{~mA}$ ) | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.4 | V |
| High Level Output Voltage ( $1 \mathrm{OH}=-1.6 \mathrm{~mA}$ ) | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}-0.4 \mathrm{~V}$ | - | v |
| Input Leakage Current | IN | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Operating Device Current ( ${ }^{\text {c }}$ CLK $=1 \mathrm{MHz}$ ) | IOPER | - | 1 | mA |
| Clock Input Capacitance ( $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{f} C L K=1 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $\mathrm{CIN}^{\text {N }}$ | - | 10 | pF |

## Pin Signal Functions

| $\begin{aligned} & \text { PIN } \\ & \text { NO. } \end{aligned}$ | $\left\lvert\, \begin{gathered} \text { PIN } \\ \text { SIGNAL } \end{gathered}\right.$ | PIN FUNCTION |  |
| :---: | :---: | :---: | :---: |
| PIN 1: | CLK | (INPUT)* | CLOCK - The clock signal to be altered by the PWM circuitry. This is the source of the PWM output. This input frequency can be internally divided by either one or two, depending on the state of the CD bit in the control register. |
| PIN 2: | $\overline{\text { CS }}$ | (INOUT) | CHIP SELECT - A high-to-low ( 1 to 0 ) transition selects the chip. A low-to-high ( 0 to 1) transition deselects the chip and transfers data from the shift registers to the data registers. |
| PIN 3: | VT | (INPUT) | VOLTAGE THRESHOLD - An analog voltage greater than 0.75 V (at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ ) on this pin will immediately cause the PWM output to go to logic " 0 ". This will be the status until the $\mathrm{V}_{\mathrm{T}}$ input is returned to a voltage below 0.4 V , the W 1 is deselected, and then one or more of the data registers is written to. <br> An analog voltage on this pin less than 0.75 V (at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ ) will allow the device to operate as specified by the values in the registers. |
| PIN 4: | VSS | (POWER) | GROUND - Establishes the low (logic 0) voltage level. |
| PIN 5: | DATA | (INPUT) | Data input at this pin is clocked into the shift register (i.e., latched) on the rising edge of the serial clock (SCK), most significant bits first. |
| PIN 6: | SCK | (INPUT) | SERIAL CLOCK - A rising edge on this pin will shift data available at the (DATA) pin into the shift register. |
| PIN 7: | PWM | (OUTPUT) | This pin provides the resultant output frequency and pulse width. After $\mathrm{V}_{\mathrm{DD}}$ power up, the output on this pin will remain a logic " 0 ", until the chip is selected, 24 bits of information clocked in, and the chip deselected. |
| PIN 8: | $\mathrm{V}_{\mathrm{DD}}$ | (POWER) | Establishes the high (logic 1) voltage level. |

[^35]
## Functional Description

## Introduction

The digital pulse width modular (DPWM) divides down a clock signal supplied via CLK Pin 1 as specified by its control, frequency and pulse width data registers. The resultant output signal, with altered frequency and duty cycle, appears at PWM Pin 7.

## Serial Port

Data are entered into the three DPWM registers serially through the data pin, Pin 5, accompanied by a signal applied to SCK Pin 6. The user can supply these serial data via shift register(s) or a microcomputer's serial port, such as the SPI port available on most 68 HCO microcomputers. Microcomputer I/O lines can also be used to simulate a serial port.

Data are written serially, most significant bit first, in 8,16 , or 24-bit increments. Data are sampled and shifted into the PWMs shift register on each rising edge of the SCK. The serial clock should remain low when inactive. Therefore, when using a 68HCO5 microcomputer's SPI port to provide data, program the microcomputer's SPI control register bits CPOL, CPHA to $0,0$.

The CDP68HC68W1 latches data words after device deselection. Therefore, $\overline{\mathrm{CS}}$ must go high (inactive) following each write to the W1.

## Power-Up Initialization

Upon VDD power up, the output of the PWM chip will remain at a low level (logic zero) until:

1. The chip is selected ( $\overline{C S}$ pin pulled low).
2. 24 bit of information are shifted in.
3. The chip is deselected ( $\overline{C S}$ pin pulled high).

The 24-bits of necessary information pertain to the loading of the three PWM 8-bit registers, in the following order:

1. Control register
2. Frequency register
3. Pulse width register

See section entitled "Pulse Width Modulator Data Registers" for a description of each register. Once initialized, the specified PWM output signal will appear until the device is reprogrammed or the voltage on the $\mathrm{V}_{\mathrm{T}}$ pin rises above the specified threshold. Reprogramming the device will update the PWM output after the end of the present output clock period.

## Reprogramming Shortcuts

After the device has been fully programmed upon power up, it is only necessary to input 8 bits of information to alter the output pulse width, or 16 bits to alter the output frequency.

Altering the Pulse Width: The pulse width may be changed by selecting the chip, inputting 8 bits, and deselecting the chip. By deselecting the chip, data from the first 8-bit shift register are latched into the pulse width register (PWM register). The frequency and control registers remain unchanged. The updated PWM information will
appear at the output only after the end of the previous total output period.

Altering the Frequency: The frequency can be changed by selecting the chip, inputting 16-bits (frequency information followed by pulse width information), and deselecting the chip. Deselection will transfer 16 bits of data from the shift register into the frequency register and PW register. The updated frequency and PW information will appear at the PWM output pin only after the end of the previous total output period.

Altering the Control Word: Changing the clock divider and/or power control bit in the CDP68HC68W1 control register requires full 24-bit programming, as described under Power Up Initialization.

## Pulse Width Modulator Data Registers

Control Register

Bit

| $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | $P C$ | $C D$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

X = Don't Care

## Byte One: Control Register

Bits 7-2 These bits are don't care.
Bit 1 (PC) Power Control Bit. If this bit is a " 0 ", the chip will remain in the active state. If the bit is set to a " 1 ", internal clocking and the voltage comparator (VT) circuit and voltage reference will be disabled. Thus the chip will enter a low current drain mode. The chip may only reenter the active mode by clearing this bit and clocking in a full 24 bits of information.

Bit 0 (CD) Clock Divider Bit. If this bit is a " 0 ", the chip will set internal clocking (CLK) at a divide-by-one rate with respect to the (CLK). If this bit is set to " 1 ", the internal clocking will be set to a divide-by-2 state.

## Byte Two: Frequency Data Register

Bits 7-0 This register contains the value that will determine the output frequency or total period by:

$$
\text { FOUT }=\frac{\text { FIN }^{\prime}}{(N+1)(C D+1)}
$$

$$
\begin{aligned}
\text { Where FOUT }= & \text { resultant PWM output } \\
& \text { frequency }
\end{aligned}
$$

FIN = the frequency of input CLK
$\mathrm{n}=$ value in frequency register
$C D=$ value of clock divider bit in control register

For a case of $n$ (binary value in frequency register) equal to 5 , and $C D$ (clock divider) $=$ 0 (divide-by-1), the PWM output will be a frequency $1 / 6$ that of the input clock (CLK). Likewise, the output clock period will be equal to 6 input CLK periods.

## Byte Three: Pulse Width Data Register

Bits 7-0 This register contains the value that will determine the pulse width or duty cycle (high duration) of the output PWM waveform.

$$
\begin{aligned}
& \mathrm{PW}=(\mathrm{N}+1)(\mathrm{CD}+1) \\
& \text { Where } \mathrm{PW}= \text { Pulse width out as mea- } \\
& \text { sured in number of input } \\
& \text { CLK periods. } \\
& \mathrm{CD}= \text { Value of clock divider bit in } \\
& \text { control register. } \\
& \mathrm{N}= \text { Value in PW register. }
\end{aligned}
$$

For a case of $n$ (binary value in PW register) equal to 3 and $C D$ (clock divider) $=0$ (divide-by-1), the output will be 4 input clock periods of a high level followed by the remaining clocks of the total period which will be a low level.

Assuming the frequency register contains a value of 5 , the resultant PWM output would be high for 4 CLK periods, low for 2.

## Using the CDP68HC68W1 (Summary)

Programming the CDP68HC68W1

1. Select chip
2. Write to control register*
3. Write to frequency register*
4. Write to pulse width register*
5. Deselect chip

NEXT: To then alter the pulse width:

1. Select chip
2. Write to pulse width register*
3. Deselect chip

OR: To then alter the frequency (and possibly PW):

1. Select chip
2. Write to frequency register*
3. Write to pulse width register*
4. Deselect chip
*All writes use 8-bit words

## CDP68HC68W1 Registers

1. Control Register:

- Bit $0=C L K \div 2$ if set ("CD bit")
- Bit 1 = Power down if set

2. Frequency Register:

- A value of $N$ written to the frequency register yields an output frequency of:
Frequency Output $=\frac{\text { CLK Frequency }}{(N+1)(C D+1)}$

3. Pulse Width Register:

- Determines duty cycle (high duration) of PWM output signal. A value of N written to the PW register yields a pulse width of:

$$
\text { Pulse Width }=(N+1)(C D+1)
$$

EXAMPLE: when $C D=0$,
frequency register $=4$, pulse width register $=1$; output $=$ high for 2 input CLK periods, low for 3:

1. Select chip
2. Then write (most significant bit first) to the control, the frequency, and pulse width registers (control $=00$, frequency $=04, \mathrm{PW}=1$ )
3. Deselect the chip


## CDP68HC68W1

New pulse width out begins and PWM goes high when $\overline{\mathrm{CS}}$ is raised after last SCK pulse (assuming no previous timeout). PWM then toggles on falling CLK edges.

Resulting output waveform: Control $=00=$ Divide-by-1, frequency $=4$ :

Frequency $=\frac{\text { INPCLK }}{(04+1)(0+1)}=\frac{\text { INPCLK }}{5}$;
$\mathrm{PW}=1:(1+1)(0+1)=2$ CLKs high time


Serial Peripheral Interface (SPI) Timing


Timing Characteristics $V_{D D}=5.0 \mathrm{~V}_{\mathrm{DC}} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}_{\mathrm{DC}}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| I. D. NO. | CHARACTERISTICS | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | max. |  |
|  | Serial Clock Frequency, fSCK | DC | 2.1 | MHz |
| 1 | Cycle Time | 480 | - | ns |
| 2 | Enable Lead Time | 240 | - | ns |
| 3 | Enable Lag Time | - | 200 | ns |
| 4 | Serial Clock (SCK) High Time | 190 | - | ns |
| 5 | Serial Clock (SCK) Low Time | 190 | - | ns |
| 6 | Data Setup Time | 100 | - | ns |
| 7 | Data Hold Time | 100 | - | ns |
| 8 | Fall Time ( $70 \% \mathrm{~V}_{\mathrm{DD}}$ to $20 \% \mathrm{~V}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ ) | - | 100 | ns |
| 9 | Rise Time ( $20 \% \mathrm{~V}_{\text {DD }}$ to $70 \% \mathrm{~V}_{\text {DD }}, \mathrm{C}_{L}=200 \mathrm{pF}$ ) | - | 100 | ns |

## PWM Timing



Timing Characteristics $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}_{\mathrm{DC}} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{~V} D C, T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| I. D. NO. |  | LIMITS |  |  |
| :---: | :--- | :---: | :---: | :---: |
|  | CHARACTERISTICS | MIN. | MAX. | UNITS |
|  | Clock Frequency, f CLK | DC | 8.0 | MHz |
| 1 | Cycle Time | 125 | - | ns |
| 2 | Clock to PWM Out | - | 125 | ns |
| 3 | Clock High Time | 50 | - | ns |
| 4 | Clock Low Time | 50 | - | ns |
| 5 | Rise Time $\left(20 \% V_{D D}\right.$ to $\left.70 \% V_{D D}\right)$ | - | 100 | ns |
| 6 | Fall time $\left(70 \% V_{D D}\right.$ to $\left.20 \% V_{D D}\right)$ | - | 100 | ns |

## CDP68HC68W1 Application Example

The following example was written for a system which has the CDP68HC68W1 connected to the SPI bus of a CDP68HC05C4 microcontroller. The program sets the W1 to run a divide by 200 frequency with a duty cycle of $30 \%$ by writing to the Control Register, the Frequency Data

Register, and the Pulse Width Data Register. The frequency and pulse width are then modified. Finally the pulse width is modified without changing the frequency. The program was assembled using the Harris HASM5 assembler.

| * File: | W1.S |
| :--- | :--- |
| * | Example W1 routines - sets W1 to a divide by |
| * | 200 output with $30 \%$ duty cycle |
| * | Tue $09-25-1990$ |


| 0000 |  |  | Section Re |  | Registers, $\$ 0000$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 |  | PortA | ds | 1 | ;Port A |
| 0001 |  | PortB | ds | 1 |  |
| 0002 |  | Portc | ds | 1 |  |
| 0003 |  | PortD | ds | 1 |  |
| 0004 |  | DDRA | ds | 1 | ;Port A Data Direction Register |
| 0005 |  | DDRB | ds | 1 |  |
| 0006 |  | DDRC | ds | 1 |  |
| 0007 |  | DDRD | ds | 1 |  |
| 0008 |  | __Free1 | ds | 2 | ;two unused locations |
| O00A |  | SPCR | ds | 1 | ;SPI Control Register |
| $0040=$ | 64 | __SPE | equ | 01000000b | ;SPI Enable bit |
| $0010=$ | 16 | _MSTR | equ | 00010000b | ;SPI Master Mode bit |
| 000B |  | SPSR | ds | 1 | ;SPI Status Register |
| $0080=$ | 128 | __SPIF | equ | 10000000b | ;SPI Flag bit for ANDs, CMPs, etc. |
| 0007 = | 7 | __SPIF | equ | 7 | ;SPI Flag bit for BRSETs \& BRCLRs |
| 000C |  | SPDR | ds | 1 | ;SPI Data Register |



|  |  | *************************************************************************** <br> * Common Subroutines <br> *************************************************************************** |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
|  |  |  |  |  |
| 0138 |  | Section Subroutines,* |  |  |
|  |  | Set_W1_SPI_Mode |  |  |
| 0138 | A650 | Ida | \#__SPE+_MSTR | ;Enable SPI as a Master with... |
| 013A | B70A | sta | SPCR | ; $\mathrm{CPHA}=\mathrm{CPOL}=0$, |
| 013C | 81 | rts |  |  |
| SPI__Xmit |  |  |  |  |
| 013D | B70C | sta | SPDR | ;send A to SPI device |
|  |  | SPI_wait |  |  |
| 013F | OFOBFD | brelr | __SPIF, SPSR, SPI_wait | it ;wait until transmit complete |
| 0142 | 81 | its |  |  |
|  |  | Initialize_W1 |  |  |
| 0143 | 1000 | bset | W1,PortA | ;disable the W1 (CE is active low) |
| 0145 | 1004 | bset | W1,DDRA | ;by activating PAO as a high |
| 0147 | 81 | its |  |  |

## ©003

## APPLICATION NOTES

PAGE
AN-8601.1 CDP68HC05C4 Monitor and Real-Time Controller ..... 7-3
AN-7200.1 Monitor For The CDP6805G2 Microcomputer ..... 7-30
AN-8633.1 Versatile Serial Peripheral Interface ..... 7-45
AN-8723.1 Interfacing Serial EEPROMs to CDP6805 Microcomputers ..... 7-53
AN-8759.1 Low Cost Data Acquisition System Features SPI ADD Converter ..... 7-61
AN-7199.1 CDP6805 CMOS Family Emulators ..... 7-70
AN-7197.1 Keyless Entry System Using The CDP6805F2 8-Bit Microcomputer Unit ..... 7-79
AN-7364.1 CDP6805 Micros: Converting Interrupts ..... 7-87
AN-8756.1 A Comparative Description of the UART - Universal ..... 7-91Asynchronous Receiver/Transmitter
AN-8761.1 User's Guide to the CDP68HC68T1 Real-Time Clock ..... 7-108


## CDP68HC05C4 Monitor and Real-Time Controller

The CDP68HC05C4 is a high-speed CMOS single-chip microcomputer (MCU) containing on-chip RAM, ROM, CPU, and I/O ports. Other advanced features include a 16-bit timer, a serial peripheral interface (SPI), and a serial communications interface (SCI).
The ROM in the CDP68HC05C4 samples contains a monitor routine that enables users to evaluate the device. Also included is application software for producing a real-time controller with a minimum hardware interface. The monitor and real-time controller routines are discussed in detail in this Application Note.
The CDP68HC05C4 is evaluated by use of a standard RS232 terminal. Registers and memory can be examined and changed, and short programs can be entered and executed out of RAM. Fig. 1(a) shows the evaluation hardware.
Because the serial communications interface is used to communicate with the terminal, the SCI registers should not be manipulated. A $500-\mathrm{kHz}$ crystal is recommended for optimum operation; a $500-\mathrm{kHz}$ clock will generate $1200-$ baud serial communication. Doubling the clock speed will double the baud rate. Baud rates above 1200, however, are not recommended without handshaking. The terminal should also be set for full-duplex ASCII communication with seven or eight data bits, one stop bit, no parity, and no handshaking.
Short programs may be entered into the on-chip RAM and executed by using the monitor. Any area of RAM from location $\$ 0050$ to $\$ 00 \mathrm{FF}$ can be used for program storage except for locations $\$ 00 \mathrm{BE}$ to $\$ 00 \mathrm{C} 1$, which are used by the monitor. Upper locations $\$ 00 \mathrm{C} 0$ to $\$ 00 \mathrm{FF}$, however, may be needed for the user stack.

## MONITOR OPERATION

A description of the monitor operation is given in this section. An assembled listing of the Monitor Routine is included as Appendix A.

## Commands

When the microcomputer is reset, a power-up message is printed. Following the message, the prompt character "." is printed, and the monitor waits for a response. The response may consist of single-letter commands, with some commands requiring additional input. Unrecognized commands are responded to by a printed "?". Valid commands are:

> R - Display the Registers
> A - Display/Change the Accumulator
> X - Display/Change the Index Register
> M - Display/Change Memory
> C - Continue Program Execution
> E-Execute Program at Address

## S-Display State of I/O <br> I-Information

These commands are described in detail below.
R - Display the Registers-The processor registers are displayed as they appear on the stack. The format of the register printout is:

## HINZC AA XX PPPP

The first field shows the state of the condition-code register bits. Each bit is identified by a single letter corresponding to the bit name. If the letter is present, the bit is a logic 1. If a "." is printed in place of the letter, that bit is a logic 0 . For example, $H . . Z C$ means that the $H, Z$, and $C$ bits are logic 1 's, and the $I$ and $N$ bits are logic 0 's. The remainder of the line shows the status of the accumulator, index register, and program counter, respectively. The values shown are the values loaded into the CPU when a C or E command is executed. All register values except the condition-code register can be changed with other commands.
A - Examine the Accumulator-This command prints the current value of the accumulator and then waits for more input. To change the current value, type in a new value (two hexadecimal digits). To leave the accumulator unchanged, type any non-hexadecimal character (a space is a good choice).
$\mathbf{X}$ - Examine/Change the Index Register-The $\mathbf{X}$ is the same as the A command, but affects the index register instead of the accumulator.
M - Examine/Change Memory-Any memory location (except ROM) may be examined or changed with the M command. To begin, type $M$ followed by a hexadecimal address in the range $\$ 0000-\$ 1 F F F$. The monitor responds by beginning a new line and printing the memory address followed by the current contents of that location. At this point, the user may type:

1. "." and re-examine the same byte. (Try this command with location \$0019.)
2. " $\wedge$ " and go to the previous byte. Typing " $\wedge$ " at location $\$ 0000$ causes the monitor to go to \$1FFF.
3. $C R$ and go to the next byte. CR is the carriage-return character. The byte after $\$ 1$ FFF is $\$ 0000$.
4. DD, where DD is a valid two-digit hexadecimal number. This new data is stored at the current address; the monitor then goes to the next location. To enter a program, then, it is only necessary to go to the starting address of the program and start typing in the bytes. To see if the byte was really input, use the " $\wedge$ " character to return to the last byte typed in.
5. Any character other than those described above causes the memory command to return to the prompt level of the monitor and to print ".".

C- Continue Program Execution-The C command merely executes an RTI (Return from Interrupt) instruction: All of the registers are reloaded exactly as they are shown in the register display. Execution continues until the reset switch is depressed or the processor executes an SWI (Software Interrupt). Upon execution of an SWI, the monitor gains control and prints the prompt character. This feature can be used for an elementary form of breakpoints.
Because there is no way for the monitor to know where the stack pointer is after an SWI, the monitor assumes that the pointer is at \$00FF. This location will not be correct if an SWI is part of a subroutine. In this case, the monitor will be re-entered, but the stack pointer will point to its valid location. This condition is perfectly valid, and typing $C$ will pick up the program from where it left off. However, the A, X, and R commands all assume that the stack starts at \$00FF and will not function properly. If the stack location is known, it is still possible to examine the registers by means of the M command.

E-Start Execution at Address-The E command waits for a valid memory address (\$0020-\$1FFF) and places the address typed into a temporary RAM location. The command then executes a jump to the specified location.
S- Display I/O States-The S command displays ports A, B, $C$, and $D$ data. The format of the display is:

## ABCD

The data displayed is simply memory locations \$0000$\$ 0002$. Ports A, B, and C may be written to (changed) regardless of whether they are an input or an output. However, in order to display the change, they must all be outputs. For example, to display the change for port A, change location \$0004 (port A DDR) to \$FF (otherwise, the changed data cannot reach the RS-232 terminal). Port $D$ cannot be written to because it is an input-only port.
I- Information-The I command will dump a brief description of the CDP68HC05C4 along with a list of the monitor commands.


Fig. 1 - (a) Evaluation hardware. Keypad, display, port A control, and Sonalert not needed for CDP68HC05C4 monitor. RS-232 interface optional for real-time controller.
(b) Alternative RS-232C interface.

(c)

(d)

> GE69D3R09 LCD DISPLAY

92CM-40384

Fig. 1 - cont'd -(c) LCD display, (d) keypad.

## Additional Considerations

Following are some precautionary instructions and some additional information on available subroutines.

- All unused inputs should be tied to either $V_{D D}$ or $V_{\text {ss }}$
- Ending a program with a software interrupt (SWI) instruction enables the user to return to the monitor and receive a prompt; otherwise, the system may crash. A reset may wipe out all RAM.
- In the ROM in the CDP68HC05C4 samples, there are some SPI routines that are located at the label MCP and include a bit-test instruction that determines whether
they or the monitor routine is executed out of reset. For this reason, pin 36 of the CDP68HC05C4 must be pulled up to $V_{D D}$ when any of the routines described in this Note are used.
There are a number of subroutines residing in the monitor routine that may be useful. The user merely needs to call these routines by means of a JSR (Jump to Subroutine) instruction. A few examples are given in Table I.
A flowchart for the monitor-mode program is provided in Fig. 2.

Table I - Some Available Subroutines Residing in Monitor.

| Address | Title | Description |
| :---: | :---: | :---: |
| \$02BB | Display | Outputs a character (stored in the accumulator) through the SPI port (to the LCD, if applicable). |
| \$093A | Pick | Gets a byte from anywhere in memory and stores it in accumulator. Uses addresses $\$ 00 \mathrm{BE}-\$ 00 \mathrm{C} 1$. $\$ 00 \mathrm{BF}$ and $\$ 00 \mathrm{CO}$ hold the address. |
| \$0940 | Drop | Stores a value (held in the accumulator) anywhere in memory. Uses addresses $\$ 00 \mathrm{BE}-\$ 00 \mathrm{C} 1 . \$ 00 \mathrm{BF}$ and $\$ 00 \mathrm{CO}$ hold the address. |
| \$0972 | Putbyt | Sends a hex byte stored in the accumulator to the terminal (through the SCI port). Uses addresses $\$ 00 \mathrm{BE}$ and $\$ 00 \mathrm{C} 1$ as temporary registers. |
| \$09A8 | Getbyt | Gets a hex byte from the terminal (through the SCI port) and stores it in the accumulator; also clears the carry bit if a valid hex character was received. Uses addresses $\$ 00 B E$ and 00 C 1 as temporary registers. |
| \$09D7 | Getc | Gets a character from the terminal through the SCI port, echoes it back, and then stores it in the accumulator. |
| \$09E5 | Putc | Sends a character stored in the accumulator to the terminal through the SCl port. |



Fig. 2 - Flowchart of the monitor-mode program.

## Application Note AN-8601.1

## REAL-TIME CONTROLLER

The basic system configuration for the real-time controller is shown in Fig. 1(a). It consists of the CDP68HC05C4, a $4 \times 4$ keypad (Fig. 1(d)), a multiplexed liquid-crystal display (Fig. 1(c)), and a display driver. A terminal may also be added through the SCI system using a standard RS-232C port for remote control. The control function is provided through the eight bits of port A, which can be programmed independently to be driven high or low up to four times in 24 hours. The controller may be programmed by using the keypad, which is connected to port C , or by using the remote terminal. The display is used for displaying the time of day and for user prompts. It is controlled by a Motorola MC145000 that is driven by the SPI. An optional CRT terminal, may be connected to the SCI through levelshifting drivers, as shown in Fig. 1(a).

## Programming the Basic System

The basic system is programmed through the keypad (use of the optional CRT is discussed at the end of this Note). After a reset, the display will show the current information in the time-of-day RAM locations. If the reset was a power-on reset, the RAM will have been uninitialized and the display will be invalid.
There are two data-entry modes in the basic system:
a. Set Clock
b. Set Port Pin Control

The system is not safe from invalid entries, and the programming sequences must be followed closely.

## Setting the Time of Day

To set the time of day, first press A. The system will go into the clock-set mode and give a prompt of Pr, for present time. Then enter five keystrokes. The first four must be decimal numbers ( $0-9$ ), including a leading zero if necessary, and the last one must be A (for AM) or F (for PM). No further prompts are given after Pr until all five entries have been made, at which point the new time will be displayed. If a mistake is made or the new time is incorrect, repeat the entire sequence.

By way of example, Table II shows the sequence of commands needed to set the time to 1:23 AM.

## Table II - Setting Time to 1:23 AM

| Keystrokes | Display | Comments |
| :---: | :---: | :---: |
| Reset | ?? ?? ?? |  |
| $A$ | Pr | $\mathrm{A}=$ set time mode |
| 0 | Pr | 1st hour's digit |
| 1 | Pr | 2nd hour's digit |
| 2 | Pr | 1st minute's digit |
| 3 | Pr | 2nd minute's digit |
| A | 1:23A | $\mathrm{A}=\mathrm{AM}$, new time displayed |

## Setting Port-Pin Control Times

To set the control times, first press B. The system will go into Control Time Set mode and give a prompt of $L$, for line. Then enter a number from 0 to 7 to indicate which line (or bit on port A) you want to control. When this number is entered, the prompt will change to CU for current state. Then, enter a 0 or a 1 to indicate whether you want the line to be currently low or high. Now the prompt should be A, which is the prompt for the first trip time.

The time must be entered as before, but the AM/PM indication should be saved for later. In other words, enter four decimal numbers, with a leading zero if necessary, to indicate the initial trip time. The system will respond with the time that was entered and wait for the AM/PM input. After receiving an A or $F$, the system will put out the prompt $B$ to indicate that it is ready for the second trip time. The second, third, and fourth trip times are entered in the same way as the first. However, if you wish to set only one or two trip times, respond to the prompts with C , for continue. When the fourth entry is completed, the prompt will return to $L$. When $L$ appears, choose another line to program, or exit this mode with an entry of $E$.
Table III shows an example of how to set line 3 to a current state of 0, and program it to come on at 2:00 AM and stay on; the present time is 1:23 AM.

Table III - Setting Port Pin Control Times

| Keystrokes | Display | Comments |
| :---: | :---: | :--- |
| Reset | ?? ?? ?? |  |
| B | L | Line No. |
| 3 | CU | Current state |
| 0 | A | O for low |
| 0 | A | 1st hour's digit |
| 2 | A | 2nd hour's digit |
| 0 | A | 1st minute's digit |
| 0 | $2: 00$ | 2nd minute's digit and time input |
| A | B | A = AM, B (prompt) 2nd control time |
| C | C | C = continue, C (prompt) for 3rd time |
| C | D | C = continue, D (prompt) for 4th time |
| C | L | C = continue, L (prompt) for new line |
| E | $1: 23 A$ | E = exit, current time displayed |

## Using the Optional CRT

If the optional CRT is used to program the system, all of the previously described real-time-controller functions can be performed remotely and with much greater ease. After a reset of the CDP68HC05C4, the system will print out on the terminal a heading that identifies the software, describes selectable modes, and displays the current time. If the reset was a power-on reset, the time displayed will be invalid. The modes for programming the real-time controller from the CRT are much the same as from the keypad, but the prompts are clearer and virtually self-explanatory.

## Appendix A

## Application Software Provided on ROM of CDP68HCO5C4 Samples for Evaluation

 *THIS IS THE BEGINNING OF THE 6SHCOSC4 DEMO/MONITOR PROGRAM* * PRODUCED AND DIRECTED BY BOB SPARKS. 4/13/83.

*

| 0050 |  |  | ORG | \$50 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0050 |  | APM | RMB | 1 | THESE ARE SCRATCHPAD RAM LOCATIUNS |
| 0051 |  | TICS | RMB | 1 | FOR TIME OF DAY UPDATES |
| 0052 |  | SECS | RMB | 1 |  |
| 0053 |  | HRS | RMB | 1 |  |
| 0054 |  | MINS | RMB | 1 |  |
| 0055 |  | TTIMES | RMB | 64 | LOCATIONS FOR TOGGLE TIMES |
| OObO |  |  | ORG | \$BO |  |
|  |  | * |  |  |  |
| OOb 0 |  | TEMP | RMB | 1 |  |
| OOb 1 |  | TEMP 1 | RMB | 1 |  |
| OOb 2 |  | TEMP2 | RMM | 1 |  |
| OOb 3 |  | TEMP 3 | RMB | 1 |  |
| OOb 4 |  | TEMP4 | RMB | 1 |  |
| 00b 5 |  | TEMP5 | RMB | 1 |  |
| OOb 6 |  | TEMP6 | RMB | 1 |  |
| OOb 7 |  | TEMP7 | RMB | 1 |  |
| OOb 8 |  | NOPRNT | RMis | 1 |  |
| 0100 |  |  | ORG | \$100 |  |
| 0100 | ab 30 | DEMO | LDA | \#\$30 |  |
| 0102 | b7 Od |  | STA | \$0D | ScI CLOCK /13./16 |
| 0104 | as Oc |  | LDA | \# ${ }^{\text {O }} \mathrm{OC}$ |  |
| 0106 | b7 Of |  | STA | \$OF | FE, TE, $=1$ |
| 0108 | ab 80 |  | LDA | \#\$80 |  |
| 010a | b7 05 |  | STA | \$05 | PORT B BIT 7 IS OUTPUT |
| 010c | a6 50 |  | LDA | \#\$50 |  |
| 010e | $b 7$ Oa |  | STA | \$0A | SPI-MSTR, SPE=1 |
| 0110 | $4 f$ |  | CLRA |  |  |
| 0111 | b7 01 |  | STA | \$01 |  |
| 0113 | 6700 |  | STA | \$00 | PORT A DATA |
| 0115 | b7 Oe |  | STA | \$OE | SPI DATA $=8$ BITS |
| 0117 | as ff |  | LDA | \#\$FF |  |
| 0.119 | b7 04 |  | STA | \$04 | PORT A IS DUTPUT |
| 011 b | ab fo |  | LDA | \#\$FO |  |
| 011 d | b7 06 |  | STA | \$06 | PORT C IS HALF CUTPUT |
| 011 f | $5 f$ |  | CLRX |  |  |
| 0120 | ab ff |  | L.DA | \# ${ }^{\text {S }}$ FF |  |
| 0122 | e7 55 | INI TM | STA | TTIMES, $X$ | $x$ INITIALIZE TOGGLE TIME RAM |
| 0124 | 5 |  | INCX |  |  |
| 0125 | a3 63 |  | CPX | \#\$63 |  |
| 0127 | 26 f9 |  | BNE | INITM |  |
| 0129 | as 40 |  | L_DA | \# ${ }^{\text {¢ }} 40$ |  |
| 012b | b7 12 |  | STA | \$12 | ENABLE TOF INTERRUPT |
| 012d | ab 61 |  | LDA | \# $\$ 61$ |  |
| 012f | b7 16 |  | STA | \$16 | SET COMPARE REGISTER FCR 200MS INT |
| 0131 | ab a8 |  | LDA | \#\$AB |  |
| 0133 | b7 17 |  | STA | \$17 |  |
| 0135 | $5 f$ |  | CLRX |  |  |
| 0136 | cd 0190 |  | JSR | OUTEE | PRINT SIGNON |
| 0139 | 11 b 8 |  | BCLLR | O, NOPRNT |  |
| 013b | 13 b 8 |  | BCLR | 1, NOPRNT |  |
| $013 d$ | cd 03 5d |  | JSR | PTIME1 |  |
| 0140 | ab 2c |  | L.DA | \#\$2C |  |
| 0142 | b7 Ot |  | STA | \$OF | ENABLE RCVR INT |
| 0144 | 9a |  | CLI. I |  |  |
| 0145 | cd 0640 | NB | JSR | SCAN |  |
| 0148 | $a 1$ Oa |  | CIMP | \#\$OA | INPUT WAS A |
| 014a | 27 Oa |  | BEQ | NA |  |
| 014 c | a1 Ob |  | CMP | \# O $^{\text {OB }}$ | INPUT WAS B |
| 014 e | 26 f5 |  | BNE | NB |  |
| 0150 | cd 0409 |  | JSR | 55 | SERIAL SET TRIP TIMES |
| 0153 | cc 01045 |  | JMP | NB |  |
| 0156 | cd 050 O | NA | JSR | SINTIM | SERIAL INPUT TIME |
| 0159 | cc 0145 |  | JMiP | NB |  |

$\begin{array}{ll}015 c \\ 015 c & 11\end{array}$
015e ab oc
0160 b7 Of
01629 9
0163 cd 01 a3
0166 a1 53
$\begin{array}{llll}0168 & 26 & 03 \\ 016 a & c c & 06 & 20\end{array}$
016d a1 4d
016f 2603
0171 cc 09 eb
0174 al 54
$\begin{array}{lll}0176 & 26 & 0 d \\ 0178 & c d & 01 \\ 0\end{array}$
$017 b$ cd 03 5d
$017 e$ ab 2c
0180 b7 of
018210 b8
018480
0185 a1 04
018726 da
0189 ab 2c
$018 b$ b 7 of
018d 10 b 8
018f 80
0190
0190 b6 10
0192 a 40
019427 fa
$\begin{array}{llll}0196 & d 6 & 05 & 48 \\ 0199 & 101 & 00\end{array}$
0199 a 00
019b 2705
019d b7 11
$019 f 5 c$
$01 a 020$ ee
$01 a 2$
019281
$01 a 3$
$01 a 3$ b6 10
$01 a 5$ a4 20
$01 a 727$ fa
$01 a 9$ b6 11
01ab a4 $7 f$
01ad 81
O1ae
01ae bf b6
01b0 b7 b7
01b2 1e 01
01 b 4
O1b4 a6 10
01 b 6
O1b ${ }^{\text {al }} \mathrm{ff}$
0168
$01685 a$
016926 fd
O1bb 4a
01bc 26 fB
Olbe 1f 01
$01 c 0$ be b6
$01 c 2$ bb b7
$01 c 481$
$01 c 5$
$01 c 596$
01 cb cd 0243
$01 c 95 f$
01cadt 0600
O1ed al 00
01cf 2706
01d1 cd 09 e5
$01 \mathrm{~d} 4 \mathrm{5c}$
01d5 20 f3
01d7 cd 01 a3
Olda cd 09 e 5
Oidd 48
O1de 48
01df 48
$01 e 048$

| START | EQU | * |  |
| :---: | :---: | :---: | :---: |
|  | BCLR | O, NOPRNT |  |
|  | LDA | \#\$0C |  |
|  | STA | \$OF | DISABLE RCUR INT |
|  | CLII |  | CLEAR FOR TIMER INT |
| LOOP | JSR | INEE | THIS WILL RETURN INPUT IN THE ACCA |
|  | CMP | \#\$53 | 5 ? |
|  | BNE | NEXT2 |  |
|  | , MPP | 5 |  |
| NEXT2 | CMP | \#\$4D | $14 ?$ |
|  | BNE | NEXT |  |
|  | JMP | RESET | GO TO ROH MONITOR |
| NEXT | CMiP | \# ${ }^{\text {S } 54}$ | T? |
|  | BNE | NEXT1 |  |
|  | JSR | INTIME |  |
|  | JSR | PTIMEI |  |
|  | LDA | \#\$2C |  |
|  | STA | \$0F | ENABLE RCVR INT |
|  | BSET | O, NOPRNT | PRINT ONLY TO LCD |
|  | RTI |  |  |
| NEXT1 | CMip | \#\$04 | CNTL D |
|  | BHE | LOOP |  |
|  | LDA | \#\$2C | REENABLE RCVR INT |
|  | STA | \$0F |  |
|  | BSET | O, NOPRNT |  |
|  | RTI |  |  |
| Qutee | EQU | * |  |
|  | LDA | \$10 |  |
|  | AND | \#\$80 | TDRE? |
|  | BEQ | OUTEE |  |
|  | LDA | MSG, X |  |
|  | CMP | \#\$00 | E0S? |
|  | BEQ | OUT |  |
|  | STA | \$11 | SCI OUTPUT |
|  | INCX |  |  |
|  | BRA | OUTEE |  |
| OUT | EQU | * |  |
|  | RTS |  |  |  |
| INEE | EQU |  |  |
|  | LDA | $\$ 10$ |  |
|  | AND | *\$20 | RDRF? |
|  | BEQ | INEE |  |
|  | LDA |  |  |
|  | AND | $\text { \# } \$ 7 \mathrm{~F}$ | MASK PARITY |
|  | RTS |  |  |
| BEL | EQU | * |  |
|  | STX | TEMP 6 | Save $X$ |
|  | STA | TEMP 7 | SAVE A |
|  | BSET | 7,01 | TURN ON BELL |
| BELL | EQU | * |  |
|  | LDA | *\$10 | MAJCR LOOP, 16 CYCLES |
| BEL 2 | EQU | * |  |
|  | LDX | \# ${ }^{\text {a }}$ FF | MINOR LOOP, ABOUT 1500 CYCLES |
| BEL. 1 | EQU | * |  |
|  | DECX |  |  |
|  | BNE | BEL 1 |  |
|  | DECA |  |  |  |
|  | BNE | BEL2 |  |
|  | BCLR | 7,01 |  |
|  | LDX | TEMP 6 | RESTORE X |
|  | LDA | TEMP 7 | RESTORE A |
|  | RTS |  |  |
| INTIME | EQU | * |  |
|  | SEI |  |  |
|  | JSR | PR |  |
|  | CLRX |  |  |  |
| INOUT | LDA | $\text { INT, } X$ |  |
|  | CMP | \#EOS | PUI GUT INTIME MSG |
|  | BEQ | INHR |  |
|  | J5R | PUTC |  |
|  | INCX |  |  |
|  | BRA | INOUT |  |
| INHR | JSR | INEE |  |
|  | JSR | PUTC |  |
|  | LSLA |  |  |  |
|  | LSLA |  |  |  |
|  | L.SLA |  |  |  |
|  | LSLA |  |  |  |

## Application Note AN-8601.1



## Application Note AN-8601.1




## Application Note AN-8601.1





# Application Note AN-8601.1 



| 0646 | 10 | $b 8$ |
| :--- | :--- | :--- |
| 0648 | $b 6$ | 02 |
| $064 a$ | $a 4$ | $0 f$ |
| $064 c$ | $a 1$ | $0 f$ |
| $064 e$ | 26 | $f 8$ |

$065 f$ ab 11
0661 b7 a 1 0663 as b0 0665 b7 ac
0667 ab ff
0669 3a a2
066 b b1 a2
066d 26 fa
066f 3a a 1
0671.b1 a1 067326 f4

| 0675 | $9 f$ |  |
| :--- | :--- | :--- |
| 0676 | $b 1$ | 02 |
| 0678 | 27 | 0 |


| 0688 | $a 4$ | $0 f$ |
| :--- | :--- | :--- |
| $068 a$ | ab | $f 0$ |
| $068 c$ | $5 f$ |  |
| $068 d$ | 44 |  |
| $068 e$ | 24 | 06 |
| 0690 | $5 c$ |  |
| 0691 | $5 c$ |  |
| 0692 | $5 c$ |  |
| 0693 | $5 c$ |  |
| 0694 | 20 | $f 7$ |

0696 a 4 of
0698 al $\begin{aligned} & \text { of }\end{aligned}$
$069 a 26$ a4

069c if
069 d bb a0
069 f 97
$06 a 0$ d6 06 a9
06a3 cd 01 ae
06ab be a3
069881

06990102030 Oa
Obad 040506 Ob 06b 1070809 Oc 06b5 00 of Oe Od
KEY
H
\#
H
SC
LPE
$\#$
$\#$
$\#$
$\#$

| BSET | O, NOPRNT |
| :--- | :--- |
| LDA | PORTC |
| AND | \#\$OF |
| CMP | \#\$OF |
| BNE | KEYREL. |

DISABLE PRINT TO TERMINAL
NOW CHECK ROWS
CLEAR OUT COLUMN INFO
ALL ROWS CLEAR?
IF NOT LOOP UNTIL THEY ARE


DEBOUNCE KEY FOR ABOUT IOOMS (ASSUMING A 1 MHZ OSCILLATOR FREQUENCY; PHASE 2 FREQUENCY $=500 \mathrm{KHZ}$ )
\#

|  | LDA | \#\$11 |
| :--- | :--- | :--- |
|  | STA | DELYHI |
|  | LDA | \#\$BO |
|  | STA | DELYLO |
| CNTDWN | LDA | \#\$FF |
|  | DEC | DELYLO |
|  | CMP | DELYLO |
|  | BNE | CNTDWN |
|  | DEC | DELYHI |
|  | CMP | DELYHI |
|  | BNE | CNTDWN |

SET UP COUNTER HIGH BYTE
SET UP LOW BYTE

COUNTDOWTV TO \$FF BEFCRE DECREMENTING HIGH BYTE

HIGH BYTE $=\$ F F ?$
IF NOT, CONTINUE COUNTDOWN

* Check keypad again
* 



* DETERMINE WHICH KEY WAS PUSHED
* 

KEYHIT AND \#\$OF CLEAR UPPER NIBBLE, SAVE LOWER NIBELE
ADD \#कFO SET UPPER NIBBLE TO ALL 1 'S
SET TO CHECK $15 T$ ROW OF KEYPAD
RUTATE LSB INTO CARRY BIT
LP5 LSRA
LSRA
BCC
INCX
INCX
INCX
INCX
BRA LPS CONTINUE ROW CHECK

```
* CHECK THAT ONLY ONE KEY WAS INITIALI_Y PUSHED.
```

* CHECK
AND \#\$OF CLEAR OUT UPPER NIBBLE
\#\$OF CLEAR OUT UPPER NIBBLE
\#\$OF LOWER NIBBLE SHOULD BE ALL 1 'S AT THIS POINT
SCAN IF NOT THEN BAD KEYSTROKE, START SCAN QVER
$\begin{array}{ll}\text { \# } & \\ & \text { TXA }\end{array}$
ADD
TAX
LDA
JSR
LDX
RTS
\#
\# KEYPAD

| FCB | 1, |
| :--- | :--- |
| FCB | 4, |
| FCB | 7, |
| FCB | 0, |


| 2, | 3, | \#\$A |
| :--- | :--- | :--- |
| 5, | 6, | \#\$B |
| B, | 9, | \#\$C |
| \#कF, | \#\&E, | \#\$D |

## Application Note AN-8601.1



## Application Note AN-8601.1





| 0871 | $c d$ | 09 | 91 |
| :--- | :--- | :--- | :--- |
| 0874 | $a b$ | $2 e$ |  |
| 0876 | $c d$ | 09 | $e 5$ |
| 0879 | $c d$ | 09 | $d 7$ |
| $087 c$ | $a 4$ | $7 f$ |  |
| $087 e$ | $c d$ | 09 | $9 f$ |
| 0881 | $a 1$ | 41 |  |
| 0883 | 27 | $c 3$ |  |
| 0885 | $a 1$ | 58 |  |
| 0887 | 27 | $c 3$ |  |
| 0889 | $a 1$ | 52 |  |
| $088 b$ | 27 | $d 0$ |  |
| $088 d$ | $a 1$ | 45 |  |
| $088 f$ | 27 | $1 a$ |  |
| 0891 | $a 1$ | 43 |  |
| 0893 | 27 | $2 b$ |  |
| 0895 | $a 1$ | $4 d$ |  |
| 0897 | 27 | 28 |  |
| 0899 | $a 1$ | 49 |  |
| $089 b$ | 27 | $6 f$ |  |
| $089 d$ | $a 1$ | 53 |  |
| $089 f$ | 26 | 03 |  |
| $08 a 1$ | $c c$ | 08 | 09 |
| $08 a 4$ |  |  |  |
| $08 a 4$ | $a b$ | $3 f$ |  |
| $08 a b$ | $c d$ | 09 | $e 5$ |


| O8ab | cd | 09 | a8 |
| :--- | :--- | :--- | :--- |
| OBae | 25 | $c 1$ |  |

$08 c 080$

| $08 c 1$ | $c d$ | 09 | $a 8$ |
| :--- | :--- | :--- | :--- |
| $08 c 4$ | 25 | $a b$ |  |
| $08 c 6$ | $b 7$ | $b f$ |  |
| $08 c 8$ | $c d$ | 09 | $a 8$ |
| $08 c b$ | 25 | $a 4$ |  |
| $08 c d$ | $b 7$ | $c 0$ |  |
| $08 c f$ | $c d$ | 09 | 91 |
| $08 d 2$ | $b 6$ | $b f$ |  |
| $08 d 4$ | a | $1 f$ |  |
| $08 d 6$ | $c d$ | 09 | 72 |
| $08 d 9$ | $b 6$ | $c 0$ |  |
| $08 d b$ | $c d$ | 09 | 72 |
| $08 d e$ | $c d$ | 09 | $9 f$ |
| $08 e 1$ | $a d$ | 57 |  |
| $08 e 3$ | $c d$ | 09 | 72 |
| $08 e 6$ | $c d$ | 09 | $9 f$ |
| $08 e 9$ | $c d$ | 09 | $a 8$ |
| $08 e c$ | 25 | 06 |  |
| $08 e e$ | $a d$ | 50 |  |
| $08 f 0$ | $a d$ | $5 e$ |  |
| $08 f 2$ | 20 | $d b$ |  |
| $08 f 4$ | $a 1$ | $2 e$ |  |
| $08 f 6$ | 27 | $d 7$ |  |
| $08 f 8$ | $a 1$ | $0 d$ | $d$ |
| $08 f a$ | 27 | $f 4$ |  |
| $08 f c$ | $a 1$ | $5 e$ |  |
| $08 f e$ | 26 | 37 |  |
| 0900 | $3 a$ | $c 0$ |  |
| 0902 | $b 6$ | $c 0$ |  |
| 0904 | $a 1$ | $f f$ |  |
| 0906 | 26 | $c 7$ |  |
| 0908 | $3 a$ | $b f$ |  |
| $090 a$ | 20 | $c 3$ |  |



| Oc | $5 f$ |  |
| :---: | :---: | :---: |
| 090d | d6 | O |
| 0910 | 27 | 25 |
| 0912 | cd | 99 |
| 0915 | 5 |  |
| 0916 | 27 | 3 |
| 0918 | c | 99 |
| 091b | d6 | d |
| 091 e | 27 | 17 |
| 0920 | cd | 9 |
| 0923 | 5 c |  |
| 0924 | 27 | 3 |
| 0926 | c | 9 |
| 0929 | d6 | e |
| 092 c | 27 | 99 |
| 092 e | cd | 99 |
| 0931 | 5 c |  |
| 0932 | 27 | 3 |
|  |  |  |

0937 cc OB 71
$093 a$ bf $c 3$
093 a ae d6
093 e 2004

0940 bf c 3
0942 ae $d 7$
0944 bf be
0946 ae 81
0948 bf ci
$094 a$ 5f
094b bd be
094d be c3
$094 f$ 81

0950 3c co
09522602
0954 3c bf 0956 81



## Application Note AN-8601.1







## Monitor For The <br> CDP6805G2 Microcomputer

## INTRODUCTION

The CDP6805G2 is a fully static single-chip CMOS Microcomputer. It has 112 bytes of RAM, 2106 bytes of user ROM, four 8-bit input/output ports, a timer, and an on-chip oscillator. The CDP6805G2 ROM contains a monitor routine which provides the user with the ability to evaluate the CDP6805G2 using a standard RS232 terminal. The user can enter short programs into the on-chip RAM and execute them via the monitor. A description of the monitor operation follows along with an assembled listing of the actual program.

## MONITOR MODE

In this mode the CDP6805G2 Microcomputer is connected to a terminal capable of running at $300,1200,4800$, or 9600 baud. Figure 1 contains a schematic diagram of the monitor mode connections and a table showing C0 and C1 switch settings to obtain a baud rate that matches the terminal. Be sure the oscillator frequency is 3.579545 MHz . Any area of RAM from locations $\$ 18$ to \$7A may be used for program storage; however, upper locations may be needed for user stack.

When the microcomputer is reset, a power-up message is printed. Following the message, the prompt character "." is printed and the monitor waits for a response. The response may consist of single letter commands with some commands requiring additional input. Unrecognized commands respond by printing "?". Valid commands are:

R - Display the Register
A - Display/Change the Accumulator
X - Display/Change the Index Register
M - Display/Change Memory
C-Continue Program Execution
E - Execute Program at Address
S - Display State of I/O and Timer

## R - Display the Register

The processor registers are displayed as they appear on the stack. The format of the register print is:
HINZC AA XX PP

The first field shows the state of the condition code register bits. Each bit in the register has a single letter corresponding to the bit name. If the letter is present, the bit is 1 . If a "." is printed in place of the letter, that bit is 0 . For example, "H..ZC" means that the H, Z, and C bits are 1 and that the I and N bits are 0 . The remainder of the line shows the status of the accumulator, index register, and program counter, respectively. The stack pointer is always at a fixed address (in this case \$7A). The values shown are the values loaded into the CPU when a "C" or "E" command is executed. All register values except the condition code register can be changed with other commands. To change the condition code register, it is necessary to use the memory change command and modify location \$7B.

## A - Examine/Change the Accumulator

This command begins by printing the current value of the accumulator and then waits for more input. In order to change the current value, type in a new value (two hex digits). To leave the accumulator unchanged, type any nonhex digit (a space is a good choice).

## X - Examine/Change the Index Register

This procedure is the same as the " $A$ " command, but affects the index register instead.

## M - Examine/Change Memory

Any memory location may be examined or changed with this command (except of course, ROM). To begin, type "M" followed by a hexadecimal address in the range $\$ 0000$ $\$ 1 F F F$. The monitor responds by beginning a new line and printing the memory address followed by the current


Fig. 1 - Monitor mode schematic diagram.
contents of that location. At this point you may type:

1. "." and re-examine the same byte. (Try this with location \$0008.)
2. " $\wedge$ " and go to the previous byte. Typing " $\wedge$ " at location $\$ 0000$ causes the monitor to go to $\$ 1 F F F$.
3. "CR" and go to the next byte. "CR" is the carriage return character. The byte after $\$ 1$ FFF is $\$ 0000$.
4. "DD", where "DD" is a valid 2-digit hexadecimal number. The new data is stored at the current address and the monitor then goes to the next location. This means that to enter a program it is only necessary to go to the starting address of the program and start typing in the bytes. To see if the byte was really inputted, you can use the " $\Lambda$ " character to return to the last byte typed in.
5. Finally, any character other than those described above causes the memory command to return to the prompt level of the monitor and prints ".".

## C - Continue Program Execution

The "C" command merely executes an RTI instruction. This means that all the registers are reloaded exactly as they are shown in the register display. Execution continues until the reset switch is depressed or the processor executes an SWI. Upon executing an SWI, the monitor regains control and prints the prompt character. This feature can be used for an elementary form of breakpoints. Since there is really no way to know where the stack pointer is after an SWI, the monitor assumes that it is at \$7A. This will not be the case if an SWI is part of a subroutine. In this case, the monitor will be reentered but the stack pointer will point to $\$ 78$. This is perfectly valid and typing " $C$ " will pick up the program from where it left off. However, the A, X, R, and E commands all assume the stack starts at $\$ 7 \mathrm{~A}$ and will not function properly. If the stack location is known, it is still possible to examine the registers by using the M command.

## E - Start Execution at Address

The "E" command waits for a valid memory address (\$0000$\$ 1 F F F$ ) and places the address typed on the stack at locations \$7E and \$7F. The command then executes an RTI just like the "C" command. If the address typed is not a valid memory address, the command exists to the monitor without changing the current program counter value.

## S - Display I/O States and Timer

The " S " command displays ports $\mathrm{A}, \mathrm{B}, \mathrm{C}$, and D data along with the timer data and control register contents. The format of the display is:

The data displayed is simply memory (RAM) locations $\$ 0000-\$ 0003$ with $\$ 0008$ and $\$ 0009$. Ports A, B, and D may be written to by first making them all outputs, i.e., for port A, change location $\$ 0004$ (port A DDR) to \$FF. Port C and the timer registers cannot be changed as they are used by the monitor.

## MONITOR PROGRAM

A flowchart for the monitor mode program is provided in Figure 2. A listing for the ROM monitor program is attached to the end of this application note.


Fig. 2 - Monitor mode operating flowchart.

## CDP6805G2 ROM Monitor



CDP6805G2 ROM Monitor


| $\begin{aligned} & 0602 \\ & 0604 \end{aligned}$ | 0 O | Oa |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 6 | 41. | 20 | 20 | 4 | 20 |
|  | 20 | 43 | 20 | 20 | 44 | 20 |
|  | 34 | 45 | 4 d | 20 | 54 | 43 |
|  | 52 |  |  |  |  |  |
| Dis\% | Od | 03 | 00 |  |  |  |
| 勺ら17 | $5+$ |  |  |  |  |  |
| 0610 | dib | Q | 02 |  |  |  |
| Ot1e | a 1 | 00 |  |  |  |  |
| 0620 | 27 | 0 e |  |  |  |  |
| 0622 | cd | 08 | O1 |  |  |  |
| 0425 | 5 c |  |  |  |  |  |
| 0626 | 20 | $+3$ |  |  |  |  |
| 062P |  |  |  |  |  |  |


| 0628 | $5 f$ |  |  |
| :--- | :--- | :--- | :--- |
| 0629 | $f b$ |  |  |
| $062 a$ | $c d$ | 07 | $5 e$ |
| $062 d$ | $c d$ | 07 | $8 b$ |
| 0630 | $5 c$ |  |  |
| 0631 | $a 3$ | 04 |  |
| 0633 | 26 | $f 4$ |  |
| 0635 | $c d$ | 07 | $8 b$ |
| 0638 | $b 6$ | 08 |  |
| $063 a$ | $c d$ | 07 | $5 e$ |
| $063 d$ | $c d$ | 07 | $8 b$ |
| 0640 | $c d$ | 07 | $8 b$ |
| 0643 | $b 6$ | 09 |  |
| 0645 | $c d$ | 07 | $5 e$ | $0648 \quad 20 \quad 48$

Q64a 4849 4e 5a 43
$064+b 67 b$
065148
065248
065348
$0654 \quad 6710$
$06565 f$
0657 ab 2 e
06593810
$065624 \quad 03$
$065 d$ dt $064 a$
0660 ed 0801
06635 c



## CDP6805G2 ROM Monitor



## CDP6805G2 ROM Monitor



|  | cmp bne Jmp | \#'s <br> monite <br> state | display machine state <br> commands are getting too far away |
| :---: | :---: | :---: | :---: |
| * |  |  |  |
| monite | equ | * |  |
|  | $1 \mathrm{da}$ | \# ? $\quad$ r | none of the above |
|  | J 5 r | pute |  |
|  | bra | monit | loop around |
| * |  |  |  |
| * | exec | execute | from given address |
| * |  |  |  |
| exec | JSt | $g e t b y t$ | get high mybble |
|  | $b$ cs | monit | bad digit |
|  | tax |  | save for a second |
|  | ${ }^{1} \mathrm{ST}$ | getbyt n | now the low byte |
|  | $b \mathrm{cs}$ | monit | bad address |
|  | sta | stack+5 $p$ | program counter low |
|  | stx | stack+4 $p$ | program counter high |
| * |  |  |  |
| * | cont | - continue | e users program |
| * |  |  |  |
| cont | $r t i$ |  | simple enough |
| * memory |  |  |  |
| * | memory | -- memory | examine/change |
| * ${ }^{\text {* }}$ ( ${ }^{\text {ary }}$ |  |  |  |
| memory | jsr | getbyt b | build address |
|  | bcs | monit | bad hex character |
|  | sta | $g e t+1$ |  |
|  | $j 5 r$ | getbyt |  |
|  | bes | monit | bad hex character |
|  | sta | get+2 | address is now in get +182 |
| meme | $J 5 T$ | crlf | begin new line |
|  | Ida | $g e t+1$ | print current location |
|  | and | \#\$1F | mask upper 3 bits ( $8 K$ map) |
|  | $j s r$ | putbyt |  |
|  | 1da | $g e t+2$ |  |
|  | \ST | putbyt |  |
|  | $j$ jr | puts | a blank, then |
|  | $b \leq r$ | pick | get that byte |
|  | $j \mathrm{sr}$ | putbyt | and print it |
|  | $j \leq r$ | puts | another blank, |
|  | $j \leq r$ | getbyt | try to get a byte |
|  | $b \mathrm{Cs}$ | mem3 | might be a special character |
|  |  | drop | otheruise, put it and continue |
| mem4 | $b \leq r$ | bump | go to next address |
|  | bra | meme | and repeat |
| mem3 | cmp | \#SAME | re-examine same? |
|  | beq | meme | yes, return without bumping |
|  | c.mp | \#FWD | go to next? |
|  | beq | mem4 | yes, bump then loop |
|  | cmp | \#BACK | go back one bute? |
|  | bne | xmonit | no, exit memory command |
|  | dec | $g e t+2$ | decrement low byte |
|  | 1da | $g e t+2$ | check for underflow |
|  | cmp | \#\$FF |  |
|  | bne | meme | no underflow |


| O6d8 $c$ | cd 07 | 94 | memory | jst | getbyt | build address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Obdb 2 | $25 \quad 65$ |  |  | bcs | monit | bad hex character |
| Obdd b | b7 11 |  |  | sta | $g e t+1$ |  |
| Obdf $e$ | cd 07 | 94 |  | jsr | getbyt |  |
| OGe2 2 | 25 ae |  |  | $b \mathrm{cs}$ | monit | bad hex character |
| 0684 b | b7 12 |  |  | sta | get+2 | address is now in get+182? |
| Obeb 6 | cd 07 | 7 d | meme | Jst | crlf | begin new line |
| Obe9 b | 6611 |  |  | Ida | $g e t+1$ | print current location |
| Obeb a | a4 1f |  |  | and | \#\$1F | mask upper 3 bits (8K map) |
| Obed c | cd 07 | $5 e$ |  | jst | putbyt |  |
| $06 f 0$ b | b6 12 |  |  | 1da | $g e t+2$ |  |
| Obf2 c | cd 07 | 5 e |  | ist | putbyt |  |
| O6f5 | cd 07 | 8b |  | $j s t$ | puts | a blank, then |
| O6f8 a | ad 2c |  |  | $b s r$ | pick | get that byte |
| Obfa | cd 07 | 5 e |  | JST | putbyt | and print it |
| O6fd c | cd 07 | 8b |  | $j 5 r$ | puts | another blank, |
| 0700 c | cd 07 | 94 |  | Jst | getbyt | try to get a byte |
| 07032 | 2506 |  |  | $b \mathrm{cs}$ | mem3 | might be a special character |
| 0705 | ad 25 |  |  | $b s r$ | drop | otheruise, put it and continue |
| 0707 | ad 33 |  | mem4 | $b s r$ | bump | go to next address |
| 0709 2 | 20 db |  |  | bra | meme | and repeat |
| 070b | a1 2e |  | mem3 | cmp | \#SAME | re-examine same? |
| 070d 2 | 27 d 7 |  |  | beq | meme | yes, return without bumping |
| 070f | al Od |  |  | $c \mathrm{mp}$ | \#FWD | go to next? |
| 0711 | 27 f4 |  |  | beq | mem4 | yes, bump then loop |
| 0713 | al 5 e |  |  | cmp | \#BACK | go back one byte? |
| 0715 | 26 Oc |  |  | bne | xmonit | no, exit memory command |
| 07173 | 3a 12 |  |  | dec | $g e t+2$ | decrement low byte |
| 0719 b | b6 12 |  |  | Ida | $g e t+2$ | check for underflow |
| 0716 | a 1 ff |  |  | cmp | \#\$FF |  |
| 071d | 2.6 c 7 |  |  | bne | meme | no underflow |

CDP6805G2 ROM Monitor


## CDP6805G2 ROM Monitor




## CDP6805G2 ROM Monitor



## CDP6805G2 ROM Monitor



## CDP6805G2 ROM Monitor



## Application Note AN-7200.1

## CDP6805G2 ROM Monitor




## Versatile Serial Peripheral Interface

With increasing system complexity as well as emphasis on reducing board sizes (both chip package size and interconnect wiring), designers face the need for serial off-chip communication capability in microcomputers. Microcomputer chips (MCUs) generally lack external address and data bus access and therefore rely totally upon parallel I/O port interfaces for off-chip communication. With some MCUs, special modes whereby address and data bus information is brought out through the ports are the only means of interchip communication.

The use of a serial communication interface, such as the Serial Peripheral Interface (SPI), allows a more efficient method of interchip data transfer than parallel I/O lines do. No longer must microcomputer users lose I/O ports in order to communicate off-chip. The SPI, a versatile yet simple serial peripheral interface, is provided on most CDP68HC05 CMOS microcomputers. It can be used to exchange information with SPI peripherals, competitor peripherals, and even other microcomputers via only three portlines.

TABLE I - COMPARISON OF THE FEATURES OF CDP68HC05 MICROCOMPUTERS


* Prescaler fixed as divide by 4.

The SPI interface eliminates several limitations normally imposed by microcomputers. SPI peripherals can be used to extend the amount of an MCU's I/O or memory, which are usually inflexible. SPI RAMs, for instance, are well suited for additional data storage. SPI I/O chips or shift registers (which are even cascadable) offer the potential for almost unlimited I/O. The SPI bus, which is modular in fashion, gives MCU's the power of expansion while sustaining minimal losses in PC-board space.

The powerful communication capability offered by SPI is achieved through flexibility and efficiency. Little software is needed to operate the SPI bus, thus saving ROM space for other system tasks. In addition, the serial bus does not have to compete directly with CPU time to communicate offchip. For example, once the SPI configuration is initialized and a data byte to be sent is loaded into the SPI data register, the CPU can process other instructions while offchip communication proceeds transparently.

## THE SERIAL PERIPHERAL INTERFACE

The Serial Peripheral Interface is a three-wire (plus slave select), synchronous, full-duplex communication system containing separate lines for input data, output data, serial clock, and slave select (a type of chip enable). Data lines are dubbed MOSI (Master-Out/Slave-In) and MISO (Master-In/Slave-Out); data direction for each pin depends upon whether the device is operating as a system master or slave. Generally, slave operation is induced by pulling the device's slave select (SS) line low (true); operation in the master mode is brought about by pulling the $\overline{S S}$ pin high. Fig. 1 shows the assignment of four CDP68HC05D2 port D lines to double as the SPI port. Fig. 2 shows SPI circuitry, which comprises an 8 -bit shift register and companion read buffer, control and status registers, an independent baud rate generator, and multiplexing circuitry.


Fig. 1-CDP68HC05D2 block diagram showing Serial Peripheral Interface portion of Port D.


NOTE:
The SS, SCK, MOSI, and MISO are External Pins Which Provide The Following Functions:
a. MOSI - Provides Serial Output to Slave Unit(s) When Device is Configured as a Master. Receives Serial Input From Master Unit When Device is Configured as a Slave Unit.
b. MISO - Receives Serial Input From Slave Unit(s) When Device is Configured as a Master. Provides Serial Output to Master When Device is Configured as a Slave Unit.
c. SCK - Provides System Clock When Device is Configured as a Master Unit. Receives System Clock When Device is Configured as a Slave Unit

- Provides a Logic Low to Select a Slave Device for a Transfer with a Master Device.

92CS-37487
Fig. 2 - Serial Peripheral Interface block diagram.

As can be seen in Fig. 3, the Serial Peripheral Interface can be thought of as a sophisticated shift register, whereby an MCU designated as the master initiates data transfers (most significant bit first) and clock synchronization. The master always generates the serial clock for both read and write instructions and communicates with one or more chosen slave peripherals or MCU's. A slave is essentially a "passive" device and can not initiate a transmission on its own.


Fig. 3 - Serial Peripheral Interface master/slave interconnection.

Clock phase and polarity are software programmable as shown in Fig. 4. Programmability permits the use of many peripheral parts, each with various needs. The SPI can be configured to latch data and place data on the bus on rising or falling edges of the SCK. In addition, the polarity of the clock can be configured high or low when inactive.


Fig. 4 - Data-clock timing diagram.

As many as 12 to 16 SPI peripherals or micros can be interfaced along one SPI bus, generally on the same PC board. This number is determined by the specification of 200 pF maximum on each pin. The SPI port is capable of sourcing and sinking 1.6 mA at 0.4 V from the rail for a logic low and 0.8 V from the rail for a logic high.

## SPI OPERATION

A typical SPI system contains at least one MCU that is selected as master by pulling its slave select ( $\overline{\mathrm{SS}}$ ) line high (false) and then setting the SPI enable (SPE) and master (MSTR) bits in the SPI control register (Appendix A). Such an arrangement configures the master-out/slave-in (MOSI) data pin and the serial clock (SCK) pin as outputs and the master-in/slave-out (MISO) data pin as an input. With the same instruction the user also specifies the serial clocking scheme including clock phase, polarity, and baud rate, in addition to whether SPI interrupts are desired.
Once the SPI system is initialized, the user merely needs to enable the desired slave peripheral and then load the master MCU's SPI data register to initiate transmission (or reception) of a data byte to (or from) the slave. Enabling the slave is accomplished by pullings its SS line low and CE (chip enable) line high (if applicable).

The master and slave devices now exchange a byte of information during a sequence of eight serial clock pulses that are provided by the master. As serial data transmission (most significant bit first) proceeds the user has two options to determine when transmission is complete: 1) poll the SPI finished (SPIF) bit in the SPI status register, or 2) let the CPU process other instructions while waiting for a SPI (finished) interrupt. An interrupt service routine can be used to read the received data, process it, send new data, and then return to the main program without totally disrupting its flow. A master can serially transfer data (which is commonly believed to be slow) at speeds up to 1.05 megabit per second while a slave can receive data at 2.1 megabits per second. Keep in mind that data transfer is completely automatic and independent at this point. Using the interrupt option, the CPU meanwhile can process other instructions during this time interval, and overall throughput is relatively quick.

## SPI SYSTEM EXAMPLES

An example of a simple SPI system, one containing a single master device, would best explain SPI operation. Shown in Fig. 5 is a CDP68HC05D2 microcomputer using the SPI bus to communicate with a GE/RCA SPI RAM (CDP68HC68R1) and a SPI Real-Time Clock (CDP68HC68T1).


Fig. 5-CDP68HC05D2 connection of serial RAM and real-time clock.

Because the CDP68HC05D2 is permanently designated as the master in this system, its $\overline{S S}$ line is tied high while the slave peripherals' $\overline{\text { SS }}$ lines (if applicable) are used for enabling. Because peripherals such as RAMs or real-time clocks can, naturally, only be slaves, their slave-select lines are basically chip enables and may actually be called "Chip Enable". CDP68HC05D2 port lines are used to enable each SPI device, thus allowing only one slave device on the bus at a time.

The CDP68HC68R1 is a 128 -byte RAM housed in an 8 -pin package. In fact, package size is virtually independent of RAM size when the SPI bus is used. Therefore, larger RAMs that require no additional board space are now possible. The only required system modification would be the need to send additional address bits via the 3 -wire SPI bus.

The protocol for the CDP68HC68R1 requires the MCU to select the RAM and then send an address/control byte followed by one or more data bytes. As can be seen in Fig. 6, the address/control byte contains the desired RAM address plus a bit to determine whether a read or write operation is called for. Writing or reading blocks of data (burst transfer mode) can be easily accommodated, because the CDP68HC68R1 automatically increments its internal address pointer for each subsequent data byte received. This process continues until the MCU deactivates the RAM's chip enable line.


Fig. 6 - Address/control byte for CDP68HC68R1.

A typical SPI RAM software routine for this system is shown in Table II. This routine writes a byte of data (\$DD) to RAM location $\$ 01$ and then reads it back. For a SPI RAM write cycle the user merely loads data into the CDP68HC05D2 SPI data register. The master's serial clock signal activates automatically and eight bits shift out of the CDP68HC05D2's SPI data register onto the MOSI line and into the specified RAM location.

Table II - Typical SPI RAM routine to write and read a byte of data (\$DD) to and from location \$01, \$ = hex, \# = immediate addressing

```
; TK 6/86
;WRITE A BYTE OF DATA ($DD) TO Rl'S ADDR $01
;READ A BYTE OF DATA FROM Rl'S ADDR $Ol
;EQUATES FOR ASSEMBLER
PC EQU $02 ;PORT C
PCDDR EQU $06 ;PC DATA DIRECTION REG
SPICNTL EQU $OA ;SPI CONTROL REG
SPISTAT EQU $OB ;SPI STATUS REG
SPIDATA EQU $OC ;SPI DATA REG
INIT LDA #$03 ;INITIALIZE PC
    STA PC
    STA PCDDR
;
    BCLR 0,PC
    LDA #$81
    STA SPIDATA ;SEND ADDRESS/CONTROL BYTE
    JSR WAITSPI
    LDA #$DD
    STA SPIDATA ;SEND DATA
    JSR WAITSPI
    BSET 0,PC
; •
; -
READ BCLR 0,PC
    LDA #$01
    STA SPIDATA ;SEND ADDR/CNTL BYTE
    JSR WAITSPI
    STA SPIDATA ;DUMMY WRITE
    JSR WAITSPI
    ;IF DESIRED CAN READ
    ;MULTIPLE DATA BYTES HERE
    BSET 0,PC
; -
'WAITSPI BRCLR 7,SPISTAT,WAITSPI ;XFER COMPLETE?
    LDA SPIDATA ;LOAD RCVD DATA INTO ACC
    RTS
    END
```

To implement a SPI RAM read operation, the master MCU executes a dummy write (because only the master can generate clocks in the SPI system) to start the serial clock. Clock pulses shift eight bits of data out of RAM onto the MISO line and into the CDP68HC05D2 SPI data register. Upon filling the CDP68HD05D2 data register, the data is transferred to a separate read buffer.

Notice the small amount of software needed to initialize the SPI port. In addition, various peripherals may be interfaced in the same system at different speeds. The master, which provides the clock, merely needs to alter the SPI baud rate bits before accessing a particular SPI peripheral.
Communication with simple "write-only" or "read-only" devices, e.g., a serially accessed LCD controller or a serial/parallel shift register (Figs. 7 and 8), requires only two SPIlines (data out or data in, and the serial clock). As shown above, however, three lines are typically needed, the usual case when two or more MCUs are present in the SPI system.


Fig. 7 - Increasing the number of output ports on a CDP68HC05D2 Microcomputer.


Fig. 8 - Increasing the number of input ports on a CDP68HC05D2 Microcomputer.

The flexibility of SPI makes it well suited for microcomputer networking on a PC board. A single master, multiple microcomputer system is shown in Fig. 9. In this case, the master uses port lines to selectively enable each MCU. Data is then sent to or collected from chosen MCUs. Such a network might be used in robotics, for example. Slave MCUs such as the CDP68HC05C4 can be used to separately control various arms or joints in the robot. They can also each collect data on arm position or motor shaft speed and process this data before making it available to the master controller microcomputer.


Fig. 9 - Single-master, multicomputer system with port line to slave-select pins.

Another multicomputer system is shown in Fig. 10. Just as in the previous example, a single master controls various slaves. In this example, however, all of the MCU slave select lines are tied together; port lines are not needed to select slaves. The master chooses the appropriate slave by programming its own $\overline{S S}$ pin as an output (which can be done in CDP6805D2's by setting the master's associated Port D data direction register bit) and pulling it low. This action simultaneously selects all of the slave MCUs. The master then sends an address byte to address a particular MCU. Each slave is programmed to decode this address byte and respond by accepting or relinquishing information if chosen. When communication is complete, the master deselects the slaves by pulling the $\overline{\mathrm{SS}}$ line high.


Fig. 10-Single-master, multicomputer system with common slave-select interconnection.

A true multimaster system has no central master in control; each MCU should be capable of initiating data transfers. Software bus arbitration and prioritization is used to prevent two masters from simultaneously occupying the bus. Fig. 11 shows such a network. Pull-up resistors are used on each SPI line. An MCU instructed to initiate a transfer sets its $\overline{\text { SS }}$ line as an output and pulls it low. Other MCUs sense the low level and if one of them is a master, it internally generates an interrupt, sets the mode fault flag in its SPI status register, and reverts to slave mode by resetting the MSTR and SPE bits in its SPI control register. On-chip software then determines the next step.
As an additional feature for multimaster networking (included in the CDP68HC05D2 control register) is a bit (DWOM) that allows port D SPI output lines to have opendrain drivers. In multi-master systems, e.g., that shown in Fig. 11, all MCUs in the system are capable of being masters and may have their outputs (serial clocks) tied together. If two masters try to access the bus simultaneously, this wired-OR configuration prevents high current contention.


Fig. 11 - Multimaster system.

## SPI PERIPHERALS

Harris SPI peripherals include the following types:
-CDP68HC68R1
-CDP68HC68R2
-CDP68HC68T1
-CDP68HC68A2
-CDP68HC68P1
-CDP68HC68W1
-CDP68HC68S1
$128 \times 8$ Static RAM
$256 \times 8$ Static RAM
Real-Time Clock plus RAM
7-Channel A/D Converter (8 or 10-bit resolution) 1/O port (8 lines) Digital Pulse Width Modulator Serial Bus IC

The above devices are directly compatible with the SPI bus. The interface directly with CDP68HC05 microcomputers, as well as some competitive microcomputers. Actually, any microcomputer with three more I/O lines can be used to communicate with SPI peripherals by using I/O lines and software to simulate the SPI bus.

Fig. 12 and Table III show the use of the I/O lines on the CDP6805G2 (which does not feature a SPI port) to simulate the SPI bus. This routine writes a byte of data (\$55) to the CDP68HC68R1 SPI RAM at location \$10. The "SPI" is configured to run with the serial clock set for $C P O L=0$, $C P H A=1$. The baud rate in this routine depends upon the CDP6805G2 instruction cycle time. The on-board timer, however, could be used to generate desired timing delays.


Fig. 12-SPI RAM interfaced to CDP6805G2 MCU using the CDP6805G2 port lines to simulate the SPI bus.

## OTHER SPI-COMPATIBLE DEVICES

The SPI's versatility enables designers to interface a number of other manufacturer's serially accessed peripherals to the

SPI bus; for example, the SPI-compatible Motorola types shown below, which complement the present line of Harris devices.

MC145000/MC145001:
Multiplexed LCD Drivers
MC14453:
Non-multiplexed LCD Driver
MC14499:
LED Display Decoder/Driver
MC144110:
6-bit, 6-channel D/A Converter
MC144111:
6-bit, 4-channel D/A Converter
MC145040/MC145041:
8-bit, 11-channel A/D Converters
MC145155/56/57/58/59:

## PLL Frequency Synthesizers

Also available on the market are COPS Microwire peripherals (National Semiconductor). Most of these peripherals are directly SPI-compatible. The NSC COPS Microwire serial bus includes a clock line and separate Data-In and Data-Out lines. Like the SPI interfaces, this protocol is meant for fairly short-distance, high-speed communication.

Most peripherals incorporating the NSC COPS Microwire shift-register-like interface latch data in on the positive edge of the serial clock and send data out on the negative edge to be latched by the micro's positive edge. See Fig. 13. Because the SPI bus can be configured to generate up to four clock polarity/phase combinations, the 6805 micros with SPI bus are directly compatible with the following NSC COPS Microwire devices:

COP431 1-channel A/D Converter
COP432 2-channel A/D Converter
COP434 4-channel A/D Converter
COP438 8-channel A/D Converter
COP352 Frequency Generator and Counter
COP370 Vacuum Fluorescent Display Driver
COP472 LCD Controller
*COP398 4x64-bit RAM and Timer
*COP399 4x64-bit RAM
DS8906/8907/8908 PLL Synthesizer for AM/FM Radios LMC835 Digitally Controlled Graphic Equalizer
MM5445/5446/5447/5448 Vacuum Fluorescent Display Drivers
MM5450/5451 LED Display Drivers
MM5480/5481 LED Display Drivers
MM5484/5485 16-and 11-segment LED Display Drivers
MM5452/5453 LCD Drivers
MM58201 Multiplexed LCD Driver
MM58241 High-Voltage Display Driver
MM58341 High-Voltage Display Driver

## *COP494/NMC 9306 <br> 16x16-bit EEPROM <br> *COP495/NMC 9346 64x16-bit EEPROM

The four devices marked with an asterisk (*) require slight software modifications to interface with the SPI bus. EEPROMs similar to the COP494/495s are also available from several other companies including NCR, General Instrument, SGS Semiconductor, Hyundai, International CMOS Technology, and Sierra Semiconductor. Xicor makes a $16 \times 16$ Non-Volatile RAM that interfaces directly to the SPI bus.

Table III - Use of 6805 I/O lines and software to simulate the SPI bus, $\$=$ hex, \# = Immediate addressing
;
TK 6/86
;WRITE A BYTE OF DATA (\$55) TO RI'S ADDR \$10
;USING G2'S I/O LINES TO SIMULATE SPI BUS.
; BAUD RATE DICTATED BY INSTRUCTION CYCLE TIME.
; EQUATES FOR ASSEMBLER

| PC | EQU | $\$ 02$ | ; PORT C |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| PCDDR | EQU | $\$ 06$ | ;PC DATA DIRECTION REG |  |

INIT CLR PC
LDA \#\$0B STA PCDDR ; SET PCO,1,3 AS OUTPUTS
;
WRITE BSET 0,PC ;ENABLE RI
LDA \#\$90 JSR SEND ;SEND ADDR/CONTROL BYTE

LDA \#\$55 JSR SEND ; SEND DATA BYTE BCLR 0,PC ;DISABLE RI

| ; | P |  |
| :--- | :--- | :--- |
| SEND | LDX \#\$08 |  |
| NEXT | ROLA | ;ROTATE BITS INTO CARRY LOCATION |
|  | BCC ZERO | ;MSB FIRST |
| ONE | BSET 3,PC | ;DATA BIT =1 |
|  | BRA CLOCK |  |
| ZERO | BCLR 3,PC | ;DATA BIT =0 |
| NNL | BRN NNL | ;TIMING DELAY TO EQUATE BIT LENGTHS |
| CLOCK | BSET 1,PC | ;FOR ZEROS AND ONES |
|  | BCLR 1,PC | ;PULSE CLOCK |
|  | DECX |  |
|  | BNE NEXT |  |



Fig. 13(b) - SPI control timing diagram for the CDP68HC05D2 Microcomputer. SPI configured as master with serial clock control bits set for CPOL, CPHA = 0, 0 at a baud rate of 250 kilobits per second.

92cs-40523
Fig. 13(a) - Control timing diagram for the NSC COP352 Frequency Generator \& Counter. Synchronous data timing for baud rate of 250 kilobits per second.


All Data Values in Nanoseconds.

## Application Note AN-8633.1

A number of isolated peripherals also are available that are not members of large families of serially accessed devices, but which interface directly to the SPI bus. As demonstrated in this paper, the primary requirements for SPI compatibility are separate data-in and data-out lines and a synchronous clock line. Even a basic serial/parallel shift register satisfies this requirement, as shown in Figs. 7 and 8.

## CONCLUSION

The versatility of the Serial Peripheral Interface, with its programmable clocking scheme and simple protocol, makes it a prime candidate for off-chip microcomputer/peripheral communication. The SPI's expandability and the availability of a wide range of peripheral functions offer virtually unlimited system potential. Designers using the SPI bus can extend system capabilities and benefit from fewer communication lines (due to SPl's serial nature) and smaller packages, thereby reducing interconnect wiring, board size, and cost.

## APPENDIX A - SPI REGISTERS

Three registers in the SPI provide control, status, and data storage functions. These registers include the serial peripheral control register (SPCR), status register (SPSR), and data I/O register (SPDR). They are memory mapped and easily read, written, bit-tested, or altered by standard 6805-family instructions.
The SPCR bits, Fig. A-1, are defined as follows:
SPIE - The serial-peripheral interrupt-enable bit, when high, allows a processor interrupt.
SPE - The serial-peripheral enable bit, when high, enables the SPI bus.
DWOM - When the wire-OR-mode bit is high, all output pins associated with the SPI bus function as open-collector outputs.
MSTR - When the master bit is high, the device is programmed as a master. This bit is cleared (device becomes a slave) upon reset.
CPOL - The clock-polarity bit determines the clock level when data is not being transferred, as shown in Fig. 4.
CPHA - The clock-phase bit selects the clock edge that captures data, as shown in Fig. 4.
SPRO/1 - The serial-peripheral rate bits select one of four rates (designated in Table A-I) of SCK only if the device is a master.


Fig. A-1 - Portion of CDP68HCO5D2 memory map.

The SP.SR bits shown in Fig. A-1 are defined as follows:
SPIF - The data-transfer flag indicates that a data transfer is complete. This bit is cleared by reading the SPSR followed by a read or write to the SPDR.

WCOL - The write-collision bit indicates that an attempt was made to write to the SPDR while a data transfer was taking place. The SPDR is not affected by the write, and the data must be written again after the transfer is complete.
MODF - The mode flag is defined for the master device. When set, it indicates that the master's SS pin has gone low. An interrupt is generated if SPIE is 1; SPE and MSTR are forced to 0 .

Table A-I - SPI clock rate selects.

| SPR1 | SPRO | INTERNAL PROCESSOR <br> CLOCK DIVIDE BY |
| :---: | :---: | :---: |
| 0 | 0 | 2 |
| 0 | 1 | 4 |
| 1 | 0 | 16 |
| 1 | 1 | 32 |
| $92 \mathrm{CS}-37497$ |  |  |



# Interfacing Serial EEPROMs to CDP6805 Microcomputers 

by T. Kalinka


#### Abstract

A number of serially accessed EEPROMs (Electrically Erasable Programmable Read Only Memories) in the marketplace readily interface CDP6805 line of CMOS microcomputers (MCUs). The simplicity of this interface is made possible by the Serial Peripheral Interface (SPI) on many 6805 MCUs. Although serial EEPROMs can interface microcomputers not containing the SPI interface (as explained later in this Note), the use of the Serial Peripheral Interface offers the designer true hardware and software efficiency and ease of programming.


## THE NEED FOR EEPROMs

As microcomputer-based designs grow in performance and complexity, applications evolve that dictate the need for permanent data storage, even during power-down. But system type or limitations in I/O, board space, or costs usually preclude the use of disk or tape data-storage methods. In addition, it may only be necessary to store small quantities of information. The data storage system that conforms most readily to these restrictions, is the silicon chip. The designer has two choices: RAMs with battery backup or EPROMS. The first choice is often costly in both dollars and board space, and requires periodic changing of batteries. The second method is preferred.
EEPROMs are generally less expensive than ultraviolet (UV) EPROMs because they do not need the expensive glass-windowed ceramic packages. In addition, EEPROMs are available that do not require separate programming voltages. These electrically erasable PROMs have found their way into hundreds of previously difficult (or impossible) applications. For example, automobile engine controllers can now not only record engine malfunctions into EEPROM memory for examination later using diagnostic machines, but also automatically adjust and reprogram themselves as needed to assure optimum performance as the car ages.
EEPROM applications might also include automotive odometers, stereo-tuner preset-station storage, stereo equalizer-setting storage, appliance controls, telephonenumber storage, clock time and alarm information, and dozens of other applications where nonvolatile data storage is a must.
Although, ideally, system designers may prefer that microcomputers contain EEPROM memory on-chip, housing EEPROM memory off-chip offers the user greater flexibility and ease of system expansion. However, because MCU's do not generally offer external access to address and data bus lines, a simple and efficient method of interchip communication can be provided by the Serial Peripheral Interface.
With this interface, microcomputer users no longer lose extensive amounts of $1 / O$ to off-chip communication. The Serial Peripheral Interface is a full-duplex, three-wire (plus
slave select, a type of chip enable) synchronous communication link. In addition to allowing communication to other microcomputers, the versatile SPI bus can be used to interface a wide variety of peripherals to microcomputers. Included are serial RAMs, real-time clocks, A/D converters, and EEPROMs.
The use of serial EEPROMs offers the designer almost unlimited permanent data storage while requiring little MCU hardware or software. Only three pins (data in, data out, and a serial clock line), plus one to enable each chip, are needed for full duplex data communication, compared to possibly dozens of address and data bus lines necessary for data transfer to and from parallel EEPROMs. Use of a serial port minimizes board space (both chip sizes and interconnect wiring). Assuming that data rates up to 1 megabit per second are tolerable (generally the case for simple data storage), a serial communication interface is very useful.

## THE SERIAL PERIPHERAL INTERFACE

Following is a brief description of the SPI interface. Detailed descriptions of SPI operation are in the data sheets and application notes listed at the end of this Note. The reader can skip this section if already familiar with SPI operation.

SPI port data lines are dubbed MOSI (Master-Out/Slave-In) and MISO (Master-In/Slave-Out); data direction for each pin depends on whether the device is operating as a system master or slave. Generally, slave operation is induced by pulling the device's slave select ( $\overline{\mathrm{SS}}$ ) line low (true); operation in the master mode is brought about by pulling the $\overline{S S}$ pin high. Fig. 1 shows the four CDP68HC05D2 port D lines assigned to double as the SPI port. Fig. 2 shows SPI circuitry, which comprises an 8 -bit shift register and companion read buffer, control and status registers, an independent baud rate generator, and multiplexing circuitry.
As implied in Fig. 3, the Serial Peripheral Interface can be thought of as a sophisticated shift register whereby an MCU designated as the master initiates data transfers ( 8 bits, most significant bit first) and clock synchronization. The master always generates the serial clock for both read and write instructions and communicates with one or more chosen slave peripherals or MCU's. A slave, such as a serial EEPROM, is naturally a "passive" device and cannot initiate a transmission on its own.
Clock phase and polarity are software programmable, as shown in Fig. 4. Programmability permits the use of many peripheral parts, each with various needs. The SPI can be configured to latch data and place data on the bus on rising or falling edges of the SCK. Moreover, the polarity of the clock can be configured high or low when inactive.


Fig. 1 - CDP68HC05D2 block diagram showing Serial Peripheral Interface portion of Port D.


Fig. 2 - Serial Peripheral Interface block diagram.


Fig. 3-Serial Peripheral Interface master/slave interconnection.


Fig. 4 - Data-clock timing diagram.
As many as 12 to 16 SPI peripherals or microcomputers can be interfaced along one SPI bus, generally on the same PC board. This number is determined by the 200-picofarad maximum specification on each pin. The SPI port is capable of sourcing and sinking 1.6 milliamperes at 0.4 volt from the rail for a logic low and 0.8 volt from the rail for a logic high.
A typical SPI system contains at least one MCU that is selected as master by pulling its slave select ( $\overline{\mathrm{SS}}$ ) line high (false) and then setting the SPI enable (SPE) and master (MSTR) bits in the SPI control register. (See Appendix A.) Such an arrangement configures the master-out/slave-in (MOSI) data pin and the serial clock (SCK) pin as outputs and the master-in/slave-out (MISO) data pin as an input. With the same instruction, the user also specifies the serial clocking scheme, including clock phase, polarity, and baud rate, in addition to whether SPI interrupts are desired.
Once the SPI system is initialized, the user merely needs to enable the desired slave peripheral and then load the master MCU's SPI data register to initiate transmission (or reception) of a data byte to (or from) the slave. The slave is enabled by pulling its SS line low and CE (chip enable) line high (if applicable).
The master and slave devices now exchange a byte of information during a sequence of eight serial clock pulses that are provided by the master. As serial data transmission (most significant bit first) proceeds, the user has two ways to determine when transmission is complete. He can poll the SPI finished (SPIF) bit in the SPI status register or let the CPU process other instructions while waiting for a SPI (finished) interrupt.

## Application Note AN-8723.1

An interrupt service routine can be used to read the received data, process it, send new data, and return to the main program without totally disrupting its flow. A master can serially transfer data (which is commonly believed to be slow) at speeds up to 1.05 megabit per second, while a slave can receive data at 2.1 megabits per second. Note that data transfer is completely automatic and independent at this point. The CPU can be processing other instructions during the interrupt-option time interval, and overall throughput is relatively fast.

## SERIAL EEPROM PROTOCOL

The SPI's versatility enables it to interface a wide variety of serially accessed peripherals both within and outside the SPI family of devices. Serial EEPROMs are available in a variety of sizes from a number of manufacturers (see Appendix B). These devices incorporate three-wire serial buses similar to the SPI bus and easily interface to microcomputers with just slight software modifications.

The most widely manufactured serial EEPROMs may be the National Semiconductor COPS-style chips, dubbed by industry the 9306 and 9346 (NSC types COP494 and COP495, respectively). These $16 \times 16$-bit and $64 \times 16$-bit EEPROMs are alternately sourced by a number of manufacturers in both NMOS and CMOS technologies (see Appendix B). General Instrument Corp. presently offers larger NMOS memories organized as byte-wide cells ranging in size from $128 \times 8$ bits (ER5911) through $512 \times 8$ bits (ER5914).
When a serial bus is used, chip package size (typically 8 pins) is virtually independent of memory size. Larger memories can be accessed without the need for additional address lines; the user merely sends additional address bits via the three-wire SPI bus.
The 9306 and 9346 EEPROMs are housed in 8-pin packages with at least the following pin functions: power, ground, data in, data out, serial clock, and a chip select. The functions of the two remaining pins differ among manufacturers. Possibilities include no connects, write enables, polling flags, memory margining (for memory testing), and test mode pins.
The 93XX EEPROMs also feature on-chip voltage charge pumps to derive the necessary EEPROM programming voltages (typically 12 to 25 volts) from the 5 -volt supply, $V_{D D}$. Completing the EEPROM's architecture are the memory array, an instruction shift register, a data shift register, an address decoder, and a control and timing decoder/generator ${ }^{1}$.

As with most SPI peripherals, instructions, synchronized with the serial clock signal, are fed bit-by-bit into the EEPROM through its data-in pin. Each bit is clocked in on the rising edge of the clock. Data can be retrieved serially from the EEPROM's data-out pin.

EEPROM operations generally utilize the following four instructions: Chip Erase, Word Erase, Read, and Write. Variations, however, do exist. For example, Write Enable and Disable instructions offer data protection in many manufacturers' versions while Block Write and Block Erase instructions ease programming. Table I lists typical EEPROM instructions.

In a $64 \times 16$-bit EEPROM, each instruction consists of nine bits: a start bit (a logical 1), two opcode bits, and six address bits, possibly followed by a 16-bit data word. The first logical 1 received after the EEPROM's chip select is brought high always marks the beginning of an instruction. Depending upon the type of instruction received, pulling the chip select back down to a low level initiates execution of the instruction.
Some EEPROMs feature a self-timed write/erase cycle. Typically, a 10 to 20-millisecond time interval is required to write or erase a word or an entire EEPROM. For those EEPROMs not featuring self-timed cycles, the user must provide the minimum delay in software before sending another instruction to the EEPROM. With the automatic timeout, however, the user merely polls the EEPROM to determine when the write or erase is complete. Either a dedicated pin will flag the user when ready, or examination of the data-out pin will show that the transaction is finished. The example in the following section incorporates an EEPROM that uses the "data out pin" polling technique.

## INTERFACING THE SPI BUS

Fig. 5 shows an NCR $5930864 \times 16$-bit EEPROM interfaced to a CDP68HC05D2 microcomputer containing a Serial Peripheral Interface. The hardware connection is simple and straightforward. The D2 MCU operates in the master mode; the EEPROM is a dedicated slave enabled by an ordinary D2 port signal. The 59308 protocol requires the microcomputer to raise the chip select line and send a 9 -bit instruction via serial clocking (maximum 500 kilohertz-see Fig. 6). As shown in Figs. 6 and 7, the EEPROM's protocol differs from normal SPI operation in the following ways:

1. In the SPI, data is normally gated onto the bus on one particular clock edge-rising or falling (software programmable); data-in is latched on the opposite edge.

Table I - Typical EEPROM instructions.

## NCR 59308

Instruction Set

| INSTRUCTION | SB | OP CODE | ADDRESS | DATA IN | DRB | DATA OUT |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Chip Erase | 1 | 00 | $10 \times X X X^{*}$ | NA | NA | 1 |
| Word Erase | 1 | 11 | A5-A0 | NA | NA | 1 |
| Write | 1 | 01 | A5-A0 | D15-D0 | NA | 1 |
| Read | 1 | 10 | A5-A0 | NA | 0 | D15-D0 |

*X = Don't Care

[^36]

Fig. 5 - CDP68HC05D2 microcomputer interfaced to NCR 59308 $64 \times 16$-bit EEPROM.

READ INSTRUCTION $=110 A_{5} A_{4} A_{3} A_{2} A_{1} A_{0}$ (IST $1=$ START BIT)


Fig. 6 - NCR $5930864 \times 16$-bit EEPROM protocol and timing for a READ instruction ( 110 A5 A4 A3 A2 A1 A0). First and third breaks in chart and CPOL, CPHA references refer to modifications used when interfacing to the SPI bus. Arrows mark clock edges used to latch data.


Fig. 7 - SPI bus protocol and timing for CPOL, CPHA $=0,0$. Arrows mark clock edges used to latch data.

The 93XX EEPROMs use the same clock edge to perform both of these functions.
2. SPI information transfers consist of 8 bits whereas EEPROM instructions vary in length (typically more than 8 bits) depending upon memory size. In addition, most of the EEPROMs are organized as 16-bit wide memory cells and thus require 16-bit data.
Both of these protocol differences can be easily remedied by the following changes in software code:

1. To correct the clock-edge problem (only necessary during read instructions), merely alter the SPI clock phase bit (CPHA) in the SPI control register between sending and receiving information. See Figs. 4 and 6.
2. To send a 9-bit (or greater) instruction to the EEPROM, divide the instruction stream into two 8-bit segments as shown in Fig. 8. Then, if necessary, 16-bit data can be written or read with two more 8-bit transfers, and the most significant byte of read data can be temporarily stored in MCU RAM.
3. PULL CHIP SELECT HIGH.
4. SEND 9-BIT INSTRUCTION VIA TWO BYTES.
5. RECONFIGURE SPI TO CLOCK PHASE =1.
6. SEND 8-BIT DUMMY READ BYTE TO READ MSBYTE.
7. SEND 8-BIT DUMMY READ BYTE TO READ LSBYTE.

| INSTRUCTION | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 1 | 0 | $A_{5}$ | $A_{4}$ | $A_{3}$ | $A_{2}$ | $A_{1}$ | $A_{0}$ |
|  | DUMMY DATA |  | 0 | 0 | 0 | 0 | 0 | 0 |

Fig. 8 - Instruction stream portioned into two 8-bit segments followed by a dummy read in order to execute an EEPROM read cycle.

Further details on these remedies, are given in the timing figures, Figs. 6 and 7. Note that the SPI bus, if set for $\mathrm{CPOL}=0$ and CPHA=0, will gate data onto the bus on the falling edge of the clock to be latched by the peripheral on the rising edge. Meanwhile, an SPI peripheral would ordinarily use these same edges to gate and latch received data. This timing poses no problems for the EEPROM except when it is executing READ operations. In a memory read cycle, the 59308 EEPROM accepts data (latches data in) on the positive clock edge. When relinquishing information, however, it gates data out onto the bus on the positive edge to be latched by the microcomputer on the negative edge. This process differs from normal SPI operation.
Toggling the CPHA bit from a zero to a one (use CPOL=0) after sending the READ instruction not only cures this clock edge discrepancy but also takes care of the unwanted Dummy Read Bit (DRB) generated by the EEPROM as shown in Fig. 6. This bit is automatically ignored by the extra clock edge generated when the SPI CPHA bit is altered.
The second software change (for instructions and data words greater than 8 bits) owes its success to the fact that as long as the EEPROM chip select remains high between most and least significant bytes, and the clock signal does not toggle, the EEPROM will not recognize the splitting of the instruction. In addition, leading zeroes in the most significant byte of an instruction are ignored by the EEPROM until a start bit is received.
The same principle holds for subsequent data words. As long as the chip select line remains high and no extraneous clock edges are introduced between bytes, data can be read or written with separate 8-bit transfers. For instance, the execution of two dummy read cycles (by clearing the SPI data register twice) will return 16-bit READ data.
A typical software listing is provided in Table II. This program erases the entire EEPROM; i.e., it sets all data bits to one and then writes a word to address $\$ 00$ and reads it back, storing the result in MCU RAM locations $\$ 0050$ and \$0051.
Note the use of software polling of the EEPROM's data out pin to determine when erase or write cycles are complete (see Poll routine in Table II). This routine is the 59308's method of notifying the microcomputer that it can proceed with further instructions. After a write or erase cycle is initiated, the EEPROM starts an internal timer and pulls the data out pin low, which the microcomputer then samples by re-enabling the chip (the 59308's data out pin remains in a high-impedance state when the chip select line is low). The chip select line is always brought low between instructions.
Polling of this data out pin is easily accomplished with the Serial Peripheral Interface. The user sets the CPHA bit (as in a read cycle), pulls the EEPROM's chip select line high,

Table II - Listing of 68HC05 software routines using the SPI port for communication with serial EEPROM. These routines exemplify typical EEPROM erase, write, and read instructions.

TK 3/18/87

;SUBROUTINE TO SEND DATA \& POLL SPIF BIT IN SPI STATUS REG TO DETERMINE ;WHEN 8-BIT TRANSFER IS COMPLETE

| SEND | STA | SPIDATA | ; SEND BYTE |
| :--- | :--- | :--- | :--- |
| WAIT | BRCLR | 7,SPISTAT,WAIT | ;HANG UNTIL SPIF BIT SET |
|  | LDA | SPIDATA | ;LDA WITH RCVD. DATA |

;SUBROUTINE TO POLL EEPROM DATA OUT PIN FOR READY SIGNAL

| POLL | BSET | 0, PC | ;SELECT EEPROM |
| :---: | :---: | :---: | :---: |
|  | CLRA |  | ; SEND DUMMY BYTE TO CLOCK 'DATA' (ACTUALLY |
| AGAIN | JSR | SEND | ;READY SIGNAL) OUT OF EEPROM DATA OUT PIN |
|  | CMP | \#\$00 | ;CHECK FOR A 1 SIGNALLING EEPROM INSTRUCTION |
| ; |  |  | EXECUTION FINISHED |
|  | BEQ | Again | ; TRY $^{\text {AGAIN }}$ IF EEPROM STILL BUSY |
|  | BCLR | 0, PC | ; DESELECT CHIP |
|  | RTS |  |  |
|  | End |  |  |

## Application Note AN-8723.1

and then executes dummy read cycles by continuously sending all zeroes to the EEPROM. Unless a logical-1 start bit is received by the 59308, the EEPROM ignores incoming data. Meanwhile, software in the microcomputer can examine the data byte received in the SPI data register. This data byte will consist of all zeroes until the EEPROM's data out pin goes high, signalling the end of the timeout. At this time, software will branch out of the polling loop and deselect the 59308.

## SOFTWARE BIT-BANGING

A microcomputer does not necessarily have to contain a dedicated serial interface to communicate with serial peripherals. Actually, any microcomputer having four or more available I/O lines can talk to serial EEPROMs using a software technique called "bit-banging". In bit-banging, MCU instructions are used to toggle normal I/O port pins to mimic a serial port.

Fig. 9 shows the use of I/O lines on a CDP6805G2 (which does not feature a SPI port) to simulate a serial bus.


Fig. 9 - CDP6805G2 I/O lines used to simulate a serial bus and communicate with NCR $5930864 \times 16$-bit EEPROM.

Hardware connections to a 59308 EEPROM are as simple as that described in the case above, but the software is slightly more complex. A program similar to that given in Table II is used with the exception that a new send/receive routine is needed. Instead of loading the SPI data register and then polling the SPI status register SPIF bit (or awaiting an interrupt) to send or receive a byte, the user must create the serial data stream himself. Table III lists such software. In this program, a data byte to be sent is loaded into the accumulator and then rotated (MSB first) bit by bit into the carry location. The data out line is then set accordingly while the serial clock line is toggled. Software timing delays (or the MCU timer itself) are used to simulate desired baud rates. In addition, while data bits are being transmitted, software samples the microcomputer's data in pin and rotates these received bits into the accumulator from the LSB side. In this way, a swapping of data bytes occurs between the MCU accumulator and peripheral data register, similar to SPI operation.

## CONCLUSION

EEPROMs are being increasingly used in a variety of microcomputer-based applications requiring permanent data storage. Limitations in board space and microcomputer I/O have led to the development of serially accessed EEPROMs. Interfacing these devices to microcomputers is easily accomplished with the versatile Serial Peripheral Interface. Because designers using microcomputers (with or without the SPI interface) are not limited to on-chip peripherals, or to using only family of SPI peripheral devices, they profit by increased flexibility as well as reduced board size and cost.

Table III - Listing of 6805G2 software routine for simulating a serial port using ordinary I/O lines. This routine (SEND) would replace the SEND routine in Table II.

$$
\mathrm{TK} 4 / 1 / 87
$$

; SUBROUTINE TO SIMULTANEOUSLY XMIT/RCV SERIALLY
;TO/FROM EEPROM USING 6805 PORT LINES.
;ACCUMULATOR CONTAINS VALUE TO SEND AND
;WILL ALSO CONTAIN VALUE RCVD- EFFECTIVELY A SWAP.
;USING 6805G2 AT FULL SPEED (2 MHZ BUS) RESULTS ;IN A MAX BAUD RATE OF APPROX 47.6 KBAUD
;X REG OVERWRITTEN.
;EQUATES FOR ASSEMBLER

|  | SECTION | A, \$0100 |  |
| :---: | :---: | :---: | :---: |
| PC | EQU | \$0002 ; | ; PORT C |
| PCDDR | EQU | \$0006 ; | ; PC DATA DIRECTION REG |
| INITIAL | CLR | PC ; | ;INITIALIZE PORT C |
|  | LDA | \# \$0B |  |
|  | STA | PCDDR |  |
| SEND | LDX | \# \$08 |  |
| NEXT | ROLA |  | ; ROTATE MSBIT INTO CARRY LOCN |
|  | BCC | ZERO ; | ; WHILE PRESENT CARRY BIT GETS |
|  |  |  | ;ROTATED INTO ACC'S LSBIT |
| ONE | BSET | 3, PC ; | ;TRANSMIT A ONE |
|  | BRA | CKHIGH |  |
| ZERO | BCLR | 3,PC ; | ;TRANSMIT A ZERO |
| HERE1 | BRN | HERE1 ; | ; 3 CYCLE DELAY TO EQUATE BIT LENGTHS ; (BRN = BRANCH NEVER) |
| CKHIGH | BSET | 1, PC | ;TOGGLE CLOCK TO XMIT BIT |
|  | NOP |  | ; DELAY TILL RCVD. DATA VALID |
|  |  |  | ;IN ADDITION, WOULD ADD MORE DELAYS ;HERE FOR SLOWER BAUD RATES. |
|  |  |  | ;HERE FOR SLOWER BAUD RATES. <br> O CHECK BIT RCVD ON DATA-IN LINE |
| RCVI | SEC | 2,PC, RCVO | ;STORE BIT IN CARRY LOCATION |
|  | BRA | CKLOW |  |
| RCVO | CLC |  | ; STORE BIT IN CARRY LOCATION |
| HERE2 | BRN | HERE2 ; | ; DELAY TO EQUATE BIT LENGTHS |
| CKLOW | BCLR | 1, PC |  |
|  |  |  | ;WOULD ADD DELAY HERE ALSO FOR ;SLOWER BAUD RATES |
|  | DECX |  |  |
|  | BNE | NEXT | ; XMIT/RCV NEXT BIT <br> ;ROTATE LAST BIT RCVD INTO ACC |
|  | ROLA |  |  |
|  | RTS |  |  |

## Appendix A - SPI Registers

Three registers in the SPI provide control, status, and data storage functions. They include the serial peripheral control register (SPCR), status register (SPSR), and data I/O register (SPDR). These registers are memory mapped and easily read, written, bit-tested, or altered by standard 6805family instructions.
The SPCR bits, Fig. A-1, are defined as follows.
SPIE - The serial-peripheral interrupt-enable bit, when high, allows a processor interrupt.
SPE - The serial-peripheral enable bit, when high, enables the SPI bus.
DWOM - When the wire-OR-mode bit is high, all output pins associated with the SPI bus function as open-drain outputs.
MSTR - When the master bit is high, the device is programmed as a master. This bit is cleared (device becomes a slave) upon reset.
CPOL - The clock-polarity bit determines the clock level when data is not being transferred, as shown in Fig. 4.
CPHA - The clock-phase bit selects the clock edge that captures data, as shown in Fig. 4.
SPRO/1 - The serial-peripheral rate bits select one of four rates (designated in Table A-I) of SCK only if the device is a master.
The SPSR bits shown in Fig. A-1 are defined as follows.
SPIF - The data-transfer flag indicates that a data transfer is complete. This bit is cleared by reading the SPSR followed by a read or write to the SPDR. An interrupt is generated if the SPIE bit is set.
WCOL - The write-collision bit indicates that an attempt was made to write to the SPDR while a data transfer was taking place. The SPDR is not affected by the write, and the data must be written again after the transfer is complete.
MODF - The mode flag is defined for the master device. When set, it indicates that the master's $\overline{\mathrm{SS}}$ pin has gone low. An interrupt is generated if SPIE is 1; SPE and MSTR are forced to 0 .


Fig. A-1 - Portion of CDP68HCO5D2 memory map.

Table A-I - SPI clock selects.

| SPR1 | SPRO | INTERNALPROCESSOR <br> CLOCK DIVIDE BY |
| :---: | :---: | :---: |
| 0 | 0 | 2 |
| 0 | 1 | 4 |
| 1 | 0 | 16 |
| 1 | 1 | 32 |
|  |  |  |

## Application Note AN-8723.1

## Appendix B - SPI-Compatible Serial EEPROMs

| Manufacturer | Device \# | Memory Size (Registers x Bits) | Technology | Features |
| :---: | :---: | :---: | :---: | :---: |
| NSC | COP494/ | $16 \times 16$ | NMOS | No polling |
|  | $\begin{aligned} & \text { COP495/ } \\ & \text { NMC9346 } \end{aligned}$ | $64 \times 16$ | NMOS | Self-timed write/erase with software polling. |
| NCR | $\begin{aligned} & 59306 \\ & 59308 \end{aligned}$ | $\begin{aligned} & 16 \times 16 \\ & 64 \times 16 \end{aligned}$ | NMOS NMOS | Self-timed write/erase with software polling. |
| SGS | M9306 | $16 \times 16$ | NMOS | No polling. |
| Hyundai | HY93C46 | $64 \times 16$ | cmos | Self-timed write/erase with software polling. |
| Sierra Semiconductor | SC22001 | $16 \times 16$ | CMOS | No polling. |
|  | SC22002 | $16 \times 16$ | CMOS | Self-timed with software polling. |
|  | SC22011 | $64 \times 16$ | CMOS | Self-timed with software polling. |
|  | SC22012 | $64 \times 16$ | CMOS | Self-timed with software polling. Program Enable pin |
| ICT | 93C46 | $64 \times 16$ | GMOS | Self-timed with software polling. |
| GI | ER59256 | 16x16 | NMOS | No polling. |
|  | ER5911 | $64 \times 16$ or $128 \times 8$ | NMOS | Hardware polling. |
|  | ER5912 | $128 \times 16$ or $256 \times 8$ | NMOS | Hardware polling. |
|  | ER5914 | $512 \times 8$ | NMOS |  |
| *XICOR | X2444 | $16 \times 16$ | NMOS | *NVRAM with both software and hardware STORE and RECALL. |

## REFERENCES

"Technical Specifications for the HCMOS Microcomputer CDP65HC05C4, C8" Semiconductor Technical Publication TSM-203A.
"Technical Specifications for the HCMOS Microcomputer CDP68HC05D2" Semiconductor Technical Publication TSM-204.
"Versatile Serial Peripheral Interface", Application Note AN-8633.1.
"Versatile Serial Peripheral Interface", T. Kalinka, IEEE WESCON 1986 Professional Program Session Record 21, On-Board Serial Data Transmission Techniques in MCU Systems, 21/1, pp.1-7.


## Low Cost Data Acquisition System Features SPI A/D Converter

by S. Scalza

When monitoring analog parameters, such as temperature, humidity, pressure, fluid level, chemical concentrations, velocity, or position, an A/D Sampling System, which digitizes the quantities measured through appropriate transducers, is a practical approach. The digitized data can then be collected, processed, and analyzed. This data can simply be organized for direct interpretation or data logging or, possibly, used as feedback for a closed-loop control process.
A digital sampling or Data Acquisition System can be partitioned into the following major blocks, as shown in Fig. 1:


Fig. 1 - Block diagram of a data acquisition system.
transducers to convert desired quantities into analog signals. A/D converters for digitization of those quantities, a controlling element to supervise measurement and possibly integrate control algorithms, output subsystems to represent the measured quantities in open-loop systems (for example, displays or speakers), and actuators or driving elements to correct the feedback quantities being measured in automatic or closed-loop control environments. A cost-effective, expandable system-design approach to such a sampling system, a low-cost CDP68HC05C4 Microcontroller Data Acquisition Sampling System, is introduced here. The system is implemented in off-the-shelf modular building blocks, specifically, two CMOS ICs, the CDP68HC05C4 Microcontroller ${ }^{1}$ and the CDP68HC68A2 A/D Converter. ${ }^{2}$

## System Characteristics

As shown in Fig. 2, the four-wire Serial Peripheral Interface, SPI, allows the analog front end of the CDP68HC68A2


Fig. 2 - SPI interface connecting analog front end and microcontroller.
converter to communicate with the ROM-based CDP68HC05C4 microcontroller. The CDP68HC68A2, a fully programmable, ten-bit, eight-channel, multiplexed analog-to-digital converter, Fig. 3, is all that is needed for the front end of this system.


Fig. 3-Functional diagram of $A / D$ converter.
Utilizing the remaining 23 bidirectional I/O lines, three fixed digital inputs, and a dedicated timer input of the CDP68HC05C4 microcontroller to interface other support hardware will facilitate open- or closed-loop control. (The block diagram of the CDP68HC05C4 is shown in Fig. 4.)


Fig. 4-Block diagram of CDP68HC05C4.

## Application Note AN-8759.1

These I/O lines may be used as a source of pulse-widthmodulated signals to drive motors, SCR controllers, lights, heaters, alarms, any many electrical actuator driver devices useful in controlling the measured quantities. Fixed inputs are useful for switch arrays or key-pads. By reconfiguring two of the fixed inputs on the CDP68HC05C4, an internal, fully programmable, hardware serial communications interface port (SCI) is available. The SCI is useful for serial RS-232 equipment interfacing.

There are many programmable functions available with the CDP68HC68A2: programmable section of up to eight channels and start channel, eight- or ten-bit resolution, three operational modes, interrupt or polled conversion status, internal or external A/D oscillator, and $V_{D D}$ or external voltage reference. These variations are covered in the data sheet for the CDP68HC68A2. ${ }^{1}$
This application is tailored to enable all eight channels with ten-bit resolution in the single scanning mode with interrupts. The internal oscillator is enabled for single capacitor operation; a well-filtered power-supply voltage is used for the analog reference input. In applications where fewer channels are required, those channels not needed may be deselected, thereby increasing overall system bandwidth. Increased bandwidth can also be achieved at the expense of decreased resolution by placing the device in the eight-bit mode. This mode requires less interrupt service overhead and only one SPI transfer cycle instead of two for each data word.

Transducer design is not covered here; however, an important point must be made regarding analog inputs to the CDP68HC68A2. It is important to maintain the transducer signal (or conditioning circuit) output in the operating range of the CDP68HC68A2, as well as to keep it constant over the sampling time of the converter device. These conditions allow accurate successive approximation by the intrinsic sample-and-hold function of the switched capacitor array. The minimum time over which the input level should remain constant is $1.5 \mathrm{CDP68HC68A} 2 \mathrm{~A} / \mathrm{D}$ conversion oscillator cycles, or approximately 1.8 microseconds ( $\mathrm{f}_{\mathrm{osc}}=833 \mathrm{kHz}$ ) near the maximum conversion speed. Time constants, including channel input and source output impedance, should be calculated during transducer circuit design. As described in the data sheet for the CDP68HC68A2, ${ }^{1}$ the analog input and source impedance are related to the conversion oscillator frequency by the equation:

$$
f_{\text {osc }}=1 / \mathrm{t}_{\mathrm{osc}} \leq 4.688 \times 10^{8} /\left(\mathrm{R}_{\mathrm{s}}+85 \mathrm{ohms}\right)
$$

where $R_{S}$ is the source resistance assuming the internal input impedance of 85 ohms and 400 picofarads. In the example case, $1.5 \mathrm{t}_{\text {osc }}$ cycles represents a sample time equal to 1.8 microseconds in the sample and hold function.

## System Description

The system is described beginning with the CDP68HC68A2 as the analog front end. The microcontroller description follows in terms of the processing of the digitized data. In this application, the hardware interrupt service routine functions to update the microcontroller RAM with all eight channels or a frame of digitized analog data. The interrupt output is open drain so that it may be used with multiple sources of interrupts. For the purposes of this discussion, only the A/D converter will cause an interrupt.
The CDP68HC68A2 will sequentially sample a frame of analog data starting with channel zero and ending with channel seven. When the sampling is complete, the

CDP68HC68A2 will interrupt the processor, signaling it to interrograte the A/D data registers. When interrogation of the eight selected channels is complete, a frame of eight ten-bit channels of digitized analog data has been transferred over the SPI bus into the microcontroller RAM.

After the last data channel is transferred, the conversions automatically begin again with the same start channel as before, concluded by processor interruption. The A/D converter will be running continuously, dedicating much of its time to performing conversions independently, thus allowing the processor to perform foreground tasks in parallel. A periodic interruption requires the processor to stop performing foreground tasks and execute the background ask of supporting the serial I/O-to-RAM transfers. Fig. 5 is a flowchart of this sequence.


Fig. 5 - Flowchart of system sequence.
Application-specific program or foreground tasks may be performed after returning from the interrupt service routine. The RAM data will have been updated transparent to any foreground tasks. After returning from an interrupt, this foreground time is a convenient time to perform any processing on retrieved data, or merely to organize the data for interpretation. A thermometer application might perform a multiplication, offset correction, and a binary-coded decimal (BCD) conversion for translation of a relative thermocouple measurement on the Celsius to Fahrenheit scale, and transfer the data to an LCD display for observation.

In an industrial control environment, the temperature might be monitored not only be an observer, but also by a controller device that would automate the task of correcting for temperature variance below a predetermined threshold. A fluid temperature may be digitized with a thermocouple or thermistor transducer circuit. The measurement is meaningful since it is relative to a known reference temperature. If the temperature of the fluid being cooled were digitized and compared to a reference, the temperature could be maintained by using a heating element activated when the temperature dropped below an acceptable level.
Another foreground task might be the control of a motor position. A RAM-based control word can be used to generate a corresponding pulse-width-modulated digital output. The word can represent an error magnitude and can be adjusted based on the difference between a desired value and the measured or observed value of the digitized quantity (residing in the RAM area). When this error quantity exceeds a threshold value, the microcontroller invokes a correction signal to actuate a directed motor torque output in an attempt to counteract the error. The
foreground task will generally be all operations performed when the data is not being updated from the A/D converter to the microcontroller. Details are left to be tailored to the individual application.

The monitoring of eight analog signals may be realized as the key element of feedback for closed-loop control in a design such as a multizone heating system; see Fig. 6. The software listing in the Appendix contains basic modules, which consist of initialization and a continuous sampling module, the latter being an interrupt service routine. These modular code segments are useful as learning aids for understanding the implementation of the A/D Converter and Microcontroller in a specific application, or they may be used directly as a basis for building other software modules. Fig. 7 shows the timing for the given software.


Fig. 6 - Mulitzone heating system.


Fig. 7 - Software timing.

## System Variations

Additional functionality may be added to the system for certain applications. For example, an external A/D oscillator can be implemented from the CDP68HC05C4 timer compare function that will generate periodic crystal-controlled time intervals. This feature is useful for data logging and to maintain accurate sampling periods. This variation would be necessary in a digital storage scope application, where digitized samples of analog data are plotted against the independent variable time, which is derived from constant reference periods. The data can be displayed to an LED array or functionally equivalent form of two dimensional output representing an amplitude of analog voltage against time. Fig. 8 shows such a system. Of course the sampling bandwidth governs the performance of such a system, and in practical applications significant components of frequencies measured should not exceed half of the sampling frequency.


Fig. 8 - Digital storage scope.
More A/D converters can be used. If it is necessary to digitize more than eight channels of analog data, add more SPI A/D converters to the SPI bus. This system variation may be useful in the application for a digital storage scope, where interleaving A/D channels can improve the sampling frequency and, hence, bandwidth. Fig. 9 is a block diagram representation of this application. The modular concept of


Fig. 9 - Digital storage scope with added A/D converters.
the three-wire SPI bus allows as many peripherals to be accessed as there are available port lines. If the number of port lines falls short, additional ones can be realized through the use of an SPI parallel port extender, the CDP68HC68P1. ${ }^{3}$ This device offers expansion of parallel I/O. Selection of up to four such devices is possible from one port-line chip enable. The CDP68HC68P1 also offers special compare and bit manipulation functions at the expense of slight software overhead.

A CDP68HC68T1 ${ }^{4}$ SPI Real-Time Clock may be interfaced to monitor real-time events, such as data logging. Battery back-up can allow watchdog type operation, which may be useful for placing such a system in a standby or sleep mode and then waking the system to begin remote operation at a preprogrammed time. Fig. 10 is a block diagram of a system of this type.

This system may be prototyped by use of the CDP68EM05C4 ${ }^{5}$ Piggyback Emulator device. This device is functionally identical to the ROM-based CDP68HC05C4, yet contains no internal ROM. Instead, being housed in a piggyback package, it offers the user a direct 8-kbyte EPROM interconnection socket.

## .

## 





## Application Note AN-8759.1



Fig. 10-Real time data logger.

## Conclusion

Having the ability to sufficiently affect an observable analog quantity allows a designer to control it to closely exhibit desired behavior. This is the basis of any controllable closed-loop system. The subsystem described here offers a foundation useful for the monitoring and control of such a
system in addition to introducing related hardware that are available.

The designer must specify control algorithms and hardware to induce a change in the measured quantity for the application. Ideas presented here can be extended by the individual designer of medium-performance industrial controls to domestic environmental-control-system applications. SPI A/D Converters and Microcontrollers help to modularize hardware and software design tasks, resulting in low-cost, flexible, and easily upgradable designs.

## References

1. CDP68HC05C4, C8, C7, 8-Bit Microcontroller Series, File No. 2748.
2. CDP68HC68A2, CMOS Serial 10-Bit A/D Converter, File No. 1963.1.
3. CDP68HC68P1, SPI Parallel Port Extender, File No. 1858.1.
4. CDP68HC68T1, SPI Real-Time Clock, File No. 1547.1.
5. CDP68EM05C4, C4N Piggyback Emulator, File No. 2754.

## Appendix - SPI A/D in a Low-Cost Data Acquistion System

| 0001 |  |
| :---: | :---: |
| 0002 | * |
| 0003 | * SPI A/D In a Low Cost Data Aquisition System |
| 0004 | * |
| 0005 | * |
| 0006 | THIS PROGRAM DEFINES 10 BIT CONVERSIONS ON EIGHT CHANNELS (AO THROUGH |
| 0007 | * A7) WITH INTERRUPTS ENABLED; VDD IS USED AS THE INTERNAL REFERENCE IN |
| 0008 | * THE SINGLE-SCANNING MODE. THE INTERRUPT SERVICE ROUTINE SUPERVISES THE |
| 0009 | A/D (CDP68HC68A2) BY TRANSFERRING COMPLETED CONVERSION DATA TO A TABLE |
| 0010 | OF RAM MEMORY AND BY ISSUING SUCCESSIVE CONVERSION COMMANDS. IN THIS |
| 0011 | * WAY CONCURRENCY IS ACHIEVED WITH PROGRAM EXECUTION DURING CONVERSION |
| 0012 | * TIME. THE CDP68HC68A2 ANALOG TO DIGITAL CONVERTER DEVICE INTERFACES TO |
| 0013 | * THE MICROCONTROLLER (CDP68HC05C4) OVER THE SERIAL PERIPHERAL INTERFACE |
| 0014 | * (SPI) BUS. Hardware interrupts (active low) are connected from the open |
| 0015 | * DRAIN A/D OUTPUT, INCLUDING A PULLUP RESISTANCE, TO AN EDGE/LEVEL OR |
| 0016 | * EDGE-SENSITIVE INTERRUPT-REQUEST LINE INPUT (IRQ) ON THE CDP68HC05C4. |
| 0017 | * |
| 0018 | THE MAXIMUM SPI TRANSFER RATE IS 1.05 MHz WHEN THE CDP68HCO5C4 CRYSTAL |
| 0019 | SPEED IS 4.2 MHz . THE SPI CLOCK RATE FOR THIS PROGRAM RUNNING WITH A |
| 0020 | $4.0-\mathrm{MHz}$ CRYSTAL IS 1.0 MHz . FOR A CAPACITOR (Cosc) OF 27 pF , THE A/D |
| 0021 | OSCILLATOR FREQUENCY WILL BE APPROXIMATELY 833 kHz . THIS CORRESPONDS TO |
| 0022 | A SAMPLE PERIOD OF 620 MICROSECONDS TO CONVERT ALL EIGHT CHANNELS IN A |
| 0023 | DATA FRAME. THE SAMPLE PERIOD CONSISTS OF SERIAL TRANSFER OVERHEAD FOR |
| 0024 | * FOREGROUND INTERRUPTION OF 184 SPI CLOCK CYCLES OR 23 SERIAL-DATA-BYTE |
| 0025 | TRANSFERS, AND THE TOTAL FRAME CONVERSION TIME. EACH CHANNEL SAMPLES |
| 0026 | * BEFORE HOLD FOR AN APPROXIMATE 1.8-MICROSECOND INTERVAL (1.5 CONVERSION |
| 0027 | * CLOCK CYCLES). THIS IS FOLLOWED BY ENCODING THAT LASTS APPROXIMATELY 15 |
| 0028 | MICROSECONDS (12.5 CONVERSION CLOCK CYCLES) FOR EACH CHANNEL OF 10 BIT |
| 0029 | data Converted. In total this period constitutes one conversion time of |
| 0030 | APPROXIMATELY 16.8 MICROSECONDS. THERE ARE EIGHT CONVERSION TIMES IN A |
| 0031 | * FULL FRAME, REQUIRING APPROXIMATELY 134 MICROSECONDS. DURING THIS TIME |
| 0032 | FOR CONVERSIONS IN THE BACKGROUND, THE PROCESSOR IS FREE TO SERVICE A |

* 

;
; MISCELLANEOUS CONSTANTS
'
;MSR REGISTER ADDRESS TO START BURST SEQUENCE
ADSTAT EQU \$13
MSR EQU \$2
CSR EQU \$FF
SAR EQU \$90

SPICRV EQU \$54



## Application Note AN-8759.1

| 0206 | ; |  | this service routine. This routine can only be accessed with a |
| :---: | :---: | :---: | :---: |
| 0207 | ; |  | Cleared interrupt mask bit. If the mask bit continuously or |
| 0208 | ; |  | periodically remains cleared the process of converting and |
| 0209 | ; |  | RETURNING TO THE MAIN PROGRAM WILL BE CONTINUOUS. |
| 0210 | ; |  |  |
| 0211 | ; |  | each ram table data high byte has a status bit in the highest |
| 0212 | ; |  | bit Position to indicate valid current data status. If cleared, |
| 0213 | ; |  | this indicates data is noncurrent. new data is supressed since |
| 0214 | ; |  | IT MAY have been erroneous, SEE SEGMENT Labeled 'error'. |
| 0215 | ; |  |  |
| 0216 | ; |  | this routine can be made faster at the expense of decreased rom |
| 0217 | ; |  | EFFICIENCY. THIS CAN BE ACHIEVED BY SUBSTITUTING SUBROUTINES |
| 0218 | ; |  | SUCH AS SNDBYT, ADSEND AND INVKAD WITH THE NECESSARY STRING OF |
| 0219 | ; |  | INSRUCTIONS that these subroutines consist of. REPLACEMENT WILL |
| 0220 | ; |  | Slightly increase interrupt service routine execution speed. |
| 0221 | ; |  |  |
| 0222 | ; |  | THE FIRST INSTRUCTION IS OPTIONAL AND IT MAY BE EXCLUDED. IT IS |
| 0223 | ; |  | RECOMMENDED FOR USE IN ENVIRONMENTS THAT ARE UNAVOIDABLY NOISY. |
| 0224 | ; |  |  |
| 0225 P 01102 F 34 | EXHINT | BIH | INTNSE ;VALID INTERRUPT OR INT NOISE? (OPTIONAL-NOISY) |
| 0226 P 0112 A613 |  | LDA | \#ADSTAT ; ADDRESS OF STATUS REGISTER TO CLEAR INTERRUPT. |
| 0227 P 0114 BD20 |  | JSR | ADSEND ;GET THE STATUS REGISTER TO THE ACCUMULATOR. |
| 0228 P 0116 B760 |  | STA | STATUS ;DIAGNOSTIC, BACKUP A/D STATUS BYTE IN STATUS. |
| 0229 P 0118 A1C0 |  | CMP | \#\$SC0 $\quad$;STATUS: INT \& ACC SET, CIP CLEAR, ON Channel 0 |
| 0230 P 011A 2702 |  | BEQ | FRMGRB $\quad$; EQUAL, GO GRAB A FRAME, INVOKE NEXT \& RETURN. |
| 0231 P 011C 2026 |  | BRA | RETURN ; GO Invoke a new frame this one is in error. |
| 0232 | ; |  |  |
| 0233 P 011E 1100 | FRMGRB | BCLR | 0 , Padreg ; ${ }^{\text {deselect a/d Chip enable (pao) For reselection }}$ |
| 0234 P 01201000 |  | BSET | 0 , PADREG ;ACTIVATE A/D BY ASSERTING CHIP ENABLE (PAO). |
| 0235 P 0122 5F |  | CLRX | ; ZERO BASE RAM TABLE TRANSFER OFFSET ADDRESS. |
| 0236 P 0123 4F |  | CLRA | ;ZERO INITIAL BURST AdDress, data register \$00. |
| 0237 P 0124 BD33 |  | JSR | SNDBYT ;SEND THE DATA REGISTER ADDRESS IN ACCUMULATOR. |
| 0238 P $0126 \mathrm{B70C}$ | MEMFIL | STA | SPIIO ;DUMMY BYte Write to read transfer from slave. |
| 0239 P 0128 OFOBFD |  | BRCLR | 7,SPISTR,* ;WAIT FOR MICROp SPIF, BRANCH ON SELF TILL DONE |
| 0240 P 012B B60C |  | LDA | SPIIO ;READ MICRO SPI I/O TO GET THE 10 BIT HIGH BYTE |
| 0241 P 012D E750 |  | STA | adata, X ; Place high byte in page zero ram data table. |
| 0242 P 012F A4C0 |  | AND | \#\$CO ;MASK THE Data to test the status bits. |
| 0243 P 0131 A180 |  | CMP | \#\$80 ;TEST FOR ERRORS IN HI DATA BYTE STATUS BITS. |
| 0244 P 01332612 |  | BNE | ERROR ; IF AN ERROR OCCURED BRANCH TO ERROR SEGMENT. |
| 0245 P 0135 B70C |  | STA | SPIIO ; DUMMY WRITE TO READ TRANSFER FROM SLAVE. |
| 0246 P 0137 OFOBFD |  | BRCLR | 7,SPISTR,* ;WAIT FOR MICROp SPIF, BRANCH ON SELF TILL DONE |
| 0247 P 013A B60C |  | LDA | SPIIO ;READ MICRO SPI I/O TO GET THE 10 bit Low byte. |
| 0248 P 013C E751 |  | STA | adatat 1 , X - Store low byte in page zero ram data table. |
| 0249 P 013E 5C | ERRET | Incx | ; INCREMENT THE CHANNEL NUMBER DIVIdED by 2. |
| 0250 P 013F 5C |  | INCX | ; TWICE FOR high and low byte staggering. |
| 0251 P 0140 A310 |  | CPX | \#\$10 ;TEST INDEX IF DONE THE 16 Channel transfer. |
| 0252 P 0142 25E2 |  | BLO | MEMFIL ; LOOP TO FILL ALL 16 high and low memory bytes. |
| 0253 P 0144 BD3B | RETURN | JSR | INVKAD ; INVOKE THE NEXT A/D Conversion |
| 0254 P 014680 | InTNSE | RTI | ;RETURN TO FOREGROUND |
| 0255 | ; |  |  |
| 0256 | ; | ERROR | - If the two msb's of any 10 bit Conversion do not match a valid |
| 0257 | ; |  | Status bit pattern (\$10XXXXXX), A Fault is indicated. In this |
| 0258 | ; |  | CASE, SOFTWARE IS directed here because data registers were |
| 0259 | ; |  | EITHER READ before a valid data conversion was completed or |
| 0260 | ; |  | CONVERSIONS WERE OVERWRITTEN DUE TO BEING CONVERTED MORE THAN |
| 0261 | ; |  | ONCE BEFORE BEING READ. ** ROUTINE IS NOT USEFUL IN 8 bit mode. |
| 0262 | ; |  | UNDER NORMAL CONDITIONS THESE FAILURES SHOULD NEVER OCCUR! |
| 0263 |  |  |  |



## Harris Semiconductor



# CDP6805 CMOS Family Emulators 

## INTRODUCTION

Emulators are used in place of single-chip microcomputers (MCU) during the debug stage of product development. An MCU is a self-contained system generally consisting of mask ROM for program storage, RAM for temporary storage, a timer/counter, and various amounts of I/O. Because the system software is likely to change during debugging and since mask ROM is expensive in low volume, a substitute for the actual MCU must be used. The substitute must duplicate as many of the MCU features as possible so that the target user system may be debugged, as thoroughly and easily as possible, before the mask ROM is finalized. Also, for this reason, the emulator should appear as transparent to the target user system as possible. Obviously then, an MCU emulator I/O, memory, and pinout should duplicate the MCU I/O, memory, and pinout as closely as possible. However, most importantly the MCU emulator must allow quick and easy alteration and verification of program memory.

There are two common types of emulation. The first replaces the mask ROM in the MCU with EPROM. After the EPROM is programmed, the EPROM MCU version can then be evaluated in the target user system. If errors are found or changes made, the EPROM is then erased and reprogrammed with the new system software. The EPROM method is cost effective and does allow for exact duplication of all MCU features; however, its ability to follow program flow is somewhat limited.

A second method of emulation, more costly but more versatile, employs a processor that can execute the same code as the MCU and can be interfaced with different external memory and peripheral configurations. MCU program memory accesses now occur externally and can be monitored by the user. Valuable debugging aids such as single-stepping and breakpoints can be added to allow instruction-by-instruction or even bus-cycle by cycle-bus examination.

This second emulation method includes systems such as those available from the IC manufacturers and third party Universal development system manufacturers. The systems generally contain extensive debug and development capabilities. The schematic diagram for two simple, inexpensive, and powerful emulators are shown in Figs. 3 and 5. Descriptions of the design criteria and emulator examples for the CDP6805F2 and CDP6805G2 are contained in the following text.

## CDP6805 EMULATOR DESIGN CONSIDERATIONS

The CDP6805E2 CMOS external, multiplexed address/data bus microprocessor may be used as a core for CDP6805 CMOS family emulators. Both the CDP6805F2 and CDP6805G2 MCUs can be emulated using the CDP6805E2 MPU. The CDP6805G2 contains 2K of mask ROM and 32 I/O lines. The CDP6805F2 contains 1K of mask ROM and 16 I/O and four input lines. Table I lists a features chart for all current CDP6805 CMOS family members. Note that since EPROM MCU versions are not available, the CDP6805E2 can be used for emulation. All CDP6805 CMOS family members have a similar architecture which is illustrated in the address maps of each family member as shown in Fig. 1. Note that the CDP6805E2 memory and I/O locations are identical to those of the CDP6805G2 and CDP6805F2. In order for the CDP6805E2 to emulate either the CDP6805G2 or CDP6805F2, the differences in Table I must be resolved.

## ROM Emulation

Mask ROM can be emulated using either EPROM or RAM. The EPROM version offers a nonvolatile copy that can be erased and reprogrammed; however, the erase and program sequence cannot be done very quickly. The RAM version can be used to allow quick alterations to be made if the RAM is shared with another controller. The RAM offers a tradeoff between debug capability and circuit complexity however, whatever memory type is chosen as a mask ROM substitute, it should reside at the same location as the MCU memory.


FIGURE 1 - Address Maps



FIGURE 1 - Address Maps (Concluded)

TABLE I - CDP6805 CMOS Family Comparison

|  | CDP6805E2 | CDP6805G2 | CDP6805F2 |
| :--- | :---: | :---: | :---: |
| Pins | 40 | 40 | 28 |
| ROM (Bytes) | External Bus | 2 K | 1 K |
| RAM (Bytes) | 112 | 112 | 64 |
| I/O Lines | 16 | 32 | $16 \mathrm{I} / \mathrm{O}, 4$ Input |
| I/O Drive | TTL | TTL, LED | TTL |
| Interrupt: |  |  |  |
| Edge-Sensitive | Yes | Yes | Yes |
| Level-Sensitive | Yes | Optional | Optional |
| Oscillator | $\div 5$ | $\div 4$ or $\div 2$ | $\div 4$ or $\div 2$ |

## 1/O Emulation

The CDP6805E2, with 16 I/O lines, requires 16 additional I/O lines to emulate the CDP6805G2 and four additional input lines to emulate the CDP6805F2. As shown in Fig. 1, the register locations for these additional lines are available as external address space on the CDP6805E2. By mapping a PIA or high-impedance buffer into those address spaces, the additional I/O can be accessed exactly as the duplicated MCU I/O.
The CDP6805E2 I/O lines are all configured to drive one LSTTL load; however, the CDP6805G2 has additional output drive on half of its 32 I/O lines. The additional drive, if necessary, can be duplicated by adding drivers on the desired lines.

## Interrupt Emulation

External interrupts provided on the CDP6805E2 are both edge-sensitive and level-sensitive. The external interrupt provided on the CDP6805G2 and CDP6805F2 are mask programmable as: (1) either edge-sensitive only or (2) both edge-sensitive or level-sensitive. If the interrupt line is to be configured as edge-sensitive only, then the circuit in Fig. 2 must be used.


FIGURE 2 - Edge-Sensitive Interrupt Circuit, Schematic Diagram

## Oscillator Emulation

The CDP6805E2 oscillator produces instruction cycles that are a divide-by-five of the oscillator frequency. A divide-byfive oscillator was chosen because of its convenience in generating the CDP6805E2 multiplexed bus signals. The CDP6805G2 and CDP6805F2 use either a divide-by-four or a divide-by-two of the oscillator frequency to generate its instruction cycle time. Therefore, the emulator oscillator frequency must be run as either 1.25 or 2.5 times the desired MCU target system oscillator frequency.
Example: Target system is to use $1-\mathrm{MHz}$ oscillator with a divide-by-four mask option.
( 1 MHz ) $\times(1.25)=1.25 \mathrm{MHz}$ emulator oscillator frequency

## CDP6805G2 EMULATOR EXAMPLE

A very simple yet useful emulator for the CDP6805G2 is shown in Fig. 3. In this example, a 2716 EPROM is used for program storage and a 6522 (PIC) is used for the additional 16 I/O lines; therefore, a 5-V supply is required. The example assumes that the additional CDP6805G2 output drive is not necessary, the oscillator for the target system is to be configured as divide-by-four, and the interrupts are to be both edge-sensitive and level-sensitive. Such a system can be built quickly and inexpensively and allows debugging using a logic analyzer.

## ROM Emulation

Three 2716s are used for program storage. Note in Fig. 4 that the first 2716 EPROM is mapped from $\$ 0080-\$ 07 F F$. The first 128 locations $\$ 0000-\$ 007 \mathrm{~F}$ are excluded since only RAM and I/O reside at those locations in the CDP6805G2. The second 2716 is located from \$0800-\$0FFF. Only locations $\$ 0800-\$ 08 A F$ are available for CDP6805G2 program storage. Locations $\$ 08 \mathrm{B0}-\$ 08 \mathrm{FF}$ are reserved for the CDP6805G2 self-check routines and should not be used. Locations $\$ 0900-\$ 0 F F F$, although available on the emulator, are not available on the CDP6805G2. The third 2716 is mapped from $\$ 1800-\$ 1$ FFF. Addresses $\$ 1800-\$ 1$ F7F are not available on the CDP6805G2. Locations \$1F80-\$1FF5 are reserved for self-check and locations \$1FF6-\$1FFF contain the CDP6805G2 vector addresses.

## I/O Emulation

The 6522 PIA contains data and data direction registers that are functionally identical to those in the CDP6805G2 except for output drive. The 6522 PIA registers can be mapped into the same locations as the corresponding CDP6805G2 registers. The CDP6805E2 then provides ports $A$ and $B$ and the 6522 PIA provides ports C and D. A complete CMOS system could be formed by replacing the 6522 with the CDP6823 CMOS PIA adding and CMOS memory.

## CDP6805F2 EMULATOR

The CDP6805F2 emulator is similar to the CDP6805G2 emulator. The differences include: (1) the CDP6805F2 has a 2 K byte address space instead of 8 K as in the CDP6805E2 and CDP6805G2; (2) the example, as shown in Fig. 5, decodes the CDP6805E2 addresses to allow the vectors to appear in the same locations as for the CDP6805F2; and (3) in addition to the 16 I/O lines on the CDP6805E2, four input lines are required for CDP6805F2 emulation. The four additional CDP6805F2 inputs are not latched and can be read on the CDP6805E2 bus via a three-state buffer such as the 74 HC 244 shown in Fig. 5. The unused 74 HC 244 inputs (bits 4-7: pins $11,13,15,17$ ) should be tied high since that is how the CDP6805F2 functions. The user should exercise caution when using RAM since the emulator has more user and stack RAM available than the CDP6805F2.

## ADDITIONAL AIDS AND HINTS

There are few ways in which the simple stand-alone emulator circuits for the CDP6805G2 and CDP6805F2 could be expanded and improved. As mentioned earlier, all of the differences between the CDP6805E2 and the MCUs could be resolved. Additional drive could be added to the outputs. The interrupt circuit of Fig. 2 could be added for the edge-sensitive only option.
As discussed above, RAM could be used in place of the MCU program storage and shared with a separate processor to allow quick downloading of programs. The second processor could also perform additional debug duties such as are found in most debug-type monitors. Utilities such as memory and register examine/change, breakpoints, and single-stepping could be included.
Single-stepping could be accomplished in different ways. First, a timer could generate an interrupt during the execution of an instruction which would cause the interrupt service routine to be called. This method allows an instruction-by-instruction type of single-stepping to be implemented. At other times it might be useful to examine what is occurring within an instruction (bus) cycle. The CDP6805 CMOS family members are all completely static and can be clocked as slowly as dc; therefore, the emulator clock can be stopped at any time so that the CDP6805E2 bus state could be examined. Since the CDP6805E2 uses a divide-by-five oscillator, instruction bus cycles would have to be stepped off in groups of five oscillator cycles. The CDP6805E2 data sheet contains the relationship between the oscillator frequency and CDP6805E2 bus signals.
The above debugging aids could be added to provide the user with a versatile emulator; however, if the user has a CDP6805E2 USE model available, the simple stand-alone emulator examples could be used. By removing the EPROM from the emulator, the CDP6805E2 USE module capabilities could be employed to replace the CDP6805E2 in the emulator. Restrictions on the CDP6805E2 would obviously apply to the CDP6805E2 USE module. The CDP6805E2 USE module would have to be patched to allow the locations required for the additional I/O to be read. The patch for DEBUG05 is listed in Table II.

TABLE II - Patch for DEBUG05

| a. <br> Patch to 6800 Version of DEBUG05 Rev. 1.10 or Rev. 1.11 |  |  |  | b. <br> Patch to 6809 Version of DEBUG05 Rev. 1.10 or Rev. 1.11 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 25A9 | 7E | 2 F | 4D | 25D1 | 7 F | 2 F | E4 |
| 2F4D | CD | 00 | 00 | 2FE4 | 8E | 00 | 00 |
| 2F50 | FF | 2A | 30 | 2FE7 | BF | 2 A | 99 |
| 2F53 | FF | 29 | BF | 2FEA | BF | 2A | 1 E |
| 2F56 | 86 | OD |  | 2FED | 86 | OD |  |
| 2F58 | B7 | 29 | BD | 2FEF | B7 | 2A | 1 C |
| 2F5B | BD | 29 | 71 | 2FF2 | BD | 29 | C7 |
| 2F5E | CD | 00 | 08 | 2FF5 | 8E | 00 | 08 |
| 2F61 | 7E | 25 | AC | 2FF8 | 7 E | 25 | D4 |



FIGURE 3 - CDP6805G2 Emulator Schematic Diagram

(a) CDP6805G2


[^37](b) CDP6805G2 Emulator


Application Note AN-7199.1
促

## Keyless Entry System Using the CDP6805F2 8-Bit Microcomputer Unit

## INTRODUCTION

The CDP6805F2 is a single-chip microcomputer unit (MCU) containing 64 bytes of user RAM, 1089 bytes of user ROM, 191 bytes of self-check ROM, 16 bidirectional I/O lines, four input-only lines, two timer registers, and an on-chip oscillator. The CDP6805F2 contains three distinct program modules, including:

1. Monitor
2. Demonstration Program (Keyless Entry System)
3. Self-Check Program (Self Test)

The self-check feature is fully described in the CDP6805F2 data sheet and it can be used to verify operation of the MCU. The self-check routine is included in all CDP6805F2 devices.
The monitor routine which is contained in all CDP6805F2 MCUs is not discussed as part of this application note. The monitor routine allows the user to evaluate the MCU using a standard RS-232 terminal. A copy of the keyless entry demonstration program listing is shown in Fig. 2.

## KEYLESS ENTRY SYSTEM

## NOTICE

The keyless entry system using the CDP6805F2 8-bit microcomputer unit is not intended to be used by itself in a secure entry system. It is intended to be used only as an aid in better understanding the CDP6805F2 MCU and how it can fit into a secure entry system.
The keyless entry system (referred to as a digital lock) is a dedicated CDP6805F2 MCU, executing a program, that can control a larger configuration to form a security entry system. Fig. 1 conțains a schematic diagram of the digital lock complete with keypad and liquid-crystal display.
The function of the digital lock is to accept inputs from a $3 x$ 4 keypad and, if the inputs are in the correctly coded sequence, generate an output which indicates the lock is open. However, if the input code sequence is not entered correctly, the digital lock MCU provides an alarm indication (logic 1) on pin 20 (PB2).
The user interfaces with the digital lock MCU through a $3 \times 4$ keypad and a wake-up push button. This allows multiple users to gain access to a secure area without the necessity of carrying a key. The LCD displays a dash for each keypad entry. This ensures that the user knows how many of the required keypad entries have been made.
The digital lock MCU has a feature which protects against trial-and-error attempts to gain entry. If two incorrect code combinations are entered, an alarm output is generated (PB2 goes high). The alarm condition remains active until the combination is entered or power is disconnected.

Once the correct combination has been entered via the keypad, the LCD spells out the word OPEN. From this time, the user has eight seconds to open the door or other locked device.

## INITIALIZATION

When power is initially applied or if power is lost and then reapplied, the 8-digit combination code is lost in RAM. It now becomes necessary to enter a new 8-digit combination. This can be done by performing the procedure outlined in the Changing The Combination paragraph.

## OPERATION

Two operating modes are described below. One is the normal user procedure to open the lock and the other describes a method to change the combination.

## Opening The Lock

To open the lock:

1. Press the wake-up push button and check that the LCD is clear.
2. Use the keypad to enter the 8-digit combination code. Note that each time a keypad switch is depressed a dash will appear on the LCD to indicate that a digit is entered. The total number of digits entered is equal to the total number of dashes.
3. Once the correct 8-digit combination code is entered, the LCD will display the word OPEN. The open signal is then activated for approximately eight seconds. If the user fails to mechanically open the door (or other entry device) during the 8 -second time period, the above procedure should be repeated to again gain entry.

## NOTE

If an incorrect code is entered for the second time, the alarm signal becomes active. The alarm will stay active until the correct code is entered as described above or until power is removed.

## Changing The Combination

To change the combination:

1. Press the wake-up push button and check that the LCD is clear.
2. Use the keypad to enter the 8-digit change combination code number 14680502. Note that each time a keypad switch is depressed, a dash will appear on the LCD to indicate that a digit is entered. Once all eight digits are entered the LCD goes blank.
3. Use the keypad to enter the new 8-digit combination code. As before, a dash appears each time a keypad switch is depressed.

## Application Note AN-7197.1

4. Once the eight new digits are entered, the word VERIFY appears on the LCD. This is a prompt for the user to enter the same 8-digit combination code as in 3 above. If the second 8 -digit entry is not exactly the same as the first, the word ERROR is displayed on the LCD. In this case, the user must repeat the procedure from 3 above.

NOTE
Changing the combination does not open the lock. Once the new code has been verified, the LCD goes blank. The lock can then be opened as described in the Opening the Lock paragraph.


Fig. 1 - Digital lock system schematic diagram.

CDP6805F2 EVALUATION ROM


Fig. 2 - Keyless entry system program.


Fig. 2 - Keyless entry system program (cont'd).


Fig. 2 - Keyless entry system program (cont'd).


Fig. 2 - Keyless entry system program (cont'd).


Fig. 2 - Keyless entry system program (cont'd).

CDP6805F2 EVALUATION ROM

| $\varnothing 0929$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ø0930 |  |  |  |  |  |  |  |  |
| 00931 |  |  |  |  |  |  |  |  |
| Ø0932 |  |  |  |  |  |  |  |  |
| Ø0933 |  |  |  |  |  |  |  |  |
| 00934 |  |  |  |  |  |  |  |  |
| 00935 |  |  |  |  |  |  |  |  |
| 00936 |  |  |  |  |  |  |  |  |
| 00937 |  |  |  |  |  |  |  |  |
| Ø0938 |  |  |  |  |  |  |  |  |
| Ø0939 |  |  |  |  | * |  |  |  |
| øø940A | 0443 | 4C |  |  | CK | INCA |  | INCREMENT A $\mathrm{Z}=1=$ NOKEY |
| 00941 A | 0444 | 26 | 17 | 645D |  | BNE | BACK | GO BACK IF NOT ZERO |
| 60942A | 0446 | BF | 59 | A |  | STX | TEMPX | SAVE X |
| ø0943A | 0448 | AE | 01 | A |  | LDX | \#\$ø1 |  |
| のø944A | 644A | AD | 55 | 64A1 |  | BSR | TMDLY | DELAY FOR 32MS |
| øø945A | 044 C | BE | 59 | A |  | LDX | TEMPX | GET X |
| Ø0946A | 044 E | 3A | 5A | A |  | DEC | TEMP | DEC LOWER COUNTER |
| 09947 A | 0450 | 26 | 8B | ø3DD |  | BNE | SCAN | CHECK FOR MORE KEYS |
| ø0.948A | 0452 | 3A | 5B | A |  | DEC | TEMP2 | DEC UPPER COUNTER |
| Ø0949A | 0454 | 26 | 83 | Ø3D9 |  | BNE | SCAN 1 | CHECK FOR MORE KEYS |
| 00950 |  |  |  |  | * |  |  |  |
| 00951 |  |  |  |  | * | CLEAR | DISPLY HERE |  |
| 00952 |  |  |  |  | * |  |  |  |
| 00953 A | 0456 | CD | 0484 | A | BCK | JSR | CLEAR |  |
| ø0954A | 0459 | 9C |  |  |  | RSP |  |  |
| 00955A | 045 A | CC | 034F | A |  | JMP | BEGIN |  |
| 60956A | 045 D | 4A |  |  | BACK | DECA |  | ADJUST KEY NUMBER |
| 60957A | 045 E | F7 |  |  |  | STA | , X | SAVE NUMBER |
| Ø0958A | 045 F | A6 | 20 | A |  | LDA | \#DASH |  |
| 00959A | 0461 | AD | $\varnothing 9$ | ø46C |  | BSR | DSPLY |  |
| 00960A | 0463 | 5C |  |  |  | INCX |  | INC POINTER |
| 00961 A | 0464 | 3A | 5C | A |  | DEC | TEMP1 | DEC COUNTER |
| 00962A | 0466 | 26 | 01 | $\emptyset 469$ |  | BNE | SCl | IF NOT 8 GET MORE |
| Øø963A | 0468 | 81 |  |  |  | RTS |  | RETURN |
| 00964A | 0469 | CC | ø3D5 | A | SCl | JMP | SCAN2 |  |
| 00965 |  |  |  |  | * |  |  |  |
| 00966 |  |  |  |  | * |  |  |  |
| Ø0967 |  |  |  |  | TH | IS IS | THE DISPLAY | SUBROUTINE |
| 00968 |  |  |  |  | * |  |  |  |
| 0ø969A | 046 C | BF | 59 | A | DSPLY | STX | TEMPX | SAVE X |
| Øø970A | 046E | AE | 08 | A |  | LDX | \# \$ø8 | GET COUNTER |
| 00971 A | 0470 | 98 |  |  |  | CLC |  | CLEAR CARRY |
| 60972A | 0471 | 48 |  |  | MOR8 | LSLA |  | ROTATE TO GET BIT |
| 00973 A | 0472 | 25 | 04 | 0478 |  | BLO | ONE | ONE OR A ZERO |
| øø974A | 0474 | 11 | 01 | A |  | BCLR | Ø, PORTB | SEND ZERO |
| Ø0975A | 0476 | 20 | $\square 2$ | 047A |  | BRA | STRB |  |
| Ø0976A | 0478 | 10 | 01 | A | ONE | BSET | Ø, PORTB | SEND ONE |
| ø0977A | 047A | 12 | 01 | A | STRB | BSET | 1, PORTB | SEND STROBE |
| øø978A | 047 C | 13 | 01 | A |  | BCLR | 1, PORTB | TO ENTER DATA |
| Ø0979A | Ø47E | 5A |  |  |  | DECX |  | DEC COUNTER |
| 00980 A | 047 F | 26 | FØ | 0471 |  | BNE | MOR8 |  |
| 00981A | 0481 | BE | 59 | A |  | LDX | TEMPX |  |
| Ø0982A | 0483 | 81 |  |  |  | RTS |  | RETURN |
| 00983 |  |  |  |  | * |  |  |  |
| $0 \emptyset 984 \mathrm{~A}$ | 0484 | 4F |  |  | clear | CLRA |  |  |
| 60985A | 0485 | AE | ø8 | A |  | LDX | \# \$ 88 |  |
| Ø0986A | $\emptyset 487$ | AD | E3 | 046C | LOO | BSR | DSPLY |  |

Fig. 2 - Keyless entry system program (cont'd).


Fig. 2 - Keyless entry system program (cont'd).


Fig. 2 - Keyless entry system program (cont'd).


## CDP6805 MICROS: CONVERTING INTERRUPTS

by T. Kalinka

All of the CDP6805 family of microcomputers, except the CDP6805E2 and E3 versions, feature an external interrupt input, /२Q, that allows a user the mask-option of an edge-sensitive input or an edge and level-sensitive input, whereby interrupts will be regenerated if the input remains low. The CDP6805E2 and E3 microprocessors have a mandatory edge and level-sensitive input. If you are using either of these devices and want only edge-sensitive interruption, or if you must accomodate edge and levelsensitive interruption using an edge-sensitive micro, you will need the simple conversion techniques described here. The techniques employ minimal hardware and software.

## CDP6805 INTERRUPT STRUCTURE

Figs. 1 and 2 describe CDP6805 interrupt processing. The figures show that a high-to-low transition on the external interrupt pin, TRQ, is latched by the micro's external interrupt latch (the latch is then reset before the program branches to the interrupt service routine). This signal is logically-ANDed with the (inverted) interrupt mask bit to form the external interrupt request. The interrupt mask bit (active high, i.e., high=masked) can be set or reset with one instruction. It is automatically set upon vectoring to the

(2)
$\overline{\mathrm{RQ}}$ (MPU)


Mask Optional Level Sensitive If after servicing an interrupt the $\overline{\mathrm{RO}}$ re-
 mains low, then the next interrupt is recognized.

92CS-38007

Fig. 1 - External interrupt (CDP6805G2): (a) interrupt functional diagram, (b) interrupt mode diagram.


Fig. 2 - RESET and INTERRUPT processing flowchart (CDP6805G2).
interrupt service routine, and is normally cleared on execution of the return-from-interrupt instruction (RTI) by popping the condition-code register off the stack. In addition, a reset will set the interrupt mask bit to help provide an orderly power-up sequence.

The edge and level-sensitive option (mandatory in CDP6805E2 and E3) logically-ORs the interrupt-latch output with the input (inverted IRQ) before passing the signal through the interrupt-mask AND gate. Provided the interrupt mask bit is low, this arrangement will generate multiple interrupts during the time the $\overline{\mathrm{RQ}}$ pin is held low, and produce edge and level-sensitive interruption.

## CONVERSION

Interrupts are converted from one type to another with a minimum of external hardware. Figs. 3 and 4 show the required hardware configurations and resulting timing.

## Edge and Level Interrupts to Edge-Only

The conversion of edge and level interrupts to edge-only, Fig. 3, requires the use of only one D-type positive-edgetriggered flip-flop and one output line. The CDP6805E2 contains 16 I/O lines; therefore, sparing one to serve this function should pose no difficulties. This arrangement assumes an active-high interrupt source. If the source is active low, either an inverter must be added to the interrupt source line or a negative-edge-triggered flip-flop must be used.

## Edge-Sensitive Interrupts to Edge and Level

The conversion of edge-sensitive interrupts to edge and level sensitive interrupts, Fig. 4, requires the use of one output line plus two NOR gates and one inverter. This requirement can be implemented with one chip, the CD4001 Quad 2-input NOR gate. If an active-low interrupt source is used, the fourth gate can be assigned to invert the source's signal.


Fig. 3-Conversion of edge and level-sensitive interrupts to edgeonly: required hardware and resulting timing.

## NOTES:

1. Pulse I/O line initially to clear flip-flop.
2. Interrupt input need only be an edge to generate interrupt, but if line remains high for long period, only one interrupt is generated.
3. External interrupt latch reset by processor before executing interrupt service routine.
4. Interrupt routine pulses I/O line to reset $\overline{\mathrm{RQ}}$ signal and
enable CDP6805 to latch another interrupt request (high-to-low edge on $\overline{R Q}$ ).
5. RTI instruction at end of routine resets interrupt mask by popping condition-code register off of stack.
6. New interrupt not serviced yet.
7. Another interrupt is latched during interrupt service routine.
8. New interrupt recognized after previous routine returns from interrupt.


92CS-39775


NOTE: TIMING DIAGRAM NOT TO SCALE.
92CM-39774
Fig. 4 - Conversion of edge-sensitive interrupts to edge and levelsensitive interrupts: required hardware and resulting timing.

## NOTES:

1. Pulse I/O line to set logic to proper initial condition.
2. External interrupt latch reset by processor before executing interrupt service routine.
3. Interrupt routine sets I/O line immediately to reset/RQ and mask additional interrupts. $\mathrm{PA}_{0}$ (I/O line) acts as an interrupt mask. If INT line has already gone low, $\overline{\mathrm{RQ}}$ will already be reset.
4. Additional interrupt not recognized, nor is it latched while $\mathrm{PA}_{0}$ is high (see note 8).
5. $P A_{0} I / O$ line reset immediately before RTI instruction.
6. Additional interrupt edge generated and latched because INT line is still high at end of service routine.
7. New routine executed immediately after end of previous routine.
8. To enable another interrupt to be recognized, i.e., latched, during execution of the interrupt routine, merely pulse the I/O line. A negative transition on IRQ due to INT still being high will be latched and serviced after the interrupt mask bit is cleared. Note that the pulse on $\mathrm{PA}_{0}$ should be wider than pulse on the INT line, otherwise, two interrupts will be latched for what may be one INT pulse from a single source.
9. Additional interrupt generated because INT input is still high.
10. New routine not executed until the interrupt mask bit is cleared, e.g., with RTI instruction.


# A Comparative Description of the UART Universal Asynchronous Receiver/Transmitter 

by K. Ryan


#### Abstract

The purpose of this Application Note is to provide general functional and architectural descriptions of the various types of UART (Universal Asynchronous Receiver/Transmitter) integrated circuits available marketwide, and then to provide specific functional and architectural descriptions of the UARTs that are offered by Harris.


Note: Devices with prefix letters CDP and IM denote former RCA and Intersil types, respectively.

This Application Note is aimed at designers of data communication systems, or anyone who is otherwise familiar with such systems. The reader should possess an understanding of the principles of asynchronous serial communication, and should also understand the general functionality and purpose of UARTs, and the terminology associated with them.

The Application Note is arranged in two main sections. In the first section, the evolution of UART ICs is discussed, and, as a result, two general types of UART are defined. In order to avoid the confusion that may be caused by the associated nomenclature, these two classes of UART are referred to simply as first generation UARTs and second generation UARTs. A description of each class of UART is provided, and each description includes a list of the devices that fall into that class. The second part of the Application Note provides an individual device description for each of the devices, and compares these parts with each other, as well as with similar parts available on the market.

This Application Note provides designers with the information needed to select not only the type of UART that should be used for the system being designed, but also the particular UART devcie best suited to the system requirements.

## UART Evolution

## First Generation UARTS

Like many other ICs, UARTs have undergone a number of modifications since being introduced, but, unlike most parts, the original UART types, which were first introduced over a decade ago, are still widely used and are still selling in large numbers. These first generation UARTs are hardware oriented and require little or no supervision or control from a host microprocessor. In fact, these devices are often found in systems implemented in discrete logic, as opposed to systems that are microprocessor or microcontroller based.

First generation UARTs are 40-pin devices with an output pin for each status signal, an input pin for each control signal, and two separate 8 -bit buses, one for received data and the other for data to be transmitted. The character length, the parity, and the number of stop bits are all hardware programmable via the control pins. The status pins indicate when each of the following conditions is present: received data is available, there is a parity error, there is a framing error, there is an overrun error, the transmitter holding register is empty, the transmitter shift register is empty.

The CDP1854A (operating in Mode 0), CDP6402, IM6402 and IM6403 all fall into the category of first generation UART although they do offer improvements over other first generation types. For example, the IM6403 includes an on-board crystal oscillator and divider, whereas the other devices in this category require that a clock signal, 16 times the desired baud rate, be generated externally and supplied to the clock input pins. The UARTs are fabricated in CMOS technology, and thereby provide all related advantages over the NMOS and now obsolete PMOS devices in this category.

## Second Generation UARTs

Since first generation UARTs are intrinsically cumbersome to interface to a microprocessor unit, and since there are a multitude of microprocessor-based applications for UART devices, the next generation of UARTs was developed with the objective of improving this interface.
This next or second generation type of UART is software (or bus) oriented and, consequently, requires control and supervision from a host processor. These UARTs are usually either 24 or 28 -pin devices with a microprocessortype interface. The interface consists of a single 8-bit bidirectional data bus, internal registers for data, control, and status, and the various microprocessor control lines needed to read from, and write to, these internal registers. Consequently, by using a single bidirectional data bus instead of two unidirectional buses, and by using internal registers instead of input and output pins for control and status signals, the UART designers not only optimized these parts for interfacing to a microprocessor, but lowered the pin count as well.

## Application Note AN-8756.1

The UART designers then exploited the reduced pin requirements by dedicating several pins to new functions while still offering a large net reduction in the pin count over the first generation parts. These new pin functions include handshaking signals, which are often required in data communication systems, and various clock inputs and outputs. These devices also include on-board selectable baud-rate generators, and expanded control options and status signals. The second generation UART, then, is one that is optimized for operation as a microprocessor peripheral, and one that provides many functional improvements and a package size reduction over the previous generation.

Because of the microprocessor interface and the functional improvements included, most manufacturers prefer to think of second generation UARTs as more than just UARTs, and call these devices either "enhanced," "advanced," "busoriented" or "programmable," and either "controllers," "interfaces," "adapters," or "elements." However, regardless
of what this type of device is called by the manufacturer, it still falls under the general heading of "UART," and the reader should realize that devices with the above designations are simply second generation UARTs. For example, second generation 'CDP' type UARTs are referred to as ASIAs (Asynchronous Communications Interface Adapters).

The CDP65C51, CDP65C51A, CDP6853, and IM26C91 are second generation UARTs and, as with the first generation Harris UARTs, offer distinct advantages over other devices in their category. These advantages are discussed, for each part, in the individual device descriptions that appear later in this Application Note.

The features associated with first generation UARTs and those associated with second generation UARTs are summarized in Table I, and block diagrams for a representative device in each category are shown in Figs. 1 and 2.

TABLE I - FEATURES OF FIRST AND SECOND GENERATION UARTS COMPARED



Fig. 1 - Block diagram of a representative first-generation UART, the CDP1854A (Mode 0).


Fig. 2 - Block diagram of a representative second-generation UART, the CDP65C51.

## Application Note AN-8756.1

The lists of features in Table I are not exhaustive. The set of features listed for each category includes only those which, on one hand, are common to most UARTs in that category but, on the other hand, help distinguish that category from the other. Consequently, features inherent in all UARTs, and therefore common to both categories, are not listed. Furthermore, the entries in Table I are not as specific for second generation UARTs as for first generation UARTs for the reason that there is more variation among second generation parts.
Note in Fig. 1 that the control signals and clock signals will be supplied, by the system, to input pins of the UART, that the status signals are available on output pins of the UART, and that there are two separate unidirectional data buses.

Note in Fig. 2 that command and control information is written to the UART, and status information read from the UART, via a single bidirectional data bus (not via dedicated pins, as in Fig. 1). Note also that the microprocessor interface signals and the communications handshaking signals, which did not appear at all in Fig. 1, are shown in Fig. 2 with dedicated input and output pins.

## First Generation UARTs - Individual Device Descriptions

Following is a description of each Harris device that falls under the heading of first generation UART. To reiterate, these are the CDP6402, CDP1854A, IM6402 and IM6403. All these devices are, functionally, either very similar or identical to one another. However, there are a number of differences among them with respect to ac and dc electrical specifications. Where there are functional differences, they will be discussed within the individual device descriptions, since this is one of the objectives of this Note. On the other hand, variations in electrical specifications will not be discussed, since it would not be practical to do so. The user should refer to the individual data sheets for each part when a comparison of electrical specifications is necessary.

In addition to being similar to each other, these parts are very much like all other devices in this category, and consequently are accurately described by the list of features for first generation UARTs in Table I. This list is not repeated for each part, but it is hereby implied. The individual device descriptions, then, are dedicated to listing the various package types, operating voltage ranges, temperature ranges, maximum operating frequencies, and additional features.

## CDP6402

This widely used first generation UART is available in both a 5 -volt version, the CDP6402C, and a 10 -volt version, the CDP6402. The CDP6402C operates from 4 to 6.5 volts, and the CDP6402, from 4 to 10.5 volts. Each version is available in either a plastic DIP package, with an operating temperature range of -40 to $+85^{\circ} \mathrm{C}$, or a ceramic DIP package, with an operating temperature range of -55 to
$+125^{\circ} \mathrm{C}$. The maximum clock frequency of these parts at 5 volts and $85^{\circ} \mathrm{C}$ is 3.2 MHz , which translates to a maximum baud rate of 200 kbits per second. The maximum clock frequency of the CDP6402 at 10 volts and $85^{\circ} \mathrm{C}$ is 6.45 MHz , which yields a baud rate of 400 kbits per second. The block diagram for the CDP1854A, shown in Fig. 1, also applies to the CDP6402.

## CDP1854A

This device is also available in 5 and 10 -volt versions, the CDP1854AC and the CDP1854A, respectively. Both of these devices have two modes of operation, Mode 0 and Mode 1. (Mode 1 is discussed later in this Application Note; Mode 0 is discussed here.) When the CDP1854A and CDP1854AC are used in Mode 0, they are functionally identical to the CDP6402 and CDP6402C, respectively, and all information contained in the preceding paragraph for the CDP6402 devices also applies to the CDP1854A devices. The one physical difference is that pin 2 is a no-connect on the CDP6402 devices, whereas it is the mode select pin on the CDP1854A devices. The CDP1854A devices are also available in hi-rel versions, the CDP1854A/3 and CDP1854AC/3.

## IM6402

There are three fundamental versions of this device: the IM6402, IM6402-1, and IM6402A. Again, the list of features for these devices is identical to that which appears in Table I for first generation UARTs and, again, the block diagram in Fig. 1 applies. The IM6402 and IM6402-1 are 5-volt parts (4.5 to 5.5 volts) and the IM6402A is a 10 -volt part ( 4.0 to 11.0 volts). The maximum clock frequency for the IM6402 is 1 MHz , and for the $1 \mathrm{M} 6402-1,2 \mathrm{MHz}$, both at 5 volts; the maximum clock frequency for the IM6402A is 4 MHz at 10 volts. These frequencies yield baud rates of $62.5,125$, and 250 kbits per second, respectively. Each of these parts is available in either a plastic DIP or a CERDIP package, each with an operating temperature range of -40 to $+85^{\circ} \mathrm{C}$. The IM6402-1 and IM6402A are also available in a CERDIP package (with or without hi-rel processing) with an operating temperature range of -55 to $+125^{\circ} \mathrm{C}$.

## Comparison of 6402 Types

The IM6402 types are functionally identical to the HD-6402 types; however, the CDP6402 types contain subtle differences. In most applications these differences are transparent to the user, but it may be helpful for the user to be aware of what these dissimilarities are. Table II provides a brief description of certain signals that are mentioned in the following discussion.
The CDP6402 types differ, functionally, from the IM6402 and HD-6402 types in the following ways.

TABLE II - DESCRIPTION OF VARIOUS 6402 SIGNALS

| 6402 SIGNAL | DESCRIPTION | 1854A - MODE 0 EQUIVALENT SIGNAL |
| :---: | :---: | :---: |
| MR | All 6402 devices require a positive pulse on the Master Reset input after power-up. | MR |
| TRE | This output goes high when the transmitter shift register becomes empty. | TSRE |
| TBRL | A negative pulse is applied to this normally high input to load data into the transmitter holding register. | $\overline{\text { THRL }}$ |
| TBRE | This output goes high when the transmitter holding register becomes empty. | THRE |
| TRO | This is the serial data output pin. It is high when the transmitter is inactive and it goes low for a start bit. The start bit is then followed by the data bits, an optional parity bit, and a high stop bit(s). | SDO |
| DR | This output pin goes high when received data becomes available on the receiver data bus. | DA |

Note: This table includes the 1854A type signal names because those names are shown in the block diagram in Fig. 1.

Master Reset: Following a master reset, the IM6402 and HD-6402 require approximately 18 transmitter clock cycles before the TRE signal is set and before transmission can begin. This is not a requirement for the CDP6402, in which TRE is set on the first low-to-high transistion of the transmit clock (TRC), and in which transmission can begin immediately. Moreover, a master reset on the CDP6402 will clear the receiver holding register, while on the other types it will not.

Transmitter Timing: In all 6402 types, loading of the transmitter (by means of a low pulse on TBRL) when it is inactive causes the data to be "immediately" transferred from the holding register to the shift register. When this happens, TBRE will go high to indicate that the holding register is empty, TRE will go low to indicate that the shift register is not empty, and TRO will go low to begin the start bit. However, these signal changes do not occur at the same time in the CDP6402 as they do in the IM6402 and HD-6402. In the IM6402 and HD-6402, all three of these signal changes occur as a result of the first low-to-high transition of TRC after the low pulse on TBRL. This particular transition of TRC is hereafter referred to as "transition X." In the CDP6402, TBRE is set by the high-to-low transition of TRC that occurs 1-1/2 cycles after transition $X$, TRE is cleared by the high-to-low edge of TRC that occurs $1 / 2$
cycle after transition $X$, and TRO goes low as a result of the low-to-high edge that occurs 1 cycle after transition $X$. This sequence is shown in Fig. 3.

Receiver Timing: In all UARTs, received data is completely asynchronous to the receiver clock (RRC). Therefore, while the leading edge of any given bit may occur at any point within an RRC cycle, it will not be "recognized" until the occurence of the next clocking edge of the RRC (assuming that the bit meets the minimum set-up time prior to this edge). In all 6402 types, serial data is received at the RRI (Receiver Register Input) pin, and the clocking edge in question is the next high-to-low transition of RRC. It is this edge that is defined as the point of reference for the following timing parameters. In the IM6402 and HD-6402, the Overrun Error (OE), Parity Error (PE), and received data (RBR1-8) will all appear on their respective output pins as a result of the RRC transition that occurs 7-1/2 cycles (from the reference edge) into the first stop bit. The Framing Error (FE) and Data Received (DR) signals will appear as a result of the transition that occurs one cycle later. In the CDP6402, the OE signal and the received data appear as a result of the RRC transition 8-1/2 cycles into the first stop bit. The PE, FE, and DR signals all appear as a result of the RRC transition $1 / 2$ cycle later. This sequence is shown in Fig. 4.

## Application Note AN-8756.1



Fig. 3-6402-type transmitter timing differences.


Fig. 4-6402-type receiver timing differences.

## IM6403

The IM6403 differs from all other devices in the first generation category in that a crystal oscillator circuit and a selectable divider are included on-chip. The user can either connect a crystal across the two clock input pins of the UART or supply a clock signal to one of the pins. This provision may eliminate the need for a baud rate generator IC in systems where such a device is used solely to generate a common receive and transmit clock signal for the UART.
Except for the oscillator/divider section, and the corresponding frequency and baud rate specifications, the IM6403 type is identical to the IM6402 type. The maximum clock frequencies of the IM6403, IM6403-1, and IM6403A are $2.46 \mathrm{MHz}, 3.58 \mathrm{MHz}$, and 6 MHz , respectively. The resulting maximum baud rates are 9600 baud, 13.98 kbaud, and 23.4 kbaud, also respectively. The IM6403, IM6403-1, and IM6403A are each available with the same packaging options, temperature ranges, and voltage ranges as the IM6402, IM6402-1, and IM6402A, respectively.
The differences between the IM6403 types and the IM6402 types are summarized in Table III and shown schematically in Fig. 5. Note in Table III that the transmit clock input is used when supplying a CMOS-level clock signal, and that the receive clock input is used when supplying a TTL-level clock signal. Fig. 5 shows that the TBRE and DR outputs are three-state outputs on the IM6402, but are always active on the IM6403.

## CDP1854A - Mode 1

As mentioned, the CDP1854A has two modes of operation, Mode 0 and Mode 1; only Mode 0 has been discussed so far. It is appropriate to discuss Mode 1 now, between the discussions of the first generation UARTs and the second generation UARTs. The CDP1854A in Mode 1, while similar in some respects to its Mode 0 configuration, is directly compatible with the CDP1800-series microprocessor family and, as such, is really a cross between a first generation and a second generation UART.
Like the first generation UARTs, the CDP1854A is a 40-pin device with input pins for the receive and transmit clock signals, and two 8-bit data buses. A reduced set of dedicated output pins for status signals is also provided. Specifically, a pin is provided for each of the following status conditions: data available, framing error, parity or overrun error, and transmit holding register empty. But unlike the case with first generation UARTs, the two 8-bit buses will be tied together in the system and, through the control of the microprocessor, will effectively become one bidirectional data bus. Further, a more complete set of status signals is available via an internal register, as are the mode control signals. The reader should recognize these as attributes of second generation UARTs.

Other similarities of the CDP1854A, Mode 1, to second generation UARTs include the microprocessor interface

TABLE III - DIFFERENCES BETWEEN IM6403 AND IM6402 TYPES

| PIN | IM6402 | IM6403 w/XTAL | IM6403 w/EXT <br> TTL CLOCK | IM6402 w/EXT <br> CMOS CLOCK |
| :---: | :---: | :---: | :---: | :---: |
| 2 | N/C | Divide Control | Divide Control | Divide Control |
| 17 | RRC | XTAL | External Clock Input | No Connection |
| 19 | Tri-State | Always Active | Always Active | Always Active |
| 22 | Tri-State | Always Active | Always Active | Always Active |
| 40 | TRC | XTAL | Vss | External Clock Input |



Fig. 5 - Functional difference between IM6402 and IM6403 UART - IM6403 has on-chip 4/11 stage divider.

## Application Note AN-8756.1

and two dedicated output pins for modem control signals. The microprocessor interface includes one active-low and two active-high chip selects, one register select (address) line, a read/write select line, a data strobe, an external status input, an interrupt input, and an interrupt request output. The two modem control signals are CTS (Clear to Send) and RTS (Request to Send).
The CDP1854A, Mode 1, offers a flexible combination of hardware and software control, and while intended for use with the CDP1800 series of microprocessors, may be suited for use in systems with similar timing. The block diagram of the CDP1854A in Mode 1 is shown in Fig. 6. For information concerning packages, temperature ranges, voltage ranges, and maximum frequencies, refer to the Mode 0 description presented earlier in this Application Note.

## Second Generation UARTs-Individual Device Descriptions

Harris offers four types of second generation UARTs: the industry type CDP65C51 and two functional variations of that type (the CDP65C51A and the CDP6853), and the IM26C91. Again, all of these devices are fabricated in CMOS technology.

A description for each of the above devices is provided in the paragraphs that follow. Each description begins with a discussion of the primary distinction associated with the subject device and then goes on to compare the features of that device to the "minimum set" of attributes listed in Table I for second generation UARTs. If in Table I there is only a general reference, or none at all, to a particular feature, that feature will be described in detail here. In describing these second generation devices, the emphasis will again be placed on functionality rather than electrical specifications.

## CDP65C51

There are a number of manufacturers of both the 6551 type (NMOS) and the 65C51 type (CMOS), but only the Harris CDP65C51 offers the user the ability to operate with up to a 4 MHz receive and/or transmit clock. In fact, competitors' parts of this type limit the user to 2.5 MHz for these clocks. In terms of maximum baud rates, the CDP65C51 can operate at baud rates up to 250 K , whereas the maximum baud rate of the competition is 156.25 kbaud. The CDP65C51 is also capable of interfacing with microprocessors having a bus cycle time of $250 \mathrm{~ns}(4 \mathrm{MHz})$.

The CDP65C51 is a 28-pin device with internal registers for transmit data, received data, commands, control, and status. These registers are accessed via the microprocessor interface, which consists of an 8-bit bidirectional data bus, two register select (address) lines, a read/write select line, an input clock (data strobe), an interrupt request output, and two chip selects (one active high and one active low). The block diagram for the CDP65C51 is shown in Fig. 2.

In addition to an internal programmable baud rate generator (programmable divider) circuit, the CDP65C51 also contains an on-chip crystal oscillator circuit. The user has the option of either using or bypassing each of these circuit functions in the generation of the desired $16 x$ transmit clock. Specifically, the user can attach a crystal to both pins of the oscillator (XTLI and XTLO) and then either bypass the divider (when the crystal is already 16 times the desired transmit baud rate) or select the appropriate divisor. Instead of using a crystal, the user may elect to provide a clock signal to XTLI and then either bypass the divider or select the divisor, as before. When a clock signal is provided to


Fig. 6 - Block diagram of the CDP1854A in Mode 1.

XTLI, XTLO is left floating. In most applications, a 1.8432MHz crystal is connected to pins XTLI and XTLO, and the desired baud rate is chosen by selecting the appropriate divisor. This value crystal, used in conjunction with the programmable divider, yields a set of standard baud rates ranging from 50 to 19,200 baud; higher or nonstandard baud rates may be generated in the same manner by simply using a crystal of a different value. After having chosen one of the above methods for generating the transmit clock, the user has the option of using the same clock for the receiver or of supplying a $16 x$ clock signal to the RxC pin for use as the receiver clock. These clock options are shown in Fig. 7.
The CDP65C51 also provides dedicated pins for modem control signals. These include input pins CTS, $\overline{\mathrm{DCD}}$ (Data Carrier Detect), and $\overline{\text { DSR }}$ (Data Set Ready), and output pins $\overline{R T S}$ and DTR (Data Terminal Ready). These signals are used to handshake with other UARTs that may reside in data terminal equipment or in modems (data communication equipment). Alternatively, the RTS pin may be used as a general-purpose output whose state is controlled by the Command Register. The CDP65C51 offers full TTL compatibility.
The Command Register is used to enable or disable the receiver and transmitter circuits, the receiver interrupts, the transmitter interrupts, the receiver echo mode, and the parity mode, and also to select the type of parity and, as mentioned above, the state of the RTS output. The receiver echo mode is a special mode that is particularly well suited for applications where it is necessary, in addition to providing data in parallel form for the local microprocessor, to retransmit the data serially to another location or device. The parity mode options are odd or even parity, transmitted and received; a mark or space bit, transmitted at the parity bit time, with no parity check on the received data; no parity at all.

The Control Register is used to select 1,1.5, or 2 stop bits; 5 , 6,7 , or 8 data bits per character; the receiver clock source; and the baud rate. The receiver clock source can be internal (the transmit clock) or external (signal at RxC).
The Status Register indicates parity, framing, and overrun errors, receiver data register full, transmitter data register empty, the states of the $\overline{D C D}$ and $\overline{D S R}$ inputs, and whether an interrupt has occurred. Interrupts occur for receiver data register full and transmit data register empty conditions, as well as for a change of state of either the $\overline{D C D}$ or $\overline{D S R}$ input.

When an interrupt does occur, both the interrupt status bit and the interrupt request pin are asserted. As mentioned, the receiver and/or transmitter interrupts can be disabled via the Command Register.

While the Command Register and Control Register are both read/write registers, the Status Register is read only. Since a write to the Status Register is not necessary, the address associated with that action is available for another use, a software reset. In other words, a software reset of the device is achieved by executing a write cycle while the Status Register is addressed. A software (or program) reset allows the microprocessor to reinitialized certain command and status bits without having to reprogram the Control Register of the UART. The hardware reset, on the other hand, initializes the Control Register as well.

The CDP65C51 is available in three versions, the CDP65C51-1, CDP65C51-2, and CDP65C51-4, which are so designated to indicate the maximum bus interface cycle, in MHz , that can be accommodated. For example, the CDP65C51-4 can interface to a microprocessor with a 4MHz bus cycle time. The maximum receive/transmit clock frequency is also higher for the parts with the faster bus-interface-cycle specifications. This maximum clock frequency is $2.5,3$, and 4 MHz for the CDP65C51-1, -2 , and -4 , respectively. Each of the CDP65C51 versions is available in a plastic DIP, a ceramic DIP, or a plastic small-outline package. The plastic packages have an operating temperature range of -40 to $+85^{\circ} \mathrm{C}$, the ceramic packages, -55 to $+125^{\circ} \mathrm{C}$. All versions of this part have an operating voltage range of 3 to 6 volts.
Although the CDP65C51 is very similar to the 6551 and 65 C 51 types offered by other manufacturers, there are some minor functional differences that the user should be aware of. These differences are all related to Command Register functions. In order to enable/disable the transmitter circuit of the CDP65C51, the user must write to bit 1 of the Command Register. In all other devices of this type, the same task is accomplished by writing to bits 2 and 3 of that register. All other functions of bits 1, 2, and 3 of the Command Register are the same for all parts. That is, bit 1 controls all interrupts and the receiver circuit, while bits 2 and 3 control the RTS output, and the interrupts for the transmitter only. What this means, then, is that in the CDP65C51, the control of the $\overline{\mathrm{RTS}}$ output can be independent of the control of the transmitter, whereas for the other parts, it cannot be. On the other hand, in the


## Application Note AN-8756.1

CDP65C51, the receiver and transmitter circuits must both be either enabled or disabled, while the other parts provide for individual software control of these circuits. Such independent enabling/disabling of the receiver and transmitter circuits is not a major concern, since, in most cases, the independent control of the transmitter interrupts is sufficient.
With respect to the $\overline{\text { RTS }}$ output, it is a simple software task to have the CDP65C51 behave like the other parts of this type, but the converse is not true. A common use of the RTS output is to bring it active whenever the transmitter is enabled and to bring it inactive whenever the transmitter is disabled. If a character is in the process of being shifted out by the transmitter when the disable command is given, the transmitter does not disable until that character is completed. In this case, $\overline{\text { RTS }}$ should not go inactive until the character is completed. In all parts of this type other than the CDP65C51, this step is taken care of automatically. Users of the CDP65C51 must first issue the disable command, and then, after waiting for the character to finish, must take RTS inactive. In other words, the user simply writes to bit 1 of the Command Register, waits for the next transmitter-holding-register-empty interrupt, and then writes to bits 2 and 3 of the Command Register. On the other hand, there will be applications that require the control of the RTS output and the control of the transmitter to be independent of each other, especially since the $\overline{\mathrm{RTS}}$ output can be used as a general purpose output. The CDP65C51 is ideal in these situations, while competitors' parts simply cannot operate in this manner.

## CDP65C51A

All 6551/65C51 types on the market provide an input pin for a clear-to-send (CTS) signal, and all terminate transmission if the signal at that input goes inactive. Most, if not all, of these devices (the CDP65C51 included) take this action immediately upon receiving such a signal transition. This means that if a character is in the process of being shifted out by the transmitter when the CTS signal goes inactive, that character will be cut off. If the system software does not supervise this activity, or if external hardware is not provided, a character could be lost. The CDP65C51A eliminates the need for this additional hardware or software.

The CDP65C51A is identical to the CDP65C51 except that the CDP65C51A will not cut off a character upon receipt of a clear to not-clear transition on the CTS input. This device may be the only part of this type in the industry that provides this advantage. When such a transition does occur on the $\overline{\text { CTS }}$ input of the CDP65C51A while a character is being shifted out, the device first completes the transmission of that character and then deactivates the transmitter circuit. This sequence is shown in Figs. 8 and 9. Note that the character is cut off in Fig. 8 (CDP65C51), but not in Fig. 9 (CDP65C51A).

The CDP65C51A is also available in three versions, the CDP65C51A-1, the CDP65C51A-2, and the CDP65C51A-4; all information contained in the description of the CDP65C51 type applies, as well, to the CDP65C51A type.


Fig. 8-Effect of $\overline{C T S}$ on transmitter (CDP65C51).


Fig. 9 - Effect of $\overline{C T S}$ on transmitter (CDP65C51A).

## CDP6853

The CDP6853 is a MOTEL bus version of the CDP65C51 and, as such, is functionally identical to the CDP65C51, except for the microprocessor interface. The microprocessor interface of the CDP6853 consists of an 8-bit bidirectional data bus, a read/write select line, a data strobe, an address strobe, an interrupt request output, an active-high chip enable, an active-high chip select, an active-low chip select, and two address lines that are multiplexed with the two least significant bits of the data bus. The address information is latched internally, under control of the address strobe.


Fig. 10 - Interfacing the CDP65C51 to the CDP6805E2 microprocessor (Motorola type bus).

As the MOTEL acronym implies, this device facilitates the interface to either a Motorola type or Intel type bus. The technique for interfacing to a Motorola type microprocessor bus is similar for the CDP6853 and the CDP65C51, except that when using the CDP6853, there is no need to provide latches for address data; see Figs. 10 and 11. To interface the CDP6853 to an Intel type microprocessor bus, the user should simply feed the read enable and write enable signals of the microprocessor to the data strobe and read/write select inputs of the CDP6853, respectively; see Fig. 12. The block diagram for this device is similar to the block diagram in Fig. 2; the only differences are in the microprocessor interface signals, as described above.

Fig. 11. - Interfacing the CDP6853 to the CDP6805E2 microprocessor (Motorola type bus).

## Application Note AN-8756.1



Fig. 12 - Interfacing the CDP6853 to an 8085 microprocessor (Inte) type bus).

The three versions of this device are the CDP6853-1, the CDP6853-2, and the CDP6853-4. Once again, with the exceptions noted above, all information pertaining to the CDP65C51 type applies as well to the CDP6853 type.

To summarize the three 'CDP' type 2nd generation UARTs:
CDP65C51 An "industry standard" device type, but faster than any other part of that type on the market.

CDP65C51A Has the same speed advantages as the CDP65C51, but with the added benefit that it will not cut off a character in response to an active-to-inactive $\overline{\mathrm{CTS}}$ transition.

CDP6853
A MOTEL bus version of the CDP65C51. Interfaces to microprocessors having either Motorola-type or Intel-type bus structures.

Another second generation UART offered is the IM26C91. This device is a relatively new introduction to the second generation UART market, and is described in the following section.

## IM26C91

The IM26C91 is a more recent development in the area of second generation UARTs, and accordingly includes a number of new features and improvements over some of the more established parts.
The IM26C91 is a 24-pin device which, like most other parts in this category, contains internal registers for commands, mode control, status, received data, and transmit data. However, unlike most of the other parts, the IM26C91 also contains two additional received-data registers, two additional mode-control registers, two counter/timer registers, a clock select register, an interrupt status register, and an interrupt mask register. The additional registers onboard the IM26C91 translate to increased programmability; the additional programmability, in turn, is indicative of the new features and improvements associated with this
device. All IM26C91 registers are 8-bit registers, but the two counter/timer registers can be cascaded to implement one 16 -bit counter. The registers are accessed via the microprocessor interface, which consists of an 8-bit bidirectional data bus, three address lines, a read strobe, a write strobe, an active-low chip enable, and an interrupt request output. The functional block diagram for the IM26C91 is shown in Fig. 13.
Before continuing the discussion of the architectural and functional features of the IM26C91, it will be helpful to mention that there are two pins on the device that have several possible uses. The MPO (Multi-Purpose Output) and MPI (Multi-Purpose Input) pins each may be used for any one of a number of special functions, which are described in the following paragraphs. In addition, the MPI may also be used simply as a general purpose input pin that may be polled via the Interrupt Status Register of the part.
The IM26C91 contains, on-chip, both a crystal oscillator circuit and a counter/timer circuit in addition to the programmable baud rate generator (programmable divider) circuit. Therefore, the user is provided with a relatively large number of options when dealing with receive and transmit clock generation. Basic parts in this category require a system generated clock signal for the programmable divider; advanced parts, like the CDP65C51 types, provide a number of options by offering the use of either a crystal oscillator circuit and/or a programmable divider circuit; now the IM26C91 increases the number of options available by providing a counter/timer circuit and more involved clock selection cicuitry.
As with the CDP65C51, the crystal oscillator circuit of the IM26C91 can operate from either a crystal or an input clock signal. The crystal would be connected to both the input (X1/CLK) and output (X2) pins of the circuit, whereas the clock signal would be connected only to the input pin. The output signal from the oscillator circuit is the input signal for the programmable divider, and is also one of several possible input sources for the counter/timer circuit. Other possible input sources for the counter/timer circuit are the oscillator output divided by 16, an input clock signal on the MPI pin, or the transmitter clock itself. The signal from the MPI may go directly to the counter/timer, or it may be routed through a divide-by-16 circuit first.


Fig. 13 - Functional block diagram of the IM26C91.

So far, the crystal oscillator, the programmable divider, and the counter/timer circuits have been mentioned; the next step is to discuss the derivation of the receive and transmit clocks from these or other circuits. The receiver and the transmitter each have a separate clock selector. Both clock selectors have the same four possible clock sources, but each selector is individually programmable. Consequently, distinct receive and transmit clocks can be generated. The four clock sources are the programmable divider output,
the counter/timer output, the signal on the MPI pin (directly), or the signal on the MPI pin divided by 16. It should be noted that either a clock signal or a crystal, with a frequency of between 2 and 4 MHz , must be connected to the oscillator circuit, even if the transmit and receive clocks are derived from the MPI pin. This is necessary for operation of certain internal circuits of the IM26C91. The clock options for the IM26C91 are shown in Fig. 14.


Fig. 14 - IM26C91 clock options.

There are no input or output pins on the IM26C91 dedicated solely to modem control; however, the MPI and MPO pins can be used for that function. If these pins are not needed for any of their other functions, the MPI and MPO pins can be used as CTS and RTS, respectively.
To facilitate a discussion of the individual registers and related device functionality, it is necessary to first describe the receiver buffering operation of this device. All UARTs contain a receiver shift register and a receiver holding register, which combine to provide double buffering of the received data. The IM26C91 contains two additional holding registers that are combined with the above receiver shift and receiver holding registers to provide quadruple buffering of the received data. The receiver holding register and the two additional holding registers are collectively referred to as the receiver FIFO; the receiver holding register itself is referred to as the "top" of the FIFO. A status bit (RXRDY) indicates whether the receiver holding register is full, and another status bit (FFULL) indicates whether the entire FIFO is full. As characters are received via the receiver shift register, they are transferred to the FIFO and stored from the top down. A read of the receiver holding register always reads the top location of the FIFO. Each character stored in the FIFO has its associated error status information stored along with it. The user may opt to look at the error information for each character individually, or for one or more characters collectively. Also, the user may opt to have an interrupt generated by either RXRDY or FFULL going active.

The Command Register of the IM26C91 is used to enable or disable the receiver, to enable or disable the transmitter, to start or stop transmitting a break, and to control the state of the RTS output (if the MPO is programmed to be RTS). The

Command Register is also used to reset the MR (Mode Register) pointer, the transmitter, the receiver, the break change interrupt bit, the MPI change interrupt bit, and the error status bits.

The mode of operation of the IM26C91 is controlled via mode registers MR1 and MR2, which are usually written to sequentially. The first mode register write cycle executed after either an MR pointer reset or a hardware reset is directed to MR1. As a result of this write, the pointer increments, and the next write is directed to MR2. The MR pointer operates the same way for mode register read cycles.
The MR1 register is used to select the error mode, parity mode, type of parity, wake-up mode, character length, and the source of the receiver interrupt. This register is also used to specify the functionality of the RTS output for handshaking. Either character error mode or block error mode may be selected. In the character error mode, the framing error, parity error, and received break status bits are reset for each character, so that the information provided by these bits reflects the conditions for the current character only. In the block error mode, errors accumulate from character to character, and are not reset until an error reset command is executed via the Command Register.

The parity mode options for the IM26C91 are the same as for the CDP65C51: odd or even parity on both transmitted and received data, a forced high or low parity bit on the transmitted data with no parity check on the received data, or no parity at all. However, the parity mode select bits in MR1 are also.used to select a special wake-up mode. In this mode, the parity bit in each character is used not for parity, but rather for indicating whether that character is an
address character or a data character. When an address character is received, the RXRDY status bit is activated. Otherwise, normal receiver operation is suspended. The wake-up mode is intended for use in a system composed of a number of slave stations, each with a UART, a microprocessor, and an assigned address character. The microprocessor in each station examines address characters received by its corresponding UART until its assigned address character is received. The processor then instructs the UART to resume normal receiver operation, and takes any other action that may be appropriate at that time.

The character length can be $5,6,7$, or 8 data bits per character. A receiver interrupt can be generated by either the RXRDY or FFULL status bit signals going active. The state of the the RTS output is "manually" controlled via the Command Register; however, it is also possible to program the device to automatically bring the RTS output inactive when the start bit of a character is received at a time when the FIFO is already full. In this case, the RTS output will return active when a FIFO location becomes available. This feature may be used for handshaking by connecting the RTS output to the CTS input of the sending device.
The MR2 register of the IM26C91 is used to select the general mode of operation of the device, to program the number of stop bits per character, and to specify the functionality of the CTS input pin. The MR2 register also provides another functional option for the RTS output. The general modes of operation for this device are normal, echo, local loopback, and remote loopback. The echo mode in the IM26C91 is similar to the echo mode in the CDP65C51, where received characters are retransmitted serially in addition to being available on the bus. The two loopback modes are special modes provided for diagnostic purposes. In the local loopback mode, the serial output of the UART is fed back into the serial input, thereby allowing the testing of the local microprocessor/UART circuit. In the remote loopback mode, the parallel received data is fed into the transmitter circuit, thereby allowing the testing of the remote microprocessor/UART circuit and the link between the local and remote stations. The number of stop bits may be programmed from $9 / 16$ to 1 bit or from 1-9/16 to 2 bits for characters with 6,7, or 8 data bits. For characters with 5 data bits, the number of stop bits may range from 1-1/16 to 2 bits. In all cases, the number of stop bits is programmable in $1 / 16$ bit increments.
If the MPI pin is programmed as the CTS input, the user may choose to program the device so that the transmitter checks the CTS input before loading a character for transmission. Otherwise, the CTS input has no effect on the transmitter. When this option is selected, the transmitter always waits for CTS to be active before initiating the transmission of a character. This feature is intended for use in handshaking.

It was mentioned above that the RTS output may be controlled by the Command Register, and that it may also be programmed to respond automatically when the receiver is full, but there is also another possibilty. Under control of the MR2 register, the RTS output can be programmed to deactivate automatically when the transmitter is empty. When so programmed, the RTS output goes inactive after transmission of the last of a string of characters or, more accurately, after the completion of any character when another has not been loaded to follow it.

The Auxillary Control Register (ACR) of the IM26C91 is used to select the baud rate, counter/timer operating mode, power-down mode, and the function of the MPO pin. As discussed, the programmable divider may be used to generate the desired baud rate for the receiver and/or transmitter. By programming the ACR, the user selects one of the two sets of divisors available. When using a 3.6864 MHz clock or crystal frequency, these divisors provide standard baud rates ranging from 50 to 38.4 K .
The counter/timer circuit can be used either to count a specified number of input clock cycles, or to generate a square wave with a cycle time equal to a specified multiple of that of the input clock. The desired number of cycles, or the desired multiplication factor, is stored in the Counter/Timer Registers by the user. The source of the input clock for the counter/timer circuit is also selected, via the ACR, from the list of possible sources already presented.
When the UART is not being used, it may be placed in the power-down mode. In this mode, the oscillator is stopped and all related functions are suspended, thereby reducing device power consumption. The ACR can be programmed to provide any of the following functions on the MPO pin: RTS, the counter/timer output, the receiver clock, the transmitter clock, a transmitter-holding-register-empty signal, or the complement of either RXRDY or FFULL.
If the baud rate generator is to be used for generating the receiver (transmitter) clock, then the specific divisor must be selected via the Clock Select Register (CSR). Otherwise, one of the other three receiver (transmitter) clock sources must be selected, also via the CSR.
The Status Register (SR) indicates parity, framing and overrun errors, and receiver holding register full, receiver FIFO full, transmit holding register empty, and receiver break conditions.

The IM26C91 can be programmed to generate an interrupt based on any one or more of seven conditions, or the user may elect not to generate interrupts at all. The seven conditions are a change of state on the MPI pin, a high level on the MPI pin, a change in break, transmitter shift register empty, transmitter holding register empty, RXRDY or FFULL, and a counter ready condition. The counter ready condition occurs whenever the counter/timer counts the full number of cycles that have been programmed into the Counter/Timer Registers, or each time it reaches a multiple of that number. The Interrupt Mask Register (IMR) allows the user to enable or disable each of these seven sources individually; the Interrupt Status Register (ISR) contains a bit representing each of these seven conditions.

The IM26C91 is a TTL compatible device available in a 24-pin plastic narrow-body-DIP or a 28-pin PLCC package. It is a 5 -volt part ( $\pm 10 \%$ ) and has an operating temperature range of 0 to $+70^{\circ} \mathrm{C}$. The maximum frequency for the $16 x$ receive or transmit clock is 2 MHz , which translates to a baud rate of 125 kbaud. A $1 \times$ mode is also available. In this mode the device has a maximum clock frequency of 1 MHz , and since this clock is not divided by 16 to generate the baud rate, a maximum baud rate of 1 Mbaud can be achieved.

The architectural and functional features of the CDP65C51 types and the IM26C91 are compared in Table IV.

## Application Note AN-8756.1

TABLE IV - ARCHITECTURAL AND FUNCTIONAL FEATURES OF THE CDP65C51 TYPES AND THE IM26C91 TYPE COMPARED

|  | CDP65C51 | IM26C91 |
| :---: | :---: | :---: |
| Packages | 28-pin plastic DIP <br> 28-pin ceramic DIP <br> 28-pin plastic small outline DIP | 24-pin Narrow-Body-DIP <br> 28-pin PLCC |
| Modem control signals (handshaking) | Inputs: $\overline{C T S}, \overline{D C D}, \overline{D S R}$ <br> Outputs: $\overline{\operatorname{RTS}}, \overline{\mathrm{DTR}}$ | The MPI pin can be selected to function as CTS and the MPO pin as RTS. |
| Microprocessor interface | Motorola type (65C51) <br> 1 active-high chip select <br> 1 active-low chip select <br> Motorola or Intel type (6853) <br> 2 active-high chip selects <br> 1 active-low chip select | Intel type <br> 1 active-low chip enable |
| Interrupts | 1 hardware interrupt (pin), and 1 software interrupt (status bit). Four status bits indicate source. Interrupts for receiver and transmitter are individually maskable. | 1 hardware interrupt pin. Seven status bits indicate source. Each source is individually maskable. |
| Clock outputs | RxC can be selected to be a $16 x$ clock output. | The MPO can be selected to output 1 x or 16x the receiver or transmitter clock, or the counter/timer output. |
| Clock sources | Transmitter: <br> Use either a crystal or a clock signal, and then either program or bypass the internal divider. (This generates a 16x clock for the transmitter.) <br> Receiver: <br> Use the transmitter clock (from any source) or a $16 x$ clock signal on RXC. | Transmitter: <br> Use either a crystal or a clock signal to feed the oscillator, and then either the programmable divider (generates a 16x clock), or the counter/timer (any multiple); or use the MPI to supply a $1 x$ or $16 x$ clock. <br> Receiver: <br> Same options as transmitter. |
| Max. baud rate with 16 x clock | 250 kbaud | 125 kbaud |
| Counter/Timer | None | On-board 16-bit counter/timer. The input can be the MPI, the transmitter clock, or the oscillator output; the output can be the MPO or the receiver or transmitter |
| Receiver buffering | Double | Quadruple |
| Diagnostic loopback | None <br> (Must use external components.) | Automatic (internal) local and remote loopback. |
| Wake-up mode | None | Able to look for a specific character. (To be used as a means for slave selection.) |
| Programmability of stop bits | 1, 1.5, or 2 | 9/16 to 2 , in 1/16 bit increments. |

## Application Note AN-8756.1

## Related Devices

Harris Semiconductor also offers the ICL232, +5V Powered Dual RS-232 Transmiter/Receiver, and the IM4702/4712 Baud Rate Generator, ICs. The ICL232 replaces 1488 type transmitters, which require both +12 V and -12 V power supplies, and 1489 type receivers. Consequently, users can implement entire data communication systems that require only a single 5 V supply voltage. The IM4702/4712 provides $16 x$ clocks for first and second genertion UARTs that do not have internal baud rate generators.

## Summary

A wide variety of first and second generation UART devices are offered. Designers can choose the appropriate type of

UART for a particular system based on whether the system is more hardware or more software oriented, and can then chose the specific UART device that provides the desired functionality for that system. In addition, Harris Semiconductor offers a number of other data communication ICs, as well as an entire array of product lines that include many other "general use" devices that are also needed in data communication systems. These product lines include microprocessors/microcomputers and peripherals, memory ICs, high speed logic devices, linear ICs, and discrete/power components, and together these devices offer the data communication system designer a complete integrated solution.


## User's Guide to the CDP68HC68T1 Real-Time Clock



Fig. 2 - CDP68HC68T1 16 lead package terminal assignments and functions.

The CDP68HC68T1 Real-Time Clock provides time and calendar information, a 32-byte static RAM, and a three-wire serial peripheral interface (SPI bus) that allows simple shiftregister type clocking to write to or read from the RAM or clock registers and counters. The CDP68HC68T1 operates at 3 to 6 volts over a temperature range of -40 to $85^{\circ} \mathrm{C}$. It is packaged as a 16 -pin dual-in-line in plastic or ceramic, and is also available in a 20 -pin small outline plastic package (SOP). The functional block diagram is shown in Fig. 1, and the terminal assignment diagrams in Fig. 2; Appendix A defines pin functions. Fig. 3 shows the real-time clock interfaced to an MPU. (This Note assumes a familiarity with the contents of the CDP68HC68T1 Data Sheet. ${ }^{1}$ )

## OVERVIEW OF FEATURES

Time and calendar: Seconds, minutes, hours, day of week, date, month and year (including auto leap year), and 12 or 24-hour operation with AM/PM indicator are available. Information is in BCD format.
Control and status registers: Included are two control registers, one for configuring the clock and one to enable other functions, such as interrupts. A status register is available to monitor function operation.


Fig. 1. - CDP68HC68T1 functional block diagram.


Fig. 3 - The real-time clock interfaced to an MPU.
Serial bus: Provided are data in, data out, and clock input plus chip enable pins to shift data in and out serially, most significant bit first. The serial clock frequency range is from dc to 2.1 MHz (at a $V_{D D}$ of 4.5 V ). Data is transferred in bytes. The first eight bits shifted in after the chip is enabled are always clock or RAM address and data direction information. Subsequent clocks transfer data with address autoincrementing.
Memory-map: The clock counters and registers are addressed at locations 20 to 32 H when reading, and AO to B 2 H when writing. The RAM is written to at addresses 80 to 9 FH and read from at 00 to 1 FH . (The most significant bit determines data direction.)

## Other Features

Power loss detection begins with loss of ac signal at line pin 11. The loss activates an interrupt signal at pin 3 and sets a status register bit.
In the power-down/power-up circuitry, a power down instruction disables outputs and the serial bus. A change of the $\mathrm{V}_{\mathrm{sys}}$ voltage at pin 12 or an interrupt activation terminates power down.
In the alarm circuit, any combination of seconds, minutes, or hours activates interrupt output pin 3.
The timebase can be external-signal/external-crystal set at $1+, 2+, 4+\mathrm{MHz}, 32+\mathrm{kHz}$, or $50 / 60 \mathrm{~Hz}$ at the line input pin.
The battery pin always powers the on-board oscillator, and in the battery back-up mode, the entire device.
Three independent interrupt sources include power loss detection, 15 periodic signals, and alarm.
System auto-sensing is provided to configure either single supply or battery back-up operating modes.
In addition, in the CDP68HC68T1, the first time-up bit is set in the status register, and a watchdog timer supplies the reset pulse if the circuit is not toggled periodically. There are 2.2 volts of minimum timekeeping voltage, and seven buffered clock output signals are provided.

## DETAILS OF FEATURES

## Battery Back-Up and Single-Supply Modes

Three CDP68HC68T1 outputs interface with a processor or control system power, as shown in Fig. 4. They are the PSE (power supply enable), the CPUR (reset to CPU), and the CLK OUT (clock out) outputs. Since the real-time clock can operate from battery power alone, these outputs should be held low in an unpowered system. To assure this condition,
the CDP68HC68T1 samples the voltage level at the $\mathrm{V}_{\text {sys }}$ pin at the end of $\overline{P O R}$ (power-on-reset, pin 10). $V_{\text {srs }}$ is normally tied to the highest dc potential in a single supply system, so that the voltage at this pin is a logic high in this mode, and in a typical battery-backed system, a logic low.


Fig. $4-$ CDP68HC68T1 outputs.
Single supply: Both power pins and $V_{\text {SYs }}$ are tied together, as shown in Fig. 5. At the end of power-on-reset, the voltage on $V_{\text {SYs }}$ is a logic high, and the single supply mode is selected; the outputs are enabled and the real-time clock is fully operational. In this mode, if $\mathrm{V}_{\text {SYS }}$ subsequently goes to a logic low, the $\overline{\mathrm{CPUR}}$ pin is set low.


Fig. 5 - CDP68HC68T1 in single supply circuit.
Battery back-up: Fig. 6 shows a system in which the battery is installed before the main power is supplied. At the end of power-on-reset in this circuit, the voltage on $V_{\text {svs }}$ is a logic low, and the battery back-up mode is selected. The three outputs are held low and the CE disabled until the power is turned on and the voltage on $\mathrm{V}_{\text {srs }}$ rises to a threshold level (about 0.7 V ) above $\mathrm{V}_{\text {batt. }}$ When this occurs, the clock circuit becomes operational. In this mode, the outputs follow $\mathrm{V}_{\text {sys }}$, and if $\mathrm{V}_{\text {sys }}$ falls below a certain threshold level above $\mathrm{V}_{\text {batt }}$ ( $\mathrm{V}_{\text {sYs }}<\mathrm{V}_{\text {BATt }}+0.7 \mathrm{~V}$ ), the outputs are set low.


Fig. 6-CDP68HC68T1 in circuit equipped with battery back-up.

## Power-Down Operation

A power-down functional diagram is shown in Fig. 7; timing diagrams showing outputs controlled by $\mathrm{V}_{\mathrm{srs}}$, interrupts, and the power-down instruction are shown in Fig. 8.


Fig. 7 - Power-down functional diagram.


Fig. 8 - Timing diagram showing outputs controlled by $V_{S V S}$, interrupts, and power-down instruction.

Power down is initiated by writing a 1 into bit 6 of the interrupt control register. The three outputs are set low during power down and the CE is disabled. If $\mathrm{V}_{\mathrm{svs}}$ falls to a logic low and then goes to a logic high in the single supply mode, power up occurs, and the circuit becomes operational. The three outputs are enabled and serial data transfers can occur. If power down is initiated in the battery back-up mode, $\mathrm{V}_{\text {sys }}$ must fall to less than $\mathrm{V}_{\text {BAtT }}+0.7 \mathrm{~V}$ and then rise above that value to power-up the circuit.
Fig. 9 shows a power-up functional diagram initiated by an interrupt signal. Fig. 10 shows a power-up functional diagram initiated by a rise in voltage on the $\mathrm{V}_{\mathrm{srs}}$ pin.


Fig. 9 - Power-up functional diagram (initiated by interrupt signal).


Fig. 10 - Power-up functional diagram (initiated by a rise in voltage on the $\left.V_{S Y S} p i n\right)$.

Power down can also be terminated by any of the three interrupts. Therefore, when power down is invoked, either a change in the $\mathrm{V}_{\text {srs }}$ voltage as described or an interrupt activation caused by the alarm, power sense, or periodic signal terminates power down and sets the real-time clock circuit operational again.
A typical use of the above power-down capability might be in a system where power is controlled by a CPU. In this battery driven system, possibly a data collection system, the power would only be on when data is to be collected. Once this occurred, the CPU would issue a power-down instruction and use an alarm or periodic interrupt to terminate power down and allow data collection to initiate.

## Automatic Battery Switching

$V_{\text {batt }}$ always powers the oscillator section of the CDP68HC68T1 to assure a stable voltage source and to avoid oscillator frequency changes. However, this function also powers the rest of the real-time clock when the main power fails. It performs this necessary function by comparing the voltages on the $\mathrm{V}_{\mathrm{sys}}$ and $\mathrm{V}_{\text {batt }}$ pins. Regardless of the operating mode, either single or battery back-up, whenever the voltage on the $\mathrm{V}_{\text {sys }}$ pin is less than $\mathrm{V}_{\text {batt }}+0.7 \mathrm{~V}$, $V_{\text {batt }}$ connects internally to the $V_{D D}$ pin.
This feature is generally used in the battery back-up mode to allow the real-time clock to operate if system power is lost. For example, in Fig. 11, if $\mathrm{V}_{\text {batt }}$ is 3 volts and $\mathrm{V}_{\mathrm{sys}} 5$ volts, the p-channel transistor at the $\mathrm{V}_{\text {svs }}$ input (Q1) is turned on. After two signal inversions, the p-channel transistor between $V_{D D}$ and $V_{\text {Batt }}(Q 2)$ is turned off, since its gate is at a logic high, and $V_{\text {batt }}$ is disconnected from $V_{\text {DD }}$. When the voltage at $\mathrm{V}_{\mathrm{sys}}$ in the CDP68HC68T1 falls below 3.7 volts, the $\mathrm{V}_{\text {sys }}$ input transistor (Q1) is turned off and the connecting transistor ( Q 2 ) is turned on, connecting $\mathrm{V}_{\text {Batt }}$ and $V_{\text {DD. }}$. In most battery-backed designs using the CDP68HC68T1, an external diode is required to isolate the $V_{D D}$ pin from the main dc supply when power fails and the battery voltage connects to the $\mathrm{V}_{\mathrm{DD}}$ pin.


Fig. 11 - Automatic battery-switching circuit.

Table I-Static electrical characteristics of the CDP68HC68T1.
STATIC ELECTRICAL CHARACTERICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {BATT }}=5 \mathrm{~V} \pm 5 \%$, Except as Noted

| ITEM | CHARACTERISTIC | CONDITIONS | LIMITS |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CDP68HC68T1 |  |  |  |  |  |
|  |  |  | MIN. | TYP |  | MAX |  |  |
| 1 | Quiescent Device Current IDD | - | - | 1 |  | 10 |  | $\mu \mathrm{A}$ |
| 2 | Output Voltage High Level $\mathrm{V}_{\text {OH }}$ | $\mathrm{l}_{\mathrm{OH}}=-1.6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | 3.7 | - |  | - |  | V |
|  | Output Voltage Low Level $\mathrm{VOL}^{\text {a }}$ | $\mathrm{l}_{\mathrm{OL}}=1.6 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | - | - |  | 0.4 |  |  |
|  | Output Voltage High Level $\quad \mathrm{V}_{\mathrm{OH}}$ | $\mathrm{l}_{\mathrm{OH}} \leq 10 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | 4.4 | - |  | - |  |  |
|  | Output Voltage Low Level Vor | $\mathrm{loL} \leq 10 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ | - | - |  | 0.1 |  |  |
| 3 | Input Leakage Current $\mathrm{IIN}_{\text {IN }}$ | - | - | - |  | $\pm 1$ |  | $\mu \mathrm{A}$ |
|  | 3-State Output Leakage Current Iout | - | - | - |  | $\pm 10$ |  |  |
| 4 | Operating Current* $\left(I_{D}+I_{b}\right) V_{D D}=V_{B}=5 V$ <br> Crystal Operation <br> Pin 14 <br> External Clock (Squarewave)\# $\left(I_{D}+I_{D}\right) V_{D D}=V_{B}=5 V$ | 32 kHz | - | 0.08 |  | 0.1 |  | mA |
|  |  | 1 MHz | - | 0.5 |  | 0.6 |  |  |
|  |  | 2 MHz | - | 0.7 |  | 0.8 |  |  |
|  |  | 4 MHz | - |  |  | 1.2 |  |  |
|  |  | 32 kHz | - |  |  | 0.024 |  |  |
|  |  | 1 MHz | - | 0.1 |  | 0.1 |  |  |
|  |  | 2 MHz | - | 0.2 |  | 0.24 |  |  |
|  |  | 4 MHz | - | 0.4 |  | 0.5 |  |  |
| 5 | Standby Current ${ }^{\#}$ $V_{B}=3 V$ <br> Crystal Operation | 32 kHz | - | 20 |  | 25 |  | $\mu \mathrm{A}$ |
|  |  | 1 MHz | - | 200 |  | $\frac{250}{360}$ |  |  |
|  | Crystal Operation | 2 MHz | - |  |  |  |  |  |
|  |  | 4 MHz | - | 500 |  | 600 |  |  |
| 6 | Operating Current ${ }^{\#}$ $V_{D D}=5 \mathrm{~V}, V_{B}=3 \mathrm{~V}$ <br> Crystal Operation | 32 kHz | - | $\mathrm{I}_{\mathrm{D}}$ | $\mathrm{I}_{\mathrm{B}}$ | $\mathrm{I}_{\mathrm{D}}$ | $\mathrm{I}_{\mathrm{B}}$ |  |
|  |  |  |  | 25 | 15 | 30 | 20 |  |
|  |  | 1 MHz | - | 0.08 | 0.15 | 0.1 | 0.18 | mA |
|  |  | 2 MHz | - | 0.15 | 0.25 | 0.18 | 0.3 |  |
|  |  | 4 MHz | - | 0.3 | 0.4 | 0.36 | 0.5 |  |
| 7 | Standby Current\# $\begin{aligned} & \mathrm{V}_{\mathrm{B}}=2.2 \mathrm{~V} \\ & \text { Crystal Operation } \end{aligned}$ | 32 kHz | - | 10 |  | 12 |  | $\mu \mathrm{A}$ |
| 8 | Input Capacitance $\mathrm{CIN}_{\text {IN }}$ | $\mathrm{V}_{\text {IN }}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | - |  | 2 |  | pF |
| 9 | Maximum Rise and Fall Times (Except XTAL Input and POR PIN 10) $\mathrm{t}_{r}, \mathrm{t}_{\mathrm{t}}$ | - | - | - |  | +2 |  | $\mu \mathrm{s}$ |
| 10 | Input Voltage (Line Input Pin <br> Only, Power-Sense Mode) | - | 0 | 10 |  | 12 |  |  |
| 11 | $\begin{aligned} & \mathrm{V}_{\text {srs }}>\mathrm{V}_{\mathrm{B}} \\ & \text { (For } \mathrm{V}_{\mathrm{B}} \text { Not Internally } \\ & \text { Connected to } \mathrm{V}_{\mathrm{Do}} \text { ) } \\ & \hline \end{aligned}$ | - | - | 0.7 |  | - |  | v |
| 12 | Power-On Reset ( $\overline{\text { POR }}$ ) Pulse Width |  | 100 | 75 |  | - |  | ns |

- Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
\#Clock Out (Pin 1) disabled, outputs open-circuited. No serial access cycles.


## Static Electrical Characteristics and Memory-Maps

Table I lists the static electrical characteristics of the CDP68HC68T1. Note that the maximum limits apply over the full operating temperature range; typical values are observed at room temperature. (The paragraph numbers that follow refer to the Item numbers in the left column of Table I.)

1. Quiescent device current is the current drawn when the circuit is in a total static state with the oscillator nonfunctional. All inputs are terminated and the outputs unloaded.
2. The next four rows list the output voltages under two conditions: when the device is sinking or sourcing a TTL load of 1.6 milliamperes, and under a lightly loaded condition such as can be expected in a CMOS system. The clock circuit outputs swing very close to the rails.
3. Input leakage current is essentially a measure of the input diode protection leakage, because of the high impedance inputs. The output leakage is a measure of the current at the MISO pin.
4. Below the leakage values are the operating current specifications. The first four rows list the operating currents when the battery and $V_{D D}$ pins are both at 5 volts. The next four rows show the appreciable current drop under the same conditions when an external signal is driving the real-time-clock's oscillator section.
5. Standby current at 3 volts occurs in the battery back-up mode where, in a typical situation, the main power fails and the circuit is powered entirely by the battery.

## Application Note AN-8761.1

6. The next four rows indicate the current consumption at both the $\mathrm{V}_{D D}$ and $\mathrm{V}_{\text {BATT }}$ pins for the four operating frequencies at two different supply voltages.
7. This entry lists the minuscule current drain that can be expected under timekeeping-only conditions when the realtime clock is powered at its minimum standby voltage.
8. This item notes the capacitance at room temperature for the input pins.
9. This is the specification for the maximum rise and fall times, with the exception of power-on-reset and XTAL input. The XTAL input signal can take considerably longer to change levels under $32-\mathrm{kHz}$ operation.
10. The line input pin can accept a much higher voltage than $V_{D D}$ when power sense is selected. With a $V_{D D}$ of 5 volts, an ac voltage of $10 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ at 60 Hz at the line pin swings the voltage centered at $V_{D D}$ to the typical high specification of 10 volts and down to 0 volts.
11. The automatic battery switching circuit (Fig. 11) connects the two power supply pins if the condition $\mathrm{V}_{\text {sys }}>$ $V_{\text {batt }}$ is not met.
12. The final specification listed is the power-on-reset pulse width. This pulse can be designed, with the proper RC circuit, to be considerably longer than the specified requirement in systems where longer reset times are required of the clock circuit to allow the oscillator crystal time to stabilize.
Fig. 12 shows the address map used in accessing the various clock registers and RAM locations. Table II lists examples of the BCD code expected when the clock counters are read.
Fig. 13 is a programmer's model of the CDP68HC68T1 showing its RAM and clock locations. The values shown ignore the read or write data direction bit. For example, if
location 00 in the RAM is to be written to, the first byte shifted in serially after chip enable is activated is 80 H , with the following byte the data to be entered. If the same location is read, the first byte shifted in is 00 after CE is activated, with the next eight clocks at the SCK pin shifting out the data in location $00 .{ }^{2}$

## Clock/Calendar

Clock/calendar data are held in seven write/read counter/ registers. The registers are pulsed by the $1-\mathrm{Hz}$ input from the prescaler. The prescaler is driven by the on-board oscillator, which can be used with an external crystal or driven at the XTAL-in pin by an external signal. The $1-\mathrm{Hz}$ input can also be derived from a $50-$ or $60-\mathrm{Hz}$ input source connected to the line input pin. The time/calendar counters are accessed at locations 20 through 26 H . Seconds, minutes, and hours (with 12 or 24 -hour selection and an AM/PM indicator that toggles every 12 hours) are available for the time counters; day of week, date, month, and year comprise the calendar section. Data in the counters are in BCD format, with the hours counter also utilizing bits for 12/24-hour and AM/PM features. Incrementing of the address beyond the interrupt control register at location 32 causes the circuit to wrap to 20 H .

## RAM

The CDP68HC68T1 incorporates a static 32-byte RAM located at addresses 00 to 1FH. Transmission of the address/ control word with bit 5 low selects RAM access. Bits 0 through 4 select the RAM location. After incrementing to $1 F$, the RAM wraps to 00.

## Alarm

When enabled by the setting of bit 4 in the interrupt control register, the alarm activates the interrupt output. At the same time it sets bits 1 and 3 in the status register when the values in the seconds, minutes, and hours counter match


Fig. 12 - Address map used in accessing the various clock registers and RAM locations.

Table II - Clock/calendar and alarm data modes.

| ADDRESS LOCATION (H) | FUNCTION | DECIMAL RANGE | BCD DATA RANGE | BCD DATE EXAMPLE |
| :---: | :---: | :---: | :---: | :---: |
| 20 | Seconds | 0-59 | 00-59 | 18 |
| 21 | Minutes | 0-59 | 00-59 | 49 |
| 22 | * Hours 12 Hour Mode | 1-12 | $\begin{aligned} & 81-92(\mathrm{AM}) \\ & \text { A1-B2 (PM) } \end{aligned}$ | A3 |
|  | Hours 24 Hour Mode | 0-23 | 00-23 | 15 |
| 23 | Day of the Week (Sunday = 1) | 1-7 | 01-07 | 03 |
| 24 | Day of the Month (Date) | 1-31 | 01-31 | 29 |
| 25 | Month Jan $=1, \operatorname{Dec}=12$ | 1-12 | 01-12 | 10 |
| 26 | Years | 0-99 | 00-99 | 85 |
| 28 | Alarm Seconds | 0-59 | 00-59 | 18 |
| 29 | Alarm Minutes | 0-59 | 00-59 | 49 |
| 2 A | **Alarm Hours 12 Hour Mode | 1-12 | $\begin{aligned} & 01-12 \text { (AM) } \\ & 21-32 \text { (PM) } \end{aligned}$ | 23 |
|  | Alarm Hours 24 Hour Mode | 0-23 | 00-23 | 15 |

Example: 3:49:18, Tuesday, Oct. 29, 1985.
*Most significant Bit, D7, is " 0 " for 24 hours, and " 1 " for 12 hour mode.
Data Bit D5 is " 1 " for P.M. and " 0 " for A.M. in 12 hour mode.
**Alarm hours, Data Bit D5 is " 1 " for P.M. and " 0 " for A.M. in 12 hour mode. Data Bits D7 and D6 are DON'T CARE.
the values in the seconds, minutes, and hours alarm latches. These alarm latches are located at addresses 28 through 2 AH . To prevent a false interrupt from occurring when setting the time counters, the alarm should be disabled in the interrupt control register. This precaution is not required when setting the alarm latches.
After an alarm activates, the status register must be read to set the interrupt pin high. The alarm latches are write only. When an interrupt occurs, it is important to note that, for a true alarm indication, the status register must be read before the interrupt control register is loaded again.

## Control and Status Registers

The operation and functions of the real-time clock are controlled by the selected values in the read/write clock control and interrupt control registers located at addresses 31 and 32. Note that both registers are cleared by the power-onreset signal at pin 10. Therefore, when power is first applied, $4-\mathrm{MHz}$ crystal operation is selected with the clock-out set at the crystal frequency. All interrupts and the watchdog circuit (described below) are also disabled.
The status register is also cleared, with the exception of the first-time-up bit. This register responds to interrupt and watchdog activations by setting indicating bits. With the exception of power sense, these bits are cleared when the status register is read.

## Watchdog Circuit

When bit 7 in the interrupt control register is set, watchdog
operation is initiated to guard against a runaway program. If the CE pin is not toggled periodically, without an accompanying clock pulse, as shown in Fig. 14, a reset pulse is output at the open drain CPUR output pin, and bit 6 is set in the status register. The procedure to re-enable the watchdog involves reading the status register and then setting bit 7 in the interrupt control register.

## Interrupts

There are three sources of interrupts: the power sense, the alarm, and the periodic signal. Appropriate bits are set in the status register for identification. The status register must be read to reset the open-drain interrupt-output-pin high if any of these interrupt sources activates. The status register read resets the alarm, periodic signal, and interrupt-true bits. The power-sense interrupt bit remains set, if the power sense failure remains active, until the interrupt control register is written to with a low in power sense bit 5 . To re-enable the power sense, this same bit must be set high again.
When the alarm is used to generate an interrupt, a debounce time interval occurs before the interrupt signal and alarm bit is set in the status register. This is not a concern when only the alarm is used, but may be when there are concurrent interrupts; that is, when two or more interrupts are enabled and all activate at the same time. The debounce times are 30.5 microseconds when $32+\mathrm{kHz}$ and $1+\mathrm{MHz}$ are used as the time base, and 15.3 microseconds and 7.6 microseconds for $2^{+}$and $4+\mathrm{MHz}$ operation, respectively. After the delay times noted, the alarm interrupt activates again.

PROGRAMMERS MODEL - CLOCK REGISTERS


Fig. 13 - Programmer's model of the CDP68HC68T1.


|  | 50 Hz |  | $\mathbf{6 0 ~ H z}$ |  | XTAL |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. | Min. | Max. |
| Service Time | - | 10 ms | - | 8.3 ms | - | 7.8 ms |
| Reset Time | 20 | 40 ms | 16.7 | 33.3 ms | 15.6 | 31.3 ms |

Fig. 14 - Watchdog waveforms, and reset and service times.

## Power Sense

A prime feature of the real-time clock is its ability to sense an imminent power loss and flag the CPU by activating an interrupt signal, Figs. 15 and 16. The crystal oscillator must be in operation to supply the required timing signals.


Fig. 15 - Power sense application. Power sense is generated when $S_{1}$ is closed. Interrupt is activated if power sense is enabled and line pin remains at $V_{D D}$ longer than 2.68 milliseconds.

The line input pin is used for power sense, Figs. 15 and 16. To enable the power sense function, a high is written into bit 5 of the interrupt control register; the input to the 50/60Hz prescaler is disconnected. The input circuit consists of two quasi-clamps (saturated transistors) that limit the voltage swings at the line input pin and two threshold detectors that sense whether the input voltage level is outside the limit $\pm 0.7 \mathrm{~V}+\mathrm{V}_{\mathrm{DD}}$. The clamps and detectors are only connected when power sense is enabled; when power sense is disabled, the line input pin is the input to the Schmitt triggered $50 / 60-\mathrm{Hz}$ time base circuit.


Fig. 16 - Circuit demonstrating power sense function.
In operation, as long as the line input is $\mathrm{V}_{D D} \pm 0.7 \mathrm{~V}$, no power failure is indicated, and an interrupt signal is not generated. However, if the voltage at the line input pin falls below this threshold for a minimum of 2.68 milliseconds to a maximum required period of 4.64 milliseconds, Fig. 17, a power sense interrupt activates the interrupt output pin and bits 2 and 3 in the status register are set. When the status register is read after a power sense interrupt, the interrupt true bit 3 and the interupt out pin are reset. But the status register power sense interrupt bit is connected internally to the nearest point in the input detecting logic before the latched power failure signal, so that subsequent status register reads provide and immediate level-sensitive indication that a
power loss is valid or that a transient glitch occurred and power is back again.
If, after an interrupt, a monitoring of the status register indicates that the signal at the line input pin has returned (bit 2 $=0$ ) and that a momentary glitch has occurred, the power sense can be re-enabled by writing a logic low to bit 5 in the interrupt control register, the power sense bit, and then writing back a logic high to the same location. If several reads of the power sense interrupt bit in the status register after an interrupt indicate that a power failure has indeed occurred (bit $2=1$ ), appropriate action can be taken to save the necessary data, perhaps in the RAM.

In a circuit like the one in Fig. 3, for example, and depending on the supply load at the time of the power failure, the rectified dc level can take several milliseconds to fall to a value at which the CPU and system operation are affected. During that time period, the CPU can employ the necessary housekeeping instructions to prepare for a subsequent reset. With power failing, and the clock circuit operating in the battery back-up mode (similar to Fig. 3, and Fig. 6, where the battery was installed before system power was applied), a power-down instruction disconnects the serial interface and places the reset, clock out and PSE pins low to assure an orderly power-down situation.

If the power-down instruction is not issued, the outputs are set low anyway as the voltage on the $\mathrm{V}_{\text {sys }}$ pin falls to a voltage less than $\mathrm{V}_{\text {batt }}-0.7 \mathrm{~V}$. However, in this situation, the CPU and other system components may behave erratically as $\mathrm{V}_{D D}$ falls. Using the power sense function to flag the CPU before the voltage falls to a level that affects the system allows the system time to prepare for the power loss and initiate an orderly power down.


Fig. 17 - Power sense operation. (a) Power sense threshold detectors sense loss of ac signal. Signal must pass through points $A$ and $B$ faster than 2.64 milliseconds to avoid a power sense activation. (b) Minimum peak-to-peak voltage calculation (must be $>3 \mathrm{~V}$ ) and a sinewave voltage waveform assuming a threshold-plus margin of 1.5 V .

## Line Input Signal

As explained above, the power sense operation is centered around $V_{D D}$. As long as the voltage at the line pin is within the limits of $\mathrm{V}_{D D} \pm 0.7 \mathrm{~V}$, the power sense is not activated. One way to make use of this function is to apply an ac signal (capacitively coupled) to the $V_{D D}$-centered line pin and keep the transitions of the ac in the $V_{D D}$ threshold area less than a minimum of 2.68 milliseconds. For the same frequency, a larger-amplitude signal passes through the threshold area in less time. At 60 Hz , allowing for a threshold margin, a minimum of 7 volts (and a recommended value of $10 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ at a $V_{D D}$ of 5 volts) sets up the power sense function before it is enabled.
Fig. 18 shows a circuit that can be used to couple the ac into the line pin. The values of $R$ and $C$ depend on the frequency and the amplitude of the driving ac signal. The capacitor and the resistors form a voltage divider for the ac signal. The time constant should be as short as possible to allow the power sense to generate the interrupt as soon as possible, but the smaller the capacitance value, the greater the input amplitude needed to generate the input signal across R Rine. This statement implies that larger ac driving signals are preferred for power sense operation. Higher input frequencies require smaller amplitude swings to avoid staying in the line input threshold area too long. When the ac fails, an interrupt is generated after the external time constant plus the internal delay of 2.64 to 4.64 milliseconds.


Fig. 18 - Setting up the power sense.

## Data Protocol and Connections

Fig. 19 shows the edges where the CDP68HC68T1 latches and shifts data. The full 8 -bit data word is transferred internally in the circuit on the next edge after the required clocks are shifted in or when CE goes inactive at that time. For example, written RAM data would be latched in the selected location on the next edge after the 16th clock latching edge if this was the first write data after the real-time clock circuit was enabled. The 16 th clock latching edge comprises eight clocks for the address/control word and eight clocks to shift in the data.


Fig. 19-Serial RAM clock (SCK) as a function of MCU clock polarity (CPOL).

The first byte shifted in after CE becomes active is always the address/control word, with the most significant bit determining data direction. For example, if RAM location 00 is to be loaded with data 55 H and then read out, the procedure would be to activate CE and shift in 80 H followed by 55 H . To read the data, the chip enable is deactivated, then activated, and 00 is clocked in. The next eight clocks shift out data 55 H at the data out pin, MISO. Note that the MISO pin is only active when reads are performed. If an I/O interface is used, as in Fig. 20 , only one I/O pin can be used for the data in/data out function. Fig. 21 shows another way to interface to the real-time clock circuit using four I/O pins on the MPU. Appendix B lists the bit-bang software for a CDP6805 system interface for this circuit.


Fig. 20-Real-time-clock/MPU interface using three I/O lines. MISO is tristated until the reads are required. Input pin must be set for input during that time.


Fig. 21 - Real-time-clock/MPU interface using four I/O lines. MOSI is master-out-slave-in (data in), MISO is master-in-slaveout (data out).

Certain MPU's, such as the CDPHC05C4, have a built-in SPI bus and instructions to ease the software burden of transferring data. Appendix $C$ lists the software needed by these systems to access the CDP68HC68T1. (For a functional description of the SPI, a pin signal description and truth table, address and data formats and descriptions, and read/ write data information, see the appropriate sections of reference 1.)

## Timebase Generation

The real-time clock circuit uses an input from its on-board oscillator or from the $50 / 60-\mathrm{Hz}$ line input signal to generate the 1 -second pulse that toggles the time and calendar counters and provides the timing signals for other functions, such as watchdog and power sense. The oscillator can be driven from an external source, in which case the oscillatorout pin is left open, or as shown in Fig. 22, where it is used with an external crystal and components to create the timebase frequency.
The large feedback resistor across the oscillator pins in Fig. 22 is required to place the input inverter in the linear area and can range from 10 to 22 megohms. The capacitors and
crystal form the rest of the feedback circuit, which supplies the positive feedback and sustains oscillation.
The layout of the crystal oscillator circuit is extremely important. Stray capacitances should be minimized, and circuit traces, which must not be paralleled, should be less than an inch in length. Signal and power source lines should not cross or be placed near the oscillator circuit lines. A 0.1 microfarad capacitor between $V_{D D}$ and $V_{S s}$ decouples unwanted signals. If separate supplies at different voltage levels are used for $\mathrm{V}_{\mathrm{BATt}}$ and $\mathrm{V}_{\mathrm{DD}}$, a small decoupling capacitor from $V_{\text {BATT }}$ to ground eliminates oscillation at the $V_{\text {batt }}$ pin.
Fig. 22 is a typical external oscillator circuit. The oscillator runs at any one of four frequencies. ${ }^{3}$ A 150 -kilohm internal resistor is placed in series with the oscillator output, Fig. 23, when 32 kHz is selected via the clock control register. An external resistor is required to guarantee 32 kHz oscillator start-up when power is first applied since, as mentioned above, the real-time clock circuit powers up in the $4-\mathrm{MHz}$ mode and the internal 150 k resistor is not switched in. The total value of the external crystal series resistor, R in Fig. 22, is a combination of this internal 150k resistor, when used, and an external resistance recommended by the manufacturer of the crystal.

all frequencies
RECOMMENDED OSCILLATOR CIRCUIT:

- R USED FOR 32 kHz OPERATION ONLY, MOST CRYSTALS $100 \mathrm{~K}-300 \mathrm{~K}$ RANGE AS SPECIFIED
BY CRYSTAL MANUFACTURER.

Fig. 22 - External oscillator circuit.


Fig. 23-CDP68HC68T1 oscillator circuit. 150k resistor is placed in series with oscillator output only when $32+k H z$ is selected in clock control register.

## APPLICATION CIRCUITS

Fig. 24 is a system set-up for power sense operation. In this system, a power failure detected by the CDP68HC68T1 alerts the MPU by causing an interrupt. After establishing that there is a power failure by monitoring the status register for a few milliseconds, the MPU issues a power-down instruction. Some power supplies may require a pull-down


Fig. 24 - Externally controlled power system.
resistor at the $\mathrm{V}_{\text {srs }}$ pin to assure the correct logic levels at the $\mathrm{V}_{\text {sys }}$ pin after power has failed and as the supply floats. The diode associated with the real-time clock circuit isolates the clock's $V_{D D}$ pin from the rest of the system when in the battery back-up mode. The other diode drop keeps the system and clock circuit supply voltages equal.

The reset pulse in the circuit of Fig. 24 is supplied at the open drain $\overline{\text { CPUR }}$ output by the resistor and capacitor combination. If many devices are to be reset from the CPUR signal, the RC combination can be moved to the $\mathrm{V}_{\text {srs }}$ pin to assure that system power is present before $\mathrm{V}_{\text {sys }}$ releases the clock circuit's output signals when power returns.
Fig. 25 shows a battery back-up system. In this circuit, a charging resistor is added in the battery hook-up. When power sense is activated and a power-down instruction issued, the PSE goes low, removing power from the rest of the circuit. Fig. 26 shows the timebase being driven by the $60-\mathrm{Hz}$ line signal. The diodes clamp the input swings one diode drop from the rails.
Fig. 27 illustrates another use for the CDP68HC68T1 in an automotive application. In this circuit, a power failure is sensed at the line pin when the ignition switch or clock button is opened. A power-down instruction is then sent to the real-time clock, which holds the system in reset. Either an interrupt or the closure of the clock or ignition switch brings the clock circuit out of power down by placing a voltage on the $V_{\text {srs }}$ pin.

## Special Operating Considerations

There is a $V_{D D}$ internal power-on-reset in the CDP68HC68T1; it is used to tristate the MISO (data out) pin.
When power is initially supplied, assuming a proper POR signal at pin 10, the real-time clock circuit sets up for crystal operation at $4+\mathrm{MHz}$ with the clock output equal to the crystal frequency. Most of the power consumed in the CDP68HC68T1 is in the oscillator and clock out pin (especially at the higher frequencies).
If data transmission to the real-time clock circuit is stopped after the address/control byte has been sent, there is no problem. The circuit accepts data only after the required clocks plus an additional transition at the SCK pin, or an inactive chip enable after the required clocks, are input.
If the isolating diode is used with the real-time clock in a battery back-up application, the system runs a diode-drop above the clock circuit and the serial interface from the system violates the input limit of $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$. One way to remedy this situation is to use another diode to drop the

## Application Note AN-8761.1



Fig. 25 - Example of a system with battery back-up.


Fig. 26 - Power-on-always system.


Fig. 27 - Automotive system diagram.

## Application Note AN-8761.1

system $\mathrm{V}_{\mathrm{DD}}$. If this method is not feasible, a 100 - to 200 -ohm resistor in the MPU's driving line to the real-time clock will safely limit the current.
While it is always a good idea to terminate all CMOS inputs, including SPI lines, note that the SCK and MOSI inputs in the real-time clock lines have weak feedback inverters, which means that they will be pulled to some level even if left unterminated. The CE pin has a pull-down transistor at its input pin, so that leaving this pin floating disables the circuit.

The problem with not terminating the SPI pins is reflected on the MPU side, since these devices usually power up in
the input mode with their l/O pins floating. This situation causes excessive current drain in CMOS components. All inputs can be terminated properly by using 47 k pull-down or pull-up resistors.

## REFERENCES

1. CDP68HC68T1, SPI Real-Time Clock, File No. 1547.

## 2. See Data Protocol and Connections section of ref. 1.

3. See Clock Control Register section of ref. 1.

## Appendix A - Pin Functions

CLK OUT-Clock output pin. One of 7 frequencies can be selected (or this output can be set low) by the levels of the three LSB's in the clock-control register. If a frequency is selected, it will toggle with a $50 \%$ duty cycle except 2 Hz in the $50-\mathrm{Hz}$ timebase mode. (Ex. if 1 Hz is selected, the output will be high for 500 ms and low for the same period.) During power-down operation (bit 6 in Interrupt Control Register set to " 1 "), the clock-output pin will be set low.
$\overline{\text { CPUR-CPU }}$ reset output pin. This pin functions as an N -channel only, open-drain output and requires an external pull-up resistor.
INT-Interrupt output pin. This output is driven from a single NFET Pull-down transistor and must be tied to an external pull-up resistor. The output is activated to a low level when:

1. Power-sense operation is selected ( $B 5=1$ in Interrupt Control Register) and a power failure occurs.
2. A previously set alarm time occurs. The alarm bit in the status register and interrupt-out signal are delayed 30.5 ms when $32-\mathrm{kHz}$ operation is selected and 15.3 ms for $2-\mathrm{MHz}$ and 7.6 ms for $4-\mathrm{MHz}$.
3. A previously selected periodic interrupt signal activates.

The status register must be read to set the Interrupt output high after the selected periodic interval occurs. This is also true when conditions 1 and 2 activate the interrupt. If power down had been previously selected, the interrupt will also reset the power-down functions.
SCK, MOSI, MISO-See Serial Peripheral Interface (SPI) section in the data sheet. ${ }^{1}$

CE-A positive chip-enable input. A low level at this input holds the serial interface logic in a reset state. This pin is also used for the watchdog function.
$\mathbf{V}_{\mathbf{s s}}$-The negative power-supply pin that is connected to ground.
PSE-Power-supply enable output pin. This pin is used to control power to the system. The pin is set high when:

1. $\mathrm{V}_{\text {sys }}$ rises above the $\mathrm{V}_{\text {Batt }}$ voltage after $\mathrm{V}_{\text {SYS }}$ was placed low by a system failure.
2. An interrupt occurs.
3. A power-on reset (if $\mathrm{V}_{\mathrm{sys}}$ is a logic high).

The PSE pin is set low by writing a high into bit 6 (powerdown bit) in the Interrupt Control Register.
$\overline{\text { POR-Power-on reset. A Schmitt-trigger input that gener- }}$ ates a power-on internal reset signal using an external R-C network. Both control registers and frequency dividers for the oscillator and line input are reset. The status register is reset except for the first time up bit (B4), which is set. Single supply or battery back-up operation is selected at the end of POR.

LINE-This input is used for two functions. The first function utilizes the input signal as the frequency source for the timekeeping counters. This function is selected by setting bit 6 in the Clock Control Register. The second function enables the line input to sense a power failure. Threshold detectors operating above and below $V_{D D}$ sense an ac voltage loss. Bit 5 must be set to "1" in the Interrupt Control Register and crystal or external clock source operation is required. Bit 6 in the Clock Control Register must be low to select XTAL operation.
$\mathbf{V}_{\mathbf{s y s}}$-This input is connected to the system voltage. After the CPU initiates power down by setting bit 6 in the Interrupt Control Register to " 1 ", the level on this pin will terminate power down in the battery back-up mode if it rises about 0.7 volt above the level at the $\mathrm{V}_{\text {Batt }}$ input pin after previously falling below $\mathrm{V}_{\text {batt }}+0.7$ volt. When power down is terminated, the PSE pin will return high and the Clock Output will be enabled. The $\overline{\text { CPUR }}$ output pin will also return high. The logic level present at this pin at the end of $\overline{\text { POR }}$ determines the CDP68HC68T1's operating mode.
$\mathbf{V}_{\text {BATT }}$-The oscillator power source. The positive terminal of the battery should be connected to this pin. When the level on the $\mathrm{V}_{\text {Sys }}$ pin falls below $\mathrm{V}_{\text {batt }}+0.7$ volt, the $\mathrm{V}_{\text {batt }}$ pin will be internally connected to the $V_{D D}$ pin. When the voltage on $\mathrm{V}_{\text {sys }}$ rises a threshold ( 0.7 V ) above the voltage on $\mathrm{V}_{\text {batr }}$, the connection from $V_{\text {batt }}$ to the $V_{D D}$ pin is opened. When the "LINE" input is used as the frequency source, $V_{\text {batt }}$ may be tied to $V_{D D}$ or $V_{S s}$. The "XTAL IN" pin must be at $V_{\text {ss }}$ if $V_{\text {batt }}$ is at $V_{\text {Ss }}$. If $V_{\text {BATT }}$ is connected to $V_{D D}$, the "XTAL IN" pin can be tied to $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$.

XTAL IN, XTAL OUT-These pins are connected to a $32,768-\mathrm{Hz}, 1.048576-\mathrm{MHz}, 2.097152-\mathrm{MHz}$ or $4.194304-\mathrm{MHz}$ crystal. If an external clock is used, it should be connected to "XTAL IN" with "XTAL OUT" left open.
$\mathbf{V}_{\mathrm{DD}}$-The positive power-supply pin.

## Appendix B - Bit-Bang Software for a CDP6805 System Interface Using Four I/O Pins



Using I/O lines to simulate SPI BUS. Program writes and then reads 55 H at RAM location 00. EQUATES

| PB | EQU \$ 01 | Port B |
| :---: | :---: | :---: |
| INIT. | EQU \$ 05 | Port B Data direction register |
|  |  |  |
|  | CLR PB |  |
|  | LDA \# \$ 07 |  |
|  | STA PBDDR | Set bits 0, 1 \& 2 Port B as outputs |
| WRITE | BSET 0, PB | Enable T1 |
|  | LDA \# \$ 80 | Address/control for write to loc. 00 |
|  | JSR SEND | Jump to subroutine |
|  | LDA \# \$ 55 | Send data |
|  | JSR SEND |  |
|  | BCLR 0, PC | Disable T1 |
|  | JMP READ |  |
| SEND | LDX \# \$ 08 | Count bits |
| NEXT | ROLA | Rotate bits into carry position |
|  | BCC ZERO | Branch if carry clear |
|  | BSET 2, PB | Data bit $=1$ |
|  | BRA CLOCK |  |
| ZERO | BCLR 2, PB | Data bit $=0$ |
| CLOCK | BSET 1, PB | Pulse clock |
|  | BLLR 1, PB |  |
|  | DEC $X$ |  |
|  | BNE NEXT | Check count |
|  | RTS | Return from subroutine |
| READ | BSET 0, PB | Enable T1 |
|  | LDA \# \$ 00 | Add/control word read loc. 00 |
|  | JSR SEND |  |
|  | LDX \# \$ 08 | Count clocks |
| PULSE | BSET 1, PB | Puise clock |
|  | BCLR1, PB |  |
|  | BRSET 3, PB, SHIFT | Read data bit into carry |
| SHIFT | ROLA | Rotate carry bit into accumulator |
|  | DEC X | Check Count |
|  | BNE PULSE |  |
|  | END |  |

## Appendix C - Software Needed by Some MPUs To Access the CDP68HC68T1



92Cs-42438

Write and read data to T1's control register, address 31 H using SPI BUS.

| EQUATES | EQU PA \$ 00 <br> EQU PADDR \$ 04 <br> EQU SPICR \$ 0 A <br> EQU SPIST \$ 0 B <br> EQU SPIDA \$ 0 C | Port A data register <br> Port A data direction register <br> SPI control register <br> SPI status register <br> SPI data register |
| :---: | :---: | :---: |
| INIT | $\begin{aligned} & \text { LDA \# \$ } 01 \\ & \text { STA PADDR } \\ & \text { LDA \# \$ } 00 \\ & \text { STA PA } \\ & \text { LDA \# \$ } 5 \mathrm{C} \\ & \text { STA SPICR } \end{aligned}$ | Load C4 SPI control register Configure SPI, CPHA must $=$ " 1 " |
| WRITE | BSET 0, PA LDA \# \$ B 1 STA SPIDA JSR SPIF LDA \# \$ B 0 <br> STA SPIDA JSR SPIF BCLR 0, PA | Enable T1 <br> Add/control, write control register <br> Jump to data transfer complete subroutine Configure T1, select $32+\mathrm{kHz}$ crystal Operation, clock out signal = crystal freq. <br> Disable T1 |
| READ | BSET 0, PA LDA \# \$ 31 STA SPIDA JSR SPIF STA SPIDA JSR SPIF | Enable T1 <br> Add/control for T1 control register <br> Dummy write to create clocks |
|  | $\begin{gathered} \text { BCLR 0, PA } \\ \vdots \\ \vdots \end{gathered}$ | Multiple reads can be done here Disable T1 |
| SPIF | BRCLR7, SPIST, SPIF <br> LDA SPIDA <br> RTS <br> END | Wait for complete transfer indication Clear SPIF bit, load acc. <br> Return from subroutine |

## COO5 Micmoonficillers

## PACKAGING

PAGEOPERATING AND HANDLING CONSIDERATIONS ..... 8-3
CMOS INTEGRATED CIRCUITS ..... 8-3
GENERAL CONSIDERATIONS ..... 8-3
CMOS DESIGN CONSIDERATIONS ..... 8-5
OPERATING RULES ..... 8-7
HANDLING RULES ..... 8-7
PACKAGE OUTLINES ..... 8-8

## Operating And Handling Considerations

## CMOS Integrated Circuits

This is a summary of important operating recommendations and precautions which should be followed in the interest of maintaining the high standards of performance of solid state devices.

The design flexibility provided by these devices makes possible their use in a broad range of applications and under many different operating conditions. When incorporating these devices in equipment, therefore, designers should anticipate the rare possibility of device failure and make certain that no safety hazard would result from such an occurrence.

## Absolute Maximum Ratings

The published ratings of the devices are based on the Absolute Maximum Rating System, which is defined by the following industry standard (JEDEC) statement:
Absolute Maximum Ratings are limiting values of operating and environmental conditions applicable to any electron device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

The device manufacturer chooses these values to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in device characteristics.

The equipment manufacturer should design so that initially and throughout life no absolute maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in device characteristics.

It is recommended that equipment manufacturers consult their local Sales Office whenever device applications involve unusual electrical, mechanical or environmental operating conditions.

## General Considerations

In general, with any application where devices are operated at voltages which may be dangerous to personnel, suitable precautionary measures should be taken to prevent direct contact with these devices.

The metal shells of some solid state devices such as the TO-5 style package often used for integrated circuits usually has the substrate or most negative supply voltage connected to the case. Therefore, consideration should be given to the possibility of shock hazard if the shells are to operate at voltages appreciably above or below ground potential.
Devices should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the devices.
In common with many electronic components, solid state devices should be operated and tested in circuits which have reasonable values of current limiting resistance, or
other forms of effective current overload protection. Failure to observe these precautions can cause excessive internal heating of the device and result in destruction and/or possible shattering of the enclosure.

The small size of most solid state products provides obvious advantages to the designers of electronic equipment. However, it should be recognized that these compact devices usually provide only relatively small insulation area between adjacent leads and the device package. When these devices are used in moist or contaminated atmospheres, therefore, supplemental protection must be provided to prevent the development of electrical conductive paths across the relatively small insulating surfaces.

## Thermal Considerations

The maximum allowable power dissipation in a solid state device is limited by the junction temperature. An important factor in assuring that the junction temperature remains below the specified maximum value is the ability of the associated thermal circuit to conduct heat away from the device.

When a solid state device is operated in free air, without a heat sink, the steady state thermal circuit is defined by the junction-to-free air thermal resistance given in the published data for the device. Thermal considerations require that a free flow of air around the device is always present and that the power dissipation be maintained below the level which would cause the junction temperature to rise above the maximum rating at the worst case ambient temperature.

## Electrostatic Voltage Discharge Considerations

Electrostatic voltage discharge of sufficient energy can damage any solid state device. These electrical potentials can be significantly reduced during handling or testing by following industry accepted practices which include:

- Properly grounded equipment, workstations, operators and handlers
- The use of air ionizers
- Control of ambient humidity
- Device storage and transportation in a charge dissipative medium such as 'Eccosorb" LD26' or equivalent


## Mounting

Integrated circuits are normally supplied with tin/lead dipped leads to facilitate soldering into circuit boards.

When integrated circuits are welded onto printed circuit boards or equipment, the presence of moisture between the closely spaced terminals can result in conductive paths that may impair device performance in high impedance applications. It is therefore recommended that conformal coatings or potting be provided as an added measure of protection against moisture penetration.
In any method of mounting integrated circuits which involves bending or forming of the device leads, it is extremely important that the lead be supported and clamped between the bend and the package seal, and that bending be done with care to avoid damage to lead plating. In no case should the radius of the bend be less than the
diameter of the lead, or in the case of rectangular leads, such as those used in the 14 lead and 16 lead flat packages, less than the lead thickness. When solder dipped leads are formed, they must be reflowed or redipped within 40 mils of the package body. It is also extremely important that the ends of the bent leads be straight to assure proper insertion through the holes in the printed circuit board.

Many semiconductor products are available in surface mounted packages which enable the user to mount these devices directly on the surface of a circuit board. Unlike conventional dual-in-line (DIP) leaded packages which require through holes for insertion, surface mounted packages are soldered to a series of pads on a circuit board using a variety of acceptable techniques such as vapor phase or infrared reflow. This series of pads, commonly called a footprint, matches the lead or contact outline of the package(s) being used.

## Recommended Lead Forming Practices

## DIC Packages

The leads on dual-in-line CERDIP or dual-in-line Sidebrazed packages are not intended to be bent or formed. No further lead forming is recommended.

## Flat Packages

Many flat packages, including some quad flat packages, are provided to users with the leads in a horizontal plane.

Since users form leads into many configurations, these relatively thin leaded devices require a certain amount of care to avoid any handling which would affect the suitability of these leads.

Taking guidance from Mil-Std-4544, the following is recommended when bending leads:
a. The bend radius must exceed twice the lead thickness
b. Always start the bending 0.015 inches or more away from the device body to protect body-to-lead adherence, and body hermeticity
c. Bend leads 85 degrees maximum to provide a strong fixed position condition
d. Use roller type die when forming gold plated leads to minimize surface scouring
e. Provide a minimum surface contact length of 2 times the lead width
f. Leads should be cleaned of any bending tool lubricants to enhance solderability

## Cleaning After Mounting

A wide variety of chemicals and solvents is available for fluxing, degreasing, and flux removal. Care must be exercised in the selection of materials, such that from a reliability standpoint, there is no adverse effect on component life. A major contributor affecting device reliability is the chemical reaction of chloride with the aluminum metallization of the die. Eventually this etching process will result in electrical open circuits. The mechanism is defined as Electrolytic Metal Attack (EMA) and is accelerated in a moisture environment. Cleaning and fluxing compounds free of chloride will therefore maximize device life. Chloride is defined as the dissociated ion, which is soluable in water, as contrasted to the water insoluble organic chlorine of
compounds such as perchloroethylene and trichloroethane. It is, of course, impractical to evaluate the long term effect on semiconductor life of all chemicals which are marketed under a variety of brand names.

The choice of fluxes for electronic applications should be restricted to rosin types R, RMA, RA and water soluble organic acid, OA, formulations. Inorganic acid fluxes should not be used as they can attack the internal metallization of the semiconductor. As stated above, it is further recommended, where applicable, that nonhalide type fluxes be used for improved device reliability. Some examples of acceptable fluxes are:
A. Rosin Types (RA):

- Alpha 711
- Alpha 809 foam flux
- Alpha 811 foam flux
- Alpha 815 foam flux
- Alpha TL33M halide free
B. Water Soluable Organic Acid (OA) Types, Halide Free:
- Blackstone 1452
- Kenco 183
- Alpha 260 HF and 265 HF

Since circuit boards can fall into several categories, such as single sided, double sided with plated through holes and densely populated multilayer types, it must be stressed that the manufacturer's recommendation be considered when choosing the proper flux for the process being used.

Flux cleaning and/or degreasing is necessary to assure that the final soldered assembly is free of contaminating soils. The choice of the cleaning system is relative to the soil being removed. Water based cleaners are generally used to remove polar soils, such as rosin activators, organic acid residues, and finger salts. Solvent cleaners are chosen for removal or organic (nonpolar) contaminants, which include rosins, oils and greases. Cleaning methods can incorporate immersion (with or without ultrasonics), brushing and spraying. The choice of cleaner should be based on affinity for the contaminant, ability to thoroughly wet parts, and compatibility with components. It should also be safe to use.

Solvent cleaners are generally divided into two classes: chlorinated and fluorinated. These can be used for cleaning rosin activated (RA) fluxes: The chlorinated solvents are more aggressive and care must be taken to assure there is no damage to components or substrate. This type solvent should not be used with silicon encapsulated transistors as the solvent will tend to dissolve the plastic. The use of chlorinated solvents must be closely monitored because of a breakdown to form acid components in the presence of moisture. The solvent should be checked regularly and discarded when acid levels exceed manufacturer's guidelines. Fluorinated solvents are normally blends of trifluorotrichloroethane with other solvents, such as methanol, ethanol, isopropanol, acetone, methylene chloride, or chloroform. These solvents can be purchased under trade names as Freon TE, TE35, TP35, Frigen 113 TR-M, Haltron 113 MOM and Flugene 113 MA. Fluorinated systems are milder acting and are used in vapor degreasing systems at the boiling point of the solvent mixture.

The solvents may be used for a maximum of 4 hours at $+25^{\circ} \mathrm{C}$ or for a maximum of 1 hour at $+50^{\circ} \mathrm{C}$.

Rosin fluxes can be removed by either solvent or aqueous cleaners. The water systems contain an additive that reacts with the rosin acids to convert the acids to a water soluable biodegradable soap. Water soluble organic acid fluxes may require the use of a neutralizer to accerate the solubility of the acid residues and neutralize any residues that may remain. Alcohols are acceptable solvents for rosin based flux removal; but because of flammability concerns, the fluorinated alcohol blends are preferred. Examples of suitable alcohols are methanol, isopropanol and special denatured ethyl alcohols, such as SDA1, SDA30, SDA34 and SDA44.
If the completed assembly is to be encapsulated, the effect on the molded plastic transistor must be studied from both a chemical and physical standpoint.

## CMOS Design Considerations

## ESD (Electrostatic Discharge)

Since the introduction of MOS, manufacturers have searched for effective and safe ways of handling this voltage sensitive device. High input impedance of CMOS, coupled with gate oxide breakdown characteristics, result in susceptibility to electrostatic charge damage.
Figure 1 shows a cross section of silicon gate MOS structure. Note the very thin oxide layer ( $\approx 300$ to 500A) present under the gate material. Actual breakdown voltage for this insulating layer ranges from 30 V to 50 V .
Handling equipment and personnel, by simply moving, can generate in excess of 10 kV of static potential in a low humidity environment. Thus, static voltages, in magnitudes sufficient to damage delicate MOS input gate structures, are generated in most handling environments.
A failure occurs when a voltage of sufficient magnitude is applied across the gate oxide causing it to breakdown and destruct. Molten material then flows into the void creating a short from the gate to the underlying silicon. Such shorts occur either at a discontinuity in doping concentration, or at a defect site in the thin oxide. If no problems appear in the oxide, breakdown would most likely occur at gate/source, or gate/drain intersection coincidence due to the doping concentration gradient.
Noncatastrophic degradation may result due to overstressing a CMOS input. Sometimes an input may be


FIGURE 1. SILICON GATE PFET STRUCTURE CROSS SECTION THE HEAVILY DOPED SOURCE AND DRAIN REGION IS SHOWN. THEY ARE SEPARATED BY A NARROW GAP OVER WHICH LIES A THIN GATE OXIDE AND GATE MATERIAL.

$$
\text { * } 1 \mathrm{~A}\left(\text { Angstrom }=10^{-8} \mathrm{~cm}\right)
$$

damaged, but not shorted. Most of these failures relate to damage of the protection network, not the gate, and show up as increased input leakage.

## Voltage Limiting Input Protection

During the evolution of monolithic MOS, manufacturers developed various protection mechanisms that are an integral part of the circuit. However, several of these earlier techniques have been replaced by improved methods now in use. The object of most of these schemes is to prevent damage to input gate structures by limiting applied voltages.
Recent CMOS designs employ a dual diode concept in their input protection networks. Figure 2 illustrates such a protection circuit.
One characteristic of junction isolated CMOS protection circuits is the $\approx 200 \Omega$ current limiting resistor. Cross sectional area of the metallization leading to the resistor, and the area of the resistor are, therefore, designed to absorb discharge energy without sustaining permanent damage. This dual diode protection has proved very effective and is the most commonly used method in production today.

## Harris Input Gate Protection

To protect input device gates against destructive overstress by static electricity accumulating during handling and insertion of CMOS products, circuit protection is provided on all inputs. The general configuration of this protection circuit is shown in Figure 2.

Both diodes to the $V_{D D}$ and $V_{S S}$ lines have breakdown voltages averaging between 35 V and 40 V . Excessive static charge accumulated on the input pin is thus effectively discharged through these diodes which limit the voltage applied from gate to drain and source. The $200 \Omega$ resistor


FIGURE 2. JUNCTION ISOLATED DUAL DIODE PROTECTION NETWORKS ARE MOST COMMONLY USED IN TODAY'S CMOS CIRCUITS

NOTE: For CMOS, $V_{D D}$ is most positive; $V_{S S}$ is most negative
provides current limiting during discharge. Depending on the polarity of the input static charge and on which of the supply pins are grounded, the protective diodes may either conduct in the forward direction or breakdown in the reverse direction.

There are two trade-offs to consider when fabricating an input protection scheme, namely effectiveness of the overvoltage protection and performance of the overall circuit. It is obvious that increasing the series resistance and capacitance at an input limits current and this, in turn, increases the input protection's ability to absorb the shock of a static discharge. However, such an approach to protection can have a significant effect on circuit speed and input leakage. The input protection selected must therefore provide a useful performance level and adequate static charge protection.

Commonly used MOS input protection circuits all have basic characteristics that limit their effectiveness. The zener diodes, or forward biased pn junctions, employed have finite turn on times too long to be effective for fast rise time conditions. A static discharge of 1.5 kV into a MOS input may bring the gate past its breakdown level before the protection diodes or zener becomes conductive.

Actual turn on times of zeners and pn diodes are difficult to determine. It is estimated that they are a few nanoseconds and a few tens of picoseconds, respectively. A low impedance static source can easily produce rise times equal to or faster than these turn on times. Obviously, the input time constant required to delay buildup of voltage at the gate must be much higher for zener diodes or other schemes having longer turn on times.

Consider an example. Figure 3 shows a test circuit that simulates the discharge of a 1.5 kV static charge into a CMOS input. Body capacitance and resistance of the average person is represented by a 100 pF capacitor through $1.5 \mathrm{k} \Omega$. Switch A is initially closed, charging 100 pF to 1.5 kV with switch B open. Switch A is opened, then B is closed, starting the discharge. With the $1.5 \mathrm{k} \Omega \times 5 \mathrm{pF}$ time constant to limit the charge rate at the DUT input, it would take approximately 350ps to charge to 70 V above $\mathrm{V}_{\mathrm{DD}}$. Diode turn on time is much shorter than 350ps, hence the gate node would be clamped before any damage could be sustained.


FIGURE 3. INPUT PROTECTION NETWORK TEST SETUP ILLUSTRATES HOW DIODE CLAMPING PREVENTS EXCESSIVE VOLTAGES FROM DAMAGING THE CMOS DEVICE.

## The Forward Bias Phenomenon

Monolithic CMOS integrated circuits employ a single crystal silicon wafer into which FET sources and drains are implanted. For complex functions many thousands of transistors may be required and each must be electrically isolated for proper operation.
Junction techniques are commonly used to provide the required isolation each switching node operating reverse biased to its respective substrate material. Additionally, as previously mentioned, protection diodes are provided to prevent static charge related damage where inputs interface to package pins. Forward biasing any of these junctions with or without power applied may result in malfunction, parametric degradation, or damage to the circuit.

High currents resulting from an excessive forward bias can cause severe overheating localized to the area of a junction. Damage to the silicon, overlying oxide and metallization can result.

## Bipolar Parasitics

Care must always be exercised not to forward bias junctions from input or output pads.

A complex and potential defect phenomenon is the interaction of a npn/pnp combination a la SCR (Figure 5). Forward biasing the base emitter junction of either bipolar component can cause the pair to latch up if $\beta$ npn $\times \beta$ pnp $\geq 1$. The resultant low impedance between supply pins can cause fusing of metallization or over dissipation of the chip.
Figure 5 shows how an SCR might be formed. The $p+$ diffusion labeled INPUT is connected to aluminum metallization


FIGURE 5. IMPROPER BIASING CAN LATCH-UP THIS SCR CONFIGURATION.
Ap+ GUARD RING IS COMMONLY USED TO KILL LATERAL pnp ACTION. THIS RING IS DIFFUSED INTO THE SURFACE AT THE JUNCTION OF p- AND n- SILICON.
and bonded to a package pin. Biasing this point positive with respect to $V_{D D}$ supplies base drive to the pnp through R2. Although gain of these lateral devices is normally very low, sufficient collector current may be generated to forward bias and supply substantial base current to the vertical npn parasitic. Once the pair has been activated, each member provides the base current required to sustain the other. A latched condition will be maintained until power is removed or circuit damage disables further operation.

## Operating Rules

## Unused Inputs

All unused input leads must be connected to either the low rail (VSS, VEE or GND) or the high rail (VCC or $V_{D D}$ ), whichever is appropriate for the logic circuit involved. A floating input not only can result in faulty logic operation, but can cause the maximum rated power dissipation to be exceeded and may result in damage to the device. Inputs to these types, which are mounted on printed circuit boards that may temporarily become unterminated, should have a resistor to the high or low voltage supply rails. A useful range of values for such resistors is from 10 kilohms to 1 megohm. Pins that are I/O must have a terminating resistor.

Note: Some devices contain integrated terminating resistors

## Input Signals

Signals shall not be applied to the inputs while the device power supply is off unless the input current is limited to a steady state value of less than the absolute maximum rating. Input currents of less than the maximum rating prevent device damage; however, proper operation may be impaired as a result of current flow through structural diode junctions.

Capacitance on a CMOS input or output will result in a forward bias condition when power is turned off. This capacitance must discharge through forward biased input or output to substrate junctions as the bus voltage collapses. Excessive capacitance (thousands of pF) should be avoided as discharging the stored energy may generate excessive current densities during power-down.
Where forward biasing is inevitable, current limiting should be provided. Current should not be permitted to exceed 1 mA on any package pin excluding supply pins.

## Output Short Circuits

Shorting of outputs to the high or low supply rail can damage many of the higher output current CMOS types, such as the CD4007, CD4041, CD4049 and CD4050. In general, these types can all be safely shorted for supplies up to 5 V , but will be damaged (depending on type) at higher power supply voltages. For the CMOS HC/HCT/HCU types, outputs may be shorted to $V_{C C}(5 \mathrm{~V} \pm 10 \%)$ for 1 second maximum and only one output at a time. For cases in which a short circuited load, such as the base of a pnp or an npn bipolar transistor, is directly driven, the device output characteristics given in the published data should be consulted to determine the requirements for a safe operation below the device maximum rated output power.

## CMOS Power Supply Distribution

Power distribution should be a prime consideration in all CMOS designs. Although DC power dissipation is very low,
dynamic power (due to switching transients) can be high. High voltage and/or low temperature operation increase dynamic current transients.

A low impedance power source and supply to ground capacitance bypass will significantly reduce noise generation on signal and power line to greatly enhance system reliability.

## Decoupling

Higher speeds, faster edges and higher output drive currents cause higher frequency current transients to be imposed on ground and VDD rails of an IC. For LSI and high speed families, consideration of power supply distribution and decoupling become important. Before decoupling can be utilized for noise reduction there must be a good power supply distribution network. A good ground connection system and capacitive decoupling must be employed. Testing has shown $0.01 \mu \mathrm{~F} /$ package to be effective in filtering noise generated by most CMOS circuits.

## Handling Rules

There is no completely foolproof system of chip input protection presently in production. If static discharge is of high enough magnitude, or of sufficiently short rise time, some damage or degradation may occur. It is evident, therefore, that proper handling procedures should be adopted at all times.

Elimination of reduction of static charge can be accomplished as follows:

- Use conductive work stations. Metallic or conductive plastic tops on work benches connected to ground help eliminate static buildup.
- Ground all handling equipment.
- Ground all handling personnel with a conductive bracelet through $1 \mathrm{M} \Omega$ to ground. The $1 \mathrm{M} \Omega$ resistor will prevent injury.
- Smocks, clothing and especially shoes of certain insulating materials (notably nylon) should not be worn in areas where devices are handled. These materials, highly dielectric in nature, will hold or aid in the generation of a static charge.
- Control relative humidity to as high a level as practical. A higher level of humidity helps bleed away any static charge as it collects.
- lonized air blowers reduce charge buildup in areas where grounding is not possible or desirable.
- Devices should be in antistatic conductive carriers during all phases of transport. If antistatic carriers are used the devices and carriers should be in a static shielding bag.
- In automated handling equipment, the belts, chutes or other surfaces the leads contact should be of a conducting nature. If this is not possible, ionized air blowers may be a good alternative.

All CMOS products are shipped in antistatic packaging materials.

## Package Outlines

## Dual-In-Line Sidebrazed Ceramic

 Packages
B. 6 ( 000 (A) -.0301.76) MAXIC|AQ


(D) SUFFIX (JEDEC MS-015-AD)

18 LEAD DUAL-IN-LINE SIDEBRAZED CERAMIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. |  |
| A | . 085 | . 200 | 2.159 | 5.080 | 4 |
| $\mathrm{A}_{1}$ | . 025 | . 070 | 0.635 | 1.778 | 4 |
| B | . 015 | . 022 | 0.381 | 0.559 | 9,14 |
| $\mathrm{B}_{1}$ | . 045 | . 065 | 1.143 | 1.651 |  |
| C | . 009 | . 015 | 0.229 | 0.381 | 9 |
| D | . 800 | . 920 | 22.352 | 23.368 | 5 |
| E | . 300 | . 325 | 7.620 | 8.255 | 6 |
| $\mathrm{E}_{1}$ | . 280 | . 310 | 7.112 | 7.874 | 5 |
| e | . 100 BSC |  | 2.540 BSC |  |  |
| eA | . 300 BSC |  | 7.620 BSC |  | 6 |
| L | . 125 | . 200 | 3.175 | 5.080 | 4 |
| N | 18 |  | 18 |  | 8 |
| $Q_{1}$ | . 005 | - | 0.127 | - | 12 |
| eB | - | . 400 | - | 10.160 | 7 |
| ${ }^{9} \mathrm{C}$ | $0^{0}$ | - | $0^{0}$ | - | 7 |
| $\mathrm{S}_{1}$ | . 005 | - | 0.217 | - | 13 | NOTES:

1. Controlling Dimensions: Inch. In case of conflict between English and metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MS Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions $A, A_{1}$ and $L$ are measured with the package seated in JEDEC seating plane gauge GS-3. Dimensions $A$ includes the lid thickness, and may increase to .260 in . max. when an EPROM lid is used.
5. $\mathbf{D}$ and $E_{1}$ dimensions do not include particles (burrs and/or projections) of package material. Such particles shall not exceed $.010 \mathrm{in} .(.25 \mathrm{~mm})$ per side. Includes allowances for glass overrun and meniscus, and lid-lo-base mismatch.
6. E and $e_{A}$ are measured with the leads constrained to be perpendicular to plane C .
D) SUFFIX (JEDEC MS-015AC)

16 LEAD DUAL-IN-LINE SIDEBRAZED CERAMIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. |  |
| A | . 085 | . 200 | 2.159 | 5.080 | 4 |
| $\mathrm{A}_{1}$ | . 025 | . 070 | 0.635 | 1.778 | 4 |
| B | . 015 | . 022 | 0.381 | 0.559 | 9,14 |
| $\mathrm{B}_{1}$ | . 045 | . 065 | 1.143 | 1.651 |  |
| C | . 009 | . 015 | 0.229 | 0.381 | 9 |
| D | . 780 | . 820 | 19.812 | 20.828 | 5 |
| E | . 300 | . 325 | 7.620 | 8.255 | 6 |
| $E_{1}$ | . 280 | . 310 | 7.112 | 7.874 | 5 |
| e | . 100 BSC |  | 2.540 BSC |  |  |
| ${ }^{\text {e }}$ | . 300 BSC |  | 7.620 BSC |  | 6 |
| L | . 125 | . 200 | 3.175 | 5.080 | 4 |
| N | 16 |  | 16 |  | 8 |
| Q1 | . 005 | - | 0.127 | - | 12 |
| $\mathrm{e}_{\mathrm{B}}$ | - | . 400 | - | 10.160 | 7 |
| ${ }^{\text {c }} \mathrm{C}$ | $0^{0}$ | - | $0^{0}$ | - | 7 |
| $\mathrm{S}_{1}$ | . 005 | - | 0.127 | - | 13 |

(D) SUFFIX (JEDEC MS-015-AF)

22 LEAD DUAL-IN-LINE SIDEBRAZED CERAMIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. |  |
| A | . 085 | . 200 | 2.159 | 5.080 | 4 |
| $\mathrm{A}_{1}$ | . 025 | . 070 | 0.635 | 1.778 | 4 |
| B | . 015 | . 022 | 0.381 | 0.559 | 9,14 |
| $\mathrm{B}_{1}$ | . 045 | . 065 | 1.143 | 1.651 |  |
| C | . 009 | . 015 | 0.229 | 0.381 | 9 |
| D | 1.080 | 1.120 | 27.432 | 28.448 | 5 |
| E | . 300 | . 325 | 7.620 | 8.255 | 6 |
| $E_{1}$ | . 280 | . 310 | 7.112 | 7.874 | 5 |
| $\theta$ | . 100 BSC |  | 2.540 BSC |  |  |
| eA | . 300 BSC |  | 7.620 BSC |  | 6 |
| L | . 125 | . 200 | 3.175 | 5.080 | 4 |
| N | 22 |  | 22 |  | 8 |
| Q1 | . 005 | - | 0.127 | - | 12 |
| ${ }^{\text {eB }}$ | - | . 400 | - | 10.160 | 7 |
| ${ }^{e} \mathrm{C}$ | 00 | - | 00 | - | 7 |
| $\mathrm{S}_{1}$ | . 005 | - | 0.127 | - | 13 |

7. $e_{B}$ and ${ }^{e_{C}}$ are measured at the lead tips with the leads unconstrained.
8. $N$ is the maximum number of terminal leads.
9. Maximum lead thickness includes all lead finishes. Minimum base material shall be .009 inches thick.
10. Any raised irregularity on the top surface (step, mass, etc.) shall be symmetrical about the lateral and longitudinal package centerlines.
11. Maximum fillet, including solder coat, if any.
12. Measured from the top of the ceramic body to the nearest metallization or lead.
13. Measured from the end of the ceramic body to the nearest metallization or lead.
14. Add 2 mils to this dimension when solder DIP finish applies.

## Dual-In-Line Sidebrazed Ceramic Packages



8 . $\Phi$ ( 000 © -0301.76 ) MAX [C]A ©
8 (.04011.02)बC|A(1)BG -010(0.25) बC

(D) SUFFIX (JEDEC MS-015-CB)

28 LEAD DUAL-IN-LINE SIDEBRAZED CERAMIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX |  |
| A | . 085 | . 200 | 2.159 | 5.080 | 4 |
| $\mathrm{A}_{1}$ | . 025 | . 070 | 0.635 | 1.778 | 4 |
| B | . 015 | . 022 | 0.381 | 0.559 | 9,14 |
| $\mathrm{B}_{1}$ | . 045 | . 065 | 1.143 | 1.651 |  |
| C | . 009 | . 015 | 0.229 | 0.381 | 9 |
| D | 1.380 | 1.420 | 35.052 | 36.068 | 5 |
| E | . 600 | . 625 | 15.240 | 15.875 | 6 |
| $E_{1}$ | . 580 | . 610 | 14.732 | 15.494 | 5 |
| e | . 100 BSC |  | 2.540 BSC |  |  |
| eA | . 600 BSC |  | 15.240 BSC |  | 6 |
| L | . 125 | . 200 | 3.175 | 5.080 | 4 |
| N | 28 |  | 28 |  | 8 |
| $Q_{1}$ | . 005 | - | 0.127 | - | 12 |
| $e_{B}$ | - | . 700 | - | 17.780 | 7 |
| ${ }^{e} \mathrm{C}$ | $0^{0}$ | - | $0^{0}$ | - | 7 |
| $\mathrm{S}_{1}$ | . 005 | - | 0.127 | - | 13 |

NOTES:

1. Controlling Dimensions: Inch. In case of conflict between English and metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MS Series Symbol List" in Section 2.2 of Publication No. 95
4. Dimensions $A, A_{1}$ and $L$ are measured with the package seated in JEDEC seating plane gauge GS-3. Dimensions $A$ includes the lid thickness, and may increase to .260 in . max. when an EPROM lid is used.
5. D and $\mathrm{E}_{1}$ dimensions do not include particles (burrs and/or projections) of package material. Such particles shall not exceed .010 in . (. 25 mm ) per side. Includes allowances for glass overrun and meniscus, and lid-to-base mismatch.
6. E and $\mathrm{e}_{\mathrm{A}}$ are measured with the leads constrained to be perpendicular to plane $C$.
(D) SUFFIX (JEDEC MS-015BC) 24 LEAD DUAL-IN-LINE SIDEBRAZED CERAMIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. |  |
| A | . 085 | . 200 | 2.159 | 5.080 | 4 |
| $\mathrm{A}_{1}$ | . 025 | . 070 | 0.635 | 1.778 | 4 |
| B | . 015 | . 022 | 0.381 | 0.559 | 9,14 |
| $\mathrm{B}_{1}$ | . 045 | . 065 | 1.143 | 1.651 |  |
| C | . 009 | . 015 | 0.229 | 0.381 | 9 |
| D | 1.180 | 1.220 | 29.972 | 30.988 | 5 |
| E | . 400 | . 425 | 10.160 | 10.795 | 6 |
| $\mathrm{E}_{1}$ | . 380 | . 410 | 9.652 | 10.414 | 5 |
| e |  | SC | 2.5 | BSC |  |
| $\mathrm{e}_{\mathrm{A}}$ |  | SC | 10.1 | BSC | 6 |
| L | . 125 | . 200 | 3.175 | 5.080 | 4 |
| N |  |  |  |  | 8 |
| Q | . 005 | - | 0.127 | - | 12 |
| ${ }^{\text {e }}$ | - | . 500 | - | 12.700 | 7 |
| ${ }^{e} \mathrm{C}$ | $0^{\circ}$ | - | 00 | - | 7 |
| $\mathrm{S}_{1}$ | . 005 | - | 0.127 | - | 13 |

(D) SUFFIX (JEDEC MS-015-CE)

40 LEAD DUAL-IN-LINE SIDEBRAZED CERAMIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX |  |
| A | . 085 | . 200 | 2.159 | 5.080 | 4 |
| $\mathrm{A}_{1}$ | . 025 | . 070 | 0.635 | 1.778 | 4 |
| B | . 015 | . 022 | 0.381 | 0.559 | 9,14 |
| $\mathrm{B}_{1}$ | . 045 | . 065 | 1.143 | 1.651 |  |
| C | . 009 | . 015 | 0.229 | 0.381 | 9 |
| D | 1.980 | 2.020 | 50.292 | 51.308 | 5 |
| E | . 600 | . 625 | 15.240 | 15.875 | 6 |
| $\mathrm{E}_{1}$ | . 580 | . 610 | 14.732 | 15.494 | 5 |
| e |  | SC | 2.5 | BSC |  |
| eA |  | SC | 15.2 | BSC | 6 |
| L | . 125 | . 200 | 3.175 | 5.080 | 4 |
| N |  |  |  |  | 8 |
| $Q_{1}$ | . 005 | - | 0.127 | - | 12 |
| $\mathrm{e}_{\mathrm{B}}$ | - | . 700 | - | 17.780 | 7 |
| ${ }^{\text {e }}$ C | $0^{0}$ | - | $0^{0}$ | - | 7 |
| $\mathrm{S}_{1}$ | . 005 | - | 0.127 | - | 13 |

7. $e_{B}$ and $e_{C}$ are measured at the lead tips with the leads unconstrained.
8. N is the maximum number of terminal leads.
9. Maximum lead thickness includes all lead finishes. Minimum base material shall be .009 inches thick.
10. Any raised irregularity on the top surface (step, mass, etc.) shall be symmetrical about the lateral and longitudinal package centerlines.
11. Maximum fillet, including solder coat, if any.
12. Measured from the top of the ceramic body to the nearest metallization or lead.
13. Measured from the end of the ceramic body to the nearest metallization or lead.
14. Add 2 mils to this dimension when solder DIP finish applies.

## Dual-In-Line Plastic Packages



FIGURE 2

(E) SUFFIX (JEDEC MS-001-AC) 14 LEAD DUAL-IN-LINE PLASTIC PACKAGE

|  | INCHES |  | MILLIMETERS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. |  |  |  |  |  |  |
| A | - | 0.210 | - | 5.33 | 4 |  |  |  |  |  |
| A1 | 0.015 | - | 0.39 | - | 4 |  |  |  |  |  |
| A2 | 0.115 | 0.195 | 2.93 | 4.95 |  |  |  |  |  |  |
| B | 0.014 | 0.022 | 0.356 | 0.558 |  |  |  |  |  |  |
| B1 | 0.045 | 0.070 | 1.15 | 1.77 | 9 |  |  |  |  |  |
| C | 0.008 | 0.015 | 0.204 | 0.381 |  |  |  |  |  |  |
| D | 0.725 | 0.795 | 18.42 | 20.19 | 5 |  |  |  |  |  |
| D1 | 0.005 | - | 0.13 | - |  |  |  |  |  |  |
| E | 0.300 | 0.325 | 7.62 | 8.25 | 6 |  |  |  |  |  |
| E1 | 0.240 | 0.280 | 6.10 | 7.11 | 5 |  |  |  |  |  |
| e | 0.100 BSC | 2.54 BSC |  |  |  |  |  |  |  |  |
| eA | 0.300 BSC | 7.62 | BSC | 6 |  |  |  |  |  |  |
| eB | - | 0.430 | - | 10.92 | 7 |  |  |  |  |  |
| L | 0.115 | 0.160 | 2.93 | 4.06 | 4 |  |  |  |  |  |
| N | 14 |  |  |  |  |  |  |  | 14 | 8 |

## NOTES:

1. Controlling Dimensions: $\operatorname{INCH}$

In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI $\mathrm{Y} 14.5 \mathrm{M}-1982$.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95
4. Dimensions $A, A 1$ and $L$ are measured with the package seated in JEDEC seating plane gauge GS-3.
(E) SUFFIX (JEDEC MS-001-AB)

8 LEAD DUAL-IN-LINE PLASTIC PACKAGE

|  | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. |  |
| A | - | 0.210 | - | 5.33 | 4 |
| A1 | 0.015 | - | 0.39 | - | 4 |
| A2 | 0.115 | 0.195 | 2.93 | 4.95 |  |
| B | 0.014 | 0.022 | 0.356 | 0.558 |  |
| B1 | 0.045 | 0.070 | 1.15 | 1.77 | 9 |
| C | 0.008 | 0.015 | 0.204 | 0.381 |  |
| D | 0.348 | 0.430 | 8.84 | 10.92 | 5 |
| D1 | 0.005 | - | 0.13 | - |  |
| E | 0.300 | 0.325 | 7.62 | 8.25 | 6 |
| E1 | 0.240 | 0.280 | 6.10 | 7.11 | 5 |
| e | 0.100 | BSC | 2.54 BSC |  |  |
| eA | 0.300 BSC |  | 7.62 BSC |  | 6 |
| $e_{B}$ | - | 0.430 | - | 10.92 | 7 |
| L | 0.115 | 0.160 | 2.93 | 4.06 | 4 |
| N | 8 |  |  | 8 |  |

(E) SUFFIX (JEDEC MS-001-AA)

16 LEAD DUAL-IN-LINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. |  |
| A | - | 0.210 | - | 5.33 | 4 |
| A1 | 0.015 | - | 0.39 | - | 4 |
| A2 | 0.115 | 0.195 | 2.93 | 4.95 |  |
| B | 0.014 | 0.022 | 0.356 | 0.558 |  |
| B1 | 0.045 | 0.070 | 1.15 | 1.77 | 9 |
| C | 0.008 | 0.015 | 0.204 | 0.381 |  |
| D | 0.745 | 0.840 | 18.93 | 21.33 | 5 |
| D1 | 0.005 | - | 0.13 | - |  |
| E | 0.300 | 0.325 | 7.62 | 8.25 | 6 |
| E1 | 0.240 | 0.280 | 6.10 | 7.11 | 5 |
| e | 0.1 | SC | 2.5 | SC |  |
| eA | 0.3 | SC |  | SC | 6 |
| eB | - | 0.430 | - | 10.92 | 7 |
| L | 0.115 | 0.160 | 2.93 | 4.06 | 4 |
| N | 16 |  | 16 |  | 8 |

5. D and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010 inch ( 0.25 mm ).
6. $E$ and $e_{A}$ are measured with the leads constrained to be perpendicular to plane $C$.
7. $e_{B}$ and $e_{C}$ are measured at the lead tips with the leads unconstrained. eC must be zero or greater.
8. $N$ is the maximum number of terminal positions.
9. Corner leads (1, N, N/2 and N/2 +1) may be configured as shown in Figure 2.


FIGURE 1

NOTES:

1. Controlling Dimensions: INCH

In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95
4. Dimensions $A, A 1$ and $L$ are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010 inch ( 0.25 mm ).
6. $E$ and $e_{A}$ are measured with the leads constrained to be perpendicular to plane $C$.
7. $e_{B}$ and $e_{C}$ are measured at the lead tips with the leads unconstrained. eC must be zero or greater.
8. $N$ is the maximum number of terminal positions.
9. Corner leads ( $1, N, N / 2$ and $N / 2+1$ ) may be configured as shown in Figure 2.
(E) SUFFIX (JEDEC MS-001-AD)

18 LEAD DUAL-IN-LINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. |  |
| A | - | 0.210 | - | 5.33 | 4 |
| A1 | 0.015 | - | 0.39 | - | 4 |
| A2 | 0.115 | 0.195 | 2.93 | 4.95 |  |
| B | 0.014 | 0.022 | 0.356 | 0.558 |  |
| B1 | 0.045 | 0.070 | 1.15 | 1.77 | 9 |
| C | 0.008 | 0.015 | 0.204 | 0.381 |  |
| D | 0.845 | 0.925 | 21.47 | 23.49 | 5 |
| D1 | 0.005 | - | 0.13 | - |  |
| E | 0.300 | 0.325 | 7.62 | 8.25 | 6 |
| E1 | 0.240 | 0.280 | 6.10 | 7.11 | 5 |
| e | 0.100 BSC |  | 2.54 BSC |  |  |
| $e_{\text {A }}$ | 0.300 BSC |  | 7.62 BSC | 6 |  |
| $e_{B}$ | - | 0.430 | - | 10.92 | 7 |
| L | 0.115 | 0.160 | 2.93 | 4.06 | 4 |
| N | 18 |  |  | 18 |  |
| 8 |  |  |  |  |  |

(E) SUFFIX (JEDEC MS-001-AE)

20 LEAD DUAL-IN-LINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. |  |
| A | - | 0.210 | - | 5.33 | 4 |
| A1 | 0.015 | - | 0.39 | - | 4 |
| A2 | 0.115 | 0.195 | 2.93 | 4.95 |  |
| B | 0.014 | 0.022 | 0.356 | 0.558 |  |
| B1 | 0.045 | 0.070 | 1.15 | 1.77 | 9 |
| C | 0.008 | 0.015 | 0.204 | 0.381 |  |
| D | 0.925 | 1.060 | 23.5 | 26.9 | 5 |
| D1 | 0.005 | - | 0.13 | - |  |
| E | 0.300 | 0.325 | 7.62 | 8.25 | 6 |
| E1 | 0.240 | 0.280 | 6.10 | 7.11 | 5 |
| $\theta$ | 0.10 | BSC | 2.54 | SC |  |
| ${ }^{2}$ | 0.30 | BSC | 7.62 | SC | 6 |
| $e_{B}$ | - | 0.430 | - | 10.92 | 7 |
| L | 0.115 | 0.160 | 2.93 | 4.06 | 4 |
| N | 20 |  | 20 |  | 8 |

Dual-In-Line Plastic Packages

(E) SUFFIX (JEDEC MS-011-AA)

24 LEAD DUAL-IN-LINE PLASTIC PACKAGE

|  | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. |  |
| A | - | 0.250 | - | 6.35 | 4 |
| A1 | 0.015 | - | 0.39 | - | 4 |
| A2 | 0.125 | 0.195 | 3.18 | 4.95 |  |
| B | 0.014 | 0.022 | 0.356 | 0.558 |  |
| B1 | 0.030 | 0.070 | 0.77 | 1.77 | 9 |
| C | 0.008 | 0.015 | 0.204 | 0.381 |  |
| D | 1.150 | 1.290 | 29.3 | 32.7 | 5 |
| D1 | 0.005 | - | 0.13 | - |  |
| E | 0.600 | 0.625 | 15.24 | 15.87 | 6 |
| E1 | 0.485 | 0.580 | 12.32 | 14.73 | 5 |
| e | 0.100 BSC |  | 2.54 BSC |  |  |
| eA | 0.600 BSC | 15.24 BSC | 6 |  |  |
| eB | - | 0.700 | - | 17.78 | 7 |
| L | 0.115 | 0.200 | 2.93 | 5.08 | 4 |
| N |  | 24 |  | 24 | 8 |

NOTES:

1. Controlling Dimensions: $\mathbb{N C H}$

In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and iolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95
4. Dimensions $A, A 1$ and $L$ are measured with the package seated in JEDEC seating plane gauge GS-3.
(E) SUFFIX (JEDEC MS-010-AA)

22 LEAD DUAL-IN-LINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | millimeters |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. |  |
| A | - | 0.210 | - | 5.33 | 4 |
| A1 | 0.015 | - | 0.39 | - | 4 |
| A2 | 0.125 | 0.195 | 3.18 | 4.95 |  |
| B | 0.014 | 0.022 | 0.356 | 0.558 |  |
| B1 | 0.030 | 0.070 | 0.77 | 1.77 | 9 |
| C | 0.008 | 0.015 | 0.204 | 0.381 |  |
| D | 1.050 | 1.120 | 26.67 | 28.44 | 5 |
| D1 | 0.005 | - | 0.13 | - |  |
| E | 0.390 | 0.425 | 9.91 | 10.79 | 6 |
| E1 | 0.330 | 0.380 | 8.39 | 9.65 | 5 |
| e | 0.10 | BSC |  | BSC |  |
| $\mathrm{e}_{\mathrm{A}}$ | 0.40 | 3SC | 10.1 | BSC | 6 |
| $e_{B}$ | - | 0.500 | - | 12.70 | 7 |
| L | 0.115 | 0.160 | 2.93 | 4.06 | 4 |
| N | 22 |  | 22 |  | 8 |

(E) SUFFIX (JEDEC MS-011-AB) 28 LEAD DUAL-IN-LINE PLASTIC PACKAGE

|  | INCHES |  | MILLIMETERS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SYMBOL | MIN. | MAX. | MIN. |  |  |  |  |  |  |
| NOTES |  |  |  |  |  |  |  |  |  |
| A | - | 0.250 | - | 6.35 | 4 |  |  |  |  |  |
| A1 | 0.015 | - | 0.39 | - | 4 |  |  |  |  |  |
| A2 | 0.125 | 0.195 | 3.18 | 4.95 |  |  |  |  |  |  |
| B | 0.014 | 0.022 | 0.356 | 0.558 |  |  |  |  |  |  |
| B1 | 0.030 | 0.070 | 0.77 | 1.77 | 9 |  |  |  |  |  |
| C | 0.008 | 0.015 | 0.204 | 0.381 |  |  |  |  |  |  |
| D | 1.380 | 1.565 | 35.1 | 39.7 | 5 |  |  |  |  |  |
| D1 | 0.005 | - | 0.13 | - |  |  |  |  |  |  |
| E | 0.600 | 0.625 | 15.24 | 15.87 | 6 |  |  |  |  |  |
| E1 | 0.485 | 0.580 | 12.32 | 14.73 | 5 |  |  |  |  |  |
| e | 0.100 BSC | $2.548 S C$ |  |  |  |  |  |  |  |  |
| $e_{A}$ | 0.600 BSC | 45.24 BSC | 6 |  |  |  |  |  |  |  |
| eB | - | 0.700 | - | 17.78 | 7 |  |  |  |  |  |
| L | 0.115 | 0.200 | 2.93 | 5.08 | 4 |  |  |  |  |  |
| N | 28 |  |  |  |  |  |  |  | 28 | 8 |

5. D and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010 inch ( 0.25 mm ).
6. $E$ and $e_{A}$ are measured with the leads constrained to be perpendicular to plane $C$.
7. $e_{B}$ and $e_{C}$ are measured at the lead tips with the leads unconstrained. eC must be zero or greater.
8. $N$ is the maximum number of terminal positions.
9. Corner leads (1,N,N/2 and N/2 + 1) may be configured as shown in Figure 2.

## Dual-In-Line Plastic Packages



FIGURE 1

(E) SUFFIX (JEDEC MS-011-AC) 40 LEAD DUAL-IN-LINE PLASTIC PACKAGE

|  | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. |  |
| A | - | 0.250 | - | 6.35 | 4 |
| A1 | 0.015 | - | 0.39 | - | 4 |
| A2 | 0.125 | 0.195 | 3.18 | 4.95 |  |
| B | 0.014 | 0.022 | 0.356 | 0.558 |  |
| B1 | 0.030 | 0.070 | 0.77 | 1.77 | 9 |
| C | 0.008 | 0.015 | 0.204 | 0.381 |  |
| D | 1.980 | 2.095 | 50.3 | 53.2 | 5 |
| D1 | 0.005 | - | 0.13 | - |  |
| E | 0.600 | 0.625 | 15.24 | 15.87 | 6 |
| E1 | 0.485 | 0.580 | 12.32 | 14.73 | 5 |
| $\theta$ | 0.100 BSC | 2.54 BSC |  |  |  |
| eA | 0.600 BSC |  | 15.24 BSC |  | 6 |
| $e_{B}$ | - | 0.700 | - | 17.78 | 7 |
| L | 0.115 | 0.200 | 2.93 | 5.08 | 4 |
| N | 40 |  |  | 40 |  |
| 8 |  |  |  |  |  |

NOTES:

1. Controlling Dimensions: INCH

In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95
4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010 inch ( 0.25 mm ).
6. E and $e_{A}$ are measured with the leads constrained to be perpendicular to plane C .
7. $e_{B}$ and $e_{C}$ are measured at the lead tips with the leads unconstrained. eC must be zero or greater.
8. $N$ is the maximum number of terminal positions.
9. Corner leads (1, N, N/2 and N/2 + 1) may be configured as shown in Figure 2.

Small Outline (SO) Plastic Packages

(M) SUFFIX (JEDEC MS-013AC)

20 LEAD DUAL-IN-LINE SMALL OUTLINE PLASTIC PACKAGE

|  | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. |  |
| A | 0.0926 | 0.1043 | 2.35 | 2.65 |  |
| A1 | 0.0040 | 0.0118 | 0.10 | 0.30 |  |
| B | 0.013 | 0.0200 | 0.33 | 0.51 | 9 |
| C | 0.0091 | 0.0125 | 0.23 | 0.32 |  |
| D | 0.4961 | 0.5118 | 12.60 | 13.00 | 3 |
| E | 0.2914 | 0.2992 | 7.40 | 7.60 | 4 |
| e | 0.050 BSC |  | 1.27 BSC |  |  |
| H | 0.394 | 0.419 | 10.00 | 10.65 |  |
| h | 0.010 | 0.029 | 0.25 | 0.75 | 5 |
| L | 0.016 | 0.050 | 0.40 |  | 1.27 |
| N | 20 |  | 20 |  | 6 |
| C | 00 | 80 | 00 | 80 | 7 |

NOTES:

1. Refer to applicable symbol list.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension " D " does not include mold flash, protrusions or gate burrs. Mold flash, protrusions and gate burrs shall not exceed .15 mm (. 006 in .) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed $.25 \mathrm{~mm}(.010 \mathrm{in}$.) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
(M) SUFFIX (JEDEC MS-013AA)

16 LEAD DUAL-IN-LINE SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. |  |  |
| A | 0.0926 | 0.1043 | 2.35 | 2.65 |  |  |
| A1 | 0.0040 | 0.0118 | 0.10 | 0.30 |  |  |
| B | 0.013 | 0.0200 | 0.33 | 0.51 | 9 |  |
| C | 0.0091 | 0.0125 | 0.23 | 0.32 |  |  |
| D | 0.3977 | 0.4133 | 10.10 | 10.50 | 3 |  |
| E | 0.2914 | 0.2992 | 7.40 |  | 7.60 | 4 |
| e | 0.050 BSC |  | 1.27 BSC |  |  |  |
| H | 0.394 | 0.419 | 10.00 | 10.65 |  |  |
| h | 0.010 | 0.029 | 0.25 |  | 0.75 | 5 |
| L | 0.016 | 0.050 | 0.40 |  | 1.27 | 6 |
| N | 16 |  | 16 |  | 7 |  |
| $\alpha$ | 00 | 80 | 00 | 80 |  |  |

(M) SUFFIX (JEDEC MS-013AE)

28 LEAD DUAL-IN-LINE SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. |  |
| A | 0.0926 | 0.1043 | 2.35 | 2.65 |  |
| A1 | 0.0040 | 0.0118 | 0.10 | 0.30 |  |
| B | 0.013 | 0.0200 | 0.33 | 0.51 | 9 |
| C | 0.0091 | 0.0125 | 0.23 | 0.32 |  |
| D | 0.6969 | 0.7125 | 17.70 | 18.10 | 3 |
| E | 0.2914 | 0.2992 | 7.40 | 7.60 | 4 |
| e | 0.05 BSC |  | 1.27 BSC |  |  |
| H | 0.394 | 0.419 | 10.0 | 10.65 |  |
| h | 0.01 | 0.029 | 0.25 | 0.75 | 5 |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |
| N | 28 |  | 28 |  | 7 |
| $\propto$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |  |

6. " L " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width " $B$ ", as measured .36 mm (. 014 in .) or greater above the seating plane, shall not exceed a maximum value of $.61 \mathrm{~mm}(.024 \mathrm{in}$.).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

Plastic Leaded Chip Carrier Packages


3 PLCS

DIMENSIONS IN PARENTHESES ARE MILLIMETER EQUIVALENTS

NOTES:

1. To be determined at seating plane.
2. Dimensions D1 and E1 do not include mold protrusions. Allowable mold protrusion is $0.254 \mathrm{~mm} / 0.010 \mathrm{in}$.
3. " $N$ " is the number of terminal positions.
4. Controlling dimensions: Inch.
(N) SUFFIX (JEDEC MO-047AB) 28 LEAD PLASTIC LEADED CHIP CARRIER PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. |  |
| A | 0.165 | 0.180 | 4.20 | 4.57 |  |
| $\mathrm{A}_{1}$ | 0.090 | 0.120 | 2.29 | 3.04 |  |
| D | 0.485 | 0.495 | 12.32 | 12.57 |  |
| $\mathrm{D}_{1}$ | 0.450 | 0.456 | 11.430 | 11.582 | 2 |
| $\mathrm{D}_{2}$ | 0.390 | 0.430 | 9.91 | 10.92 | 1 |
| $\mathrm{D}_{3}$ | 0.300 REF |  | 7.62 BSC |  |  |
| E | 0.485 | 0.495 | 12.32 | 12.57 |  |
| $\mathrm{E}_{1}$ | 0.450 | 0.456 | 11.430 | 11.582 | 2 |
| $\mathrm{E}_{2}$ | 0.390 | 0.430 | 9.91 | 10.92 | 1 |
| $E_{3}$ | 0.300 REF |  | 7.62 BSC |  |  |
| N | 28 |  | 28 |  | 3 |

(N) SUFFIX (JEDEC MO-047AC)

44 LEAD PLASTIC LEADED CHIP CARRIER PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. |  |  |
| A | 0.165 | 0.180 | 4.20 | 4.57 |  |  |
| A1 | 0.090 | 0.120 | 2.29 | 3.04 |  |  |
| D | 0.685 | 0.695 | 17.40 | 17.65 |  |  |
| D1 | 0.650 | 0.656 | 16.510 | 16.662 | 2 |  |
| D2 | 0.590 | 0.630 | 14.99 | 16.00 | 1 |  |
| D3 | 0.500 REF |  | 12.70 BSC |  |  |  |
| E | 0.685 | 0.695 | 17.40 | 17.65 |  |  |
| E1 | 0.650 | 0.656 | 16.510 | 16.662 | 2 |  |
| E2 | 0.590 | 0.630 | 14.99 | 16.00 | 1 |  |
| E3 | 0.500 REF |  | 12.70 BSC |  |  |  |
| N | 44 |  |  | 44 |  |  |

68 LEAD PLASTIC LEADED CHIP CARRIER PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. |  |
| A | 0.165 | 0.200 | 4.20 | 5.08 |  |
| A1 | 0.090 | 0.130 | 2.29 | 3.30 |  |
| D | 0.985 | 0.995 | 25.02 | 25.27 |  |
| D1 | 0.950 | 0.958 | 24.13 | 24.33 | 2 |
| D2 | 0.890 | 0.930 | 22.61 | 23.62 | 1 |
| D3 | 0.800 REF |  | 20.32 BSC |  |  |
| E | 0.985 | 0.995 | 25.02 | 25.27 |  |
| E1 | 0.950 | 0.958 | 24.13 | 24.33 | 2 |
| E2 | 0.890 | 0.930 | 22.61 | 23.62 | 1 |
| E3 | 0.800 REF |  |  | 20.32 BSC |  |
| N | 68 |  |  |  |  |
| 68 |  |  |  | 3 |  |



Plastic Single-In-Line Package

(Z) SUFFIX (JEDEC MO-048 AB) 15 LEAD PLASTIC SINGLE-IN-LINE PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. |
| A | . 172 | . 182 | 4.37 | 4.62 |
| B | . 024 | . 031 | . 060 | 0.79 |
| C | . 014 | . 024 | 0.36 | 0.61 |
| D | . 778 | . 798 | 19.76 | 20.27 |
| E | . 684 | . 694 | 17.37 | 17.63 |
| $\mathrm{E}_{1}$ | . 416 | . 426 | 10.57 | 10.82 |
| $E_{2}$ | . 110 BSC |  | 2.79 BSC |  |
| e | . 050 BSC |  | 1.27 BSC |  |
| $e_{1}$ | . 200 BSC |  | 5.08 BSC |  |
| $\mathrm{e}_{2}$ | . 169 BSC |  | 4.29 BSC |  |
| $e_{3}$ | . 700 BSC |  | 17.78 BSC |  |
| F | . 057 | . 063 | 1.45 | 1.60 |
| L | . 150 | . 176 | 3.81 | 4.47 |
| $L_{1}$ | . 690 | . 710 | 17.53 | 18.03 |
| N | 15 |  | 15 |  |
| P | . 148 | . 152 | 3.76 | 3.86 |
| q | - | - | - | - |
| $\mathrm{q}_{1}$ | - | - | - | - |
| T | - | - | - | - |
| $\mathrm{T}_{1}$ | - | - | - | - |
| $\mathrm{R}_{1}$ | . 065 | . 080 | 1.65 | 2.03 |

NOTES:

1. Refer to series symbol list, JEDEC Publication No. 95.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1982.
3. N is the number of terminals.
4. Controlling dimension: Inch.

# ORDERING INFORMATION 

PAGE
PACKAGE AND ORDERING INFORMATION ..... 9-3
ROM ORDERING INFORMATION ..... 9-4

## Package And Ordering Information

## Packages

CMOS microprocessor, microccontroller and peripheral integrated circuits are available in one or more of the following package styles and are identified by the Suffix Letters indicated: dual-in-line sidebrazed ceramic, dual-in-line plastic, small outline plastic, plastic leaded chip carrier, metric plastic quad flatpack and chip form. The available package styles for any specific type are given in the data sheet for that type.

## Ordering Information

The family of packages and electrical options are identified by suffix letters indicated in the following chart. When ordering a microprocessor, microcontroller or peripheral device it is important that the appropriate suffix letter be affixed to the type number of the device.

| PACKAGE/OPTION | SUFFIX LETTER |
| :--- | :---: |
| Dual-in-Line Sidebrazed Ceramic DIP | D |
| Dual-in-Line Plastic DIP | E |
| Small Outline Plastic SOP | M |
| Plastic Leaded Chip Carrier PLCC | N |
| Metric Plastic Quad Flatpack MPQFP | Q |
| Chip (when applicable) | H |
| Enhanced Product Screening <br> i.e., Burn-In (optional for D, E package <br> types) | X |
| Single-in-Line Package (SIP) | Z |
| Electrical Option | $\mathbf{1 , 2 , 4}$ |

For example, a CDP65C51-1 in a dual-in-line plastic package will be identified as the CDP65C51E1. A CDP65C51E1 with enhanced product screening option will be identified as the CDP65C51E1X.


Z SUFFIX
PLASTIC SINGLE-IN-LINE PACKAGE (SIP) 15 LEAD VERSION


METRIC PLASTIC QUAD FLATPACK PACKAGE (MPQFP) 44 LEAD VERSION


D SUFFIX
DUAL-IN-LINE SIDEBRAZED CERAMIC PACKAGE (DIP) $16,18,22,24,28$ AND 40 LEAD VERSIONS


M SUFFIX
SMALL OUTLINE PLASTIC PACKAGE (SOP) 16, 20 AND 28 LEAD VERSIONS


## E SUFFIX

PLASTIC DUAL-IN-LINE PACKAGE (DIP) 8, 16, 18, 20, 22, 24, 28 AND 40 LEAD VERSIONS


28 AND 44 LEAD VERSION


## ROM Ordering Information

## Submitting ROM Pattern Data

## Data Format Options

Data for microcomputer ROMs should be submitted in one of the following forms:

1. Any industry standard EPROM that is pin and polarity compatible with industry standard 27XXX series EPROMs.
2. IBM PC $51 / 4$ inch floppy diskette (data must be in ' S ' record format).
3. Harris worldwide electronic data transfer system.

Regardless of the media on which the data is submitted, the entire address range of the microcomputer ROM must be covered, even if a portion of it is not being used. This restriction also applies to microcomputers. For example, CDP68HC05C4 and CDP68HC05C8 require 8K bytes of EPROM, and a CDP68HC05C7 requires 16 K bytes.

## Procedure for Submitting Data

A. By EPROM or floppy diskette:

1. Complete the microcomputer ROM information sheet (contact the nearest Sales Office or Representative for appropriate form).
2. Submit the data as described above
3. Include a set of blank EPROMs that will cover the memory space of your microcomputer ROM. These EPROMs will be returned to you.
4. When the EPROMs have been returned, confirm that the code is correct, and respond by completing the ROM verification form. (Included with return of EPROM)
5. NOTE-Harris will add the latest self check code in the memory areas of the Address map shown on the applicable data sheet on the CDP6805 series and CDP68HC05 series microcomputers. On all devices except the CDP6805F2 a three character variant code will be assigned to the device along with the ASCII equivalent of it to the ROM area. Also calculated is a checksum byte of the entire ROM area, that is, the user ROM, self check area, and the vector area. The checksum is the EXCLUSIVE OR of all the ROM bytes with hex FF: See Table 1 for variant code and checksum byte locations.
B. By electronic data transfer:

Contact the nearest Sales Office or Representative for procedure.

TABLE 1

| TYPE | VARIANT CODE <br> LOCATION | CHECKSUM BYTE <br> LOCATION |
| :---: | :---: | :---: |
| F2 | - | 07F5 |
| G2 | 1FF2,1FF3, 1FF4 | 1FF5 |
| C4, C8 | 1 FFO, 1FF1,1FF2 | 1 FF3 |
| C7 | $3 F F 0,3 F F 1,3 F F 2$ | $3 F F 3$ |
| D2 | 1 FE6, 1FF0, 1FF1 | 1FE7 |

## CDP68HC05C0 ROM Order Information Sheet

A. Package Type (select one)

ㅁ Dual-in-line Plastic (package type E)
$\square$ Dual-in-line Ceramic (package type D)
$\square$ Plastic Leaded Chip Carrier (package type N)
ㅁ Metric Plastic Quad Flatpack (package type Q)
$\square$ Chip (type H)
B. Enhanced Product Screening (i.e. Burn-in): $\square$ Yes $\square$ No
C. Select the following microcomputer options. A manufacturing mask will be generated from this information. Refer to data sheet or data book instructions for submitting data for ROM patterns.

## Internal Oscillator Input Interrupt Trigger

(select one)

- Crystal/Ceramic Resonator
- Resistor
(select one)
$\square$ Edge Sensitive
$\square$ Level and Edge Sensitive

Oscillator startup delay *
(select one):
$\square 2$ Tcyc $^{\text {ch }}$
ㅁ 4064 Tcyc

* Use $2 T_{\text {cyc }}$ delay only with Resistor option or external clock source. $4064 \mathrm{~T}_{\text {cyc }}$ delay is required for the on-chip oscillator (Crystal/Ceramic Resonator option).
D. Customer Company $\qquad$
Address $\qquad$
City
Phone ( $\qquad$ ) $\qquad$ Extension $\qquad$
Contact Person $\qquad$
Customer Part Number $\qquad$
E. Pattern Media *
$\qquad$
Media if other than above $\qquad$
Signature Title $\qquad$ Date $\qquad$
* 8 K of Address required. Place user vectors beginning at EPROM address \$IFFO. Harris Semiconductor will place these vectors at address \$FFFO.

For Harris Semiconductor use only
Custom Selection Number $\qquad$ Variant Code $\qquad$
Office Code $\qquad$

RETURN THIS COMPLETED FORM TO YOUR LOCAL HARRIS SEMICONDUCTOR SALES OFFICE OR REPRESENTATIVE

## CDP68HC05C4 Family ROM Order Information Sheet

(Use separate Information Sheets for each Microcomputer Type)
A. Microcomputer Type (select one):

Standard Types

- CDP68HC05C4
- CDP68HC05C8
- CDP68HC05C7

CDP68COSC7
. Package Type (select one):
$\square$ Dual-in-line Plastic (package type E)
ㅁ Dual-in-line Ceramic (package type D)
$\square$ Plastic Leaded Chip Carrier (package type N)

- Metric Plastic Quad Flatpack (package type Q)
$\square$ Chip (type H)
C. Enhanced Product Screening (i.e. Burn-in):YesNo
D. Select the following microcomputer options. A manufacturing mask will be generated from this information. Refer to data sheet or data book instructions for submitting data for ROM patterns.

| Internal Oscillator | Input Interrupt Trigger <br> (select one) |
| :--- | :--- |
| (select one) |  |
| $\square$ Crystal/Ceramic Resonator | $\square$ Edge Sensitive |
| $\square$ Resistor | $\square$ Level and Edge Sensitive |

E. Customer Company

Address $\qquad$
City
Phone ( $\qquad$ ) $\qquad$ Extension $\qquad$
Contact Person $\qquad$
Customer Part Number $\qquad$
F. Pattern Media *

EPROM Type $\qquad$ Manufacturer $\qquad$ \# Devices $\qquad$
Media if other than above $\qquad$
Signature $\qquad$ Title $\qquad$
Date $\qquad$

* Types C 4 and C 8 require 8 K of address and type C 7 requires 16 K of address.

For Harris Semiconductor use only
Custom Selection Number $\qquad$ Variant Code $\qquad$ Office Code $\qquad$
RETURN THIS COMPLETED FORM
TO YOUR LOCAL HARRIS SEMICONDUCTOR SALES OFFICE OR REPRESENTATIVE
i

## CDP68HC05D2 ROM Order Information Sheet

A. Package Type (select one)
$\square$ Dual-in-line Plastic (package type E)
$\square$ Dual-in-line Ceramic (package type D)
$\square$ Plastic Leaded Chip Carrier (package type N)
$\square$ Metric Plastic Quad Flatpack (package type Q)
$\square$ Chip (type H)
B. Enhanced Product Screening (i.e. Burn-in):Yes No
C. Select the following microcomputer options. A manufacturing mask will be generated from this information. Refer to data sheet or data book instructions for submitting data for ROM patterns.

Internal Oscillator Input
(select one)
ㅁ Crystal/Ceramic Resonator
$\square$ Resistor
Oscillator startup delay *
(select one):
$\square 2$ Tcyc $^{\text {cy }}$
$\square 4064$ Tcyc $_{\text {cy }}$

* Use $2 \mathrm{~T}_{\text {cyc }}$ delay only with Resistor option or external clock source. $4064 \mathrm{~T}_{\text {cyc }}$ delay is required for the on-chip oscillator (Crystal/Ceramic Resonator option).
D. Customer Company $\qquad$
Address $\qquad$
City $\qquad$
Phone ( $\qquad$ ) $\qquad$ Extension $\qquad$
Contact Person $\qquad$
Customer Part Number $\qquad$
E. Pattern Media *

EPROM Type $\qquad$ Manufacturer $\qquad$ \# Devices $\qquad$
Media if other than above $\qquad$
Signature Title $\qquad$ Date $\qquad$

* 8 K of Address required


## For Harris Semiconductor use only

Custom Selection Number $\qquad$ Variant Code $\qquad$
Office Code $\qquad$

RETURN THIS COMPLETED FORM TO YOUR LOCAL HARRIS SEMICONDUCTOR SALES OFFICE OR REPRESENTATIVE

Interrupt Trigger
(select one)
$\square$ Edge Sensitive

- Level and Edge Sensitive



## CDP68HC05J3 ROM Order Information Sheet

A. Package Type (select one)
$\square$ Dual-in-line Plastic (package type E)
$\square$ Dual-in-line Ceramic (package type D)
$\square$ Small Outline Plastic (package type M)
ㅁ Chip (type H)
B. Enhanced Product Screening (i.e. Burn-in): $\square$ Yes $\square$ No
C. Select the following microcomputer options. A manufacturing mask will be generated from this information. Refer to data sheet or data book instructions for submitting data for ROM patterns.

Internal Oscillator Input
(select one)
$\square$ Crystal/Ceramic Resonator

- Resistor

Oscillator startup delay *
(select one):
ㅁ $2 \mathrm{~T}_{\text {cyc }}$
ㅁ 4064 Tcyc

* Use $2 \mathrm{~T}_{\text {cyc }}$ delay only with Resistor option or external clock source. $4064 \mathrm{~T}_{\text {cyc }}$ delay is required for the on-chip oscillator (Crystal/Ceramic Resonator option).
D. Customer Company

Address $\qquad$
City $\qquad$
Phone ( $\qquad$ ) Extension $\qquad$
Contact Person $\qquad$
Customer Part Number $\qquad$
E. Pattern Media *
$\qquad$
Media if other than above

## Interrupt Trigger

(select one)
$\square$ Edge Sensitive
$\square$ Level and Edge Sensitive

## CDP68HC05W4 ROM Order Information Sheet

A. Package Type (select one)
$\square$ Dual-in-line Plastic (package type E)
$\square$ Dual-in-line Ceramic (package type D)
ㅁ Plastic Leaded Chip Carrier (package type N)
$\square$ Metric Plastic Quad Flatpack (package type Q)
$\square$ Chip (type H)
B. Enhanced Product Screening (i.e. Burn-in): $\square$ Yes $\square$ No
C. Select the following microcomputer options. A manufacturing mask will be generated from this information. Refer to data sheet or data book instructions for submitting data for ROM patterns.
Internal Oscillator Input Interrupt Trigger
(select one)
Crystal/Ceramic Resonator
(select one)
$\square$ Resistor
Edge Sensitive

Oscillator startup delay *
(select one):
ㅁ 2 Tcyc

- 4064 Tcyc $_{\text {cy }}$
* Use $2 \mathrm{~T}_{\text {cyc }}$ delay only with Resistor option or external clock source. $4064 \mathrm{~T}_{\text {cyc }}$ delay is required for the on-chip oscillator (Crystal/Ceramic Resonator option).
D. Customer Company $\qquad$
Address $\qquad$
City
Phone ( $\qquad$ ) $\qquad$ Extension $\qquad$
Contact Person $\qquad$
Customer Part Number $\qquad$
E. Pattern Media *

EPROM Type $\qquad$ Manufacturer $\qquad$ \# Devices $\qquad$
Media if other than above
Signature $\qquad$ Title $\qquad$ Date $\qquad$

* 8 K of Address required

For Harris Semiconductor use only
Custom Selection Number $\qquad$ Variant Code $\qquad$
Office Code $\qquad$

RETURN THIS COMPLETED FORM TO YOUR LOCAL HARRIS SEMICONDUCTOR SALES OFFICE OR REPRESENTATIVE

## CDP68HC05F2 ROM Order Information Sheet

A. Package Type (select one)
$\square$ Dual-in-line Plastic (package type E)
$\square$ Dual-in-line Ceramic (package type D)
$\square$ Plastic Leaded Chip Carrier (package type N)
$\square$ Chip (type H)
B. Enhanced Product Screening (i.e. Burn-in): $\square$ Yes $\square$ No
C. Select the following microcomputer options. A manufacturing mask will be generated from this information. Refer to data sheet or data book instructions for submitting data for ROM patterns.

Internal Oscillator Input
(select one)
$\square$ Crystal/Ceramic Resonator
$\square$ Resistor
Clock Internal Divider
(select one):
$\square$ Divide by 4
$\square$ Divide by 2
D. Customer Company $\qquad$
Address $\qquad$
City $\qquad$
Phone ( $\qquad$ ) $\qquad$ Extension $\qquad$
Contact Person $\qquad$
Customer Part Number $\qquad$
E. Pattern Media *

EPROM Type $\qquad$ Manufacturer $\qquad$ \# Devices $\qquad$
Media if other than above $\qquad$
Signature
 Title $\qquad$
Date $\qquad$

* 2 K of Address required

For Harris Semiconductor use only
Interrupt Trigger
(select one)
Edge Sensitive
$\square$ Level and Edge Sensitive

## CDP68HC05G2 ROM Order Information Sheet

A. Package Type (select one)

ㅁ Dual-in-line Plastic (package type E)
ㅁ Dual-in-line Ceramic (package type D)
$\square$ Chip (type H)
B. Enhanced Product Screening (i.e. Burn-in): $\square$ Yes $\square$ No
C. Select the following microcomputer options. A manufacturing mask will be generated from this information. Refer to data sheet or data book instructions for submitting data for ROM patterns.

Internal Oscillator Input
(select one)

- Crystal/Ceramic Resonator
$\square$ Resistor
Clock Internal Divider
(select one):
$\square$ Divide by 4
ㅁ Divide by 2
D. Customer Company $\qquad$
Address $\qquad$
City $\qquad$
Phone ( $\qquad$ ) $\qquad$ Extension $\qquad$
Contact Person
Customer Part Number $\qquad$
E. Pattern Media *
$\qquad$
Media if other than above
Signature
$\qquad$ Title $\qquad$
* 8 K of Address required

For Harris Semiconductor use only
Custom Selection Number $\qquad$ Variant Code $\qquad$
Office Code $\qquad$

RETURN THIS COMPLETED FORM TO YOUR LOCAL HARRIS SEMICONDUCTOR SALES OFFICE OR REPRESENTATIVE

## Interrupt Trigger

(select one)
$\square$ Edge Sensitive
$\square$ Level and Edge Sensitive

## SALES OFFICE INFORMATION

A complete and current listing of all Harris Sales, Representative and Distributor locations worldwide is available. Please order the "Harris Sales Listing" from the Literature Center (see page i).

HARRIS HEADQUARTER LOCATIONS BY COUNTRY :
U.S. HEADQUARTERS

Harris Semiconductor 1301 Woody Burke Road
Melbourne, Florida 32902
TEL: (407) 724-3000
SOUTH ASIA
Harris Semiconductor H.K. Ltd
13/F Fourseas Building
208-212 Nathan Road
Tsimshatsui, Kowloon
Hong Kong
TEL: (852) 3-723-6339

## EUROPEAN HEADQUARTERS

Harris Semiconductor
Mercure Centre
Rue de la Fusse 100
1130 Brussels, Belgium
TEL: (32) 2-246-21.11

NORTH ASIA
Harris K.K.
Shinjuku NS Bldg. Box 6153
2-4-1 Nishi-Shinjuku
Shinjuku-Ku, Tokyo 163 Japan
TEL: 81-3-345-8911

HARRIS TECHNICAL ASSISTANCE AVAILABILITY:


# We're Backing You Up with Products, Support, and Solutions! 

## Signal Processing

- Linear
- Custom Linear
- Data Conversion
- Interface
- Analog Switches
- Multiplexers
- Filters
- DSP
- Telecom


## Digital

- CMOS Microprocessors and Peripherals
- CMOS Microcontrollers
- CMOS Logic


## ASICs

- Full-Custom
- Semicustom
- Standard Cell
- Cell Based
- Core Processors
- ASIC Design Software


## Power Products

- Power MOSFETS
- IGBTs
- Bipolar Discretes
- Transient Voltage Suppressors
- Opto Devices
- Power Rectifiers

Intelligent Power

- Power ICs
- Power ASICs
- Hybrid Programmable Switches
- Full-Custom High Voltage ICs


## Microwave

- GaAs FETs
- GaAs MMICs
- Foundry Services


## Military/Aerospace Products

- Microprocessors and Peripherals
- Memories
- Analog ICs
- Digital ICs
- Discrete Power
- Bipolar
- MOSFET
- Rad-Hard ICs


## Military/Aerospace Programs

- COMSEC Programs
- Strategic and Space

Programs

- Military ASIC Programs


[^0]:    * Maximum Rating

[^1]:    * The CD68HC05C7, CDP68HCLO5C7, and CDP68HSC05C7 are in development. Information for these types is subject to change.
    $\dagger$ Pin number references throughout this specification refer to the 40 pin DIP. See pinouts for cross reference.

[^2]:    *14-Bits for CDP68HC05C7, CDP68HSC05C7, and CDP68HCL05C7.

[^3]:    *Add $\$ 2000$ to address for CDP68HC05C7, CDP68HSC05C7, and CDP68HCL05C7.

[^4]:    * Internal timing signal and bus information not available externally.
    ** OSC1 line is noi meant to represent frequency. It is only used to represent time.
    *** The nexi rising edge of the infernal processor clock following the rising edge of $\overline{\text { RESET }}$ initiates the reset sequence.
    $\dagger$ \$3FFE, \$3FFF for C7.

[^5]:    * Indicates that timeout still occurs.

[^6]:    * Refer to Table 3.2 for C7 locations.

[^7]:    * Refer to Table 3.2 for C7 locations.

[^8]:    * The minimum period $\mathrm{t}_{\mathrm{LIL}}$ should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 tcyc.
    ** Since a 2-bit prescaler in the timer must count four internal cycles ( $\mathrm{t}_{\mathrm{cyc}}$ ), this is the limiting minimum factor in determining the timer resolution.
    *** The minimum period tTLTL shouid not be less than the number of cycle times it takes to execute the capture interrupt service routine plus $24 \mathrm{t}_{\mathrm{cyc}}$.

[^9]:    * Signal production depends on software.

[^10]:    * Signal production depends on software.
    ** Assumes 200 pF load on all SPI pins.
    *** Note that the unit this specification uses is $f_{o p}$ (internal operating frequency), not MHz ! In the master mode the SPI bus is capable of running at one-half of the device's internal operating frequency, therefore 0.05 MHz maximum.

[^11]:    * The minimum period till should not be less than the number of cycle times it takes to execute the interrupt service routine plus 21 tcyc-
    ** Since a 2-bit prescaler in the timer must count four internal cycies ( ${ }_{\mathbf{c}}^{\mathbf{c y c}}$ ), this is the limiting minimum factor in determining the timer resolution.
    *** The minimum period TLTL should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus $24 t_{\text {cyc }}$.

[^12]:    * Signal production depends on software.
    ** Assumes 200 pF load on all SPI pins.
    *** Note that the unit this specification uses is $\mathrm{f}_{\mathrm{op}}$ (internal operating frequency), not $\mathrm{MHzl} \ln$ the master mode the SPI bus is capable of running at one-half of the device's internal operating frequency, therefore 1.05 MHz maximum.

[^13]:    * Signal production depends on software.
    ** Assumes 200 pF load on all SPI pins.
    *** Note that the unit this specification uses is $\mathrm{f}_{\mathrm{op}}$ (internal operating frequency), not $\mathrm{MHz!}$ in the master mode the SPI bus is capable of running at one-half of the device's internal operating frequency.

[^14]:    * Signal production depends on software.
    ** Assumes 200 pF load on all SPI pins.
    *** Note that the unit this specification uses is $f_{\mathrm{op}}$ (internal operating frequency), not $\mathrm{MHz!}$ In the master mode the SPI bus is capable of running at one-half of the device's internal operating frequency, therefore 2.0 MHz maximum.

[^15]:    * Signal production depends on software.
    ** Assumes 200 pF load on al! SPI pins.
    *** Note that the unit this specification uses is fop (internal operating frequency), not MHz! in the master mode the Spl bus is capabie of running at one-hali of the device's internal operating frequency, therefore 2.0 NHz maximum.

[^16]:    * Internal oscillator input mask options

[^17]:    NOTE:
    THE COUNTER REGISTER AND TIMER CONTROL REGISTER ARE THE ONLY ONES AFFECTED BY RESET.

[^18]:    *Reads of unused locations undefined

[^19]:    * Any current instruction including SWI.

[^20]:    * The Timer vector address from the WAIT mode is $\$ 1$ FF6-\$1FF7.

[^21]:    * The crystal/ceramic resonator CPU oscillator type is recommended to reduce loading on the external clock source.

[^22]:    * The crystal/ceramic resonator CPU oscillator type is recommended to reduce loading on the external clock source.

[^23]:    *Any current instruction including SWI

[^24]:    *Example: 5:58:21 Thursday February 151979 (Time is A.M.)

[^25]:    *QMOS decoder

[^26]:    ${ }^{\text {tpl }}=$ Periodic Interrupt Time Interval ( $500 \mathrm{~ms}, 250 \mathrm{~ms}, 125 \mathrm{~ms}, 62.5 \mathrm{~ms}$, etc. per Table 5)
    tUC $=$ Update Cycle Time ( $248 \mu \mathrm{~S}$ or $1984 \mu \mathrm{~S}$ )
    ${ }^{\text {t }} \mathrm{BUC}=$ Delay Time Before Update Cycle ( $244 \mu \mathrm{~s}$ )

[^27]:    *Cleared to logic zero on reset.

[^28]:    ( $\mathrm{t}_{\mathrm{r}} \mathrm{t}_{\mathrm{t}}=10$ to 30 ns )
    *The baud rate with external clocking is: Baud Rate $=\frac{1}{16 \times T_{c c y}}$

[^29]:    * Unlatched, Disabled

[^30]:    ${ }^{-}$Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
    \#Outputs open circuited; cycle time $=$ Min. $t_{\text {cycle }}$, duty $=100 \%$.
    *Typical input current values (high and low) for pins 1, 5, 6, 7, approximately 100 nA due to presence of feedback transistor.
    Pin 6 is an exception $-l_{\text {in }}($ high $)$ typically $1 n A$.

[^31]:    *These inputs will retain their previous state if the line driving them goes into a HIGH-Z state.
    **The CE input has an internal pull-down device-if the input is driven to a low state before going to a HIGH Z .

[^32]:    * Although 1 MHz is generally used as an example throughout this data sheet, the maximum speed limit may be higher and depends upon user's noise tolerance requirements.

[^33]:    - Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
    \# Clock Out (Pin 1) disabled, outputs open-circuited. No serial access cycles.

[^34]:    *See PIN FUNCTIONS, INT PIN.

[^35]:    *Schmitt trigger input.

[^36]:    ${ }^{1}$ James E. Globig, "Use Serial EEPROMS to simplify design tasks and hold down costs," EDN, March 7, 1985, p. 209.

[^37]:    *heads of unused locations undefined

