


1994 DATA BOOK

SPECIALIZED MEMORIES & MODULES



Integrated Device
Technology, Inc.

dt 70825
LB25PF
9343SAΔ



dt 72245
LB20PF
9306CA



Integrated Device Technology, Inc.

1994
SPECIALIZED MEMORIES
& MODULES
DATA BOOK

2975 Stender Way, Santa Clara, California 95054

Telephone: (408) 727-6116 • TWX: 910-338-2070 • FAX: (408) 492-8674

Printed in U.S.A.

©1994 Integrated Device Technology, Inc.

GENERAL INFORMATION

1

TECHNOLOGY AND CAPABILITIES

2

QUALITY AND RELIABILITY

3

PACKAGE DIAGRAM OUTLINES

4

FIFO PRODUCTS

5

SPECIALITY MEMORY PRODUCTS

6

SUBSYSTEMS PRODUCTS

7



CONTENTS OVERVIEW

For ease of use for our customers, Integrated Device Technology provides four separate data books — Logic, Specialized Memories and Modules, RISC and RISC SubSystems, and Static RAM.

IDT's 1994 Specialized Memories and Modules Data Book is comprised of new and revised data sheets for the FIFO, Specialty Memory and Subsystem product groups. Also included is a current packaging section for the products included in this book. This section will be updated in each subsequent data book to reflect packages offered for products included in that book.

The 1994 Specialized Memories and Modules Data Book's Table of Contents contains a listing of the products contained in that data book only. In the past we have included products that appeared in other IDT data books. The numbering scheme for the book is as follows: the number in the bottom center of the page denotes the section number and the sequence of the data sheet within that section, (i.e. 5.5 would be the fifth data sheet in the fifth section). The number in the lower right hand corner is the page number of that particular data sheet.

Integrated Device Technology, a recognized leader in high-speed CMOS technology, produces a broad line of products. This enables us to provide a complete CMOS solution to designers of high-performance digital systems. Not only do our product lines include industry standard devices, they also feature products with faster speed, lower power, and package and/or architectural benefits that allow the designer to achieve significantly improved system performance.

To find ordering information: Ordering Information for all products in this book appears in Section 1, along with the Package Outline Index, Product Selector Guides, and Cross Reference Guides. Reference data on our Technology Capabilities and Quality Commitments is included in separate sections (2 and 3, respectively).

To find product data: Start with the Table of Contents, organized by product line (page 1.2), or with the Numeric Table of Contents (page 1.4). These indexes will direct you to the page on which the complete technical data sheet can be found. Data sheets may be of the following type:

ADVANCE INFORMATION — contain initial descriptions, subject to change, for products that are in development, including features and block diagrams.

PRELIMINARY — contain descriptions for products soon to be, or recently, released to production, including features, pinouts and block diagrams. Timing data are based on simulation or initial characterization and are subject to change upon full characterization.

FINAL — contain minimum and maximum limits specified over the complete supply and temperature range for full production devices.

New products, product performance enhancements, additional package types and new product families are being introduced frequently. Please contact your local IDT sales representative to determine the latest device specifications, package types and product availability.

LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Note: Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

The IDT logo is a registered trademark, and BUSMUX, Flexi-pak, BiCEMOS, CacheRAM, CEMOS, ASTX, Flow-thruEDC, IDT/c, IDT/envY, IDT/sae, IDT/sim, IDT/ux, MacStation, REAL8, RISC SubSystem, RISController, RISCORE, SmartLogic, SyncFIFO, TargetSystem, Orion, R3041, R3051, and R3081 are trademarks of Integrated Device Technology, Inc. All other trademarks are trademarks of their respective companies.

1994 SPECIALIZED MEMORIES & MODULES DATA BOOK

TABLE OF CONTENTS

	PAGE
GENERAL INFORMATION	
Contents Overview	1.1
Table of Contents	1.2
Numeric Table of Contents	1.3
Ordering Information	1.4
IDT Package Marking Description	1.5
FIFO Product Selector Guide	1.6
Specialty Memory Product Selector Guide	1.7
Subsystems Product Selector Guide	1.8
FIFO Cross Reference Guide	1.9
Specialty Memory Cross Reference Guide	1.10
Subsystems Cross Reference Guide	1.11
 TECHNOLOGY AND CAPABILITIES	
IDT...Leading the CMOS Future	2.1
IDT Military and DESC-SMD Program	2.2
Radiation Hardened Technology	2.3
IDT Leading Edge CEMOS Technology	2.4
Surface Mount Technology	2.5
State-of-the-Art Facilities and Capabilities	2.6
Superior Quality and Reliability	2.7
 QUALITY AND RELIABILITY	
Quality, Service and Performance	3.1
IDT Quality Conformance Program	3.2
Radiation Tolerant/Enhanced/Hardened Products for Radiation Environments	3.3
 PACKAGE DIAGRAM OUTLINES	
Thermal Performance Calculations for IDT's Packages	4.1
Package Diagram Outline Index	4.2
Monolithic Package Diagram Outlines	4.3
 FIFO PRODUCTS	
IDT7200 256 x 9-Bit Parallel Asynchronous FIFO	5.1
IDT7201 512 x 9-Bit Parallel Asynchronous FIFO	5.1
IDT7202 1K x 9-Bit Parallel Asynchronous FIFO	5.1
IDT7203 2048 x 9-Bit Parallel Asynchronous FIFO	5.2
IDT7204 4096 x 9-Bit Parallel Asynchronous FIFO	5.2
IDT7205 8192 x 9-Bit Parallel Asynchronous FIFO	5.2
IDT7206 16384 x 9-Bit Parallel Asynchronous FIFO	5.2
IDT72V01 512 x 9-Bit 3.3V Asynchronous FIFO	5.3
IDT72V02 1024 x 9-Bit 3.3V Asynchronous FIFO	5.3
IDT72V03 2048 x 9-Bit 3.3V Asynchronous FIFO	5.3
IDT72V04 4096 x 9-Bit 3.3V Asynchronous FIFO	5.3
IDT72025 1K x 18-Bit Parallel First-In/First-Out FIFO	5.4
IDT72021 1K x 9-Bit Parallel Asynchronous FIFO with Retransmit	5.5
IDT72031 2K x 9-Bit Parallel Asynchronous FIFO with Retransmit	5.5
IDT72041 4K x 9-Bit Parallel Asynchronous FIFO with Retransmit	5.5
IDT72401 64 x 4-Bit Parallel FIFO	5.6
IDT72402 64 x 5-Bit Parallel FIFO	5.6
IDT72403 64 x 4-Bit Parallel FIFO (w/Output Enable)	5.6

FIFO PRODUCTS (CONTINUED)

IDT72404	64 x 5-Bit Parallel FIFO (w/Output Enable)	5.6
IDT72413	64 x 5-Bit Parallel FIFO with Flags	5.7
IDT72103	2048 x 9-Bit Configurable Parallel/Serial FIFO	5.8
IDT72104	4096 x 9-Bit Configurable Parallel/Serial FIFO	5.8
IDT72105	256 x 16-Bit Parallel-to-Serial FIFO	5.9
IDT72115	512 x 16-Bit Parallel-to-Serial FIFO	5.9
IDT72125	1024 x 16-Bit Parallel-to-Serial FIFO	5.9
IDT72131	2048 x 9-Bit Parallel-to-Serial FIFO	5.10
IDT72141	4096 x 9-Bit Parallel-to-Serial FIFO	5.10
IDT72132	2048 x 9-Bit Parallel-to-Serial FIFO	5.11
IDT72142	4096 x 9-Bit Parallel-to-Serial FIFO	5.11
IDT72420	64 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.12
IDT72200	256 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	5.12
IDT72210	512 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	5.12
IDT72220	1024 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	5.12
IDT72230	2048 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	5.12
IDT72240	4096 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	5.12
IDT72421	64 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	5.13
IDT72201	256 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	5.13
IDT72211	512 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	5.13
IDT72221	1024 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	5.13
IDT72231	2048 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	5.13
IDT72241	4096 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	5.13
IDT72205LB	256 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	5.14
IDT72215LB	512 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	5.14
IDT72225LB	1024 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	5.14
IDT72235LB	2048 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	5.14
IDT72245LB	4096 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	5.14
IDT72801	Dual 256 x 9 SyncFIFO	5.15
IDT72811	Dual 512 x 9 SyncFIFO	5.15
IDT72821	Dual 1024 x 9 SyncFIFO	5.15
IDT72831	Dual 2048 x 9 SyncFIFO	5.15
IDT72841	Dual 4096 x 9 SyncFIFO	5.15
IDT72605	256 x 18-Bit Parallel Sync BiFIFO™ (Clocked Bidirectional FIFO)	5.16
IDT72615	512 x 18-Bit Parallel Sync BiFIFO (Clocked Bidirectional FIFO)	5.16
IDT72510	512 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	5.18
IDT72520	1024 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	5.18
IDT72511	512 x 18-Bit Parallel Bidirectional FIFO	5.19
IDT72521	1024 x 18-Bit Parallel Bidirectional FIFO	5.19
IDT72261	16,384 x 9-Bit SyncFIFO	5.20
IDT72271	32,768 x 9-Bit SyncFIFO	5.20
IDT72255	8,192 x 18-Bit SyncFIFO	5.21
IDT72265	16,384 x 18-Bit SyncFIFO	5.21
IDT723611	64 x 36-Bit SyncFIFO	5.22
IDT723612	64 x 32 x 2 Dual Bidirectional SyncFIFO	5.23
IDT723632	512 x 36 x 2 SyncBiFIFO	5.24
IDT723622	256 x 36 x 2 SyncBiFIFO	5.25
IDT723642	1024 x 36 x 2 SyncBiFIFO	5.25
IDT723631	512 x 36-Bit Dual-Port SyncFIFO	5.26
IDT723641	1024 x 36-Bit Dual-Port SyncFIFO	5.26
IDT723651	2048 x 36-Bit Dual-Port SyncFIFO	5.26

FIFO MODULES

Please refer to Subsystems Products listing for FIFO Modules.

SPECIALTY MEMORY PRODUCTS

IDT7130SA/LA	8K (1K x 8) Dual-Port RAM (Master with Interrupts)	6.1
IDT7140SA/LA	8K (1K x 8) Dual-Port RAM (Slave with Interrupts)	6.1
IDT7132SA/LA	16K (2K x 8) Dual-Port RAM (Master)	6.2
IDT7142SA/LA	16K (2K x 8) Dual-Port RAM (Slave)	6.2
IDT71321SA/LA	16K (2K x 8) Dual-Port RAM (Master with Interrupts)	6.3
IDT71421SA/LA	16K (2K x 8) Dual-Port RAM (Slave with Interrupts)	6.3
IDT70121S/L	18K (2K x 9) Dual-Port RAM (Master with Busy and Interrupt)	6.4
IDT70125S/L	18K (2K x 9) Dual-Port RAM (Slave with Busy and Interrupt)	6.4
IDT7133SA/LA	32K (2K x 16) Dual-Port RAM (Master)	6.5
IDT7143SA/LA	32K (2K x 16) Dual-Port RAM (Slave)	6.5
IDT7134SA/LA	32K (4K x 8) Dual-Port RAM	6.6
IDT71342SA/LA	32K (4K x 8) Dual-Port RAM (with Semaphore)	6.7
IDT7014S	36K (4K x 9-Bit) Dual-Port RAM	6.8
IDT7005S/L	64K (8K x 8) Dual-Port RAM	6.9
IDT7024S/L	64K (4K x 16) Dual-Port RAM	6.10
IDT7006S/L	128K (16K x 8) Dual-Port RAM	6.11
IDT7025S/L	128K (8K x 16) Dual-Port RAM	6.12
IDT7007S/L	256K (32K x 8) Dual-Port RAM	6.13
IDT7026S/L	256K (16K x 16) Dual-Port RAM	6.14
IDT70261S/L	256K (16K x 16) Dual-Port RAM (with interrupts)	6.15
IDT7052S/L	16K (2K x 8) FourPort Static RAM	6.16
IDT7099S	36K (4K x 9) Synchronous Dual-Port RAM	6.17
IDT70825S/L	128K (8K x 16) Sequential Access Random Access Memory (SARAM™)	6.18
IDT71V321S/L	16K (2K x 8) 3.3V Dual-Port RAM (with interrupts)	6.19
IDT70V05S/L	64K (8K x 8) 3.3V Dual-Port RAM	6.20
IDT70V24S/L	64K (4K x 16) 3.3V Dual-Port RAM	6.21
IDT70V06S/L	128K (16K x 8) 3.3V Dual-Port RAM	6.22
IDT70V25S/L	128K (8K x 16) 3.3V Dual-Port RAM	6.23
IDT70V07S/L	256K (32K x 8) 3.3V Dual-Port RAM	6.24
IDT70V26S/L	256K (16K x 16) 3.3V Dual-Port RAM	6.25
IDT70V261S/L	256K (16K x 16) 3.3V Dual-Port RAM (with interrupts)	6.26

MULTI-PORT MODULES

Please refer to Subsystems Products listing for Multi-Port Modules

SUBSYSTEMS PRODUCTS

IDT7M1002	16K x 32 Dual-Port Static RAM Module	7.1
IDT7M1001	128K x 8 Dual-Port Static RAM Module	7.2
IDT7M1003	64K x 8 Dual-Port Static RAM Module	7.2
IDT7M1014	4K x 36 Dual-Port Static RAM Module	7.3
IDT7M1024	4K x 36 Synchronous Dual-Port Static RAM Module	7.4
IDT7M207	32K x 9 Parallel In-Out FIFO Module	7.5
IDT7M208	64K x 9 Parallel In-Out FIFO Module	7.5
IDT7MP4120	1M x 32 Static RAM Module	7.6
IDT7MP4045	256K x 32 Static RAM Module	7.7
IDT7M4003	32K x 32 Static RAM Module	7.8
IDT7M4013	128K x 32 Static RAM Module	7.8
IDT7M4036	64K x 32 Static RAM Module	7.9
IDT7M4084	2M x 8 Static RAM Module	7.10
IDT7M4048	512K x 8 Commercial Static RAM Module	7.11
IDT7MB4048	512K x 8 Commercial Static RAM Module	7.11
IDT7M4048	512K x 8 Military Static RAM Module	7.12
IDT7MP6048	IDT79R4000 Flexi-Cache Development Tool	7.13
IDT7MP6068	IDT79R4000 Flexi-Cache Development Tool	7.13

SUBSYSTEMS MODULES (CONTINUED)

IDT7MP6085	128K Byte Secondary Cache Module for the Intel® i486™	7.14
IDT7MP6087	128K Byte Secondary Cache Module for the Intel i486	7.14
IDT7MP6086	128K Byte Secondary Cache Module for the Intel i486	7.15
IDT7MB6098A	128K Byte Secondary Cache Module for the Intel i486	7.16
IDT7MP6104	128KB Secondary Cache Module for the Intel i486	7.17
IDT7MP6105	128KB Secondary Cache Module for the Intel i486	7.17
IDT7MP6118	128KB Secondary Cache Module for the Intel i486	7.18
IDT7MP6119	256KB Secondary Cache Module for the Intel i486	7.18
IDT7MP6121	128K Secondary Cache Module for the Intel i486 Processor	7.19
IDT7MP6122	256K Secondary Cache Module for the Intel i486 Processor	7.19
IDT7MP6133	128KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6134	256KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6135	512KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6151	128KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6152	256KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6153	512KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6140	256KB Secondary Cache Modules for the Pentium™ and Power PC™ CPUs	7.21
IDT7MP6141	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6142	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6143	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6144	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6145	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6157	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.22
IDT7MP6158	1M Secondary Cache Modules for the Pentium and Power PC CPUs	7.22
IDT7MP6159	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.22
IDT7MP6160	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.22

IDT SALES OFFICE, REPRESENTATIVE AND DISTRIBUTOR LOCATIONS

NUMERICAL TABLE OF CONTENTS

PART NO.		PAGE
IDT7005S/L	64K (8K x 8) Dual-Port RAM	6.9
IDT7006S/L	128K (16K x 8) Dual-Port RAM	6.11
IDT7007S/L	256K (32K x 8) Dual-Port RAM	6.13
IDT70121S/L	18K (2K x 9) Dual-Port RAM (Master with Busy and Interrupt)	6.4
IDT70125S/L	18K (2K x 9) Dual-Port RAM (Slave with Busy and Interrupt)	6.4
IDT7014S	36K (4K x 9-Bit) Dual-Port RAM	6.8
IDT7024S/L	64K (4K x 16) Dual-Port RAM	6.10
IDT7025S/L	128K (8K x 16) Dual-Port RAM	6.12
IDT70261S/L	256K (16K x 16) Dual-Port RAM (with interrupts)	6.15
IDT7026S/L	256K (16K x 16) Dual-Port RAM	6.14
IDT7052S/L	16K (2K x 8) FourPort Static RAM	6.16
IDT70825S/L	128K (8K x 16) Sequential Access Random Access Memory (SARAM™)	6.18
IDT7099S	36K (4K x 9) Synchronous Dual-Port RAM	6.17
IDT70V05S/L	64K (8K x 8) 3.3V Dual-Port RAM	6.20
IDT70V06S/L	128K (16K x 8) 3.3V Dual-Port RAM	6.22
IDT70V07S/L	256K (32K x 8) 3.3V Dual-Port RAM	6.24
IDT70V24S/L	64K (4K x 16) 3.3V Dual-Port RAM	6.21
IDT70V25S/L	128K (8K x 16) 3.3V Dual-Port RAM	6.23
IDT70V261S/L	256K (16K x 16) 3.3V Dual-Port RAM (with interrupts)	6.26
IDT70V26S/L	256K (16K x 16) 3.3V Dual-Port RAM	6.25
IDT7130SA/LA	8K (1K x 8) Dual-Port RAM (Master with Interrupts)	6.1
IDT71321SA/LA	16K (2K x 8) Dual-Port RAM (Master with Interrupts)	6.3
IDT7132SA/LA	16K (2K x 8) Dual-Port RAM (Master)	6.2
IDT7133SA/LA	32K (2K x 16) Dual-Port RAM (Master)	6.5
IDT71342SA/LA	32K (4K x 8) Dual-Port RAM (with Semaphore)	6.7
IDT7134SA/LA	32K (4K x 8) Dual-Port RAM	6.6
IDT7140SA/LA	8K (1K x 8) Dual-Port RAM (Slave with Interrupts)	6.1
IDT71421SA/LA	16K (2K x 8) Dual-Port RAM (Slave with Interrupts)	6.3
IDT7142SA/LA	16K (2K x 8) Dual-Port RAM (Slave)	6.2
IDT7143SA/LA	32K (2K x 16) Dual-Port RAM (Slave)	6.5
IDT71V321S/L	16K (2K x 8) 3.3V Dual-Port RAM (with interrupts)	6.19
IDT7200	256 x 9-Bit Parallel Asynchronous FIFO	5.1
IDT7201	512 x 9-Bit Parallel Asynchronous FIFO	5.1
IDT7202	1K x 9-Bit Parallel Asynchronous FIFO	5.1
IDT72021	1K x 9-Bit Parallel Asynchronous FIFO with Retransmit	5.5
IDT72025	1K x 18-Bit Parallel First-In/First-Out FIFO	5.4
IDT7203	2048 x 9-Bit Parallel Asynchronous FIFO	5.2
IDT72031	2K x 9-Bit Parallel Asynchronous FIFO with Retransmit	5.5
IDT7204	4096 x 9-Bit Parallel Asynchronous FIFO	5.2
IDT72041	4K x 9-Bit Parallel Asynchronous FIFO with Retransmit	5.5
IDT7205	8192 x 9-Bit Parallel Asynchronous FIFO	5.2
IDT7206	16384 x 9-Bit Parallel Asynchronous FIFO	5.2
IDT72103	2048 x 9-Bit Configurable Parallel/Serial FIFO	5.8
IDT72104	4096 x 9-Bit Configurable Parallel/Serial FIFO	5.8
IDT72105	256 x 16-Bit Parallel-to-Serial FIFO	5.9
IDT72115	512 x 16-Bit Parallel-to-Serial FIFO	5.9
IDT72125	1024 x 16-Bit Parallel-to-Serial FIFO	5.9
IDT72131	2048 x 9-Bit Parallel-to-Serial FIFO	5.10
IDT72132	2048 x 9-Bit Parallel-to-Serial FIFO	5.11
IDT72141	4096 x 9-Bit Parallel-to-Serial FIFO	5.10
IDT72142	4096 x 9-Bit Parallel-toSerial FIFO	5.11
IDT72200	256 x 8-Bit Parallel SyncFIFO (Clocks FIFO)	5.12
IDT72201	256 x 9-Bit Parallel SyncFIFO (Clocks FIFO)	5.13
IDT72205LB	256 x 18-Bit Parallel SyncFIFO (Clocks FIFO)	5.14

NUMERICAL TABLE OF CONTENTS (CONTINUED)

PART NO.		PAGE
IDT72210	512 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	5.12
IDT72211	512 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	5.13
IDT72215LB	512 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	5.14
IDT72220	1024 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	5.12
IDT72221	1024 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	5.13
IDT72225LB	1024 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	5.14
IDT72230	2048 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	5.12
IDT72231	2048 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	5.13
IDT72235LB	2048 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	5.14
IDT72240	4096 x 8-Bit Parallel SyncFIFO (Clocked FIFO)	5.12
IDT72241	4096 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	5.13
IDT72245LB	4096 x 18-Bit Parallel SyncFIFO (Clocked FIFO)	5.14
IDT72255	8,192 x 18-Bit SyncFIFO	5.21
IDT72261	16,384 x 9-Bit SyncFIFO	5.20
IDT72265	16,384 x 18-Bit SyncFIFO	5.21
IDT72271	32,768 x 9-Bit SyncFIFO	5.20
IDT723611	64 x 36-Bit SyncFIFO	5.22
IDT723612	64 x 32 x 2 Dual Bidirectional SyncFIFO	5.23
IDT723622	256 x 36 x 2 SyncBiFIFO	5.25
IDT723631	512 x 36-Bit Dual-Port SyncFIFO	5.26
IDT723632	512 x 36 x 2 SyncBiFIFO	5.24
IDT723641	1024 x 36-Bit Dual-Port SyncFIFO	5.26
IDT723642	1024 x 36 x 2 SyncBiFIFO	5.25
IDT723651	2048 x 36-Bit Dual-Port SyncFIFO	5.26
IDT72401	64 x 4-Bit Parallel FIFO	5.6
IDT72402	64 x 5-Bit Parallel FIFO	5.6
IDT72403	64 x 4-Bit Parallel FIFO (w/Output Enable)	5.6
IDT72404	64 x 5-Bit Parallel FIFO (w/Output Enable)	5.6
IDT72413	64 x 5-Bit Parallel FIFO with Flags	5.7
IDT72420	64 x 8-Bit Parallel SyncFIFO™ (Clocked FIFO)	5.12
IDT72421	64 x 9-Bit Parallel SyncFIFO (Clocked FIFO)	5.13
IDT72510	512 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	5.18
IDT72511	512 x 18-Bit Parallel Bidirectional FIFO	5.19
IDT72520	1024 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	5.18
IDT72521	1024 x 18-Bit Parallel Bidirectional FIFO	5.19
IDT72605	256 x 18-Bit Parallel Sync BiFIFO™ (Clocked Bidirectional FIFO)	5.16
IDT72615	512 x 18-Bit Parallel Sync BiFIFO (Clocked Bidirectional FIFO)	5.16
IDT72801	Dual 256 x 9 SyncFIFO	5.15
IDT72811	Dual 512 x 9 SyncFIFO	5.15
IDT72821	Dual 1024 x 9 SyncFIFO	5.15
IDT72831	Dual 2048 x 9 SyncFIFO	5.15
IDT72841	Dual 4096 x 9 SyncFIFO	5.15
IDT72V01	512 x 9-Bit 3.3V Asynchronous FIFO	5.3
IDT72V02	1024 x 9-Bit 3.3V Asynchronous FIFO	5.3
IDT72V03	2048 x 9-Bit 3.3V Asynchronous FIFO	5.3
IDT72V04	4096 x 9-Bit 3.3V Asynchronous FIFO	5.3
IDT7M1001	128K x 8 Dual-Port Static RAM Module	7.2
IDT7M1002	16K x 32 Dual-Port Static RAM Module	7.1
IDT7M1003	64K x 8 Dual-Port Static RAM Module	7.2
IDT7M1014	4K x 36 Dual-Port Static RAM Module	7.3
IDT7M1024	4K x 36 Synchronous Dual-Port Static RAM Module	7.4
IDT7M207	32K x 9 Parallel In-Out FIFO Module	7.5
IDT7M208	64K x 9 Parallel In-Out FIFO Module	7.5
IDT7M4003	32K x 32 Static RAM Module	7.8

NUMERICAL TABLE OF CONTENTS (CONTINUED)

PART NO.		PAGE
IDT7M4013	128K x 32 Static RAM Module	7.8
IDT7M4036	64K x 32 Static RAM Module	7.9
IDT7M4048	512K x 8 Commercial Static RAM Module	7.11
IDT7M4048	512K x 8 Military Static RAM Module	7.12
IDT7M4084	2M x 8 Static RAM Module	7.10
IDT7MB4048	512K x 8 Commercial Static RAM Module	7.11
IDT7MB6098A	128K Byte Secondary Cache Module for the Intel i486	7.16
IDT7MP4045	256K x 32 Static RAM Module	7.7
IDT7MP4120	1M x 32 Static RAM Module	7.6
IDT7MP6048	IDT79R4000 Flexi-Cache Development Tool	7.13
IDT7MP6068	IDT79R4000 Flexi-Cache Development Tool	7.13
IDT7MP6085	128K Byte Secondary Cache Module for the Intel® i486™	7.14
IDT7MP6086	128K Byte Secondary Cache Module for the Intel i486	7.15
IDT7MP6087	128K Byte Secondary Cache Module for the Intel i486	7.14
IDT7MP6104	128KB Secondary Cache Module for the Intel i486	7.17
IDT7MP6105	128KB Secondary Cache Module for the Intel i486	7.17
IDT7MP6118	128KB Secondary Cache Module for the Intel i486	7.18
IDT7MP6119	256KB Secondary Cache Module for the Intel i486	7.18
IDT7MP6121	128K Secondary Cache Module for the Intel i486 Processor	7.19
IDT7MP6122	256K Secondary Cache Module for the Intel i486 Processor	7.19
IDT7MP6134	256KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6135	512KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6140	256KB Secondary Cache Modules for the Pentium™ and Power PC™ CPUs	7.21
IDT7MP6141	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6142	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6143	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6144	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6145	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6151	128KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6152	256KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6153	512KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6157	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.22
IDT7MP6158	1M Secondary Cache Modules for the Pentium and Power PC CPUs	7.22
IDT7MP6159	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.22
IDT7MP6160	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.22
IDT7MP6133	128KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.2

ORDERING INFORMATION


When ordering by TWX or Telex, the following format must be used:

- A. Complete Bill To.
- B. Complete Ship To.
- C. Purchase Order Number.
- D. Certificate of Conformance. Y or N.
- E. Customer Source Inspection. Y or N.
- F. Government Source Inspection. Y or N
- G. Government Contract Number and Rating.
- H. Requested Routing.
- I. IDT Part Number –
 Each item ordered must use the complete part number exactly as listed in the price book.
- J. SCD Number — Specification Control Document (Internal Traveller).
- K. Customer Part Number/Drawing Number/Revision Level –
 Specify whether part number is for reference only, mark only, or if extended processing to customer specification is required.
- L. Customer General Specification Numbers/Other Referenced Drawing Numbers/Revision Levels.
- M. Request Date With Exact Quantity.
- N. Unit Price.
- O. Special Instructions, Including Q.A. Clauses, Special Processing.

AC (ACTIVITY CODE)
F = Consult Factory
N = New Part
O = Obsolete Part
D = Decrease in Price
I = Increase in Price
W = Non Returnable
* = Leadership Product
% = 5% Program (for North American Distributors Only)

Federal Supply Code Number/Cage Number – 61772
 Dun & Bradstreet Number – 03-814-2600
 Federal Tax I.D. – 94-2669985
 TLX# – 887766
 FAX# – 408-727-3468

PART NUMBER DESCRIPTION




PACKAGE DESCRIPTION TABLE

C CERAMIC SIDEBRAZE	PF PLASTIC FLATPACK (TQFP)
D CERDIP	SO PLASTIC SMALL OUTLINE IC
F FLATPACK	TC SIDEBRAZE THINDIP (300 MIL)
G PIN GRID ARRAY	TP PLASTIC THIN DUAL IN-LINE
J PLASTIC LEADED CHIP CARRIER	QE CERQUAD GULL WING
L LEADLESS CHIP CARRIER	XE CERPACK (F11 CONFIG. ONLY)
P PLASTIC DIP	XL FINE-PITCH LCC
Y SOJ	

*Consult Factory

**For Logic, the "54" series (e.g. IDT54FCT138) — -55°C to +125°C
 the "74" series (e.g. IDT74FCT138) — 0°C to +70°C

MODULE ORDERING INFORMATION



Code	Substrate and Pin Type	Component Type
P	FR-4 DIP (Dual In-Line Package)	Plastic
C	CERAMIC DIP (Dual In-Line Package)	Ceramic
N	CERAMIC DIP (Dual In-Line Package)	Plastic
K	FR-4 QIP (Quad In-Line Package)	Plastic
CK	CERAMIC QIP (Quad In-Line Package)	Ceramic
H	FR-4 HIP (Hex In-Line Package)	Plastic
CH	CERAMIC QIP (Quad In-Line Package)	Ceramic
NH	CERAMIC QIP (Quad In-Line Package)	Plastic
G	CERAMIC PGA (Pin Grid Array)	Ceramic
S	FR-4 SIP (Single In-Line Package)	Plastic
CS	CERAMIC SIP (Single In-Line Package)	Ceramic
V	FR-4 DSIP (Dual Single In-Line Package)	Plastic
CV	CERAMIC DSIP (Dual Single In-Line Package)	Ceramic
Z	FR-4 ZIP (Zip-zap In-Line Package)	Plastic
M	FR-4 SIMM (Single In-Line Memory Module)	Plastic

NOTES:

- FR-4 is a multi-layered, glass filled epoxy laminate substrate.
- Ceramic is a multi-layered, co-fired ceramic substrate.
- Plastic refers to all surface mount devices available in various non-hermetically sealed packages (i.e. SOIC, SOJ, Flat Packs, etc.).
- Ceramic refers to all surface mount devices available in various hermetically sealed packages (i.e. LCC, ceramic Flat Packs, etc.).


IDT PACKAGE MARKING DESCRIPTION

PART NUMBER DESCRIPTION

IDT's part number identifies the basic product, speed, power, package(s) available, operating temperature and processing grade. Each data sheet has a detailed description, using the part number, for ordering the proper product for the user's application. The part number is comprised of a series of alpha-numeric characters:

1. An "IDT" corporate identifier for Integrated Device Technology, Inc.
2. A basic device part number composed of alpha-numeric characters.
3. A device power identifier, composed of one or two alpha characters, is used to identify the power options. In most cases, the following alpha characters are used: "S" or "SA" is used for the standard product's power. "L" or "LA" is used for lower power than the standard product.
4. A device speed identifier, when applicable, is either alpha characters, such as "A" or "B", or numbers, such as 20 or 45. The speed units, depending on the product, are in nanoseconds or megahertz.
5. A package identifier, composed of one or two characters. The data sheet should be consulted to determine the packages available and the package identifiers for that particular product.
6. A temperature/process identifier. The product is available in either the commercial or military temperature range, processed to a commercial specification, or the product is available in the military temperature range with full compliance to MIL-STD-883. Many of IDT's products have burn-in included as part of the standard commercial process flow.
7. A special process identifier, composed of alpha characters, is used for products which require radiation enhancement (RE) or radiation tolerance (RT).

Example for Monolithic Devices:



* Field Identifier Applicable To All Products

2507 drw 01

ASSEMBLY LOCATION DESIGNATOR

IDT uses various locations for assembly. These are identified by an alpha character in the last letter of the date code marked on the package. Presently, the assembly location alpha character is as follows:

- A = Anam, Korea
- I = USA
- P = Penang, Malaysia

MIL-STD-883C COMPLIANT DESIGNATOR

IDT ships military products which are compliant to the latest revision of MIL-STD-883, Class B. Such products are identified by a "B" designation on the package. The location of this designator is specified by internal documentation at IDT.

EXAMPLE FOR SUBSYSTEM MODULES

See Ordering Information (section 1.4), page 2.

First-In, First-Out Memories (FIFOs)

- Complete range of application-oriented FIFOs
- Easy-to-Use
- High-performance cost-effective solutions

SYNCHRONOUS (CLOCKED) UNIDIRECTIONAL FIFOs

- Ultra-high performance—83 MHz
- 8-, 9-, 18- and 36-bit wide buses for today's processors
- Various FIFO depths—64 to 32K
- Separate clock and enable signals for read and write
- Read and write clocks can be asynchronous or coincident
- Programmable depths for Almost-Empty and Almost-Full flags
- Simple depth and width expansion
- Configurable FIFO allows for width expansion, bidirectional operation or 2-level prioritizing
- Space saving 64-pin Thin Quad Flat Pack (TQFP)

SYNCHRONOUS (CLOCKED) BIDIRECTIONAL FIFOs

- Ultra-high performance—40MHz
- 18-, and 36-bit wide buses
- Read and write clocks can be asynchronous or coincident

- Separate clock and enable for each bus
- Programmable depths for Almost-Empty and Almost-Full flags
- Space saving 64-pin Thin Quad Flat Pack (TQFP)

ASYNCHRONOUS BIDIRECTIONAL FIFOs

- Bus-matching BiFIFOs for 18-to-9 bit, 36-to-9 bit or 36-to-18 bit connections
- Parallel BiFIFOs for 9-to-9 bit, 18-to-18 bit connections
- Bypass path for direct status/command interchange
- Programmable depths for Almost-Empty and Almost-Full flags
- Built-in DMA handshake signals
- Single bank FIFO with programmable data direction control

ASYNCHRONOUS UNIDIRECTIONAL FIFOs

- Ultra- high performance — 12ns data access times
- 9- and 18-bit wide buses for today's 3.3V and 5V processors
- Various FIFO depths — 256 to 16K
- Asynchronous or simultaneous reads and writes
- Simple width and depth expansion
- Surface mount package solutions
- Multiple flags—Full, Empty, and Half-Full

Part Number	Description	Max. Speed (ns)		Max. Power (mW)	Avail.	Data Book Page
		Mil.	Com'l.			
SYNCHRONOUS (CLOCKED) UNIDIRECTIONAL FIFOs						
IDT72420	64 x 8	20	12	770	NOW	H 5.12
IDT72200	256 x 8	20	12	770	NOW	H 5.12
IDT72210	512 x 8	20	12	770	NOW	H 5.12
IDT72220	1K x 8	25	15	880	NOW	H 5.12
IDT72230	2K x 8	25	15	880	NOW	H 5.12
IDT72240	4K x 8	25	15	880	NOW	H 5.12
IDT72421	64 x 9	20	12	770	NOW	H 5.13
IDT72201	256 x 9	20	12	770	NOW	H 5.13
IDT72211	512 x 9	20	12	770	NOW	H 5.13
IDT72221	1K x 9	25	15	880	NOW	H 5.13
IDT72231	2K x 9	25	15	880	NOW	H 5.13
IDT72241	4K x 9	25	15	880	NOW	H 5.13
IDT72261	16K x 9	15	10	660	2Q'94	H 5.20
IDT72271	32K x 9	15	10	660	2Q'94	H 5.20
IDT72801	Dual 256 x 9 (Configurable)	--	15	1375	2Q'94	H 5.15
IDT72811	Dual 512 x 9 (Configurable)	--	15	1375	1Q'94	H 5.15
IDT72821	Dual 1K x 9 (Configurable)	--	20	1375	1Q'94	H 5.15
IDT72831	Dual 2K x 9 (Configurable)	--	20	1375	1Q'94	H 5.15
IDT72841	Dual 4K x 9 (Configurable)	--	20	1375	NOW	H 5.15
IDT72205LB	256 x 18 (Depth Expandable)	25	15	1375	NOW	H 5.14
IDT72215LB	512 x 18 (Depth Expandable)	25	15	1375	NOW	H 5.14
IDT72225LB	1K x 18 (Depth Expandable)	25	15	1375	NOW	H 5.14
IDT72235LB	2K x 18 (Depth Expandable)	25	15	1375	NOW	H 5.14
IDT72245LB	4K x 18 (Depth Expandable)	25	15	1375	NOW	H 5.14
IDT72255LB	8K x 18 (Depth Expandable)	15	10	770	2Q'94	H 5.21
IDT72265LB	16K x 18 (Depth Expandable)	15	10	770	2Q'94	H 5.21

First-In, First-Out Memories (FIFOs)

Part Number	Description	Max. Speed (ns)		Max. Power (mW)	Avail.	Data Book Page
		Mil.	Com'l.			
IDT723611	64 x 36	--	15	1100	2Q'94	H 5.22
IDT723631	512 x 36	--	15	1200	2Q'94	H 5.26
IDT723641	1K x 36	--	15	1300	2Q'94	H 5.26
SYNCHRONOUS (CLOCKED) BIDIRECTIONAL FIFOs						
IDT72605	256 x 18 x 2 Dual Memory Bank	30	20	1375	NOW	H 5.16
IDT72615	512 x 18 x 2 Dual Memory Bank	30	20	1375	NOW	H 5.16
IDT723612	64 x 36 x 2	--	15	1100	2Q'94	H 5.23
IDT723622	256 x 36 x 2	--	15	1200	3Q'94	H 5.25
IDT723632	512 x 36 x 2	--	15	1300	1Q'94	H 5.24
ASYNCHRONOUS UNIDIRECTIONAL FIFOs						
IDT72401	64 x 4	35MHz	45MHz	192	NOW	H 5.6
IDT72402	64 x 5	35MHz	45MHz	192	NOW	H 5.6
IDT72403	64 x 4 with OE	35MHz	45MHz	192	NOW	H 5.6
IDT72404	64 x 5 with OE	35MHz	45MHz	192	NOW	H 5.6
IDT72413	64 x 5 with OE, Almost-Empty, Almost-Full flags	35MHz	45MHz	192	NOW	H 5.7
IDT7200	256 x 9	20	15	770	NOW	H 5.1
IDT7201	512 x 9	20	15	770	NOW	H 5.1
IDT7202	1K x 9	20	15	770	NOW	H 5.1
IDT7203	2K x 9	20	15	880	NOW	H 5.2
IDT7204	4K x 9	20	15	880	NOW	H 5.2
IDT7205	8K x 9	20	15	770	NOW	H 5.2
IDT7206	16K x 9	20	15	880	NOW	H 5.2
IDT72025	1K x 18	--	12	880	NOW	H 5.4
ASYNCHRONOUS 3.3V FIFOs						
IDT72V01	512 x 9 (3.3Volt)	--	25	180	2Q'94	H 5.3
IDT72V02	1K x 9 (3.3Volt)	--	25	180	NOW	H 5.3
IDT72V03	2K x 9 (3.3Volt)	--	25	180	1Q'94	H 5.3
IDT72V04	4K x 9 (3.3Volt)	--	25	180	1Q'94	H 5.3
IDT72V05	8K x 9 (3.3Volt)	--	25	225	2Q'94	CALL
ASYNCHRONOUS BIDIRECTIONAL FIFOs						
IDT72510	512 x 18—1K x 9 Bus Matching	--	25	1210	4Q'93	H 5.18
IDT72511	512 x 18—512 x 18	CALL	25	1210	4Q'93	H 5.19
IDT72520	1K x 18—2K x 9 Bus Matching	--	25	1210	4Q'93	H 5.18
IDT72521	1K x 18—1K x 18	40	25	1265	4Q'93	H 5.19
IDT7271	512 x 9 Single Memory Bank	--	15	825	NOW	CALL
IDT7272	1K x 9 Single Memory Bank	--	15	825	NOW	CALL
IDT7273	2K x 9 Single Memory Bank	--	15	825	NOW	CALL

First-In, First-Out Memories (FIFOs)

Part Number	Description	Max. Speed (ns)		Max. Power (mW)	Avall.	Data Book Page
		Mil.	Com'l.			
FLAGGED FIFOs						
IDT72021	1K x 9 with Half-Full, Almost-Empty, Almost-Full flags and OE	30	25	660	NOW	H 5.5
IDT72031	2K x 9 with Half-Full, Almost-Empty, Almost-Full flags and OE	40	35	660	NOW	H 5.5
IDT72041	4K x 9 with Half-Full, Almost-Empty, Almost-Full flags and OE	40	35	660	NOW	H 5.5
PARALLEL/SERIAL FIFOs						
IDT72103	2K x 9 configurable Parallel/Serial I/O, multiple flags, 50MHz serial rate and FlexiShift	40	35	770	NOW	H 5.8
IDT72104	4K x 9 configurable Parallel/Serial I/O, multiple flags, 50MHz serial rate and FlexiShift	40	35	770	NOW	H 5.8
IDT72105	256 x 16 dedicated Parallel-to-Serial I/O, 50MHz serial shift rate, multiple flags	--	25	550	NOW	H 5.9
IDT72115	512 x 16 dedicated Parallel-to-Serial I/O, 50MHz serial shift rate, multiple flags	--	25	550	NOW	H 5.9
IDT72125	1K x 16 dedicated Parallel-to-Serial I/O, 50MHz serial shift rate, multiple flags	--	25	550	NOW	H 5.9
IDT72131	2K x 9 dedicated Parallel-to-Serial I/O, 50MHz serial rate, multiple flags and FlexiShift	40	35	770	NOW	H 5.10
IDT72132	2K x 9 dedicated Serial-to-Parallel I/O, 50MHz serial rate, multiple flags and FlexiShift	40	35	770	NOW	H 5.11
IDT72141	4K x 9 dedicated Parallel-to-Serial I/O, 50MHz serial rate, multiple flags and FlexiShift	40	35	770	NOW	H 5.10
IDT72142	4K x 9 dedicated Serial-to-Parallel I/O, 50MHz serial rate, multiple flags and FlexiShift	40	35	770	NOW	H 5.11

High-Speed CMOS/BiCMOS Multi-Port RAMs

- Now offering 12ns Dual-Port SRAMs (the World's Fastest)
- First synchronous Dual-Port (7099) is available and allows for self-timed write cycles.
- Now offering the 70825 Sequential-Access Random-Access Memory (SARAM™).
- 3.3V options available (64K, 128K).
- World's first FourPort™ SRAMs.
- x9 Dual-Ports (18K, 36K).
- Dense Dual-Ports (128K).
- All Dual-Ports have true dual-ported memory cells which allow simultaneous access from both ports.

Part Number	Description	Max. Speed (ns)		Typical Power (mW)	Avail.	Data Book Page
		Mil.	Com'l.			
DUAL-PORT RAMS						
IDT7130	8K (1K x 8) MASTER: industry's most popular dual-port SRAM	30	20	325	NOW	H 6.1
IDT7140	8K (1K x 8) SLAVE: functions with IDT7130 to provide 16-bit words or wider; pin-compatible with IDT7130	30	25	325	NOW	H 6.1
IDT7132	16K (2K x 8) MASTER: fastest available speeds in this industry standard product; now multiple sources	30	20	325	NOW	H 6.2
IDT7142	16K (2K x 8) SLAVE: functions with IDT7132 to provide 16-bit words or wider; pin-compatible with IDT7132	30	25	325	NOW	H 6.2
IDT71321	16K (2K x 8) MASTER: high-speed dual-port with interrupt output	30	25	325	NOW	H 6.3
IDT71421	16K (2K x 8) SLAVE: functions with IDT71321 to provide 16-bit words or wider; pin-compatible with IDT71321	30	25	325	NOW	H 6.3
IDT70121	18K (2K x 9) MASTER: high-speed dual-port with busy and interrupt	30	25	400	NOW	H 6.4
IDT70125	18K (2K x 9) SLAVE: functions with IDT70121 to provide 18-bit words or wider	30	25	400	NOW	H 6.4
IDT7133	32K (2K x 16) MASTER: high-speed dual-port with busy	35	25	500	NOW	H 6.5
IDT7143	32K (2K x 16) SLAVE: functions with IDT7133 to provide 32-bit words or wider	35	25	500	NOW	H 6.5
IDT7134	32K (4K x 8) high-speed operation in systems where on-chip arbitration is not needed	35	25	500	NOW	H 6.6
IDT71342	32K (4K x 8) with semaphores	35	25	500	NOW	H 6.7
IDT7024	64K (4K x 16) with busy, interrupt semaphore and master/slave select	35	25	750	NOW	H 6.10
IDT7025	128K (8K x 16) with busy, interrupt, semaphores and master/slave select	35	25	750	NOW	H 6.12
IDT7026	256K (16K x 16) industry's largest monolithic dual-port RAM with busy, semaphores, and master/slave select	35	25	750	NOW	H 6.14
IDT70261	256K (16K x 16) industry's largest monolithic dual-port RAM with busy, interrupt, semaphores, and master/slave select	35	25	750	NOW	H 6.15
IDT7005	64K (8K x 8) with busy, interrupt, semaphore and master/slave select	35	25	750	NOW	H 6.9
IDT7006	128K (16K x 8) with busy, interrupt, semaphore and master/slave select	35	25	750	NOW	H 6.11
IDT7007	256K (32K x 8) industry's largest monolithic dual-port RAM with busy, interrupt, semaphores, and master/slave select	35	25	750	NOW	H 6.13

High-Speed CMOS/BiCMOS Multi-Port RAMs (Cont'd)

Part Number	Description	Max. Speed (ns)		Typical Power (mW)	Avail.	Data Book Page
		Mil.	Com'l.			
FourPort RAMs						
IDT7052	16K (2K x 8) FourPort SRAM offers added benefits for high-speed systems in which multiple access is required in the same cycle	30	25	750	NOW	H 6.16
SYNCHRONOUS DUAL-PORT RAM						
IDT7099	36K (4K x 9) Synchronous dual-port with registered data input, address, and control lines.	20	15	900	NOW	H 6.17
BICMOS DUAL-PORT RAM						
IDT7014	36K (4K x 9) high-speed, dual-port processed using our BiCMOS process	20	12	900	NOW	H 6.8
SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM)						
IDT70825	128K (8Kx16) the SARAM offers sequential data buffering on one port and random access on the other port.	35	25	1200	NOW	H 6.18
3.3V DUAL-PORT RAM						
IDT71V321	16K (2K x 8) master with busy and interrupt, 3.3V low power operation.	—	25	250	NOW	H 6.19
IDT70V05	64K (8K x 8) with busy, interrupt, semaphore and master/slave select. 3.3V low power operation.	—	35	350	NOW	H 6.20
IDT70V06	128K (16K x 8) with busy, interrupt, semaphore and master/slave select. 3.3V low power operation.	—	35	350	NOW	H 6.22
IDT70V07	256K (32K x 8) with busy, interrupt, semaphore and master/slave select. 3.3V low power operation.	—	35	350	NOW	H 6.24
IDT70V24	64K (4K x 16) with busy, interrupt, semaphore and master/slave select. 3.3V low power operation.	—	35	350	NOW	H 6.21
IDT70V25	128K (8K x 16) industry's largest monolithic dual-port RAM with busy, interrupt, semaphores and master/slave select. 3.3V low power operation.	—	35	350	NOW	H 6.23
IDT70V26	256K (16K x 16) with busy, semaphore, and master/slave select. 3.3V low power operation.	—	35	350	NOW	H 6.25
IDT70V261	256K (16K x 16) with busy, interrupt, semaphore and master/slave select. 3.3V low power operation.	—	35	350	NOW	H 6.26

High-Speed CMOS and BiCMOS Module Products

- High-density, high-performance module products for commercial and military applications
- Standard module products are used in a wide range of applications, such as personal computers, workstations, video systems, data communications, telecommunications, add-on VME-type cards, test systems, DSP systems, electronic surveillance, guidance systems, and intelligent controller systems.
- Fully customized module solutions are available to achieve optimum system integration and performance. Custom modules take advantage of IDT's experienced design, test, and manufacturing teams all working with the highest-performance components available.
- Modules are built using state-of-the-art techniques in surface-mount technology. Typically, monolithic components are double-sided surface mounted onto multi-layered FR-4 epoxy laminate substrates or co-fired ceramic substrates
- A wide variety of module packages are available offering the optimum combination of pin count and board area. Some of these packages include industry standard DIPs, ZIPs, SIMMs and PGAs, in addition to other unique module packaging, such as SIPs, DSIPs, QIPs, HIPs, and advanced high-density connectors
- Custom multichip module capabilities are available

Part Number	Description	Max. Speed (ns)		Avail.	Data Book Page
		Mil.	Com'l.		
CUSTOM MODULES AND MULTICHIP MODULES					
Memory-based Modules – SRAM, DRAM, non-volatile RAM				NOW	
CPU-based Modules – RISC, CISC, DSP, custom ASIC				NOW	
Please consult factory or call your local sales representative for more details.					
SRAM MODULES					
IDT7MP4120	1M x 32 Static RAM Module	—	25	NOW	H 7.6
IDT7MP4045	256K x 32 Static RAM Module	—	12	NOW	H 7.7
IDT7M4013	128K x 32 Static RAM Module	25	20	NOW	H 7.8
IDT7MP4036	64K x 32 Static RAM Module	—	12	NOW	H 7.9
IDT7M4003	32K x 32 Static RAM Module	30	30	NOW	H 7.8
IDT7M4084	2M x 8 Static RAM Module	—	55	NOW	H 7.10
IDT7M4048	512K x 8 Static RAM Module	30	70	NOW	H 7.11
IDT7MB4048	512K x 8 Static RAM Module	—	25	NOW	H 7.11
I486™ & PENTIUM™ MICROPROCESSOR SECONDARY CACHE MODULES					
IDT7MP6135/53	512KB Write-back Secondary Cache Module for the 486 CPU and Intel 82420TX core logic	—	33MHz	NOW	H 7.20
IDT7MP6182	512KB Secondary Cache Module for the Pentium™ CPU	—	9	NOW	CALL
IDT7MP6181	256KB Secondary Cache Module for the Pentium CPU	—	9	NOW	CALL
IDT7MP6141/43	512KB Secondary Cache Module for the Pentium CPU	—	9	NOW	H 7.21
IDT7MP6140/42	256KB Secondary Cache Module for the Pentium CPU	—	9	NOW	H 7.21
IDT7MP6145	512KB Secondary Cache Module for the PowerPC™ CPU	—	9	NOW	H 7.21
IDT7MP6144	256KB Secondary Cache Module for the PowerPC CPU	—	9	NOW	H 7.21
IDT7MP6157	256KB Secondary Cache Module for the Pentium CPU	—	15	NOW	H 7.22
IDT7MP6134/52	256KB Write-back Secondary Cache Module for the 486 CPU and Intel 82420TX core logic	—	33MHz	NOW	H 7.20
IDT7MP6119	256KB Fully Integrated Write-back Secondary Cache Module for the 486 CPU	—	33MHz	NOW	H 7.18
IDT7MP6122	256KB Write-back Secondary Cache Module for the 486 CPU and OPTI 82C499, VLSI 82C480 core logic	—	33MHz	NOW	H 7.19
IDT7MP6105	256KB TurboCache SIMM for the 486 CPU	—	33MHz	NOW	H 7.17
IDT7MP6087	256KB Secondary Cache Module for the 486 CPU	—	33MHz	NOW	H 7.14
IDT7MP6118	128KB Fully Integrated Write-back Secondary Cache Module for the 486 CPU	—	33MHz	NOW	H 7.18
IDT7MP6133/51	128KB Write-back Secondary Cache Module for the 486 CPU and Intel 82420TX core logic	—	33MHz	NOW	H 7.20
IDT7MP6121	128KB Write-back Secondary Cache Module for the 486 CPU and OPTI 82C499, VLSI 82C480 core logic	—	33MHz	NOW	H 7.19

High-Speed CMOS and BiCMOS Module Products

Part Number	Description	Max. Speed (ns)		Avail.	Data Book Page
		Mil.	Com'l.		
IDT7MP6104	128KB TurboCache SIMM for the 486 CPU	—	33MHz	NOW	H 7.17
IDT7MB6098A	128KB TurboCache Module for the 486 CPU	—	33MHz	NOW	H 7.16
IDT7MP6086	128KB Secondary Cache Module for the 486 CPU	—	33MHz	NOW	H 7.15
IDT7MP6085	128KB Secondary Cache Module for the 486 CPU	—	33MHz	NOW	H 7.14
R4000 MICROPROCESSOR SECONDARY CACHE MODULES					
IDT7MP6048	Flexi-Cache™ Development Tool for the for the IDT79R4000 CPU	—	15	NOW	H 7.13
DUAL-PORT MODULES					
IDT7M1014	4K x 36 Dual-Port Module	20	15	NOW	H 7.3
IDT7M1024	4K x 36 Synchronous Dual-Port Module	25	20	NOW	H 7.4
IDT7M1002	16K x 32 Dual-Port Module	40	30	NOW	H 7.1
IDT7M1001	128K x 8 Dual-Port Module	50	35	NOW	H 7.2
IDT7M1003	64K x 8 Dual-Port Module	50	35	NOW	H 7.2
FIFO MODULES					
IDT7M208	64K x 9 FIFO Module	30	20	NOW	H 7.5
IDT7M207	32K x 9 FIFO Module	30	20	NOW	H 7.5

1



Integrated Device Technology, Inc.

FIFO CROSS REFERENCE GUIDES

SYNCHRONOUS (CLOCKED) CROSS REFERENCE

PART NUMBER		PACKAGES	
TI	IDT	TI	IDT
SN74ACT72211L	IDT72211L	RJ	J
SN74ACT72221L	IDT72221L	FN	J
SN74ACT72231L	IDT72231L	PN	PF
SN74ACT72241L	IDT72411L	PH	PF
SN74ACT7882*	IDT72235LB	PM	PF
SN74ACT7884*	IDT72245LB		
SN74ACT7801*	IDT72225LB		
SN74ACT7803*	IDT72215LB		
SN74ACT7805*	IDT72205LB		
SN74ACT7807*	IDT72311L		
SN74ACT7811*	IDT72225LB		
SN74ABT7819*	IDT72615L		

IC WORKS		ICW	
ICW	IDT	L	J
ICW89C211	IDT72211L		
ICW89C221	IDT72221L		
ICW89C231	IDT72231L		
ICW89C241	IDT72241L		

CYPRESS		CYP	
CYP	IDT	JC	J
CY7C441*	IDT72211L	LMB	LB
CY7C443*	IDT72231L	NC	PF
CY7C445/455*	IDT72215LB	PC	TP
CY7C446/456*	IDT72225LB	LC	L
CY7C447/457*	IDT72235LB	DC	D

QSI		QSI	
QSI	IDT	LB	J
QS7211*	IDT72211L	JR	J
QS7212*	IDT72221L		
QS7223*	IDT72231L		
QS7224*	IDT72241L		

PARADIGM		PDM	
PDM	IDT	J	G
PDM42205	IDT72205LB		
PDM42215	IDT72215LB		
PDM42225	IDT72225LB		

SHARP		SHP	
SHP	IDT	U	J
LH5492*	IDT72241		
LH540215*	IDT72215LB		
LH540225*	IDT72225LB		

* Functionally Compatible

ASYNCHRONOUS CROSS REFERENCE

1

PART NUMBER	
AMD	IDT
AM7200	IDT7200L
AM7201	IDT7201LA
AM7202	IDT7202LA
AM7203	IDT7203L
AM7204	IDT7204L
AM7205	IDT7205L
AM67C401	IDT72401L
AM67C402	IDT72402L
AM67C4013	IDT72403L
AM67C4023	IDT72404L
AM67C4033	IDT72413L

PACKAGES	
AMD	IDT
RC	TP
DC	D
JC	J
BXA	DB
N	P
PC	P

CYPRESS	IDT
CY7C420	IDT7201LA
CY7C421	IDT7201LA
CY7C424	IDT7202LA
CY7C425	IDT7202LA
CY7C428/429	IDT7203L
CY7C432/433	IDT7204L
CY7C460	IDT7205L
CY7C462	IDT7206L
CY3341	IDT72401L
CY7C401	IDT72401L
CY7C402	IDT72402L
CY7C403	IDT72403L
CY7C404	IDT72404L

CYP	IDT
PC	P
DC	D
DMB	DB
PC	TP
JC	J
DC	TC
LMB	LB

MOSEL	IDT
MS7200	IDT7200L
MS7201	IDT7201LA
MS7202	IDT7202LA
MS7203	IDT7203L
MS7204	IDT7204L

MSL	IDT
NC	TP
JC	J
PC	P

SGS	IDT
MK45H01	IDT7201LA
MK45H02	IDT7202LA
MK45H03	IDT7203L
MK45H04	IDT7204L
MK45H08	IDT7205L

SGS	IDT
N	P
K	J

QSI	IDT
QS7201	IDT7201LA
QS7202	IDT7202LA
QS7203	IDT7203L
QS7204	IDT7204L

QSI	IDT
-	TP
JR	J
P6	P
S3	SO

TI	IDT
SN74ACT7200L	IDT7200L
SN74ACT7201L	IDT7201LA
SN74ACT7202L	IDT7202LA
SN74ACT7203L	IDT7203L
SN74ACT7204L	IDT7204L
SN54ALS236	IDT72401L
SN74ALS236	IDT72401L
SN54ALS234	IDT72403L
SN74ALS234	IDT72403L
SN54ALS235	IDT72413L
SN74ALS235	IDT72413L

TI	IDT
NP	TP
RJ	J
DV	SO

SAMSUNG	IDT
KM75C01	IDT7201LA
KM75C02	IDT7202LA
KM75C03	IDT7203L

SAM	IDT
AP	P
AN	TP
AJ	J

SHARP	IDT
LH5495	IDT7200L
LH5496	IDT7201LA
LH5497	IDT7202LA
LH5498	IDT7203L
LH5499	IDT7204L
LH540205	IDT7205L
LH540206	IDT7206L

SHP	IDT
D	TP
U	J
-	P

MICRON	IDT
MT52C9005	IDT7201LA
MT52C9010	IDT7202LA
MT52C9020	IDT7203L

MIC	IDT
W	P
C	D
EJ	J

NAT. SEMI	IDT
NMF512X9	IDT7201LA
NMF1024X9	IDT7202LA
NMF2048X9	IDT7203L
NMF4098X9	IDT7204L

NS	IDT
PC	P
LCC	J

Guidelines for using the cross reference tables:

1. Match part number.
2. Match package.
3. See package/speed availability chart.

ORDERING INFORMATION

IDT 72xxxx xx xxx xx x
 Device Type Power Speed Package Temp Range



Integrated Device Technology, Inc.

SMP CROSS REFERENCE GUIDE

CYPRESS	IDT
CY7C130-35PC	IDT7130SA35P
45PC	45P
55PC	55P
35DC	35C
45DC	45C
55DC	55C
25LC	25L48
35LC	35L48
45LC	45L48
55LC	55L48
35DMB	35CB
45DMB	45CB
55DMB	55CB
35LMB	35L48B
45LMB	45L48B
55LMB	55L48B
CY7C131-25JC	IDT7130SA25J
35JC	35J
45JC	45J
55JC	55J
CY7C132-35PC	IDT7132SA35P
45PC	45P
55PC	55P
35DC	35C
45DC	45C
55DC	55C
25LC	25L48
35LC	35L48
45LC	45L48
55LC	55L48
35DMB	35CB
45DMB	45CB
55DMB	55CB
35LMB	35L48B
45LMB	45L48B
55LMB	55L48B
CY7C136-25JC	IDT71321SA25J
35JC	35J
45JC	45J
55JC	55J
CY7B134-35PC	IDT7134SA35P
25DC	25C
35DC	35C
35DMB	35CB
25LC	25L48
35LC	35L48
35LMB	35L48B
CY7B135-25JC	IDT7134SA25J
35JC	35J

CYPRESS	IDT
CY7C140-35PC	IDT7140SA35P
45PC	45P
55PC	55P
35DC	35C
45DC	45C
55DC	55C
25LC	25L48
35LC	35L48
45LC	45L48
55LC	55L48
35DMB	35CB
45DMB	45CB
55DMB	55CB
35LMB	35L48B
45LMB	45L48B
55LMB	55L48B
CY7C141-25JC	IDT7140SA25J
35JC	35J
45JC	45J
55JC	55J
CY7C142-35PC	IDT7142SA35P
45PC	45P
55PC	55P
35DC	35C
45DC	45C
55DC	55C
25LC	25L48
35LC	35L48
45LC	45L48
55LC	55L48
35DMB	35CB
45DMB	45CB
55DMB	55CB
35LMB	35L48B
45LMB	45L48B
55LMB	55L48B
CY7C146-25JC	IDT71421SA25J
35JC	35J
45JC	45J
55JC	55J
CY7B1342-25JC	IDT71342SA25J
35JC	35J
CY7B144-25GC	IDT7005S25G
35GC	35G
25JC	25J
35JC	35J
35GMB	35GB

SMP CROSS REFERENCE

MHS	IDT
MG67133H5	IDT7133SA25G
K5	35G
M5	45G
N5	55G
KMB	35GB
MMB	45GB
NMB	55GB
MS67133H	IDT7133SA25J
K5	35J
M5	45J
N5	55J
HMG67024H5	IDT7024S25G
K5	35G
M5	45G
N5	55G
KMB	35GB
MMB	45GB
NMB	55GB
HMS67024H5	IDT7024S25J
K5	35J
M5	45J
N5	55J

MHS	IDT
MG67143H5	IDT7143SA25G
K5	35G
M5	45G
N5	55G
KMB	35GB
MMB	45GB
NMB	55GB
MS67143H	IDT7143SA25J
K5	35J
M5	45J
N5	55J

1



Integrated Device Technology, Inc.

SSD CROSS REFERENCE GUIDE

PART NUMBER	
CYPRESS	IDT
CYM1420HD-xxC	8M824SxxC
CYM1420HD-xxMB	8M824SxxCB
CYM1464PD-xxC	7MB4048SxxP
CYM1465PD-xxC	7M4048LxxN
CYM1620HD-xxC	8M624SxxC
CYM1622HV-xxC	7MP4027SxxV
CYM1828HG-xxC	7M4003SxxCH
CYM1828HG-xxMB	7M4003SxxCHB
CYM1830HD-xxC	7M4017SxxC
CYM1830HD-xxMB	7M4017SxxCB
CYM1831PZ-xxC	7MP4036SxxZ
CYM1831PM-xxC	7MP4036SxxM
CYM1838HG-xxC	7M4013SxxCH
CYM1838HG-xxMB	7M4013SxxCHB
CYM1840PD-xxC	7MB4067SxxP
CYM1841PZ-xxC	7MP4045SxxZ
CYM1841PM-xxC	7MP4045SxxM
CYM1851PZ-xxC	7MP4120SxxZ
CYM1851PM-xxC	7MP4120SxxM
CYM7485PM-xxC	7MP6104SxxM

EDI	IDT
EDI8F3264CxxMZC	7MP4036SxxZ
EDI8F32256CxxBZC	7MP4045SxxZ
EDI8F32256CxxBMC	7MP4045SxxM
EDI8M8256CxxP6C	7M4068LxxN
EDI8M8512CxxP6C	7M4048LxxN
EDI8F8512CxxM6C	7MB4048SxxP
EDI8M8512CxxM6B	7M4048SxxCB
EDI8M1664CxxC6C	8M624SxxC
EDI8M1664CxxC6B	8M624SxxCB
EDI8F3264CxxM6C	7M4017SxxC
EDI8M3264CxxC6B	7M4017SxxCB
EDI8F32256CxxB6C	7MB4067SxxP

PART NUMBER	
MICRON	IDT
MT8S6432Z-xx	7MP4036SxxZ
MT8S6432M-xx	7MP4036SxxZ
MT8S25632Z-xx	7MP4045SxxZ
MT8S25632M-xx	7MP4045SxxM

MOTOROLA	IDT
MCM32256Z-xx	7MP4045SxxZ
MCM32256SG-xx	7MP4045SxxM
MCM3264AZ-xx	7MP4036SxxZ
MCM32A128SG-xx	7MP6121SxxM
MCM32A256SG-xx	7MP6122SxxM
MCM4464-xx	7MP6084SxxM
MCM44256-xx	7MP6094SxxM

DENSE-PAC	IDT
DPS128X32V3	7M4013SxxCH
DPS512S8-xxC	7M4048LxxN
DPS3232V	7M4003SxxCH
DPS128X32V3-xx	7M4013SxxCH

MOSAIC	IDT
MS8512FKX-xx	7M4048LxxN
MS8512SC-xx	7MB4048SxxP
MS8512SCMB-xx	7M4048SxxCB
MS1664FKX-xx	8M624SxxC
PUMA 2S1000-xx	7M4003SxxCH
PUMA 2S4000-xx	7M4013SxxCH
MS3264FKX-xx	7M4017SxxC
MS32256FKX-xx	7MB4067SxxP

GENERAL INFORMATION

1

TECHNOLOGY AND CAPABILITIES

2

QUALITY AND RELIABILITY

3

PACKAGE DIAGRAM OUTLINES

4

FIFO PRODUCTS

5

SPECIALITY MEMORY PRODUCTS

6

SUBSYSTEMS PRODUCTS

7

IDT...LEADING THE CMOS FUTURE

A major revolution is taking place in the semiconductor industry today. A new technology is rapidly displacing older NMOS and bipolar technologies as the workhorse of the '80s and beyond. That technology is high-speed CMOS. Integrated Device Technology, a company totally predicated on and dedicated to implementing high-performance CMOS products, is on the leading edge of this dramatic change.

Beginning with the introduction of the industry's fastest CMOS 2K x 8 static RAM, IDT has grown into a company with multiple divisions producing a wide range of high-speed CMOS circuits that are, in almost every case, the fastest available. These advanced products are produced with IDT's proprietary CEMOS™ technology, a twin-well, dry-etched, stepper-aligned process utilizing progressively smaller dimensions.

From inception, IDT's product strategy has been to apply the advantages of its extremely fast CEMOS technology to produce the integrated circuit elements required to implement high-performance digital systems. IDT's goal is to provide the circuits necessary to create systems which are far superior to previous generations in performance, reliability, cost, weight, and size. Many of the company's innovative product designs offer higher levels of integration, advanced architectures, higher density packaging and system enhancement features that are establishing tomorrow's industry standards. The company is committed to providing its customers with an ever-expanding series of these high-speed, lower-power IC solutions to system design needs.

IDT's commitment, however, extends beyond state-of-the-art technology and advanced products to providing the highest level of customer service and satisfaction in the industry. Manufacturing products to exacting quality standards that provide excellent, long-term reliability is given the same level of importance and priority as device performance. IDT is also dedicated to delivering these high-quality advanced products on time. The company would like to be known not only for its technological capabilities, but also for providing its customers with quick, responsive, and courteous service.

IDT's product families are available in both commercial and military grades. As a bonus, commercial customers obtain the benefits of military processing disciplines, established to meet or exceed the stringent criteria of the applicable military specifications.

IDT is the leading U.S. supplier of high-speed CMOS circuits. The company's high-performance fast SRAM, FCT logic, high-density modules, FIFOs, multi-port memories, BiCEMOS™ ECL I/O memories, RISC SubSystems, and the 32- and 64-bit RISC microprocessor families complement each other to provide high-speed CMOS solutions for a wide range of applications and systems.

In 1993, IDT introduced its newest RISC microprocessor based on the MIPS architecture for the desktop PC, and embedded control markets. The R4600 Orion microprocessor, is the first RISC processor offering Pentium performance at a cost lower than most of Intel's 486DX line.

The R4600 is a full 64-bit implementation of the MIPS III instruction set architecture found in the popular R4000PC and R4400PC, but uses a shorter pipeline resulting in fewer stalls and, therefore, higher performance.

When compared against other processors targeted at the Windows NT market, the R4600 possesses clear advantages. The R4600 has the best performance per dollar, the best performance per watt consumed, and the most efficient use of silicon for the performance attained.

Dedicated to maintaining its leadership position as a state-of-the-art IC manufacturer, IDT will continue to focus on maintaining its technology edge as well as developing a broader range of innovative products. New products and speed enhancements are continuously being added to each of the existing product families, and additional product families are being introduced. Contact your IDT field representative or factory marketing engineer for information on the most current product offerings. If you're building state-of-the-art equipment, IDT wants to help you solve your design problems.

2

IDT MILITARY AND DESC-SMD PROGRAM

IDT is a leading supplier of military, high-speed CMOS circuits. The company's high-performance Static RAMs, FCT Logic Family, Complex Logic (CLP), FIFOs, Specialty Memories (SMP), ECL I/O BiCMOS Memories, 32-bit RISC Microprocessor, RISC Subsystems and high-density Subsystems Modules product lines complement each other to provide high-speed CMOS solutions to a wide range of military applications and systems. Most of these product lines offer Class B products which are fully compliant to the latest revision of MIL-STD-883, Paragraph 1.2.1. In addition, IDT offers Radiation Tolerant (RT), as well as Radiation Enhanced (RE), products.

IDT has an active program with the Defense Electronic Supply Center (DESC) to list all of IDT's military compliant

devices on Standard Military Drawings (SMD). The SMD program allows standardization of militarized products and reduction of the proliferation of non-standard source control drawings. This program will go far toward reducing the need for each defense contractor to make separate specification control drawings for purchased parts. IDT plans to have SMDs for many of its product offerings. Presently, IDT has 88 devices which are listed or pending listing. The devices are from IDT's SRAM, FCT Logic family, Complex Logic (CLP), FIFOs and Specialty Memories (SMP) product families. IDT expects to add another 20 devices to the SMD program in the near future. Users should contact either IDT or DESC for current status of products in the SMD program.

SMD		SMD		SMD	
SRAM	IDT	5962-93177	7206L	5962-88654	54FCT1640/A
84036	6116	5962-92069	72141L	5962-88655	54FCT534/A
5962-88740	6116LA	5962-92101	72215LB	5962-89767	54FCT540/A
84132	6167	5962-93138	72220L	5962-89766	54FCT541/A
5962-86015	7187	5962-92057	72225LB	5962-89733	54FCT191/A
5962-86859	6198/7198/7188	5962-93189	72245LB	5962-89732	54FCT241/A
5962-86705	6168	5962-91757	72200L	5962-89652	54FCT399/A
5962-85525	7164			5962-89513	54FCT574/A
5962-88552	71256L	CLP	IDT	5962-89731	54FCT833A/B
5962-88662	71256S	5962-87708	39C10B & C	5962-89730	54FCT543/A
5962-88611	71682L	5962-88533	49C460A/B/C	5962-90901	29FCT52A/B/C
5962-89891	7198	5962-88613	39C60/A	5962-92205	29FCT520AT/BT/CT
5962-89892	6198	5962-88643	49C410	5962-92157	49FCT805/A/806/A
5962-89690	6116	5962-86873	7216L	5962-92233	54FCT138T/AT/CT
5962-38294	7164	5962-87686	7217L	5962-92208	54FCT157T/AT/CT
5962-89692	7188	5962-87686	7217L	5962-92209	54FCT161T/AT/CT
5962-89712	71982	5962-88733	7210	5962-92210	54FCT163T/AT/CT
5962-89790	71682	5962-92122	49C465/A	5962-90669	54FCT193/A
				5962-92213	54FCT240T/AT/CT
		LOGIC	IDT	5962-92232	54FCT241T/AT/CT
SMP	IDT	5962-87630	54FCT244/A	5962-92203	54FCT244T/AT/CT
5962-86875	7130/7140	5962-87629	54FCT245/A	5962-92214	54FCT245T/AT/CT
5962-87002	7132/7142	5962-86862	54FCT299/A	5962-92211	54FCT257T/AT/CT
5962-88610	7133SA/7143SA	5962-87644	54FCT373/A	5962-92215	54FCT273T/AT/CT
5962-88665	7133LA/7143LA	5962-87628	54FCT374/A	5962-92216	54FCT299T/AT/CT
5962-89764	7134	5962-87627	54FCT377/A	5962-92217	54FCT373T/AT/CT
5962-91508	7006	5962-87654	54FCT138/A	5962-92218	54FCT374T/AT/CT
5962-91617	7025	5962-87655	54FCT240/A	5962-92219	54FCT377T/AT/CT
5962-91662	7024	5962-87656	54FCT273/A	5962-92212	54FCT399T/AT/CT
5962-93153	7014S	5962-89533	54FCT861A/B	5962-92234	54FCT521T/AT/BT/CT
		5962-89506	54FCT827A/B	5962-92236	54FCT534T/AT/CT
		5962-88575	54FCT841A/B	5962-92220	54FCT540T/AT/CT
		5962-88608	54FCT821A/B	5962-92237	54FCT541T/AT/CT
		5962-88543	54FCT521/A	5962-92221	54FCT543T/AT/CT
		5962-88640	54FCT161/A	5962-92238	54FCT573T/AT/CT
		5962-88639	54FCT573/A	5962-92222	54FCT574T/AT/CT
		5962-88656	54FCT823A/B	5962-92244	54FCT645T/AT/CT
		5962-88657	54FCT163/A	5962-92223	54FCT646T/AT/CT
		5962-88674	54FCT825A/B	5962-92246	54FCT652T/AT/CT
		5962-88661	54FCT863A/B	5962-92225	54FCT821A/BT/CT
		5962-88736	29FCT520A/B	5962-92229	54FCT823AT/BT/CT
		5962-88775	54FCT646/A	5962-92230	54FCT825AT/BT/CT
		5962-89508	54FCT139/A	5962-92247	54FCT827AT/BT/CT
		5962-89665	54FCT824A/B		
		5962-88651	54FCT533/A		
		5962-88653	54FCT645/A		
FIFO	IDT				
5962-87531	7201LA				
5962-86846	72404L				
5962-88669	7203S				
5962-89568	7204L				
5962-89536	7202LA				
5962-89863	7201SA				
5962-89523	72403L				
5962-89666	7200L				
5962-89942	72103L				
5962-89943	72104L				
5962-89567	7203L				
5962-90715	7204S				
5962-91677	7205L				

RADIATION HARDENED TECHNOLOGY

IDT manufactures and supplies radiation hardened products for military/aerospace applications. Utilizing special processing and starting materials, IDT's radiation hardened devices survive in hostile radiation environments. In Total Dose, Dose Rate, and environments where single event upset is of concern, IDT products are designed to continue functioning without loss of performance. IDT can supply all its products on these

processes. Total Dose radiation testing is performed in-house on an ARACOR X-Ray system. External facilities are utilized for device research on gamma cell, LINAC and other radiation equipment. IDT has an on-going research and development program for improving radiation handling capabilities (See "IDT Radiation Tolerant/Enhanced Products for Radiation Environments" in Section 3) of IDT products/processes.

2

IDT LEADING EDGE CEMOS TECHNOLOGY

HIGH-PERFORMANCE CEMOS

From IDT's beginnings in 1980, it has had a belief in and a commitment to CMOS. The company developed a high-performance version of CMOS, called enhanced CMOS (CEMOS), that allows the design and manufacture of leading-edge components. It incorporates the best characteristics of traditional CMOS, including low power, high noise immunity

and wide operating temperature range; it also achieves speed and output drive equal or superior to bipolar Schottky TTL. The last decade has seen development and production of four "generations" of IDT's CEMOS technology with process improvements which have reduced IDT's electrical effective (L_{eff}) gate lengths by more than 60 percent from 1.3 microns in 1981 to 0.45 microns in 1993.


	CEMOS I	CEMOS II		CEMOS III	CEMOS V	CEMOS VI	CEMOS VII	
		A	C				$V_{cc} = 5V$	$V_{cc} = 3.3V$
Calendar Year	1981	1983	1985	1987	1989	1990	1992	1993
Drawn Feature Size	2.5 μ	1.7 μ	1.3 μ	1.2 μ	1.0 μ	0.8 μ	0.65 μ	0.65 μ
L_{eff}	1.3 μ	1.1 μ	0.9 μ	0.8 μ	0.6 μ	0.45 μ	0.45 μ	0.25 μ
Basic Proces Enhancements	Dual-well, Wet Etch, Projection Aligned	Dry Etch, Stepper	Shrink, Spacer	Silicide, BPSG, BiCEMOS I	BiCEMOS II	BiCEMOS III	BiCEMOS IV $V_{cc} = 5V$	BiCEMOS IV $V_{cc} = 3.3V$

CEMOS IV = CEMOS III – scaled process optimized for high-speed logic.

2514 drw 01

Figure 1.

Continual advancement of CEMOS technology allows IDT to implement progressively higher levels of integration and achieve increasingly faster speeds maintaining the company's established position as the leader in high-speed CMOS integrated circuits. In addition, the fundamental process technology has been extended to add bipolar elements to the CEMOS platform. IDT's BiCEMOS process combines the ultra-high speeds of bipolar devices with the lower power and cost of CMOS, allowing us to build even faster components than straight CMOS at a slightly higher cost.



SEM photos (miniaturization)

2514 drw 02

Figure 2. Fifteen-Hundred-Power Magnification Scanning Electron Microscope (SEM) Photos of the Four Generations of IDT's CEMOS Technology




Figure 3. IDT CEMOS Device Cross Section




Figure 4. IDT CEMOS Built-In High Alpha Particle Immunity

ALPHA PARTICLES

Random alpha particles can cause memory cells to temporarily lose their contents or suffer a "soft error." Traveling with high energy levels, alpha particles penetrate deep into an integrated chip. As they burrow into the silicon, they leave a trail of free electron-hole pairs in their wake.

The cause of alpha particles is well documented and understood in the industry. IDT has considered various techniques to protect the cells from this hazardous occurrence. These techniques include dual-well structures (Figures 3 and 4) and a polymeric compound for die coating. Presently, a polymeric compound is used in many of IDT's SRAMs; however, the specific techniques used may vary and change from one device generation to the next as the industry and IDT improve the alpha particle protection technology.

LATCHUP IMMUNITY

A combination of careful design layout, selective use of guard rings and proprietary techniques have resulted in virtual elimination of latchup problems often associated with older CMOS processes (Figure 5). The use of NPN and N-channel I/O devices eliminates hole injection latchup. Double guard ring structures are utilized on all input and output circuits to absorb injected electrons. These effectively cut off the current paths into the internal circuits to essentially isolate I/O circuits. Compared to older CMOS processes which exhibit latchup characteristics with trigger currents from 10-20mA, IDT products inhibit latchup at trigger currents substantially greater than this.




Figure 5. IDT CEMOS Latchup Suppression

SURFACE MOUNT TECHNOLOGY AND IDT'S MODULE PRODUCTS

Requirements for circuit area reduction, utilizing the most efficient and compact component placement possible and the needs of production manufacturing for electronics assemblies are the driving forces behind the advancement of circuit-board assembly technologies. These needs are closely associated with the advances being made in surface mount devices (SMD) and surface mount technology (SMT) itself. Yet, there are two major issues with SMT in production manufacturing of electronic assemblies: high capital expenditures and complexity of testing.

The capital expenditure required to convert to efficient production using SMT is still too high for the majority of electronics companies, regardless of the 20-60% increase in the board densities which SMT can bring. Because of this high barrier to entry, we will continue to see a large market segment [large even compared to the exploding SMT market] using traditional through-hole packages (i.e. DIPs, PGAs, etc) and assembly techniques. How can these types of companies take advantage of SMD and SMT? Let someone else, such as IDT, do it for them by investing time and money in SMT and then in return offer through-hole products utilizing SMT processes. Products which fit this description are modules, consisting of SMT assembled SMDs on a through-hole type substrate. Modules enable companies to enjoy SMT density advantages and traditional package options without the expensive startup costs required to do SMT in-house.

Although subcontracting this type of work to an assembly house is an alternative, there still is the other issue of testing, an area where many contract assembly operations fall short of IDT's capability and experience. Prerequisites for adequate module testing sophisticated high performance parametric testers, customized test fixtures, and most importantly the experience to tests today's complex electronic devices. Companies can therefore take advantage of IDT's experience in testing and manufacturing high performance modules.

At IDT, SMD components are electrically tested, environmentally screened, and performance selected for each IDT module. All modules are 100% tested as if they are a separate functional component and are guaranteed to meet all specified parameters at the module output .

IDT has recognized the problems of SMT and began offering CMOS modules as part of its standard product portfolio. IDT modules combine the advantages of:

- 1) the low power characteristics of IDT's CEMOS™ and BICEMOS™ products,
- 2) the density advantages of first class SMD components including those from IDT's components divisions, and
- 3) experience in system level design, manufacturing, and testing with its own in-house SMT operation.

IDT currently has two divisions (Subsystems and RISC Subsystems) dedicated to the development of module products ranging from simple memory modules to complex VME sized application specific modules to full system level CPU boards. These modules have surface mount devices assembled on both sides of either a multi-layer glass filled epoxy (FR-4) or a multi-layer co-fired ceramic substrate. Assembled modules come available in industry standard through-hole packages and other space-saving module packages. Industry proven vapor-phase or IR reflow techniques are used to solder the SMDs to the substrate during the assembly process. Because of our affiliation with IDT's experienced semiconductor manufacturing divisions, we thoroughly understand and therefore test all modules to the applicable datasheet specifications and customer requirements.

Thus, IDT is able to offer today's electronic design engineers a unique solution. These high speed, high performance products offer the density advantages of SMD and SMT, the added benefit of low power CMOS technology, and through-hole packaged electronics without the high cost of doing it in-house.

STATE-OF-THE-ART FACILITIES AND CAPABILITIES

Integrated Device Technology is headquartered in Santa Clara, California—the heart of “Silicon Valley.” The company’s operations are housed in six facilities totaling over 500,000 square feet. These facilities house all aspects of business from research and development to design, wafer fabrication, assembly, environmental screening, test, and administration. In-house capabilities include scanning electron microscope (SEM) evaluation, particle impact noise detection (PIND), plastic and hermetic packaging, military and commercial testing, burn-in, life test, and a full complement of environmental screening equipment.

The over-200,000-square-foot corporate headquarters campus is composed of three buildings. The largest facility on this site is a 100,000 square foot, two-building complex. The first building, a 60,000-square-foot facility, is dedicated to the Standard Logic and RISC Microprocessor product lines, as well as hermetic and plastic package assembly, logic products’ test, burn-in, mark, QA, and a reliability/failure analysis lab.

IDT’s Packaging and Assembly Process Development teams are located here. To keep pace with the development of new products and to enhance the IDT philosophy of “innovation,” these teams have ultra-modern, integrated and correspondingly sophisticated equipment and environments at their disposal. All manufacturing is completed in dedicated clean room areas (Class 10K minimum), with all preseat operations accomplished under Class 100 laminar flow hoods.

Development of assembly materials, processes and equipment is accomplished under a fully operational production environment to ensure reliability and repeatable product. The Hermetic Manufacturing and Process Development team is currently producing custom products to the strict requirements of MIL-STD-883. The fully automated plastic facility is currently producing high volumes of USA-manufactured product, while developing state-of-the-art surface-mount technology patterned after MIL-STD-883.

The second building of the complex houses sales, marketing, finance, MIS, and Northwest Area Sales.

The RISC Subsystems Division is located across from the two-building complex in a 50,000-square-foot facility. Also located at this facility are Quality Assurance and wafer fabrication services. Administrative services, Human Resources, International Planning, Shipping and Receiving departments are also housed in this facility.

IDT’s largest and newest facility, opened in 1990 in San Jose, California, is a multi-purpose 150,000-square-foot, ultra-modern technology development center. This facility houses a 25,000 square foot, combined Class 1 (a maximum of one particle-per-cubic-foot of 0.2 micron or larger), sub-half-micron R&D fabrication facility and a wafer fabrication area. This fab supports both production volumes of IDT products, including some next-generation SRAMs, and the R&D efforts of the technology development staff. Technology development efforts targeted for the center include advanced silicon processing and wafer fabrication techniques. A test area to support both production and research is located on-site. The building is also the home of the FIFO, ECL, and Subsystems product lines.

IDT’s second largest facility is located in Salinas, California, about an hour south of Santa Clara. This 95,000-square-foot facility, located on 14 acres, houses the Static RAM Division and Specialty Memory product line. Constructed in 1985, this facility contains an ultra-modern 25,000-square-foot high-volume wafer fabrication area measured at Class 2-to-3 (a maximum of 2 to 3 particles-per-cubic-foot of 0.2 micron or larger) clean room conditions. Careful design and construction of this fabrication area created a clean room environment far beyond the 1985 average for U.S. fab areas. This made possible the production of large volumes of high-density submicron geometry, fast static RAMs. This facility also houses shipping areas for IDT’s leadership family of CMOS static RAMs. This site can expand to accommodate a 250,000-square-foot complex.

To extend our capabilities while maintaining strict control of our processes, IDT has an operational Assembly and Test facility located in Penang, Malaysia. This facility assembles product to U.S. standards, with all assemblies done under laminar flow conditions (Class 100) until the silicon is encased in its final packaging. All products in this facility are manufactured to the quality control requirements of MIL-STD-883.

All of IDT’s facilities are aimed at increasing our manufacturing productivity to supply ever-larger volumes of high-performance, cost-effective, leadership CMOS products.

SUPERIOR QUALITY AND RELIABILITY

Maintaining the highest standards of quality in the industry on all products is the basis of Integrated Device Technology's manufacturing systems and procedures. From inception, quality and reliability are built into all of IDT's products. Quality is "designed in" at every stage of manufacturing – as opposed to being "tested-in" later – in order to ensure impeccable performance.

Dedicated commitment to fine workmanship, along with development of rigid controls throughout wafer fab, device assembly and electrical test, create inherently reliable products. Incoming materials are subjected to careful inspections. Quality monitors, or inspections, are performed throughout the manufacturing flow.

IDT military grade monolithic hermetic products are designed to meet or exceed the demanding Class B reliability levels of MIL-STD-883, paragraph 1.2.1.

Product flow and test procedures for all monolithic hermetic military grade products are in accordance with the latest revision and notice of MIL-STD-883. State-of-the-art production techniques and computer-based test procedures are coupled with tight controls and inspections to ensure that products meet the requirements for 100% screening. Routine quality conformance lot testing is performed as defined in MIL-STD-883, Methods 5004 and 5005.

For IDT module products, screening of the fully assembled substrates is performed, in addition to the monolithic level screening, to assure package integrity and mechanical reliability. All modules receive 100% electrical tests (DC,

functional and dynamic switching) to ensure compliance with the "subsystem" specifications.

By maintaining these high standards and rigid controls throughout every step of the manufacturing process, IDT ensures that commercial, industrial and military grade products consistently meet customer requirements for quality, reliability and performance.

SPECIAL PROGRAMS

Class S. IDT also has all manufacturing, screening and test capabilities in-house (except X-ray and some Group D tests) to perform complete Class S processing per MIL-STD-883 on all IDT products and has supplied Class S products on several programs.

Radiation Hardened. IDT has developed and supplied several levels of radiation hardened products for military/aerospace applications to perform at various levels of dose rate, total dose, single event upset (SEU), upset and latchup. IDT products maintain nearly their same high-performance levels built to these special process requirements. The company has in-house radiation testing capability used both in process development and testing of deliverable product. IDT also has a separate group within the company dedicated to supplying products for radiation hardened applications and to continue research and development of process and products to further improve radiation hardening capabilities.

GENERAL INFORMATION

1

TECHNOLOGY AND CAPABILITIES

2

QUALITY AND RELIABILITY

3

PACKAGE DIAGRAM OUTLINES

4

FIFO PRODUCTS

5

SPECIALITY MEMORY PRODUCTS

6

SUBSYSTEMS PRODUCTS

7

QSP–QUALITY, SERVICE AND PERFORMANCE


Quality from the beginning, is the foundation for IDT's commitment to supply consistently high-quality products to our customers. IDT's quality commitment is embodied in its all pervasive Total Quality Commitment (TQC) process. Everyone who influences the quality of the product—from the designer to the shipping clerk—is committed to constantly improving the quality of their actions.

IDT QUALITY PHILOSOPHY


"To make quantitative constant improvement in the quality of our actions that result in the supply of leadership products in conformance to the requirements of our customers."

IDT's ASSURANCE STRATEGY FOR TQC

Measurable standards are essential to the success of TQC. All the processes contributing to the final quality of the product need to be monitored, measured and improved upon through the use of statistical tools.



Our customers receive the benefit of our optimized systems. Installed to enhance quality and reliability, these systems provide accurate and timely reporting on the effectiveness of manufacturing controls and the reliability and quality performance of IDT products and services.



These systems and controls concentrate on TQC by focusing on the following key elements:

Statistical Techniques

Using statistical techniques, including Statistical Process Control (SPC) to determine whether the product/processes are under control.

Standardization

Implementing policies, procedures and measurement techniques that are common across different operational areas.

Documentation

Documenting and training in policies, procedures, measurement techniques and updating through characterization/ capability studies.

Productivity Improvement

Using constant improvement teams made up from employees at all levels of the organization.

Leadership

Focusing on quality as a key business parameter and strategic strength.

Total Employee Participation

Incorporating the TQC process into the IDT Corporate Culture.

Customer Service

Supporting the customer, as a partner, through performance review and pro-active problem solving.

People Excellence

Committing to growing, motivating and retaining people through training, goal setting, performance measurement and review.

PRODUCT FLOW

Product quality starts here. IDT has mechanisms and procedures in place that monitor and control the quality of our development activities. From the calibration of design capture libraries through process technology and product characterization that establish whether the performance, ratings and reliability criteria have been met. This includes failure analysis of parts that will improve the prototype product.

At the pre-production stage once again in-house qualification tests assure the quality and reliability of the product. All specifications and manufacturing flows are established and personnel trained before the product is placed into production.

Manufacturing

To accomplish continuous improvement during the manufacturing stage, control items are determined for major manufacturing conditions. Data is gathered and statistical techniques are used to control specific manufacturing processes that affect the quality of the product.

In-process and final inspections are fed back to earlier processes to improve product quality. All product is burned-in (where applicable) before 100% inspection of electrical characteristics takes place.

Products which pass final inspection are then subject to Quality Assurance and Reliability Tests. This data is used to improve manufacturing processes and provide reliability predictions of field applications.

Inventory and Shipping

Controls in shipping focus on ensuring parts are identified and packaged correctly. Care is also taken to see that the correct paperwork is present and the product being shipped was processed correctly.

SERVICE FLOW

Quality not only applies to the product but to the quality -of-service we give our customers. Services is also constantly monitored for improvement.

Order Procedures

Checks are made at the order entry stage to ensure the correct processing of the Customer's product. After verification and data entry the Acknowledgements (sent to Customers) are again checked to ensure details are correct. As part of the TQC process, the results of these verifications are analyzed using statistical techniques and corrective actions are taken.

Production Control

Production Control (P.C.) is responsible for the flow and logistics of material as it moves through the manufacturing processes. The quality of the actions taken by P.C. greatly impinges on the quality of service the customer receives. Because many of our customers have implemented Just-in-Time (JIT) manufacturing practices, IDT as a supplier also has to adopt these same disciplines. As a result, employees receive extensive training and the performance level of key actions are kept under constant review. These key actions include:

- Quotation response and accuracy.
- Scheduling response and accuracy.
- Response and accuracy of Expedites.
- Inventory, management, and effectiveness.
- On time delivery.

Customer Support

IDT has a worldwide network of sales offices and Technical Development Centers. These provide local customer support on business transactions, and in addition, support customers on applications information, technical services, benchmarking of hardware solutions, and demonstration of various Development Workstations.

The key to continuous improvement is the timely resolution of defects and implementation of the corrective actions. This is no more important than when product failures are found by a customer. When failures are found at the customer's incoming inspection, in the production line, or the field application, the Division Quality Assurance group is the focal point for the investigation of the cause of failure and implementation of the corrective action. IDT constantly improves the level of support we give our customers by monitoring the response time to customers that have detected a product failure. Providing the customer with an analysis of the failure, including corrective actions and the statistical analysis of defects, brings CQI full circle—full support of our customers and their designs with high-quality products.

SUMMARY

In 1990, IDT made the commitment to *"Leadership through Quality, Service, and Performance Products"*.

We believe by following that credo IDT and our customers will be successful in the coming decade. With the implementation of the TQC strategy within the company, we will satisfy our goal...

"Leadership through Quality, Service and Performance Products".

IDT QUALITY CONFORMANCE PROGRAM

A COMMITMENT TO QUALITY

Integrated Device Technology's monolithic assembly products are designed, manufactured and tested in accordance with the strict controls and procedures required by Military Standards. The documentation, design and manufacturing criteria of the Quality and Reliability Assurance Program were developed and are being maintained to the most current revisions of MIL-38510 as defined by paragraph 1.2.1 of MIL-STD-883 and MIL-STD-883 requirements.

Product flow and test procedures for all Class B *monolithic* hermetic Military Grade microcircuits are in full compliance with paragraph 1.2.1 of MIL-STD-883. State-of-the-art production techniques and computer-based test procedures are coupled with stringent controls and inspections to ensure that products meet the requirements for 100% screening and quality conformance tests as defined in MIL-STD-883, Methods 5004 and 5005.

Product flow and test procedures for all *plastic* and *commercial hermetic* products are in accordance with industry practices for producing highly reliable microcircuits to ensure that products meet the IDT requirements for 100% screening and quality conformance tests.

By maintaining these high standards and rigid controls throughout every step of the manufacturing process, IDT ensures that our products consistently meet customer requirements for quality, reliability and performance.

SUMMARY

Monolithic Hermetic Package Processing Flow⁽¹⁾

Refer to the *Monolithic Hermetic Package Processing Flow diagram*. All test methods refer to MIL-STD-883 unless otherwise stated.

1. **Wafer Fabrication:** Humidity, temperature and particulate contamination levels are controlled and maintained according to criteria patterned after Federal Standard 209, Clean Room and Workstation Requirements. All critical workstations are maintained at Class 100 levels or better.

Wafers from each wafer fabrication area are subjected to Scanning Electron Microscope analysis on a periodic basis.

2. **Die Visual Inspection:** Wafers are cut and separated and the individual die are 100% visually inspected to strict IDT-defined internal criteria.
3. **Die Shear Monitor:** To ensure die attach integrity, product samples are routinely subjected to a shear strength test per Method 2019.

NOTE:

1. For quality requirements beyond Class B levels such as SEM analysis, X-Ray inspection, Particle Impact Noise Reduction (PIND) test, Class S screening or other customer specified screening flows, please contact your Integrated Device Technology sales representative.

4. **Wire Bond Monitor:** Product samples are routinely subjected to a strength test per Method 2011, Condition D, to ensure the integrity of the lead bond process.
5. **Pre-Cap Visual:** Before the completed package is sealed, 100% of the product is visually inspected to Method 2010, Condition B criteria.
6. **Environmental Conditioning:** 100% of the sealed product is subjected to environmental stress tests. These thermal and mechanical tests are designed to eliminate units with marginal seal, die attach or lead bond integrity.
7. **Hermetic Testing:** 100% of the hermetic packages are subjected to fine and gross leak seal tests to eliminate marginally sealed units or units whose seals may have become defective as a result of environmental conditioning tests.
8. **Pre-Burn-In Electrical Test:** Each product is 100% electrically tested at an ambient temperature of +25°C to IDT data sheet or the customer specification.
9. **Burn-In:** 100% of the Military Grade product is burned-in under dynamic electrical conditions to the time and temperature requirements of Method 1015, Condition D. Except for the time, Commercial Grade product is burned-in as applicable to the same conditions as Military Grade devices.
10. **Post-Burn-In Electrical:** After burn-in, 100% of the Class B Military Grade product is electrically tested to IDT data sheet or customer specifications over the -55°C to +125°C temperature range. Commercial Grade products are sample tested to the applicable temperature extremes.
11. **Mark:** All product is marked with product type and lot code identifiers. MIL-STD-883 compliant Military Grade products are identified with the required compliant code letter.
12. **Quality Conformance Tests:** Samples of the Military Grade product which have been processed to the 100% screening tests of Method 5004 are routinely subjected to the quality conformance requirements of Method 5005.

SUMMARY

Monolithic Plastic Package Processing Flow

Refer to the Monolithic Plastic Package Processing Flow diagram. All test methods refer to MIL-STD-883 unless otherwise stated.

1. **Wafer Fabrication:** Humidity, temperature and particulate contamination levels are controlled and maintained according to criteria patterned after Federal Standard 209, Clean Room and Workstation Requirements. All critical workstations are maintained at Class 100 levels or better.

Topside silicon nitride passivation is all applied to all wafers for better moisture barrier characteristics.

Wafers from each wafer fabrication area are subjected to Scanning Electron Microscope analysis on a periodic basis.

2. **Die Visual Inspection:** Wafers are 100% visually inspected to strict IDT defined internal criteria.
3. **Die Push Test:** To ensure die attach integrity, product samples are routinely subjected to die push tests, patterned after MIL-STD-883, Method 2019.
4. **Wire Bond Monitor:** Product samples are routinely subjected to wire bond pull and ball shear tests to ensure the integrity of the wire bond process, patterned after MIL-STD-883, Method 2011, Condition D.
5. **Pre-Cap Visual:** Before encapsulation, all product lots are visually inspected (using LTPD 5 sampling plan) to criteria patterned after MIL-STD-883, Method 2010, Condition B.

6. **Post Mold Cure:** Plastic encapsulated devices are baked to ensure an optimum polymerization of the epoxy mold compound so as to enhance moisture resistance characteristics.
7. **Pre-Burn-In Electrical:** Each product is 100% electrically tested at an ambient temperature of +25°C to IDT data sheet or the customer specification.
8. **Burn-In:** Except for MSI Logic family devices where it may be obtained as an option, all Commercial Grade plastic package products are burned-in for 16 hours at +125°C minimum (or equivalent), utilizing the same burn-in conditions as the Military Grade product.
9. **Post-Burn-In Electrical:** After burn-in, 100% of the plastic product is electrically tested to IDT data sheet or customer specifications at the maximum temperature extreme. The minimum temperature extreme is tested periodically on an audit basis.
10. **Mark:** All product is marked with product type and lot code identifiers. Products are identified with the assembly and test locations.
11. **Quality Conformance Inspection:** Samples of the plastic product which have been processed to the 100% screening requirements are subjected to the Periodic Quality Conformance Inspection Program. Where indicated, the test methods are patterned after MIL-STD-883 criteria.

TABLE 1

This table defines the device class screening procedures for IDT's high reliability products in conformance with MIL-STD-883C.

Monolithic Hermetic Package Final Processing Flow

OPERATION	CLASS-S		CLASS-B		CLASS-C ⁽¹⁾	
	TEST METHOD	RQMT	TEST METHOD	RQMT	TEST METHOD	RQMT
BURN-IN	1015 Cond. D, 240 Hrs @ 125°C or equivalent	100%	1015 Cond. D, 160 Hrs. @ 125°C min. or equivalent	100%	Per applicable device specification	100%
PORT BURN-IN ELECTRICAL: Static (DC), Functional and Switching (AC)	Per applicable device specification +25, -55 and 125°C	100%	Per applicable device specification +25, -55 and 125°C	100%	Per applicable ⁽²⁾ device specification	100%
Group A ELECTRICAL: Static (DC, Functional and Switching (AC)	Per applicable device specification and 5005	Sample	Per applicable device specification and 5005	Sample	Per applicable ⁽²⁾ device specification	Sample
MARK/LEAD STRAIGHTENING	IDT Spec	100%	IDT Spec	100%	IDT Spec	100%
FINAL ELECTRICAL TEST	Per applicable device specification +25°C	100%	Per applicable device specification +25°C	100%	Per applicable device specification +25°C	100%
FINAL VISUAL/PACK	IDT Spec	100%	IDT Spec	100%	IDT Spec	100%
QUALITY CONFORMANCE INSPECTION	5005 Group B, C, D	Sample	5005 Group B, C, D	Sample	IDT Spec	Sample
QUALITY SHIPPING INSPECTION (Visual/Plant Clearance)	IDT Spec	100%	IDT Spec	100%	IDT Spec	100%

NOTES:

1. Class-C = IDT commercial spec. for hermetic and plastic packages
2. Typical 0°C, 70°C, Extended -55°C +125°C

3

RADIATION TOLERANT/ENHANCED/HARDENED PRODUCTS FOR RADIATION ENVIRONMENTS

INTRODUCTION

The need for high-performance CMOS integrated circuits in military and space systems is more critical today than ever before. The low power dissipation that is achieved using CMOS technology, along with the high complexity and density levels, makes CMOS the nearly ideal component for all types of applications.

Systems designed for military or space applications are intended for environments where high levels of radiation may be encountered. The implication of a device failure within a military or space system clearly is critical. IDT has made a significant contribution toward providing reliable radiation-tolerant systems by offering integrated circuits with enhanced radiation tolerance. Radiation environments, IDT process enhancements and device tolerance levels achieved are described below.

THE RADIATION ENVIRONMENT

There are four different types of radiation environments that are of concern to builders of military and space systems. These environments and their effects on the device operation, summarized in Figure 1, are as follows:

Total Dose Accumulation refers to the total amount of accumulated gamma rays experienced by the devices in the system, and is measured in RADS (Si) for radiation units experienced at the silicon level. The physical effect of gamma rays on semiconductor devices is to cause threshold shifts (V_t shifts) of both the active transistors as well as the parasitic field transistors. Threshold voltages decrease as total dose is accumulated; at some point, the device will begin to exhibit parametric failures as the input/output and supply currents increase. At higher radiation accumulation levels, functional failures occur. In memory circuits, however, functional failures due to memory cell failure often occur first.

Burst Radiation or Dose Rate refers to the amount of radiation, usually photons or electrons, experienced by the devices in the system due to a pulse event, and is measured in RADS (Si) per second. The effect of a high dose rate or burst of radiation on CMOS integrated circuits is to cause temporary upset of logic states and/or CMOS latch-up. Latch-up can cause permanent damage to the device.

Single Event Upset (SEU) is a transient logic state change caused by high-energy ions, such as energetic cosmic rays, striking the integrated circuits. As the ion passes through the silicon, charge is either created through ionization or direct nuclear collision. If collected by a circuit node, this excess charge can cause a change in logic state of the circuit. Dynamic nodes that are not actively held at a particular logic state (dynamic RAM cells for example) are the most susceptible. These upsets are transient, but can cause system failures known as "soft errors."

Neutron Irradiation will cause structural damage to the silicon lattice which may lead to device leakage and, ultimately, functional failure.

DEVICE ENHANCEMENTS

Of the four radiation environments above, IDT has taken considerable data on the first two, Total Dose Accumulation and Dose Rate. IDT has developed a process that significantly

Radiation Category	Primary Particle	Source	Effect
Total Dose	Gamma	Space or Nuclear Event	Permanent
Dose Rate	Photons	Nuclear Event	Temporary Upset of Logic State or Latch-up
SEU	Cosmic Rays	Space	Temporary Upset of Logic State
Neutron	Neutrons	Nuclear Event	Device Leakage Due to Silicon Lattice Damage

Figure 1.

improves the radiation tolerance of its devices within these environments. Prevention of SEU failures is usually accomplished by system-level considerations, such as Error Detection and Correction (EDC) circuitry, since the occurrence of SEUs is not particularly dependent on process technology. Through IDT's customer contracts, SEU has been gathered on some devices. Little is yet known about the effects of neutron-induced damage. For more information on SEU testing, contact IDT's Radiation Hardened Product Group.

Enhancements to IDT's standard process are used to create radiation enhanced and tolerant processes. Field and gate oxides are "hardened" to make the device less susceptible to radiation damage by modifying the process architecture to allow lower temperature processing. Device implants and V_t s adjustments allow more V_t margin. In addition to process changes, IDT's radiation enhanced process utilizes epitaxial substrate material. The use of epi substrate material provides a lower substrate resistance environment to create latch-up free CMOS structures.

RADIATION HARDNESS CATEGORIES

Radiation Enhanced (RE) or Radiation Tolerant ('RT) versions of IDT products follow IDT's military product data sheets whenever possible (consult factory). IDT's Total Dose Test plan exposes a sample of die on a wafer to a particular Total Dose level via ARACOR X-Ray radiation. This Total Dose Test plan qualifies each 'RE or 'RT wafer to a Total Dose level. Only wafers with sampled die that pass Total Dose level

tests are assembled and used for orders (consult factory for more details on Total Dose sample testing). With regard to Total Dose testing, clarifications/exceptions to MIL-STD-883, Methods 5005 and 1019 are required. Consult factory for more details.

The 'RE and 'RT process enhancements enable IDT to offer integrated circuits with varying grades of radiation tolerance or radiation "hardness".

- Radiation Enhanced process uses Epi wafers and is able to provide devices that can be Total Dose qualified to 10K RADs (Si) or greater by IDT's ARACOR X-Ray Total Dose sample die test plan (Total Dose levels require negotiation, consult factory for more details).
- Radiation Tolerant product uses standard wafer/process material that is qualified to 10K RADs (Si) Total Dose by IDT's ARACOR X-Ray Total Dose sample die test plan. Integrated Device Technology can provide Radiation Tolerant/Enhanced versions of all product types (some speed grades may not be available as 'RE).

Please contact your IDT sales representative or factory marketing to determine availability and price of any IDT product processed in accordance with one of these levels of radiation hardness.

CONCLUSION

There has been widespread interest within the military and space community in IDT's CMOS product line for its radiation hardness levels, as well as its high-performance and low power dissipation. To serve this growing need for CMOS circuits that must operate in a radiation environment, IDT has created a separate group within the company to concentrate on supplying products for these applications. Continuing research and development of process and products, including the use of in-house radiation testing capability, will allow Integrated Device Technology to offer continuously increasing levels of radiation-tolerant solutions.

GENERAL INFORMATION

1

TECHNOLOGY AND CAPABILITIES

2

QUALITY AND RELIABILITY

3

PACKAGE DIAGRAM OUTLINES

4

FIFO PRODUCTS

5

SPECIALITY MEMORY PRODUCTS

6

SUBSYSTEMS PRODUCTS

7



THERMAL PERFORMANCE CALCULATIONS FOR IDT'S PACKAGES

Since most of the electrical energy consumed by microelectronic devices eventually appears as heat, poor thermal performance of the device or lack of management of this thermal energy can cause a variety of deleterious effects. This device temperature increase can exhibit itself as one of the key variables in establishing device performance and long term reliability; on the other hand, effective dissipation of internally generated thermal energy can, if properly managed, reduce the deleterious effects and improve component reliability.

A few key benefits of IDT's enhanced CEMOS™ process are: low power dissipation, high speed, increased levels of integration, wider operating temperature ranges and lower quiescent power dissipation. Because the reliability of an integrated circuit is largely dependent on the maximum temperature the device attains during operation, and as the junction stability declines with increases in junction temperature (T_J), it becomes increasingly important to maintain a low (T_J).

CMOS devices stabilize more quickly and at greatly lower temperature than bipolar devices under normal operation. The accelerated aging of an integrated circuit can be expressed as an exponential function of the junction temperature as:

$$t_A = \text{to exp} \left[\frac{E_a}{k} \left(\frac{1}{T_0} - \frac{1}{T_J} \right) \right]$$

where

- t_A = lifetime at elevated junction (T_J) temperature
 - t₀ = normal lifetime at normal junction (T₀) temperature
 - E_a = activation energy (ev)
 - k = Boltzmann's constant (8.617 x 10⁻⁵ev/k)
- i.e. the lifetime of a device could be decreased by a factor of 2 for every 10°C increase temperature.

To minimize the deleterious effects associated with this potential increase, IDT has:

1. Optimized our proprietary low-power CEMOS fabrication process to ensure the active junction temperature rise is minimal.
2. Selected only packaging materials that optimize heat dissipation, which encourages a cooler running device.
3. Physically designed all package components to enhance the inherent material properties and to take full advantage of heat transfer and radiation due to case geometries.

4. Tightly controlled the assembly procedures to meet or exceed the stringent criteria of MIL-STD-883 to ensure maximum heat transfer between die and packaging materials.

The following figures graphically illustrate the thermal values of IDT's current package families. Each envelop (shaded area) depicts a typical spread of values due to the influence of a number of factors which include: circuit size, package materials and package geometry. The following range of values are to be used as a comprehensive characterization of the major variables rather than single point of reference.

When calculating junction temperature (T_J), it is necessary to know the thermal resistance of the package (θ_{JA}) as measured in "degree celsius per watt". With the accompanying data, the following equation can be used to establish thermal performance, enhance device reliability and ultimately provide you, the user, with a continuing series of high-speed, low-power CMOS solutions to your system design needs.

$$\theta_{JA} = (T_J - T_A)/P$$

$$T_J = T_A + P[\theta_{JA}] = T_A + P[\theta_{JC} + \theta_{CA}]$$

where

$$\theta_{JC} = \frac{T_J - T_C}{P} \qquad \theta_{CA} = \frac{T_C - T_A}{P}$$


- θ = Thermal resistance
- J = Junction
- P = Operational power of device (dissipated)
- T_A = Ambient temperature in degree celsius
- T_J = Temperature of the junction
- T_C = Temperature of case/package
- θ_{CA} = Case to Ambient, thermal resistance—usually a measure of the heat dissipation due to natural or forced convection, radiation and mounting techniques.
- θ_{JC} = Junction to Case, thermal resistance—usually measured with reference to the temperature at a specific point on the package (case) surface. (Dependent on the package material properties and package geometry.)
- θ_{JA} = Junction to Ambient, thermal resistance—usually measured with respect to the temperature of a specified volume of still air. (Dependent on θ_{JC} + θ_{JA} which includes the influence of area and environmental condition.)

4

Ref. MIL-STD-883C, Method 1012.1
 JEDEC ENG. Bulletin No. 20, January 1975
 1986 Semi. Std., Vol. 4, Test Methods G30-86, G32-86.


- Normal PQFP
- Enhanced PQFP
- MQUAD

**Theta JA vs. Airflow
160 Pin Quad Flatpacks**




Delco Temp 09 Thermal Die (.250"sq.)
Parts mounted to standard 3" sq. test board.

**Theta JA vs. Airflow
144 pin PGA - Cavity Down w/ CuW heatsink**




Measurements done with Delco Temp09 Thermal Die (.250"sq.)

**THETA JA vs. AIRFLOW
179 PIN PGA - R4000 PACKAGE
INTEGRAL CuW HEATSINK - NO FIN ATTACHED**




Delco Temp09 Thermal Die Array (.500"sq.)
applied power = 3W

**THETA JA vs. AIR FLOW
32 pin J-bend SOIC**




Theta JC was measured to be 17°C/W - Die size (.150"x.250")

**Theta JA vs. Airflow
PLASTIC SSOP PACKAGES**




THETA JC : 20/24 PIN = 35-40 °C/W
48 PIN = 16-20 °C/W

**THETA JA VS. AIRFLOW
84 PLCC**




Delco Temp09 Thermal Die (.250"sq.)

Theta JA vs. Airflow
84 pin PGA - Cavity Down w/CuW heatsink




Measurements were done using Temp09 Delco Thermal Die (.250sq.)

Theta JA - Still Air 16-20 Lead Ceramic Dips




GD 208 THETA JA VS. AIRFLOW




Delco Temp09 Thermal Die (.250"sq.)


Theta JC 16-20 Lead Ceramic Dip




Theta JC 22-40 Lead Ceramic Dips




Theta JA - Still Air 22-40 Ceramic Dips




Theta JA Ceramic Flatpacks/Cerpacks




Theta JC Pin Grid Arrays




Theta JC Ceramic Flatpacks/Cerpacks




PLASTIC DIPS: 16, 18 & 20 PINS




Thermal Resistance of Ceramic LCC's




PLASTIC SOICs: 24, 28 & 32 PINS




PLASTIC DIPs: 22,24 & 28 PINS




PLASTIC PLCCs: 44,52,68 & 84 PINS




PLASTIC PLCCs: 28 & 32 PINS




PLASTIC SOICs: 16 & 20 PINS








PLASTIC DIPs: 40,48 & 64 PINS



PA 56 THETA JA VS. AIRFLOW





PACKAGE DIAGRAM OUTLINE INDEX

SECTION PAGE

MONOLITHIC PACKAGE DIAGRAM OUTLINES4.3

PKG.	DESCRIPTION	
P16-1	16-Pin Plastic DIP (300 mil)	17
P18-1	18-Pin Plastic DIP (300 mil)	18
P20-1	20-Pin Plastic DIP (300 mil)	18
P22-1	22-Pin Plastic DIP (300 mil)	17
P24-1	24-Pin Plastic DIP (300 mil)	18
P24-2	24-Pin Plastic DIP (600 mil)	19
P28-1	28-Pin Plastic DIP (600 mil)	19
P28-2	28-Pin Plastic DIP (300 mil)	17
P32-1	32-Pin Plastic DIP (600 mil)	19
P32-2	32-Pin Plastic DIP (300 mil)	17
P40-1	40-Pin Plastic DIP (600 mil)	19
P48-1	48-Pin Plastic DIP (600 mil)	19
D16-1	16-Pin CERDIP (300 mil)	1
D18-1	18-Pin CERDIP (300 mil)	1
D20-1	20-Pin CERDIP (300 mil)	1
D22-1	22-Pin CERDIP (300 mil)	1
D24-1	24-Pin CERDIP (300 mil)	1
D24-2	24-Pin CERDIP (600 mil)	2
D24-3	24-Pin CERDIP (400 mil)	2
D28-1	28-Pin CERDIP (600 mil)	2
D28-3	28-Pin CERDIP (300 mil)	1
D32-1	32-Pin CERDIP (wide body)	2
D40-1	40-Pin CERDIP (600 mil)	2
C20-1	20-Pin Sidebrazed DIP (300 mil)	3
C22-1	22-Pin Sidebrazed DIP (300 mil)	3
C24-1	24-Pin Sidebrazed DIP (300 mil)	3
C28-1	28-Pin Sidebrazed DIP (300 mil)	3
C28-2	28-Pin Sidebrazed DIP (400 mil)	4
C32-2	32-Pin Sidebrazed DIP (400 mil)	4
C32-3	32-Pin Sidebrazed DIP (300 mil)	3
C48-1	48-Pin Sidebrazed DIP (400 mil)	4
C48-2	48-Pin Sidebrazed DIP (600 mil)	5
C68-1	68-Pin Sidebrazed DIP (600 mil)	5
G68-1	68-Lead Pin Grid Array (cavity up)	14
G84-3	84-Lead Pin Grid Array (cavity up — 11 x 11 grid)	15
G108-1	108-Lead Pin Grid Array (cavity up)	16
SO16-1	16-Pin Small Outline IC (gull wing)	20
SO18-1	18-Pin Small Outline IC (gull wing)	20
SO20-1	20-Pin Small Outline IC (J-bend — 300 mil)	22
SO20-2	20-Pin Small Outline IC (gull wing)	20
SO24-2	24-Pin Small Outline IC (gull wing)	20
SO24-4	24-Pin Small Outline IC (J-bend — 300 mil)	22
SO24-8	24-Pin Small Outline IC (J-bend — 300 mil)	22
SO28-2	28-Pin Small Outline IC (gull wing)	21
SO28-3	28-Pin Small Outline IC (gull wing)	21
SO28-5	28-Pin Small Outline IC (J-bend — 300 mil)	22
SO32-2	32-Pin Small Outline IC (J-bend — 300 mil)	22

4

MONOLITHIC PACKAGE DIAGRAM OUTLINES (Continued).....4.3


PKG.	DESCRIPTION	
J18-1	18-Pin Plastic Leaded Chip Carrier (rectangular)	28
J20-1	20-Pin Plastic Leaded Chip Carrier (square)	27
J28-1	28-Pin Plastic Leaded Chip Carrier (square)	27
J32-1	32-Pin Plastic Leaded Chip Carrier (rectangular)	28
J44-1	44-Pin Plastic Leaded Chip Carrier (square)	27
J52-1	52-Pin Plastic Leaded Chip Carrier (square)	27
J68-1	68-Pin Plastic Leaded Chip Carrier (square)	27
J84-1	84-Pin Plastic Leaded Chip Carrier (square)	27
L20-1	20-Pin Leadless Chip Carrier (rectangular)	13
L20-2	20-Pin Leadless Chip Carrier (square)	11
L22-1	22-Pin Leadless Chip Carrier (rectangular)	13
L24-1	24-Pin Leadless Chip Carrier (rectangular)	13
L28-1	28-Pin Leadless Chip Carrier (square)	11
L28-2	28-Pin Leadless Chip Carrier (rectangular)	13
L32-1	32-Pin Leadless Chip Carrier (rectangular)	13
L44-1	44-Pin Leadless Chip Carrier (square)	11
L48-1	48-Pin Leadless Chip Carrier (square)	11
L52-1	52-Pin Leadless Chip Carrier (square)	12
L52-2	52-Pin Leadless Chip Carrier (square)	12
L68-1	68-Pin Leadless Chip Carrier (square)	12
L68-2	68-Pin Leadless Chip Carrier (square)	12
E16-1	16-Lead CERPACK	10
E20-1	20-Lead CERPACK	10
E24-1	24-Lead CERPACK	10
E28-1	28-Lead CERPACK	10
E28-2	28-Lead CERPACK	10
F20-1	20-Lead Flatpack	6
F20-2	20-Lead Flatpack (.295 body)	6
F24-1	24-Lead Flatpack	6
F28-1	28-Lead Flatpack	6
F28-2	28-Lead Flatpack	6
F48-1	48-Lead Quad Flatpack	7
F64-1	64-Lead Quad Flatpack	7
F68-1	68-Lead Quad Flatpack	8
F68-3	68-Lead Quad Flatpack	8
F84-2	84-Lead Quad Flatpack (cavity up)	9
PQ80-2	80-Lead Plastic Quad Flatpack (IEAJ)	26
PQ100-1	100-Lead Plastic Quad Flatpack (JEDEC)	25
PQ100-2	100-Lead Plastic Quad Flatpack (EIAJ)	26
PQ132-1	132-Lead Plastic Quad Flatpack (JEDEC)	25
PN64-1	54-Lead Thin Quad Flatpack (TQFP)	24
PN80-1	80-Lead Thin Quad Flatpack (TQFP)	24
PN100-1	100-Lead Thin Quad Flatpack (TQFP)	24
PN120-1	120-Lead Thin Quad Flatpack (TQFP)	24

MODULE PACKAGE DIAGRAM OUTLINES

Module package diagrams are located at the back of each Subsystems data sheet.



DUAL IN-LINE PACKAGES



4

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. THE MINIMUM LIMIT FOR DIMENSION b_1 MAY BE .023 FOR CORNER LEADS.

16-28 LEAD CERDIP (300 MIL)

DWG #	D16-1		D18-1		D20-1		D22-1		D24-1		D28-3	
# OF LDS (N)	16		18		20		22		24		28	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.140	.200	.140	.200	.140	.200	.140	.200	.140	.200	.140	.200
b	.015	.021	.015	.021	.015	.021	.015	.021	.015	.021	.015	.021
b1	.045	.060	.045	.060	.045	.060	.045	.060	.045	.065	.045	.065
C	.009	.012	.009	.012	.009	.012	.009	.012	.009	.014	.009	.014
D	.750	.830	.880	.930	.935	1.060	1.050	1.080	1.240	1.280	1.440	1.485
E	.285	.310	.285	.310	.285	.310	.285	.310	.285	.310	.285	.310
E1	.290	.320	.290	.320	.290	.320	.300	.320	.300	.320	.300	.320
e	.100	BSC	.100	BSC	.100	BSC	.100	BSC	.100	BSC	.100	BSC
L	.125	.175	.125	.175	.125	.175	.125	.175	.125	.175	.125	.175
L1	.150	-	.150	-	.150	-	.150	-	.150	-	.150	-
Q	.015	.055	.015	.055	.015	.060	.015	.060	.015	.060	.015	.060
S	.020	.080	.020	.080	.020	.080	.020	.080	.030	.080	.030	.080
S1	.005	-	.005	-	.005	-	.005	-	.005	-	.005	-
α	0°	15°	0°	15°	0°	15°	0°	15°	0°	15°	0°	15°

DUAL IN-LINE PACKAGES (Continued)

24-40 LEAD CERDIP (400 & 600 MIL)


DWG #	D24-3		D24-2		D28-1		D40-1	
# OF LDS (N)	24		24		28		40	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.130	.175	.090	.190	.090	.200	.160	.220
b	.015	.021	.014	.023	.014	.023	.014	.023
b1	.045	.065	.045	.060	.045	.065	.045	.065
C	.009	.014	.008	.012	.008	.014	.008	.014
D	1.180	1.250	1.230	1.290	1.440	1.490	2.020	2.070
E	.350	.410	.500	.610	.510	.600	.510	.600
E1	.380	.420	.590	.620	.590	.620	.590	.620
e	.100 BSC		.100 BSC		.100 BSC		.100 BSC	
L	.125	.175	.125	.200	.125	.200	.125	.200
L1	.150	—	.150	—	.150	—	.150	—
Q	.015	.060	.015	.060	.020	.060	.020	.060
S	.030	.070	.030	.080	.030	.080	.030	.080
S1	.005	—	.005	—	.005	—	.005	—
α	0°	15°	0°	15°	0°	15°	0°	15°

32 LEAD CERDIP (WIDE BODY)

DWG #	D32-1	
# OF LDS (N)	32	
SYMBOL	MIN	MAX
A	.120	.210
b	.014	.023
b1	.045	.065
C	.008	.014
D	1.625	1.675
E	.570	.600
E1	.590	.620
e	.100 BSC	
L	.125	.200
L1	.150	—
Q	.020	.060
S	.030	.080
S1	.005	—
α	0°	15°

DUAL IN-LINE PACKAGES (Continued)

20-32 LEAD SIDE BRAZE (300 MIL)



4


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	C20-1		C22-1		C24-1		C28-1		C32-3	
# OF LDS (N)	20		22		24		28		32	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.090	.200	.100	.200	.090	.200	.090	.200	.090	.200
b	.014	.023	.014	.023	.015	.023	.014	.023	.014	.023
b1	.045	.060	.045	.060	.045	.060	.045	.060	.045	.060
C	.008	.015	.008	.015	.008	.015	.008	.015	.008	.014
D	.970	1.060	1.040	1.120	1.180	1.230	1.380	1.420	1.580	1.640
E	.260	.310	.260	.310	.220	.310	.220	.310	.280	.310
E1	.290	.320	.290	.320	.290	.320	.290	.320	.290	.320
e	.100 BSC		.100 BSC		.100 BSC		.100 BSC		.100 BSC	
L	.125	.200	.125	.200	.125	.200	.125	.200	.100	.175
L1	.150	-	.150	-	.150	-	.150	-	.150	-
Q	.015	.060	.015	.060	.015	.060	.015	.060	.030	.060
S	.030	.065	.030	.065	.030	.065	.030	.065	.030	.065
S1	.005	-	.005	-	.005	-	.005	-	.005	-
S2	.005	-	.005	-	.005	-	.005	-	.005	-

DUAL IN-LINE PACKAGES (Continued)

28-48 LEAD SIDE BRAZE (400 MIL)



48 LEAD OPTION


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	C28-2		C32-2		C48-1	
# OF LDS (N)	28		32		48	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX
A	.090	.200	.090	.200	.085	.190
b	.014	.023	.014	.023	.014	.023
b1	.045	.060	.045	.060	.045	.060
C	.008	.014	.008	.014	.008	.014
D	1.380	1.420	1.580	1.640	1.690	1.730
E	.380	.420	.380	.410	.380	.410
E1	.390	.420	.390	.420	.390	.420
e	.100 BSC		.100 BSC		.070 BSC	
L	.100	.175	.100	.175	.125	.175
L1	.150	-	.150	-	.150	-
Q	.030	.060	.030	.060	.020	.070
S	.030	.065	.030	.065	.030	.065
S1	.005	-	.005	-	.005	-
S2	.005	-	.005	-	.005	-

DUAL IN-LINE PACKAGES (Continued)

48 & 68 LD SIDE BRAZE (600 MIL)



NOTES:


1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	C48-2		C68-1	
# OF LDS (N)	48		68	
SYMBOL	MIN	MAX	MIN	MAX
A	.100	.190	.085	.190
b	.015	.023	.015	.023
b1	.045	.060	.045	.060
c	.008	.012	.008	.012
D	2.370	2.430	2.380	2.440
E	.550	.610	.580	.610
E1	.595	.620	.590	.620
e	.100	BSC	.070	BSC
L	.125	.175	.125	.175
L1	.150	-	.150	-
Q	.020	.060	.020	.070
S	.030	.065	.030	.065
S1	.005	-	.005	-
S2	.005	-	.005	-

4

FLATPACKS

20-28 LEAD FLATPACK




NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	F20-1		F20-2		F24-1		F28-1		F28-2	
# OF LDS (N)	20		20 (.295 BODY)		24		28		28	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.045	.092	.045	.092	.045	.090	.045	.090	.045	.115
b	.015	.019	.015	.019	.015	.019	.015	.019	.015	.019
C	.004	.007	.004	.007	.004	.007	.004	.007	.004	.007
D	-	.540	-	.540	-	.640	.710	.740	.710	.740
E	.340	.360	.245	.303	.360	.420	.480	.520	.480	.520
E2	.130	-	.130	-	.180	-	.180	-	.180	-
E3	.030	-	.030	-	.030	-	.040	-	.040	-
e	.050 BSC		.050 BSC		.050 BSC		.050 BSC		.050 BSC	
K	.006	.015	.008	.015	-	-	-	-	-	-
L	.250	.370	.250	.370	.250	.370	.250	.370	.250	.370
Q	.010	.040	.010	.040	.010	.040	.010	.045	.026	.045
S	-	.045	-	.045	-	.045	-	.045	-	.045
S1	.000	-	.005	-	.005	-	.005	-	.005	-

FLATPACKS (Continued)

48-64 LEAD QUAD FLATPACK



4


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	F48-1		F64-1	
# OF LDS (N)	48		64	
SYMBOL	MIN	MAX	MIN	MAX
A	.089	.108	.070	.090
A1	.079	.096	.054	.078
A2	.058	.073	.030	.045
b	.018	.022	.016	.020
C	.008	.010	.009	.012
D/E	-	.750	.885	.915
D1/E1	.100 REF		.075 REF	
D2/E2	.550 BSC		.750 BSC	
e	.050 BSC		.050 BSC	
L	.350	.450	.350	.450
ND/NE	12		16	

FLATPACKS (Continued)

68 LEAD QUAD FLATPACK




NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

DWG #	F68-1		F68-3	
# OF LDS (N)	68		68	
SYMBOL	MIN	MAX	MIN	MAX
A	.080	.145	.080	.120
A1	.070	.090	.070	.090
b	.014	.021	.014	.021
C	.008	.012	.005	.007
D/E	1.640	1.870	1.640	1.870
D1/E1	.926	.970	.926	.970
D2/E2	.800 BSC		.800 BSC	
e	.050 BSC		.050 BSC	
L	.350	.450	.350	.450
ND/NE	17		17	


FLATPACKS (Continued)

84 LEAD QUAD FLATPACK (CAVITY UP)



4

DWG #	F84-2	
# OF LDS (N)	84	
SYMBOL	MIN	MAX
A	-	.140
A1	-	.105
b	.014	.020
C	.007	.013
D/E	1.940	1.960
D1/E1	1.130	1.170
D2/E2	1.000 BSC	
D3/E3	.500 BSC	
e	.050 BSC	
L	.350	.450
ND/NE	21	




NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.

CERPACKS

16-28 LEAD CERPACK




NOTES:

1. ALL DIMENSION ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.


DWG #	E16-1		E20-1		E24-1		E28-1		E28-2	
# OF LDS (N)	16		20		24		28		28	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.055	.085	.045	.092	.045	.090	.045	.115	.045	.090
b	.015	.019	.015	.019	.015	.019	.015	.019	.015	.019
C	.0045	.006	.0045	.006	.0045	.006	.0045	.006	.0045	.006
D	.370	.430	-	.540	-	.640	-	.740	-	.740
E	.245	.285	.245	.300	.300	.420	.460	.520	.340	.380
E1	-	.305	-	.305	-	.440	-	.550	-	.400
e	.050 BSC		.050 BSC		.050 BSC		.050 BSC		.050 BSC	
K	.008	.015	.008	.015	.008	.015	.008	.015	.008	.015
L	.250	.370	.250	.370	.250	.370	.250	.370	.250	.370
Q	.026	.040	.026	.040	.026	.040	.026	.045	.026	.045
S	-	.045	-	.045	-	.045	-	.045	-	.045
S1	.005	-	.005	-	.005	-	.000	-	.005	-

LEADLESS CHIP CARRIERS



NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.



20-48 LEAD LCC (SQUARE)


DWG #	L20-2		L28-1		L44-1		L48-1	
# OF LDS (N)	20		28		44		48	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.064	.100	.064	.100	.064	.120	.055	.120
A1	.054	.066	.050	.088	.054	.088	.045	.090
B1	.022	.028	.022	.028	.022	.028	.017	.023
B2	.072 REF		.072 REF		.072 REF		.072 REF	
B3	.006	.022	.006	.022	.006	.022	.006	.022
D/E	.342	.358	.442	.460	.640	.660	.554	.572
D1/E1	.200 BSC		.300 BSC		.500 BSC		.440 BSC	
D2/E2	.100 BSC		.150 BSC		.250 BSC		.220 BSC	
D3/E3	-	.358	-	.460	-	.560	.500	.535
e	.050 BSC		.050 BSC		.050 BSC		.040 BSC	
e1	.015	-	.015	-	.015	-	.015	-
h	.040 REF		.040 REF		.040 REF		.012 RADIUS	
J	.020 REF		.020 REF		.020 REF		.020 REF	
L	.045	.055	.045	.055	.045	.055	.033	.047
L1	.045	.055	.045	.055	.045	.055	.033	.047
L2	.077	.093	.077	.093	.077	.093	.077	.093
L3	.003	.015	.003	.015	.003	.015	.003	.015
ND/NE	5		7		11		12	

LEADLESS CHIP CARRIERS (Continued)

52-68 LEAD LCC (SQUARE)

DWG #	L52-1		L52-2		L68-2		L68-1	
# OF LDS (N)	52		52		68		68	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.061	.087	.082	.120	.082	.120	.065	.120
A1	.051	.077	.072	.088	.072	.088	.055	.075
B1	.022	.028	.022	.028	.022	.028	.008	.014
B2	.072	REF	.072	REF	.072	REF	.072	REF
B3	.006	.022	.006	.022	.006	.022	.006	.022
D/E	.739	.761	.739	.761	.938	.962	.554	.566
D1/E1	.600 BSC		.600 BSC		.800 BSC		.400 BSC	
D2/E2	.300 BSC		.300 BSC		.400 BSC		.200 BSC	
D3/E3	-	.661	-	.661	-	.862	-	.535
e	.050 BSC		.050 BSC		.050 BSC		.025 BSC	
e1	.015	-	.015	-	.015	-	.015	-
h	.040 REF		.040 REF		.040 REF		.040 REF	
J	.020 REF		.020 REF		.020 REF		.020 REF	
L	.045	.055	.045	.055	.045	.055	.045	.055
L1	.045	.055	.045	.055	.045	.055	.045	.055
L2	.077	.093	.075	.093	.075	.095	.077	.093
L3	.003	.015	.003	.015	.003	.015	.003	.015
ND/NE	13		13		17		17	

LEADLESS CHIP CARRIERS (Continued)



NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.


20-32 LEAD LCC (RECTANGULAR)

DWG #	L20-1		L22-1		L24-1		L28-2		L32-1	
# OF LDS (N)	20		22		24		28		32	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.060	.075	.064	.100	.064	.120	.060	.120	.060	.120
A1	.050	.065	.054	.063	.054	.066	.050	.088	.050	.088
B1	.022	.028	.022	.028	.022	.028	.022	.028	.022	.028
B2	.072 REF		.072 REF		.072 REF		.072 REF		.072 REF	
B3	.006	.022	.006	.022	.006	.022	.006	.022	.006	.022
D	.284	.296	.284	.296	.292	.308	.342	.358	.442	.458
D1	.150 BSC		.150 BSC		.200 BSC		.200 BSC		.300 BSC	
D2	.075 BSC		.075 BSC		.100 BSC		.100 BSC		.150 BSC	
D3	-	.280	-	.280	-	.308	-	.358	-	.458
E	.420	.435	.480	.496	.392	.408	.540	.560	.540	.560
E1	.250 BSC		.300 BSC		.300 BSC		.400 BSC		.400 BSC	
E2	.125 BSC		.150 BSC		.150 BSC		.200 BSC		.200 BSC	
E3	-	.410	-	.480	-	.408	-	.558	-	.558
e	.050 BSC		.050 BSC		.050 BSC		.050 BSC		.050 BSC	
e1	.015	-	.015	-	.015	-	.015	-	.015	-
h	.040 REF		.012 RADIUS		.025 REF		.040 REF		.040 REF	
J	.020 REF		.012 RADIUS		.015 REF		.020 REF		.020 REF	
L	.045	.055	.039	.051	.040	.050	.045	.055	.045	.055
L1	.045	.055	.039	.051	.040	.050	.045	.055	.045	.055
L2	.080	.095	.083	.097	.077	.093	.077	.093	.077	.093
L3	.003	.015	.003	.015	.003	.015	.003	.015	.003	.015
ND	4		4		5		5		7	
NE	6		7		7		9		9	

4

PIN GRID ARRAYS

68 PIN PGA (CAVITY UP)




DWG #	G68-1	
# OF PINS (N)	68	
SYMBOL	MIN	MAX
A	.070	.145
ϕB	.016	.020
$\phi B1$	-	.080
$\phi B2$.040	.060
D/E	1.140	1.180
D1/E1	1.000 BSC	
e	.100 BSC	
L	.120	.140
M	11	
Q	.040	.060

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
5. CHAMFERED CORNERS ARE IDT'S OPTION.

PIN GRID ARRAYS (Continued)

84 PIN PGA (CAVITY UP - 11 X 11 GRID)



4


DWG #	G84-3	
# OF PINS (N)	84	
SYMBOL	MIN	MAX
A	.070	.145
ϕB	.016	.020
$\phi B1$	-	.080
$\phi B2$.040	.060
D/E	1.080	1.120
D1/E1	1.000 BSC	
e	.100 BSC	
L	.120	.140
M	11	
Q	.040	.060

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
5. CHAMFERED CORNERS ARE IDT'S OPTION.

PIN GRID ARRAYS (Continued)

108 PIN PGA (CAVITY UP)




DWG #	G108-1	
# OF PINS (N)	108	
SYMBOL	MIN	MAX
A	.070	.145
ϕB	.016	.020
$\phi B1$	-	.080
$\phi B2$.040	.060
D/E	1.188	1.212
D1/E1	1.100 BSC	
e	.100 BSC	
L	.120	.140
M	12	
Q	.040	.060

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL "M" REPRESENTS THE PGA MATRIX SIZE.
4. SYMBOL "N" REPRESENTS THE NUMBER OF PINS
5. CHAMFERED CORNERS ARE IDT'S OPTION.

PLASTIC DUAL IN-LINE PACKAGES

16-32 LEAD PLASTIC DIP (300 MIL)



4


NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. D & E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

DWG #	P16-1		P22-1		P28-2		P32-2	
# OF LDS (N)	16		22		28		32	
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.140	.165	.145	.165	.145	.180	.145	.180
A1	.015	.035	.015	.035	.015	.030	.015	.030
b	.015	.022	.015	.022	.015	.022	.016	.022
b1	.050	.070	.050	.065	.045	.060	.045	.060
C	.008	.012	.008	.012	.008	.015	.008	.015
D	.745	.760	1.050	1.060	1.345	1.385	1.545	1.585
E	.300	.325	.300	.320	.300	.325	.300	.325
E1	.247	.260	.240	.270	.270	.295	.275	.295
e	.090	.110	.090	.110	.090	.110	.090	.110
eA	.310	.370	.310	.370	.310	.400	.310	.400
L	.120	.150	.120	.150	.120	.150	.120	.150
alpha	0°	15°	0°	15°	0°	15°	0°	15°
S	.015	.035	.020	.040	.020	.042	.020	.060
Q1	.050	.070	.055	.075	.055	.065	.055	.065

PLASTIC DUAL IN-LINE PACKAGES (Continued)

18-24 LEAD PLASTIC DIP (300 MIL - FULL LEAD)




NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. D & E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

DWG #	P18-1		P20-1		P24-1	
# OF LDS (N)	18		20		24	
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX
A	.140	.165	.145	.165	.145	.165
A1	.015	.035	.015	.035	.015	.035
b	.015	.020	.015	.020	.015	.020
b1	.050	.070	.050	.070	.050	.065
C	.008	.012	.008	.012	.008	.012
D	.885	.910	1.022	1.040	1.240	1.255
E	.300	.325	.300	.325	.300	.320
E1	.247	.260	.240	.280	.250	.275
e	.090	.110	.090	.110	.090	.110
eA	.310	.370	.310	.370	.310	.370
L	.120	.150	.120	.150	.120	.150
α	0°	15°	0°	15°	0°	15°
S	.040	.060	.025	.070	.055	.075
Q1	.050	.070	.055	.075	.055	.070

PLASTIC DUAL IN-LINE PACKAGES (Continued)

24-48 LEAD PLASTIC DIP (600 MIL)




4

NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. D & E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.


DWG #	P24-2		P28-1		P32-1		P40-1		P48-1	
# OF LEADS (N)	24		28		32		40		48	
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.160	.185	.160	.185	.170	.190	.160	.185	.170	.200
A1	.015	.035	.015	.035	.015	.050	.015	.035	.015	.035
b	.015	.020	.015	.020	.016	.020	.015	.020	.015	.020
b1	.050	.065	.050	.065	.045	.055	.050	.065	.050	.065
C	.008	.012	.008	.012	.008	.012	.008	.012	.008	.012
D	1.240	1.260	1.420	1.460	1.645	1.655	2.050	2.070	2.420	2.450
E	.600	.620	.600	.620	.600	.625	.600	.620	.600	.620
E1	.530	.550	.530	.550	.530	.550	.530	.550	.530	.560
e	.090	.110	.090	.110	.090	.110	.090	.110	.090	.110
eA	.610	.670	.610	.670	.610	.670	.610	.670	.610	.670
L	.120	.150	.120	.150	.125	.135	.120	.150	.120	.150
alpha	0°	15°	0°	15°	0°	15°	0°	15°	0°	15°
S	.060	.080	.055	.080	.070	.080	.070	.085	.060	.075
Q1	.060	.080	.060	.080	.065	.075	.060	.080	.060	.080

SMALL OUTLINE IC



NOTES:


1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND TO BE MEASURED FROM THE BOTTOM OF PKG.
4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.



16-24 LEAD SMALL OUTLINE (GULL WING - JEDEC)


DWG #	S016-1		S018-1		S020-2		S024-2	
# OF LDS (N)	16 (.300)		18 (.300)		20 (.300")		24 (.300")	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.095	.1043	.095	.1043	.095	.1043	.095	.1043
A1	.005	.0118	.005	.0118	.005	.0118	.005	.0118
B	.014	.020	.014	.020	.014	.020	.014	.020
C	.0091	.0125	.0091	.0125	.0091	.0125	.0091	.0125
D	.403	.413	.447	.462	.497	.511	.600	.614
e	.050 BSC		.050 BSC		.050 BSC		.050 BSC	
E	.292	.2992	.292	.2992	.292	.2992	.292	.2992
h	.010	.020	.010	.020	.010	.020	.010	.020
H	.400	.419	.400	.419	.400	.419	.400	.419
L	.018	.045	.018	.045	.018	.045	.018	.045
α	0°	8°	0°	8°	0°	8°	0°	8°
S	.023	.035	.023	.035	.023	.035	.023	.035

SMALL OUTLINE IC (Continued)



NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND TO BE MEASURED FROM THE BOTTOM OF THE PKG.
4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.




4

28 LEAD SMALL OUTLINE (GULL WING - JEDEC)


DWG #	SO28-2		SO28-3	
# OF LDS (N)	28 (.300")		28 (.330")	
SYMBOL	MIN	MAX	MIN	MAX
A	.095	.1043	.110	.120
A1	.005	.0118	.005	.014
B	.014	.020	.014	.019
C	.0091	.0125	.006	.010
D	.700	.712	.718	.728
e	.050 BSC		.050 BSC	
E	.292	.2992	.340	.350
h	.010	.020	.012	.020
H	.400	.419	.462	.478
L	.018	.045	.028	.045
α	0°	8°	0°	8°
S	.023	.035	.023	.035

SMALL OUTLINE IC (Continued)



NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. D1 & E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSION AND TO BE MEASURED FROM THE BOTTOM OF THE PKG.
4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE




20-32 LEAD SMALL OUTLINE (J-BEND, 300 MIL)

DWG #	S020-1		S024-4		S024-8		S028-5		S032-2	
# OF LDS (N)	20		24		24		28		32	
SYMBOLS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.120	.140	.130	.148	.120	.140	.120	.140	.130	.148
A1	.078	.095	.082	.095	.078	.091	.078	.095	.082	.095
B	-	-	.026	.032	-	-	-	-	.026	.032
B1	.014	.020	.015	.020	.014	.019	.014	.020	.016	.020
C	.008	.013	.007	.011	.0091	.0125	.008	.013	.008	.013
D1	.500	.512	.620	.630	.602	.612	.700	.712	.820	.830
E	.335	.347	.335	.345	.335	.347	.335	.347	.330	.340
E1	.292	.300	.295	.305	.292	.299	.292	.300	.295	.305
E2	.262	.272	.260	.280	.262	.272	.262	.272	.260	.275
e	.050 BSC		.050 BSC		.050 BSC		.050 BSC		.050 BSC	
h	.010	.020	.010	.020	.010	.016	.012	.020	.012	.020
S	.023	.035	.032	.043	.032	.043	.023	.035	.032	.043

PLASTIC QUAD FLATPACKS

TQFP



4

NOTES:

1. ALL DIMENSIONS ARE IN MELLIMETERS, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. $D1$ & $E1$ DO NOT INCLUDE MOLD PROTRUSION AND TO BE MEASURED FROM THE BOTTOM OF THE PACKAGE. ALLOWABLE PROTRUSION TO BE $.254$ PER SIDE.


PLASTIC QUAD FLATPACKS (Continued)

64-120 LEAD TQFP

DWG #	PN 64-1		PN 80-1		PN 100-1		PN 120-1	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	-	1.60	-	1.60	-	1.60	-	1.60
A1	.05	.15	.05	.15	.05	.15	.05	.15
A2	1.35	1.45	1.35	1.45	1.35	1.45	1.35	1.45
D	15.75	16.25	15.75	16.25	15.75	16.25	15.75	16.25
D1	13.95	14.05	13.95	14.05	13.95	14.05	13.95	14.05
E	15.75	16.25	15.75	16.25	15.75	16.25	15.75	16.25
E1	13.95	14.05	13.95	14.05	13.95	14.05	13.95	14.05
L	.45	.70	.45	.70	.45	.70	.45	.70
N	64		80		100		120	
e	.80 BSC		.65 BSC		.50 BSC		.40 BSC	
b	.30	.40	.25	.35	.17	.27	.13	.23
ccc	-	.10	-	.10	-	.08	-	.08
ddd	-	.20	-	.13	-	.08	-	.07
R	.08	.20	.08	.20	.08	.20	.08	.20
R1	.08	-	.08	-	.08	-	.08	-
θ	0°	7°	0°	7°	0°	7°	0°	7°
θ1	2°	10°	2°	10°	2°	10°	2°	10°
θ2	11°	13°	11°	13°	11°	13°	11°	13°
θ3	11°	13°	11°	13°	11°	13°	11°	13°
c	.09	.16	.09	.16	.09	.16	.09	.16

PLATIC QUAD FLATPACKS (Continued)

100-132 LEAD PLASTIC QUAD FLATPACK (JEDEC)



NOTES:


1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. PIN 1 IDENTIFIER CAN BE POSITIONED AT EITHER ONE OF THESE TWO LOCATIONS.
4. DIMENSIONS D1, D2, E1, AND E2 DO NOT INCLUDE MOLD PROTRUSIONS. ALLOWABLE MOLD PROTRUSIONS ARE AS FOLLOWS:
D1 & E1 = .010 MAX.
D2 & E2 = .007 MAX.
5. ND & NE REPRESENT NUMBERS OF LEADS IN D & E DIRECTIONS RESPECTIVELY.

4

DWG #	PQ100-1		PQ132-1	
# OF LDS (N)	100		132	
SYMBOLS	MIN	MAX	MIN	MAX
A	.160	.180	.160	.180
A1	.020	.040	.020	.040
B	.008	.016	.008	.016
b1	.008	.012	.008	.012
C	.0055	.008	.0055	.008
D	.875	.885	1.075	1.085
D1	.747	.753	.947	.953
D2	.897	.903	1.097	1.103
D3	.600 REF		.800 REF	
e	.025 BSC		.025 BSC	
E	.875	.885	1.075	1.085
E1	.747	.753	.947	.953
E2	.897	.903	1.097	1.103
E3	.600 REF		.800 REF	
L	.020	.030	.020	.030
α	0°	8°	0°	8°
ND/NE	25/25		33/33	

PLASTIC QUAD FLATPACKS (Continued)

80 & 100 LEAD RECTANGULAR PLASTIC QUAD FLATPACK (EIAJ)




DWG #	PQ80-2		PQ100-2	
# OF LDS (N)	80		100	
SYMBOLS	MIN	MAX	MIN	MAX
A	2.80	3.40	2.80	3.40
A1	.25	-	.25	-
A2	2.54	3.05	2.54	3.05
C	.13	.20	.13	.20
D	23.65	24.15	23.65	24.15
D1	19.90	20.10	19.90	20.10
D3	18.40	REF	18.85	REF
E	17.65	18.15	17.65	18.15
E1	13.90	14.10	13.90	14.10
E3	12.00	REF	12.35	REF
L	.65	.95	.65	.95
ND/NE	16/24		20/30	
P	.80 BSC		.65 BSC	
W	.30	.45	.25	.40
ZD	.80		.575	
ZE	1.00		.825	

NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. D1 & E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS .254 PER SIDE.
4. ND & NE REPRESENT NUMBERS OF LEADS IN D & E DIRECTIONS RESPECTIVELY.

PLASTIC LEADED CHIP CARRIERS

20-84 LEAD PLCC (SQUARE)




NOTES:

1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS
3. D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.
5. ND & NE REPRESENT NUMBER OF LEADS IN D & E DIRECTIONS RESPECTIVELY.
6. D1 & E1 SHOULD BE MEASURED FROM THE BOTTOM OF THE PKG.

DWG #	J20-1		J28-1		J44-1		J52-1		J68-1		J84-1	
# OF LDS	20		28		44		52		68		84	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
A	.165	.180	.165	.180	.165	.180	.165	.180	.165	.180	.165	.180
A1	.095	.115	.095	.115	.095	.115	.095	.115	.095	.115	.095	.115
B	.026	.032	.026	.032	.026	.032	.026	.032	.026	.032	.026	.032
b1	.013	.021	.013	.021	.013	.021	.013	.021	.013	.021	.013	.021
C	.020	.040	.020	.040	.020	.040	.020	.040	.020	.040	.020	.040
C1	.008	.012	.008	.012	.008	.012	.008	.012	.008	.012	.008	.012
D	.385	.395	.485	.495	.685	.695	.785	.795	.985	.995	1.185	1.195
D1	.350	.356	.450	.456	.650	.656	.750	.756	.950	.956	1.150	1.156
D2/E2	.290	.330	.390	.430	.590	.630	.690	.730	.890	.930	1.090	1.130
D3/E3	.200	REF	.300	REF	.500	REF	.600	REF	.800	REF	1.000	REF
E	.385	.395	.485	.495	.685	.695	.785	.795	.985	.995	1.185	1.195
E1	.350	.356	.450	.456	.650	.656	.750	.756	.950	.956	1.150	1.156
e	.050	BSC	.050	BSC	.050	BSC	.050	BSC	.050	BSC	.050	BSC
ND/NE	5		7		11		13		17		21	

PLASTIC LEADED CHIP CARRIERS (Continued)

18-32 LEAD PLCC (RECTANGULAR)



DWG #	J18-1		J32-1	
# OF LDS	18		32	
SYMBOL	MIN	MAX	MIN	MAX
A	.120	.140	.120	.140
A1	.075	.095	.075	.095
B	.026	.032	.026	.032
b1	.013	.021	.013	.021
C	.015	.040	.015	.040
C1	.008	.012	.008	.012
C2	-	-	.005	.015
D	.320	.335	.485	.495
D1	.289	.293	.449	.453
D2	.225	.265	.390	.430
D3	.150 REF		.300 REF	
E	.520	.535	.585	.595
E1	.489	.493	.549	.553
E2	.422	.465	.490	.530
E3	.200 REF		.400 REF	
e	.050 BSC		.050 BSC	
ND/NE	4 / 5		7 / 9	

- NOTES:
1. ALL DIMENSIONS ARE IN INCHES, UNLESS OTHERWISE SPECIFIED.
 2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
 3. D & E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
 4. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN .004" AT THE SEATING PLANE.
 5. ND & NE REPRESENT NUMBERS OF LEADS IN D & E DIRECTIONS RESPECTIVELY.
 6. D1 & E1 SHOULD BE MEASURED FROM THE BOTTOM OF THE PACKAGE.

GENERAL INFORMATION

1

TECHNOLOGY AND CAPABILITIES

2

QUALITY AND RELIABILITY

3

PACKAGE DIAGRAM OUTLINES

4

FIFO PRODUCTS

5

SPECIALITY MEMORY PRODUCTS

6

SUBSYSTEMS PRODUCTS

7

FIFO MEMORIES

Integration of IDT high-speed static RAM technology with internal support logic yields high-performance, high-density FIFO memories. A FIFO is used as a memory buffer between two asynchronous systems with simultaneous read/write access. The data rate between the two systems can be regulated by monitoring the status flags and throttling the read and write accesses. Since these FIFOs are built with an internal RAM pointer architecture, there is no fall-through time between a write to a memory location and a read from that memory location. System performance is significantly improved over the shift register-based architecture of previous FIFO designs which are handicapped with long fall-through times.

IDT offers the widest selection of monolithic FIFOs, ranging from shallow 64x4 and 64x5 to the high-density 32Kx9. Shallow FIFOs regulate data flow in tightly coupled computational engines. High-density FIFOs store large blocks in networking, telecommunication and data storage systems. The IDT720X FIFO family (256x9 through the 16Kx9 FIFOs) are all pin and function compatible, making density upgrades simple. All IDT FIFOs can be cascaded to greater word depths and expanded to greater word widths with no external support logic.

IDT's high-speed SyncFIFO is ideal for multiprocessor systems, workstations and high-end graphics. The innovative

architecture of the SyncFIFO (internal I/O registers with separate clock and enable inputs), along with wider data bus, simplifies design and reduces interface logic.

The Parallel-Serial FIFOs incorporate a serial input or a serial output shifter for serial-to-parallel or parallel-to-serial bus interface. The Parallel-Serial FIFOs also offer six status flags for flexible data throttling.

A variety of packages are available: standard plastic and ceramic DIPs (300 and 600 mil), surface mount plastic SOIC, PLCC, and our newest TQFP, pin grid arrays, and surface mount LCC and CERPAC. Increasing board density is the overwhelming goal of IDT's package development efforts, as demonstrated by the introduction of the 300 mil ThinDIP and the ThinQuad Flatpack (TQFP).

FIFO modules, composed of four LCC devices mounted on a multi-layer co-fired ceramic substrate, increase densities to 32Kx18 which are pin-compatible with current monolithic versions.

IDT is committed to offering FIFOs of increasing density, speed and enhanced architectural innovations, such as Flexishift, dual syncs, super syncs, and the BiFIFO, for easier system interface.

TABLE OF CONTENTS

PAGE

FIFO PRODUCTS

IDT7200	256 x 9-Bit Parallel Asynchronous FIFO	5.1
IDT7201	512 x 9-Bit Parallel Asynchronous FIFO	5.1
IDT7202	1K x 9-Bit Parallel Asynchronous FIFO	5.1
IDT7203	2048 x 9-Bit Parallel Asynchronous FIFO	5.2
IDT7204	4096 x 9-Bit Parallel Asynchronous FIFO	5.2
IDT7205	8192 x 9-Bit Parallel Asynchronous FIFO	5.2
IDT7206	16384 x 9-Bit Parallel Asynchronous FIFO	5.2
IDT72V01	512 x 9-Bit 3.3V Asynchronous FIFO	5.3
IDT72V02	1024 x 9-Bit 3.3V Asynchronous FIFO	5.3
IDT72V03	2048 x 9-Bit 3.3V Asynchronous FIFO	5.3
IDT72V04	4096 x 9-Bit 3.3V Asynchronous FIFO	5.3
IDT72025	1K x 18-Bit Parallel First-In/First-Out FIFO	5.4
IDT72021	1K x 9-Bit Parallel Asynchronous FIFO with Retransmit	5.5
IDT72031	2K x 9-Bit Parallel Asynchronous FIFO with Retransmit	5.5
IDT72041	4K x 9-Bit Parallel Asynchronous FIFO with Retransmit	5.5
IDT72401	64 x 4-Bit Parallel FIFO	5.6
IDT72402	64 x 5-Bit Parallel FIFO	5.6
IDT72403	64 x 4-Bit Parallel FIFO (w/Output Enable)	5.6
IDT72404	64 x 5-Bit Parallel FIFO (w/Output Enable)	5.6
IDT72413	64 x 5-Bit Parallel FIFO with Flags	5.7
IDT72103	2048 x 9-Bit Configurable Parallel/Serial FIFO	5.8
IDT72104	4096 x 9-Bit Configurable Parallel/Serial FIFO	5.8
IDT72105	256 x 16-Bit Parallel-to-Serial FIFO	5.9
IDT72115	512 x 16-Bit Parallel-to-Serial FIFO	5.9
IDT72125	1024 x 16-Bit Parallel-to-Serial FIFO	5.9
IDT72131	2048 x 9-Bit Parallel-to-Serial FIFO	5.10
IDT72141	4096 x 9-Bit Parallel-to-Serial FIFO	5.10
IDT72132	2048 x 9-Bit Parallel-to-Serial FIFO	5.11
IDT72142	4096 x 9-Bit Parallel-to-Serial FIFO	5.11
IDT72420	64 x 8-Bit Parallel SyncFIFO™ (Clocks FIFO)	5.12
IDT72200	256 x 8-Bit Parallel SyncFIFO (Clocks FIFO)	5.12
IDT72210	512 x 8-Bit Parallel SyncFIFO (Clocks FIFO)	5.12
IDT72220	1024 x 8-Bit Parallel SyncFIFO (Clocks FIFO)	5.12
IDT72230	2048 x 8-Bit Parallel SyncFIFO (Clocks FIFO)	5.12
IDT72240	4096 x 8-Bit Parallel SyncFIFO (Clocks FIFO)	5.12
IDT72421	64 x 9-Bit Parallel SyncFIFO (Clocks FIFO)	5.13
IDT72201	256 x 9-Bit Parallel SyncFIFO (Clocks FIFO)	5.13
IDT72211	512 x 9-Bit Parallel SyncFIFO (Clocks FIFO)	5.13
IDT72221	1024 x 9-Bit Parallel SyncFIFO (Clocks FIFO)	5.13
IDT72231	2048 x 9-Bit Parallel SyncFIFO (Clocks FIFO)	5.13
IDT72241	4096 x 9-Bit Parallel SyncFIFO (Clocks FIFO)	5.13
IDT72205LB	256 x 18-Bit Parallel SyncFIFO (Clocks FIFO)	5.14
IDT72215LB	512 x 18-Bit Parallel SyncFIFO (Clocks FIFO)	5.14
IDT72225LB	1024 x 18-Bit Parallel SyncFIFO (Clocks FIFO)	5.14
IDT72235LB	2048 x 18-Bit Parallel SyncFIFO (Clocks FIFO)	5.14
IDT72245LB	4096 x 18-Bit Parallel SyncFIFO (Clocks FIFO)	5.14
IDT72801	Dual 256 x 9 SyncFIFO	5.15
IDT72811	Dual 512 x 9 SyncFIFO	5.15
IDT72821	Dual 1024 x 9 SyncFIFO	5.15
IDT72831	Dual 2048 x 9 SyncFIFO	5.15
IDT72841	Dual 4096 x 9 SyncFIFO	5.15

TABLE OF CONTENTS (CONTINUED)**PAGE**

IDT72605	256 x 18-Bit Parallel Sync BiFIFO™ (Clocked Bidirectional FIFO)	5.16
IDT72615	512 x 18-Bit Parallel Sync BiFIFO (Clocked Bidirectional FIFO)	5.16
IDT72510	512 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	5.18
IDT72520	1024 x 18-Bit — 1K x 9-Bit Bus Matching Bidirectional FIFO	5.18
IDT72511	512 x 18-Bit Parallel Bidirectional FIFO	5.19
IDT72521	1024 x 18-Bit Parallel Bidirectional FIFO	5.19
IDT72261	16,384 x 9-Bit SyncFIFO	5.20
IDT72271	32,768 x 9-Bit SyncFIFO	5.20
IDT72255	8,192 x 18-Bit SyncFIFO	5.21
IDT72265	16,384 x 18-Bit SyncFIFO	5.21
IDT723611	64 x 36-Bit SyncFIFO	5.22
IDT723612	64 x 32 x 2 Dual Bidirectional SyncFIFO	5.23
IDT723632	512 x 36 x 2 SyncBiFIFO	5.24
IDT723622	256 x 36 x 2 SyncBiFIFO	5.25
IDT723642	1024 x 36 x 2 SyncBiFIFO	5.25
IDT723631	512 x 36-Bit Dual-Port SyncFIFO	5.26
IDT723641	1024 x 36-Bit Dual-Port SyncFIFO	5.26
IDT723651	2048 x 36-Bit Dual-Port SyncFIFO	5.26

SUBSYSTEMS PRODUCTS (Please refer to pages indicated in Section 7 of this book.)**FIFO MODULES**

IDT7M207	32K x 9 Parallel In-Out FIFO Module	7.5
IDT7M208	64K x 9 Parallel In-Out FIFO Module	7.5

5



Integrated Device Technology, Inc.

CMOS ASYNCHRONOUS FIFO

256 x 9, 512 x 9, 1K x 9

IDT7200L
IDT7201LA
IDT7202LA

FEATURES:

- First-In/First-Out Dual-Port memory
- 256 x 9 organization (IDT7200)
- 512 x 9 organization (IDT7201)
- 1K x 9 organization (IDT7202)
- Low power consumption
 - Active: 770mW (max.)
 - Power-down: 2.75mW (max.)
- Ultra high speed—15ns access time
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- Pin and functionally compatible with 720X family
- Status Flags: Empty, Half-Full, Full
- Auto-retransmit capability
- High-performance CMOS technology
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing #5962-87531, 5962-89666, 5962-89863 and 5962-89536 are listed on this function.

DESCRIPTION:


The IDT7200/7201/7202 are dual-port memories that load and empty data on a first-in/first-out basis. The devices use Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write (\bar{W}) and Read (\bar{R}) pins.

The devices utilizes a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features a Retransmit (\bar{RT}) capability that allows for reset of the read pointer to its initial position when \bar{RT} is pulsed LOW to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.

The IDT7200/7201/7202 are fabricated using IDT's high-speed CMOS technology. They are designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM



2679 drw 01


The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES


AUGUST 1993

©1993 Integrated Device Technology, Inc.

PIN CONFIGURATIONS



DIP/SOIC/CERPACK
TOP VIEW



LCC/PLCC
TOP VIEW

NOTE:
1. CERPACK (E28-2) and 600-mil-wide DIP (P28-1 and D28-1) not available for 7200.

NOTE:
1. LCC (L32-1) not available for 7200.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +155	°C
IOUT	DC Output Current	50	50	mA

NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCCM	Military Supply Voltage	4.5	5.0	5.5	V
VCC	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH} ⁽¹⁾	Input High Voltage Commercial	2.0	—	—	V
V _{IH} ⁽¹⁾	Input High Voltage Military	2.2	—	—	V
V _{IL} ⁽²⁾	Input Low Voltage Commercial and Military	—	—	0.8	V

NOTES:
1. V_{IH} = 2.6V for X1 input (commercial).
V_{IH} = 2.8V for X1 input (military).
2. 1.5V undershoots are allowed for 10ns once per cycle.

CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
CIN	Input Capacitance	V _{IN} = 0V	8	pF
COUT	Output Capacitance	V _{OUT} = 0V	8	pF

NOTE:
1. This parameter is sampled and not 100% tested.



DC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{CC} = 5.0V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$; Military: $V_{CC} = 5.0V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$)

Symbol	Parameter	IDT7200L IDT7201LA IDT7202LA Commercial $t_A = 15, 20$ ns			IDT7200L IDT7201LA IDT7202LA Military $t_A = 20$ ns			IDT7200L IDT7201LA IDT7202LA Commercial $t_A = 25, 35$ ns			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
$I_{LI}^{(1)}$	Input Leakage Current (Any Input)	-1	—	1	-10	—	10	-1	—	1	μA
$I_{LO}^{(2)}$	Output Leakage Current	-10	—	10	-10	—	10	-10	—	10	μA
V_{OH}	Output Logic "1" Voltage $I_{OH} = -2mA$	2.4	—	—	2.4	—	—	2.4	—	—	V
V_{OL}	Output Logic "0" Voltage $I_{OL} = 8mA$	—	—	0.4	—	—	0.4	—	—	0.4	V
$I_{CC1}^{(3)}$	Active Power Supply Current	—	—	125 ⁽⁴⁾	—	—	140 ⁽⁴⁾	—	—	125 ⁽⁴⁾	mA
$I_{CC2}^{(3)}$	Standby Current ($\bar{R}=\bar{W}=\bar{RS}=\bar{FL}/RT=V_{IH}$)	—	—	15	—	—	20	—	—	15	mA
$I_{CC3(L)}^{(3)}$	Power Down Current (All Input = $V_{CC} - 0.2V$)	—	—	0.5	—	—	0.9	—	—	0.5	mA

NOTES:

1. Measurements with $0.4 \leq V_{IN} \leq V_{CC}$.
2. $R \geq V_{IH}$, $0.4 \leq V_{OUT} \leq V_{CC}$.
3. I_{CC} measurements are made with outputs open (only capacitive loading).
4. Tested at $f = 20MHz$.

2679 tbl 04

DC ELECTRICAL CHARACTERISTICS (Continued)

(Commercial: $V_{CC} = 5.0V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$; Military: $V_{CC} = 5.0V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$)

Symbol	Parameter	IDT7200L IDT7201LA IDT7202LA Military $t_A = 30, 40$ ns			IDT7200L IDT7201LA IDT7202LA Commercial $t_A = 50$ ns			IDT7200L IDT7201LA IDT7202LA Military $t_A = 50, 65, 80, 120$ ns			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
$I_{LI}^{(1)}$	Input Leakage Current (Any Input)	-10	—	10	-1	—	1	-10	—	10	μA
$I_{LO}^{(2)}$	Output Leakage Current	-10	—	10	-10	—	10	-10	—	10	μA
V_{OH}	Output Logic "1" Voltage $I_{OH} = -2mA$	2.4	—	—	2.4	—	—	2.4	—	—	V
V_{OL}	Output Logic "0" Voltage $I_{OL} = 8mA$	—	—	0.4	—	—	0.4	—	—	0.4	V
$I_{CC1}^{(3)}$	Active Power Supply Current	—	—	140 ⁽⁴⁾	—	50	80	—	70	100	mA
$I_{CC2}^{(3)}$	Standby Current ($\bar{R}=\bar{W}=\bar{RS}=\bar{FL}/RT=V_{IH}$)	—	—	20	—	5	8	—	8	15	mA
$I_{CC3(L)}^{(3)}$	Power Down Current (All Input = $V_{CC} - 0.2V$)	—	—	0.9	—	—	0.5	—	—	0.9	mA

NOTES:

1. Measurements with $0.4 \leq V_{IN} \leq V_{CC}$.
2. $R \geq V_{IH}$, $0.4 \leq V_{OUT} \leq V_{CC}$.
3. I_{CC} measurements are made with outputs open (only capacitive loading).
4. Tested at $f = 20MHz$.

2679 tbl 05

AC ELECTRICAL CHARACTERISTICS⁽¹⁾

(Commercial: Vcc = 5.0V±10%, TA = 0°C to +70°C; Military: Vcc = 5.0V±10%, TA = -55°C to +125°C)

Symbol	Parameter	Commercial		Com'l & Mil.		Commercial		Military		Commercial		Unit
		7200L15 7201LA15 7202LA15		7200L20 7201LA20 7202LA20		7200L25 7201LA25 7202LA25		7200L30 7201LA30 7202LA30		7200L35 7201LA35 7202LA35		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
ts	Shift Frequency	—	40	—	33.3	—	28.5	—	25	—	22.2	MHz
trc	Read Cycle Time	25	—	30	—	35	—	40	—	45	—	ns
ta	Access Time	—	15	—	20	—	25	—	30	—	35	ns
trr	Read Recovery Time	10	—	10	—	10	—	10	—	10	—	ns
trpw	Read Pulse Width ⁽²⁾	15	—	20	—	25	—	30	—	35	—	ns
trlz	Read Pulse LOW to Data Bus at Low-Z ⁽³⁾	5	—	5	—	5	—	5	—	5	—	ns
twlz	Write Pulse HIGH to Data Bus at Low-Z ^(3,4)	5	—	5	—	5	—	5	—	10	—	ns
tdv	Data Valid from Read Pulse HIGH	5	—	5	—	5	—	5	—	5	—	ns
trhz	Read Pulse HIGH to Data Bus at High-Z ⁽³⁾	—	15	—	15	—	18	—	20	—	20	ns
trc	Write Cycle Time	25	—	30	—	35	—	40	—	45	—	ns
trpw	Write Pulse Width ⁽²⁾	15	—	20	—	25	—	30	—	35	—	ns
trr	Write Recovery Time	10	—	10	—	10	—	10	—	10	—	ns
tds	Data Set-up Time	11	—	12	—	15	—	18	—	18	—	ns
tdh	Data Hold Time	0	—	0	—	0	—	0	—	0	—	ns
trsc	Reset Cycle Time	25	—	30	—	35	—	40	—	45	—	ns
trs	Reset Pulse Width ⁽²⁾	15	—	20	—	25	—	30	—	35	—	ns
trss	Reset Set-up Time ⁽³⁾	15	—	20	—	25	—	30	—	35	—	ns
trsr	Reset Recovery Time	10	—	10	—	10	—	10	—	10	—	ns
trtc	Retransmit Cycle Time	25	—	30	—	35	—	40	—	45	—	ns
trt	Retransmit Pulse Width ⁽²⁾	15	—	20	—	25	—	30	—	35	—	ns
trts	Retransmit Set-up Time ⁽³⁾	15	—	20	—	25	—	30	—	35	—	ns
trtr	Retransmit Recovery Time	10	—	10	—	10	—	10	—	10	—	ns
tefl	Reset to Empty Flag LOW	—	25	—	30	—	35	—	40	—	45	ns
thfh,ffh	Reset to Half-Full and Full Flag HIGH	—	25	—	30	—	35	—	40	—	45	ns
trtf	Retransmit LOW to Flags Valid	—	25	—	30	—	35	—	40	—	45	ns
trrf	Read LOW to Empty Flag LOW	—	15	—	20	—	25	—	30	—	30	ns
trff	Read HIGH to Full Flag HIGH	—	15	—	20	—	25	—	30	—	30	ns
trpe	Read Pulse Width after \overline{EF} HIGH	15	—	20	—	25	—	30	—	35	—	ns
twef	Write HIGH to Empty Flag HIGH	—	15	—	20	—	25	—	30	—	30	ns
twff	Write LOW to Full Flag LOW	—	15	—	20	—	25	—	30	—	30	ns
twhf	Write LOW to Half-Full Flag LOW	—	25	—	30	—	35	—	40	—	45	ns
trhf	Read HIGH to Half-Full Flag HIGH	—	25	—	30	—	35	—	40	—	45	ns
twpf	Write Pulse Width after \overline{FF} HIGH	15	—	20	—	25	—	30	—	35	—	ns
txol	Read/Write to \overline{XO} LOW	—	15	—	20	—	25	—	30	—	35	ns
txoh	Read/Write to \overline{XO} HIGH	—	15	—	20	—	25	—	30	—	35	ns
txi	\overline{XI} Pulse Width ⁽²⁾	15	—	20	—	25	—	30	—	35	—	ns
txir	\overline{XI} Recovery Time	10	—	10	—	10	—	10	—	10	—	ns
txis	\overline{XI} Set-up Time	10	—	10	—	10	—	10	—	10	—	ns

NOTES:

1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.

2679 tbl 06



AC ELECTRICAL CHARACTERISTICS⁽¹⁾ (Continued)

(Commercial: V_{CC} = 5.0V±10%, T_A = 0°C to +70°C; Military: V_{CC} = 5.0V±10%, T_A = -55°C to +125°C)

Symbol	Parameter	Military		Com'l & Mil.		Military ⁽²⁾						Unit
		7200L40 7201LA40 7202LA40		7200L50 7201LA50 7202LA50		7200L65 7201LA65 7202LA65		7200L80 7201LA80 7202LA80		7200L120 7201LA120 7202LA120		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
ts	Shift Frequency	—	20	—	15	—	12.5	—	10	—	7	MHz
trc	Read Cycle Time	50	—	65	—	80	—	100	—	140	—	ns
ta	Access Time	—	40	—	50	—	65	—	80	—	120	ns
trr	Read Recovery Time	10	—	15	—	15	—	20	—	20	—	ns
trpw	Read Pulse Width ⁽³⁾	40	—	50	—	65	—	80	—	120	—	ns
trlz	Read Pulse LOW to Data Bus at Low-Z ⁽⁴⁾	5	—	10	—	10	—	10	—	10	—	ns
twlz	Write Pulse HIGH to Data Bus at Low-Z ^(4, 5)	10	—	15	—	15	—	20	—	20	—	ns
tdv	Data Valid from Read Pulse HIGH	5	—	5	—	5	—	5	—	5	—	ns
trhz	Read Pulse HIGH to Data Bus at High-Z ⁽⁴⁾	—	25	—	30	—	30	—	30	—	35	ns
twc	Write Cycle Time	50	—	65	—	80	—	100	—	140	—	ns
twpw	Write Pulse Width ⁽³⁾	40	—	50	—	65	—	80	—	120	—	ns
twr	Write Recovery Time	10	—	15	—	15	—	20	—	20	—	ns
t _{DS}	Data Set-up Time	20	—	30	—	30	—	40	—	40	—	ns
t _{DH}	Data Hold Time	0	—	5	—	10	—	10	—	10	—	ns
trsc	Reset Cycle Time	50	—	65	—	80	—	100	—	140	—	ns
tr _S	Reset Pulse Width ⁽³⁾	40	—	50	—	65	—	80	—	120	—	ns
tr _{SS}	Reset Set-up Time ⁽⁴⁾	40	—	50	—	65	—	80	—	120	—	ns
tr _{SR}	Reset Recovery Time	10	—	15	—	15	—	20	—	20	—	ns
trtc	Retransmit Cycle Time	50	—	65	—	80	—	100	—	140	—	ns
tr _T	Retransmit Pulse Width ⁽³⁾	40	—	50	—	65	—	80	—	120	—	ns
tr _{TS}	Retransmit Set-up Time ⁽⁴⁾	40	—	50	—	65	—	80	—	120	—	ns
tr _{TR}	Retransmit Recovery Time	10	—	15	—	15	—	20	—	20	—	ns
te _{FL}	Reset to Empty Flag LOW	—	50	—	65	—	80	—	100	—	140	ns
th _{FF, FFH}	Reset to Half-Full and Full Flag HIGH	—	50	—	65	—	80	—	100	—	140	ns
tr _{TF}	Retransmit LOW to Flags Valid	—	50	—	65	—	80	—	100	—	140	ns
tr _{EF}	Read LOW to Empty Flag LOW	—	30	—	45	—	60	—	60	—	60	ns
tr _{FF}	Read HIGH to Full Flag HIGH	—	35	—	45	—	60	—	60	—	60	ns
tr _{PE}	Read Pulse Width after EF HIGH	40	—	50	—	65	—	80	—	120	—	ns
tr _{WEF}	Write HIGH to Empty Flag HIGH	—	35	—	45	—	60	—	60	—	60	ns
tr _{WFF}	Write LOW to Full Flag LOW	—	35	—	45	—	60	—	60	—	60	ns
tr _{WHF}	Write LOW to Half-Full Flag LOW	—	50	—	65	—	80	—	100	—	140	ns
tr _{HF}	Read HIGH to Half-Full Flag HIGH	—	50	—	65	—	80	—	100	—	140	ns
tr _{WPF}	Write Pulse Width after FF HIGH	40	—	50	—	65	—	80	—	120	—	ns
tr _{XOL}	Read/Write to X̄O LOW	—	40	—	50	—	65	—	80	—	120	ns
tr _{XOH}	Read/Write to X̄O HIGH	—	40	—	50	—	65	—	80	—	120	ns
tr _{XI}	X̄I Pulse Width ⁽³⁾	40	—	50	—	65	—	80	—	120	—	ns
tr _{XIR}	X̄I Recovery Time	10	—	10	—	10	—	10	—	10	—	ns
tr _{XIS}	X̄I Set-up Time	10	—	15	—	15	—	15	—	15	—	ns

NOTES:

1. Timings referenced as in AC Test Conditions
2. Speed grades 65, 80 and 120 not available in the CERPCK
3. Pulse widths less than minimum value are not allowed.

4. Values guaranteed by design, not currently tested.
5. Only applies to read data flow-through mode.

2679 tbl 07

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2679 tbl 08




Figure 1. Output Load

* Includes scope and jig capacitances.

SIGNAL DESCRIPTIONS

INPUTS:

DATA IN (D₀ – D₈)

Data inputs for 9-bit wide data.

CONTROLS:

RESET (\overline{RS})

Reset is accomplished whenever the Reset (\overline{RS}) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. **Both the Read Enable (\overline{R}) and Write Enable (\overline{W}) inputs must be in the high state during the window shown in Figure 2, (i.e., t_{RSS} before the rising edge of \overline{RS}) and should not change until t_{RSR} after the rising edge of \overline{RS} . Half-Full Flag (\overline{HF}) will be reset to HIGH after Reset (\overline{RS}).**

WRITE ENABLE (\overline{W})

A write cycle is initiated on the falling edge of this input if the Full Flag (\overline{FF}) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable (\overline{W}). Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag (\overline{HF}) will be set to LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (\overline{HF}) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag (\overline{FF}) will go LOW, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag (\overline{FF}) will go HIGH after t_{RFF} , allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from \overline{W} , so external changes in \overline{W} will not affect the FIFO when it is full.

READ ENABLE (\overline{R})

A read cycle is initiated on the falling edge of the Read Enable (\overline{R}) provided the Empty Flag (\overline{EF}) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable (\overline{R}) goes HIGH,

the Data Outputs (Q₀ – Q₈) will return to a high-impedance condition until the next Read operation. When all data has been read from the FIFO, the Empty Flag (\overline{EF}) will go LOW, allowing the "final" read cycle but inhibiting further read operations with the data outputs remaining in a high-impedance state. Once a valid write operation has been accomplished, the Empty Flag (\overline{EF}) will go HIGH after t_{WEF} and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from \overline{R} so external changes in \overline{R} will not affect the FIFO when it is empty.

FIRST LOAD/RETRANSMIT ($\overline{FL/RT}$)

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first loaded (see Operating Modes). In the Single Device Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by grounding the Expansion In (\overline{XI}).

The IDT7200/7201/7202 can be made to retransmit data when the Retransmit Enable control (\overline{RT}) input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read Enable (\overline{R}) and Write Enable (\overline{W}) must be in the high state during retransmit. This feature is useful when less than 256/512/1024 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode and will affect the Half-Full Flag (\overline{HF}), depending on the relative locations of the read and write pointers.

EXPANSION IN (\overline{XI})

This input is a dual-purpose pin. Expansion In (\overline{XI}) is grounded to indicate an operation in the single device mode. Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device in the Depth Expansion or Daisy Chain Mode.

OUTPUTS:

FULL FLAG (\overline{FF})

The Full Flag (\overline{FF}) will go LOW, inhibiting further write operation, when the write pointer is one location less than the read pointer, indicating that the device is full. If the read pointer is not moved after Reset (\overline{RS}), the Full-Flag (\overline{FF}) will go LOW after 256 writes for IDT7200, 512 writes for the IDT7201 and 1024 writes for the IDT7202.

5

EMPTY FLAG (\overline{EF})

The Empty Flag (\overline{EF}) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

EXPANSION OUT/HALF-FULL FLAG ($\overline{XO}/\overline{HF}$)

This is a dual-purpose output. In the single device mode, when Expansion In (\overline{XI}) is grounded, this output acts as an indication of a half-full memory.


After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag (\overline{HF}) will be set LOW and will remain set until the difference between the write

pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (\overline{HF}) is then reset by using rising edge of the read operation.

In the Depth Expansion Mode, Expansion Out (\overline{XO}) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.

DATA OUTPUTS ($Q_0 - Q_8$)

Data outputs for 9-bit wide data. This data is in a high-impedance condition whenever Read (\overline{R}) is in a high state.




2679 drw 04

Figure 2. Reset

NOTES:

- \overline{EF} , \overline{FF} , \overline{HF} may change status during Reset, but flags will be valid at t_{RSC} .
- \overline{W} and $\overline{R} = V_{IH}$ around the rising edge of \overline{RS} .



2679 drw 05

Figure 3. Asynchronous Write and Read Operation




Figure 4. Full Flag From Last Write to First Read




Figure 5. Empty Flag From Last Read to First Write




Figure 6. Retransmit

5




Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse

2679 drw 09




Figure 8. Minimum Timing for an Full Flag Coincident Write Pulse

2679 drw 10




Figure 9. Half-Full Flag Timing

2679 drw 11





Figure 10. Expansion Out

2679 drw 12



2679 drw 13

Figure 11. Expansion In

OPERATING MODES:

Care must be taken to assure that the appropriate flag is monitored by each system (i.e. \overline{FF} is monitored on the device where \overline{W} is used; \overline{EF} is monitored on the device where \overline{R} is used). For additional information, refer to Tech Note 8: *Operating FIFOs on Full and Empty Boundary Conditions* and Tech Note 6: *Designing with FIFOs*.

Single Device Mode

A single IDT7200/7201/7202 may be used when the application requirements are for 256/512/1024 words or less. The IDT7200/7201/7202 is in a Single Device Configuration when the Expansion In (\overline{XI}) control input is grounded (see Figure 12).

Depth Expansion

The IDT7200/7201/7202 can easily be adapted to applications when the requirements are for greater than 256/512/1024 words. Figure 14 demonstrates Depth Expansion using three IDT7200/7201/7202s. Any depth can be attained by adding additional IDT7200/7201/7202s. The IDT7200/7201/7202 operates in the Depth Expansion mode when the following conditions are met:

1. The first device must be designated by grounding the First Load (\overline{FL}) control input.
2. All other devices must have \overline{FL} in the high state.
3. The Expansion Out (\overline{XO}) pin of each device must be tied to the Expansion In (\overline{XI}) pin of the next device. See Figure 14.
4. External logic is needed to generate a composite Full Flag (\overline{FF}) and Empty Flag (\overline{EF}). This requires the ORing of all \overline{EF} s and ORing of all \overline{FF} s (i.e. all must be set to generate the correct composite \overline{FF} or \overline{EF}). See Figure 14.
5. The Retransmit (\overline{RT}) function and Half-Full Flag (\overline{HF}) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: *Cascading FIFOs or FIFO Modules*.

USAGE MODES:

Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (\overline{EF} , \overline{FF} and \overline{HF}) can be detected from any one device. Figure 13 demonstrates an 18-bit word width by using two IDT7200/7201/7202s. Any word width can be attained by adding additional IDT7200/7201/7202s (Figure 13).

Bidirectional Operation

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7200/7201/7202s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in ($t_{WEF} + t_A$) ns after the rising edge of \overline{W} , called the first write edge, and it remains on the bus until the \overline{R} line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after t_{RHZ} ns. The \overline{EF} line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The \overline{R} line causes the \overline{FF} to be deasserted but the \overline{W} line being LOW causes it to be asserted again in anticipation of a new data word. On the rising edge of \overline{W} , the new word is loaded in the FIFO. The \overline{W} line must be toggled when \overline{FF} is not asserted to write new data in the FIFO and to increment the write pointer.

Compound Expansion

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).

5




Figure 12. Block Diagram of Single 256/512/1024 x 9 FIFO




Figure 13. Block Diagram of 256/512/1024 x 18 FIFO Memory Used in Width Expansion Mode

TABLE I—RESET AND RETRANSMIT

Single Device Configuration/Width Expansion Mode

Mode	Inputs			Internal Status		Outputs		
	RS-bar	RT-bar	XI-bar	Read Pointer	Write Pointer	EF-bar	FF-bar	HF
Reset	0	X	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	X	X	X
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	X	X	X

NOTE:

1. Pointer will increment if flag is HIGH.

2679 tbl 09

TABLE II—RESET AND FIRST LOAD TRUTH TABLE


Depth Expansion/Compound Expansion Mode

Mode	Inputs			Internal Status		Outputs	
	RS-bar	FL/RT-bar	XI-bar	Read Pointer	Write Pointer	EF-bar	FF-bar
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	X	(1)	X	X	X	X

NOTE:


1. XI-bar is connected to X0-bar of previous device. See Figure 14. RS-bar = Reset Input, FL/RT-bar = First Load/Retransmit, EF-bar = Empty Flag Output, FF-bar = Flag Full Output, XI-bar = Expansion Input, HF = Half-Full Flag Output

2679 tbl 10



2679 drw 16

Figure 14. Block Diagram of 768 x 9/1536 x 9/3072 x 9 FIFO Memory (Depth Expansion)




2679 drw 17

Figure 15. Compound FIFO Expansion


NOTES:

1. For depth expansion block see section on Depth Expansion and Figure 14.
2. For Flag detection see section on Width Expansion and Figure 13.




2679 drw 18

Figure 16. Bidirectional FIFO Mode



2679 drw 19


Figure 17. Read Data Flow-Through Mode



2679 drw 20

Figure 18. Write Data Flow-Through Mode

ORDERING INFORMATION



5

2679 drw 21

* "A" to be included for 7201 and 7202 ordering part number.



Integrated Device Technology, Inc.

CMOS ASYNCHRONOUS FIFO

2048 x 9, 4096 x 9,
8192 x 9 and 16384 x 9

IDT7203
IDT7204
IDT7205
IDT7206

FEATURES:

- First-In/First-Out Dual-Port memory
- 2048 x 9 organization (IDT7203)
- 4096 x 9 organization (IDT7204)
- 8192 x 9 organization (IDT7205)
- 16384 x 9 organization (IDT7206)
- High-speed: 15ns access time
- Low power consumption
 - Active: 770mW (max.)
 - Power-down: 44mW (max.)
- Asynchronous and simultaneous read and write
- Fully expandable in both word depth and width
- Pin and functionally compatible with IDT720X family
- Status Flags: Empty, Half-Full, Full
- Retransmit capability
- High-performance CMOS technology
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing for #5962-88669 (IDT7203), 5962-89567 (IDT7203), and 5962-89568 (IDT7204) are listed on this function.

DESCRIPTION:

The IDT7203/7204/7205/7206 are dual-port memory buffers with internal pointers that load and empty data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.


Data is toggled in and out of the device through the use of the Write (\bar{W}) and Read (\bar{R}) pins.

The devices 9-bit width provides a bit for a control or parity at the user's option. It also features a Retransmit (\bar{RT}) capability that allows the read pointer to be reset to its initial position when \bar{RT} is pulsed LOW. A Half-Full Flag is available in the single device and width expansion modes.

The IDT7203/7204/7205/7206 are fabricated using IDT's high-speed CMOS technology. They are designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing, rate buffering, and other applications.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM





The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

PIN CONFIGURATIONS



- NOTES:**
1. The THINDIPs P28-2 and D28-3 are only available for the 7203/7204/7205.
 2. The small outline package SO28-3 is only available for the 7204.
 3. Consult factory for CERPACK pinout.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	° C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	° C
TSTG	Storage Temperature	-55 to +125	-65 to +155	° C
IOUT	DC Output Current	50	50	mA

NOTE: 2661 tbl 01
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCCM	Military Supply Voltage	4.5	5.0	5.5	V
VCC	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH ⁽¹⁾	Input High Voltage Commercial	2.0	—	—	V
VIH ⁽¹⁾	Input High Voltage Military	2.2	—	—	V
VIL ⁽¹⁾	Input Low Voltage Commercial and Military	—	—	0.8	V

NOTE: 2661 tbl 02
1. 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS FOR THE 7203 AND 7204

(Commercial: $V_{CC} = 5.0V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$; Military: $V_{CC} = 5.0V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$)

Symbol	Parameter	IDT7203/7204 Commercial $t_A = 15, 20, 25, 35, 50$ ns			IDT7203/7204 Military ⁽¹⁾ $t_A = 20, 30, 40, 50, 65, 80, 120$ ns			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
$I_{LI}^{(2)}$	Input Leakage Current (Any Input)	-1	—	1	-1	—	1	μA
$I_{LO}^{(3)}$	Output Leakage Current	-10	—	10	-10	—	10	μA
V_{OH}	Output Logic "1" Voltage $I_{OH} = -2mA$	2.4	—	—	2.4	—	—	V
V_{OL}	Output Logic "0" Voltage $I_{OL} = 8mA$	—	—	0.4	—	—	0.4	V
$I_{CC1}^{(4)}$	Active Power Supply Current	—	—	120 ⁽⁵⁾	—	—	150 ⁽⁵⁾	mA
$I_{CC2}^{(4)}$	Standby Current ($\bar{R}=\bar{W}=\bar{RS}=\bar{FL}/\bar{RT}=V_{IH}$)	—	—	12	—	—	25	mA
$I_{CC3(L)}^{(4)}$	Power Down Current (All Input = $V_{CC} - 0.2V$)	—	—	2	—	—	4	mA
$I_{CC3(S)}^{(4)}$	Power Down Current (All Input = $V_{CC} - 0.2V$)	—	—	8	—	—	12	mA

NOTES:

- Speed grades 65, 80, and 120ns are only available in the ceramic DIP.
- Measurements with $0.4 \leq V_{IN} \leq V_{CC}$.
- $R \geq V_{IH}$, $0.4 \leq V_{OUT} \leq V_{CC}$.
- I_{CC} measurements are made with outputs open (only capacitive loading).
- Tested at $f = 20MHz$.

2661 tbl 03

DC ELECTRICAL CHARACTERISTICS FOR THE 7205 AND 7206

(Commercial: $V_{CC} = 5.0V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$; Military: $V_{CC} = 5.0V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$)

Symbol	Parameter	IDT7205/7206 Commercial $t_A = 15, 20, 25, 35, 50$ ns			IDT7205/7206 Military $t_A = 20, 30, 50$ ns			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
$I_{LI}^{(1)}$	Input Leakage Current (Any Input)	-1	—	1	-1	—	1	μA
$I_{LO}^{(2)}$	Output Leakage Current	-10	—	10	-10	—	10	μA
V_{OH}	Output Logic "1" Voltage $I_{OH} = -2mA$	2.4	—	—	2.4	—	—	V
V_{OL}	Output Logic "0" Voltage $I_{OL} = 8mA$	—	—	0.4	—	—	0.4	V
$I_{CC1}^{(3)}$	Active Power Supply Current	—	—	120 ⁽⁴⁾	—	—	150 ⁽⁴⁾	mA
$I_{CC2}^{(3)}$	Standby Current ($\bar{R}=\bar{W}=\bar{RS}=\bar{FL}/\bar{RT}=V_{IH}$)	—	—	12	—	—	25	mA
$I_{CC3(L)}^{(3)}$	Power Down Current (All Input = $V_{CC} - 0.2V$)	—	—	8	—	—	12	mA

NOTES:

- Measurements with $0.4 \leq V_{IN} \leq V_{CC}$.
- $R \geq V_{IH}$, $0.4 \leq V_{OUT} \leq V_{CC}$.
- I_{CC} measurements are made with outputs open (only capacitive loading).
- Tested at $f = 20MHz$.

2661 tbl 04

AC ELECTRICAL CHARACTERISTICS⁽¹⁾

(Commercial: $V_{CC} = 5V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$; Military: $V_{CC} = 5V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$)

Symbol	Parameters	Commercial		Com'l & Mil.		Commercial		Military		Commercial		Unit
		7203S/L15 7204S/L15 7205L15 7206L15		7203S/L20 7204S/L20 7205L20 7206L20		7203S/L25 7204S/L25 7205L25 7206L25		7203S/L30 7204S/L30 7205L30 7206L30		7203S/L35 7204S/L35 7205L35 7206L35		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
fs	Shift Frequency	—	40	—	33.3	—	28.5	—	25	—	22.2	MHz
tRC	Read Cycle Time	25	—	30	—	35	—	40	—	45	—	ns
tA	Access Time	—	15	—	20	—	25	—	30	—	35	ns
tRR	Read Recovery Time	10	—	10	—	10	—	10	—	10	—	ns
tRPW	Read Pulse Width ⁽²⁾	15	—	20	—	25	—	30	—	35	—	ns
tRLZ	Read LOW to Data Bus LOW ⁽³⁾	5	—	5	—	5	—	5	—	5	—	ns
tWLZ	Write HIGH to Data Bus Low-Z ^(3, 4)	5	—	5	—	5	—	5	—	10	—	ns
tDV	Data Valid from Read HIGH	5	—	5	—	5	—	5	—	5	—	ns
tRHZ	Read HIGH to Data Bus High-Z ⁽³⁾	—	15	—	15	—	18	—	20	—	20	ns
tWC	Write Cycle Time	25	—	30	—	35	—	40	—	45	—	ns
tWPW	Write Pulse Width ⁽²⁾	15	—	20	—	25	—	30	—	35	—	ns
tWR	Write Recovery Time	10	—	10	—	10	—	10	—	10	—	ns
tDS	Data Set-up Time	11	—	12	—	15	—	18	—	18	—	ns
tDH	Data Hold Time	0	—	0	—	0	—	0	—	0	—	ns
tRSC	Reset Cycle Time	25	—	30	—	35	—	40	—	45	—	ns
tRS	Reset Pulse Width ⁽²⁾	15	—	20	—	25	—	30	—	35	—	ns
tRSS	Reset Set-up Time ⁽³⁾	15	—	20	—	25	—	30	—	35	—	ns
tRSR	Reset Recovery Time	10	—	10	—	10	—	10	—	10	—	ns
tRTC	Retransmit Cycle Time	25	—	30	—	35	—	40	—	45	—	ns
tRT	Retransmit Pulse Width ⁽²⁾	15	—	20	—	25	—	30	—	35	—	ns
tRTS	Retransmit Set-up Time ⁽³⁾	15	—	20	—	25	—	30	—	35	—	ns
tRSR	Retransmit Recovery Time	10	—	10	—	10	—	10	—	10	—	ns
tEFL	Reset to \overline{EF} LOW	—	25	—	30	—	35	—	40	—	45	ns
tHFH, tFFH	Reset to \overline{HF} and \overline{FF} HIGH	—	25	—	30	—	35	—	40	—	45	ns
tRTF	Retransmit LOW to Flags Valid	—	25	—	30	—	35	—	40	—	45	ns
tREF	Read LOW to \overline{EF} LOW	—	15	—	20	—	25	—	30	—	30	ns
tRFF	Read HIGH to \overline{FF} HIGH	—	15	—	20	—	25	—	30	—	30	ns
tRPE	Read Pulse Width after \overline{EF} HIGH	15	—	20	—	25	—	30	—	35	—	ns
tWEF	Write HIGH to \overline{EF} HIGH	—	15	—	20	—	25	—	30	—	30	ns
tWFF	Write LOW to \overline{FF} LOW	—	15	—	20	—	25	—	30	—	30	ns
tWHF	Write LOW to \overline{HF} Flag LOW	—	25	—	30	—	35	—	40	—	45	ns
tRHF	Read HIGH to \overline{HF} Flag HIGH	—	25	—	30	—	35	—	40	—	45	ns
tWPF	Write Pulse Width after \overline{FF} HIGH	15	—	20	—	25	—	30	—	35	—	ns
tXOL	Read/Write LOW to \overline{XO} LOW	—	15	—	20	—	25	—	30	—	35	ns
tXOH	Read/Write HIGH to \overline{XO} HIGH	—	15	—	20	—	25	—	30	—	35	ns
tXI	\overline{XI} Pulse Width ⁽²⁾	15	—	20	—	25	—	30	—	35	—	ns
tXIR	\overline{XI} Recovery Time	10	—	10	—	10	—	10	—	10	—	ns
tXIS	\overline{XI} Set-up Time	10	—	10	—	10	—	10	—	15	—	ns

NOTES:

1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.

2661 tbl 05



AC ELECTRICAL CHARACTERISTICS⁽¹⁾ (Continued)

(Commercial: V_{cc} = 5V ± 10%, T_A = 0°C to +70°C; Military: V_{cc} = 5V ± 10%, T_A = -55°C to +125°C)

Symbol	Parameters	Military		Com'l & Mil.		Military ⁽²⁾						Unit
		7203S/L40 7204S/L40		7203S/L50 7204S/L50 7205L50 7206L50		7203S/L65 7204S/L65		7203S/L80 7204S/L80		7203S/L120 7204S/L120		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
fs	Shift Frequency	—	20	—	15	—	12.5	—	10	—	7	MHz
t _{RC}	Read Cycle Time	50	—	65	—	80	—	100	—	140	—	ns
t _A	Access Time	—	40	—	50	—	65	—	80	—	120	ns
t _{RR}	Read Recovery Time	10	—	15	—	15	—	20	—	20	—	ns
t _{RPW}	Read Pulse Width ⁽³⁾	40	—	50	—	65	—	80	—	120	—	ns
t _{RLZ}	Read LOW to Data Bus LOW ⁽⁴⁾	5	—	10	—	10	—	10	—	10	—	ns
t _{WLZ}	Write HIGH to Data Bus Low-Z ^(4, 5)	10	—	15	—	15	—	20	—	20	—	ns
t _{DV}	Data Valid from Read HIGH	5	—	5	—	5	—	5	—	5	—	ns
t _{RHZ}	Read HIGH to Data Bus High-Z ⁽⁴⁾	—	25	—	30	—	30	—	30	—	35	ns
t _{WC}	Write Cycle Time	50	—	65	—	80	—	100	—	140	—	ns
t _{WPW}	Write Pulse Width ⁽³⁾	40	—	50	—	65	—	80	—	120	—	ns
t _{WR}	Write Recovery Time	10	—	15	—	15	—	20	—	20	—	ns
t _{DS}	Data Set-up Time	20	—	30	—	30	—	40	—	40	—	ns
t _{DH}	Data Hold Time	0	—	5	—	10	—	10	—	10	—	ns
t _{RSC}	Reset Cycle Time	50	—	65	—	80	—	100	—	140	—	ns
t _{RS}	Reset Pulse Width ⁽³⁾	40	—	50	—	65	—	80	—	120	—	ns
t _{RSS}	Reset Set-up Time ⁽⁴⁾	40	—	50	—	65	—	80	—	120	—	ns
t _{RSR}	Reset Recovery Time	10	—	15	—	15	—	20	—	20	—	ns
t _{RTC}	Retransmit Cycle Time	50	—	65	—	80	—	100	—	140	—	ns
t _{RT}	Retransmit Pulse Width ⁽³⁾	40	—	50	—	65	—	80	—	120	—	ns
t _{RTS}	Retransmit Set-up Time ⁽⁴⁾	40	—	50	—	65	—	80	—	120	—	ns
t _{RSR}	Retransmit Recovery Time	10	—	15	—	15	—	20	—	20	—	ns
t _{EFL}	Reset to \overline{EF} LOW	—	50	—	65	—	80	—	100	—	140	ns
t _{HFH, t_{FFH}}	Reset to \overline{HF} and \overline{FF} HIGH	—	50	—	65	—	80	—	100	—	140	ns
t _{RTF}	Retransmit LOW to Flags Valid	—	50	—	65	—	80	—	100	—	140	ns
t _{REF}	Read LOW to \overline{EF} Flag LOW	—	35	—	45	—	60	—	60	—	60	ns
t _{RFF}	Read HIGH to \overline{FF} HIGH	—	35	—	45	—	60	—	60	—	60	ns
t _{RPE}	Read Pulse Width after \overline{EF} HIGH	40	—	50	—	65	—	80	—	120	—	ns
t _{WEF}	Write HIGH to \overline{EF} HIGH	—	35	—	45	—	60	—	60	—	60	ns
t _{WFF}	Write LOW to \overline{FF} LOW	—	35	—	45	—	60	—	60	—	60	ns
t _{WHF}	Write LOW to \overline{HF} LOW	—	50	—	65	—	80	—	100	—	140	ns
t _{RHF}	Read HIGH to \overline{HF} HIGH	—	50	—	65	—	80	—	100	—	140	ns
t _{WPF}	Write Pulse Width after \overline{FF} HIGH	40	—	50	—	65	—	80	—	120	—	ns
t _{XOL}	Read/Write LOW to \overline{XO} LOW	—	40	—	50	—	65	—	80	—	120	ns
t _{XOH}	Read/Write HIGH to \overline{XO} HIGH	—	40	—	50	—	65	—	80	—	120	ns
t _{XI}	\overline{XI} Pulse Width ⁽³⁾	40	—	50	—	65	—	80	—	120	—	ns
t _{XIR}	\overline{XI} Recovery Time	10	—	10	—	10	—	10	—	10	—	ns
t _{XIS}	\overline{XI} Set-up Time	15	—	15	—	15	—	15	—	15	—	ns

NOTES:

1. Timings referenced as in AC Test Conditions.
2. Speed grades 65, 80, and 120ns are only available in the ceramic DIP.
3. Pulse widths less than minimum are not allowed.
4. Values guaranteed by design, not currently tested.
5. Only applies to read data flow-through mode.

2661 tbl 06

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2661 tbl 07


CAPACITANCE⁽¹⁾ (T_A = +25°C, f = 1.0 MHz)

Symbol	Parameter	Condition	Max.	Unit
C _{IN} ⁽¹⁾	Input Capacitance	V _{IN} = 0V	10	pF
C _{OUT} ^(1,2)	Output Capacitance	V _{OUT} = 0V	10	pF

NOTES:

1. This parameter is sampled and not 100% tested.
2. With output deselected.

2661 tbl 08



2661 drw 03

OR EQUIVALENT CIRCUIT

Figure 1. Output Load

*Includes jig and scope capacitances.

SIGNAL DESCRIPTIONS

Inputs:

DATA IN (D₀–D₈) — Data inputs for 9-bit wide data.

Controls:

RESET (\overline{RS}) — Reset is accomplished whenever the Reset (\overline{RS}) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. **Both the Read Enable (\overline{R}) and Write Enable (\overline{W}) inputs must be in the HIGH state during the window shown in Figure 2 (i.e. t_{RSS} before the rising edge of \overline{RS}) and should not change until t_{RSR} after the rising edge of \overline{RS} .**

WRITE ENABLE (\overline{W}) — A write cycle is initiated on the falling edge of this input if the Full Flag (\overline{FF}) is not set. Data set-up and hold times must be adhered-to, with respect to the rising edge of the Write Enable (\overline{W}). Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag (\overline{HF}) will be set to LOW, and will remain set until the difference between the write pointer and read pointer is less-than or equal to one-half of the total memory of the device. The Half-Full Flag (\overline{HF}) is reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag (\overline{FF}) will go LOW on the falling edge of the last write signal, which inhibits further write operations. Upon the completion of a valid read operation, the Full Flag (\overline{FF}) will go HIGH after t_{RFF} , allowing a new valid write to begin. When the FIFO is full, the internal write pointer is blocked from \overline{W} , so external changes in \overline{W} will not affect the FIFO when it is full.

READ ENABLE (\overline{R}) — A read cycle is initiated on the falling edge of the Read Enable (\overline{R}), provided the Empty Flag (\overline{EF}) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable (\overline{R}) goes HIGH, the Data Outputs (Q₀ through Q₈) will return to a high-impedance condition until the next Read operation. When all the data has been read from the FIFO, the Empty Flag (\overline{EF}) will go LOW, allowing the “final” read cycle but inhibiting further read operations, with the data outputs remaining in a high-impedance state. Once a valid write operation has been accomplished, the Empty Flag (\overline{EF}) will go HIGH after t_{WEF} and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from \overline{R} so external changes will not affect the FIFO when it is empty.

FIRST LOAD/RETRANSMIT ($\overline{FL/RT}$) — This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first device loaded (see Operating Modes). The Single Device Mode is initiated by grounding the Expansion In (\overline{XI}).

The IDT7203/7204/7205/7206 can be made to retransmit data when the Retransmit Enable Control (\overline{RET}) input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. The status of the Flags will change depending on the relative locations of the read and write pointers. Read Enable (\overline{R}) and Write Enable (\overline{W}) must be in the HIGH state during retransmit. This feature is useful when less than 2048/4096/8192/16384 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode.

EXPANSION IN (\overline{XI}) — This input is a dual-purpose pin. Expansion In (\overline{XI}) is grounded to indicate an operation in the single device mode. Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device in the Depth Expansion or Daisy-Chain Mode.

5

Outputs:

FULL FLAG (\overline{FF})— The Full Flag (\overline{FF}) will go LOW, inhibiting further write operations, when the device is full. If the read pointer is not moved after Reset (\overline{RS}), the Full Flag (\overline{FF}) will go LOW after 2048/4096/8192/16384 writes.

EMPTY FLAG (\overline{EF})— The Empty Flag (\overline{EF}) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.


EXPANSION OUT/HALF-FULL FLAG ($\overline{XO}/\overline{HF}$)— This is a dual-purpose output. In the single device mode, when Expansion In (\overline{XI}) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag (\overline{HF}) will be set to LOW and will remain set until the difference between the write pointer

and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (\overline{HF}) is then reset by the rising edge of the read operation.

In the Depth Expansion Mode, Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory. There will be an \overline{XO} pulse when the Write pointer reaches the last location of memory, and an additional \overline{XO} pulse when the Read pointer reaches the last location of memory.


DATA OUTPUTS (Q0-Q8)— Q0-Q8 are data outputs for 9-bit wide data. These outputs are in a high-impedance condition whenever Read (\overline{R}) is in a HIGH state.



2661 drw 04

NOTE:
 1. \overline{W} and \overline{R} = V_{IH} around the rising edge of \overline{RS} .

Figure 2. Reset



2661 drw 05

Figure 3. Asynchronous Write and Read Operation




Figure 4. Full Flag Timing From Last Write to First Read





Figure 5. Empty Flag Timing From Last Read to First Write


5



NOTE:


1. \overline{EF} , \overline{FF} and \overline{HF} may change status during Retransmit, but flags will be valid at t_{RTC} .

Figure 6. Retransmit




2661 drw 09

Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse.




2661 drw 10

Figure 8. Minimum Timing for a Full Flag Coincident Write Pulse.



2661 drw 11

Figure 9. Half-Full Flag Timing



2661 drw 12

Figure 10. Expansion Out




Figure 11. Expansion In

OPERATING MODES:

Care must be taken to assure that the appropriate flag is monitored by each system (i.e. \overline{FF} is monitored on the device where \overline{W} is used; \overline{EF} is monitored on the device where \overline{R} is used). For additional information, refer to Tech Note 8: *Operating FIFOs on Full and Empty Boundary Conditions* and Tech Note 6: *Designing with FIFOs*.

Single Device Mode

A single IDT7203/7204/7205/7206 may be used when the application requirements are for 2048/4096/8192/16384 words or less. The IDT7203/7204/7205/7206 is in a Single Device Configuration when the Expansion In (\overline{XI}) control input is grounded (see Figure 12).

Depth Expansion

The IDT7203/7204/7205/7206 can easily be adapted to applications when the requirements are for greater than 2048/4096/8192/16384 words. Figure 14 demonstrates Depth Expansion using three IDT7203/7204/7205/7206s. Any depth can be attained by adding additional IDT7203/7204/7205/7206s. The IDT7203/7204/7205/7206 operates in the Depth Expansion mode when the following conditions are met:

1. The first device must be designated by grounding the First Load (\overline{FL}) control input.
2. All other devices must have \overline{FL} in the HIGH state.
3. The Expansion Out (\overline{XO}) pin of each device must be tied to the Expansion In (\overline{XI}) pin of the next device. See Figure 14.
4. External logic is needed to generate a composite Full Flag (\overline{FF}) and Empty Flag (\overline{EF}). This requires the ORing of all \overline{EF} s and ORing of all \overline{FF} s (i.e. all must be set to generate the correct composite \overline{FF} or \overline{EF}). See Figure 14.
5. The Retransmit (\overline{RT}) function and Half-Full Flag (\overline{HF}) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: *Cascading FIFOs or FIFO Modules*.

USAGE MODES:

Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (\overline{EF} , \overline{FF} and \overline{HF}) can be detected from any one device. Figure 13 demonstrates an 18-bit word width by using two IDT7203/7204/7205/7206s. Any word width can be attained by adding additional IDT7203/7204/7205/7206s (Figure 13).

Bidirectional Operation

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7203/7204/7205/7206s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

Data Flow-Through


Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in ($t_{WEF} + t_A$) ns after the rising edge of \overline{W} , called the first write edge, and it remains on the bus until the \overline{R} line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after t_{RHZ} ns. The \overline{EF} line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The \overline{R} line causes the \overline{FF} to be deasserted but the \overline{W} line being LOW causes it to be asserted again in anticipation of a new data word. On the rising edge of \overline{W} , the new word is loaded in the FIFO. The \overline{W} line must be toggled when \overline{FF} is not asserted to write new data in the FIFO and to increment the write pointer.

Compound Expansion


The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).

5



2661 drw 14

Figure 12. Block Diagram of 2048 x 9/4096 x 9/8192 x 9/16384 x 9 FIFO Used in Single Device Mode



2661 drw 15

NOTE:

1. Flag detection is accomplished by monitoring the \overline{FF} , \overline{EF} and HF signals on either (any) device used in the width expansion configuration. Do not connect any output signals together.

Figure 13. Block Diagram of 2048 x 18/4096 x 18/8192 x 18/16384 x 18 FIFO Memory Used in Width Expansion Mode

TRUTH TABLES

TABLE I – RESET AND RETRANSMIT

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

Mode	Inputs			Internal Status		Outputs		
	\overline{RS}	\overline{RT}	\overline{XI}	Read Pointer	Write Pointer	EF	FF	HF
Reset	0	X	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	X	X	X
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	X	X	X

NOTE:
1. Pointer will Increment if flag is HIGH.

2661 tbl 10

TABLE II – RESET AND FIRST LOAD

DEPTH EXPANSION/COMPOUND EXPANSION MODE

Mode	Inputs			Internal Status		Outputs	
	\overline{RS}	\overline{FL}	\overline{XI}	Read Pointer	Write Pointer	EF	FF
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	X	(1)	X	X	X	X

NOTES: 2661 tbl 10

- \overline{XI} is connected to \overline{XO} of previous device. See Figure 14.
- \overline{RS} = Reset Input, $\overline{FL}/\overline{RT}$ = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, \overline{XI} = Expansion Input, \overline{HF} = Half-Full Flag Output





Figure 14. Block Diagram of 6149 x 9/12298 x 9/24596 x 9/49152 x 9 FIFO Memory (Depth Expansion)






2661 drw 17

NOTES:


1. For depth expansion block see section on Depth Expansion and Figure 14.
2. For Flag detection see section on Width Expansion and Figure 13.

Figure 15. Compound FIFO Expansion



2661 drw 18

Figure 16. Bidirectional FIFO Operation



2661 drw 19

Figure 17. Read Data Flow-Through Mode




Figure 18. Write Data Flow-Through Mode

2661 drw 20

ORDERING INFORMATION

IDT	XXXX Device Type	X Power	XX Speed	X Package	X Process/ Temperature Range		
					Blank	Commercial (0°C to +70°C)	
					B	Military (-55°C to +125°C) Compliant to MIL-STD-883, Class B	
					P	Plastic DIP	
					TP	Plastic THINDIP (all except 7206)	
					D	Ceramic DIP	
					TD	Ceramic THINDIP (all except 7206)	
					J	Plastic Leaded Chip Carrier	
					L	Leadless Chip Carrier (Military only)	
					SO	Small Outline IC (7204 only)	
					15	Commercial Only	
					20	} Access Time (t_A) Speed in ns	
					25		Commercial Only
					30		Military Only
					35		Commercial Only
					40		Military 7203/04 Only
					50		
					65		
					80	} Military 7203/04DB Only	
					120		
					S	Standard Power (7203/7204 only)	
					L	Low Power	
					7203	2048 x 9 FIFO	
					7204	4096 x 9 FIFO	
					7205	8192 x 9 FIFO	
					7206	16384 x 9 FIFO	

2661 drw 21



Integrated Device Technology, Inc.

3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1024 x 9, 2048 x 9, 4096 X 9

PRELIMINARY
IDT72V01
IDT72V02
IDT72V03
IDT72V04

FEATURES:

- 3.3V family uses 70% less power than the 5 Volt 7201/02/03/04 family
- 512 x 9 organization (72V01)
- 1024 x 9 organization (72V02)
- 2048 x 9 organization (72V03)
- 4096 X 9 organization (72V04)
- Functionally compatible with 720x family
- 25 ns access time
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- Status Flags: Empty, Half-Full, Full
- Auto-retransmit capability
- Available in 32-pin PLCC and 28-pin SOIC Package (to be determined)

DESCRIPTION:

The IDT72V01/72V02/72V03/72V04 are dual-port FIFO memories that operate at a power supply voltage (Vcc) between 3.0V and 3.6V. Their architecture, functional operation and pin assignments are identical to those of the IDT7201/


7202/7203/7204. These devices load and empty data on a first-in/first-out basis. They use Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write (\bar{W}) and Read (\bar{R}) pins. The devices have a maximum data access time as fast as 25 ns.

The devices utilize a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. They also feature a Retransmit (\bar{RT}) capability that allows for reset of the read pointer to its initial position when \bar{RT} is pulsed low to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.

The IDT72V01/72V02/72V03/72V04 is fabricated using IDT's high-speed CMOS technology. It has been designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

FUNCTIONAL BLOCK DIAGRAM




3033 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FAST is a trademark of Fairchild Semiconductor Co.


COMMERCIAL TEMPERATURE RANGE

AUGUST 1993

PIN CONFIGURATIONS



SMALL OUTLINE PACKAGE TO BE DETERMINED



PLCC
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Rating	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	V
V _{IH} ⁽¹⁾	Input High Voltage	2.0	—	V _{cc} +0.5	V
V _{IL} ⁽²⁾	Input Low Voltage	—	—	0.8	V

NOTES: 1. V_{IH} = 2.6V for \overline{XI} input (commercial).
2. 1.5V undershoots are allowed for 10ns once per cycle.

CAPACITANCE (T_A = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	8	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	pF

NOTE: 1. This parameter is sampled and not 100% tested.



DC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{CC} = 3.3 \text{ V} \pm 10\%$, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$)

Symbol	Parameter	IDT72V01/72V02/ 72V03/72V04 Commercial $t_A = 25 \text{ ns}$			IDT72V01/72V02/ 72V03/72V04 Commercial $t_A = 35 \text{ ns}$			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
$I_{LI}^{(1)}$	Input Leakage Current (Any Input)	-1	—	1	-1	—	1	μA
$I_{LO}^{(2)}$	Output Leakage Current	-10	—	10	-10	—	10	μA
V_{OH}	Output Logic "1" Voltage $I_{OH} = -2\text{mA}$	2.4	—	—	2.4	—	—	V
V_{OL}	Output Logic "0" Voltage $I_{OL} = 8\text{mA}$	—	—	0.4	—	—	0.4	V
$I_{CC1}^{(3,4)}$	Active Power Supply Current	—	35	50	—	35	50	mA
$I_{CC2}^{(3)}$	Standby Current ($\overline{R}=\overline{W}=\overline{RS}=\overline{FL}/\overline{RT}=V_{IH}$)	—	5	8	—	5	8	mA
$I_{CC3(L)}^{(3)}$	Power Down Current (All Input = $V_{CC} - 0.2\text{V}$)	—	—	0.3	—	—	0.3	mA

NOTES:

1. Measurements with $0.4 \leq V_{IN} \leq V_{CC}$.
2. $\overline{R} \geq V_{IH}$, $0.4 \leq V_{OUT} \leq V_{CC}$.
3. I_{CC} measurements are made with outputs open (only capacitive loading).
4. Tested at $f = 20\text{MHz}$.

3033 tbl 04

AC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 3.3V±10%, TA = 0°C to +70°C)

Symbol	Parameter	Commercial		Commercial		Unit
		72V01L25/72V02L25 72V03L25/72V04L25	72V01L35/72V02L35 72V03L35/72V04L35	Min.	Max.	
fs	Shift Frequency	—	28.5	—	22.2	MHz
tRC	Read Cycle Time	35	—	45	—	ns
tA	Access Time	—	25	—	35	ns
tRR	Read Recovery Time	10	—	10	—	ns
tRPW	Read Pulse Width ⁽²⁾	25	—	35	—	ns
tRLZ	Read Pulse LOW to Data Bus at Low-Z ⁽³⁾	5	—	5	—	ns
tWLZ	Write Pulse HIGH to Data Bus at Low-Z ^(3,4)	5	—	10	—	ns
tDV	Data Valid from Read Pulse HIGH	5	—	5	—	ns
tRHZ	Read Pulse HIGH to Data Bus at High-Z ⁽³⁾	—	18	—	20	ns
tWC	Write Cycle Time	35	—	45	—	ns
tWPW	Write Pulse Width ⁽²⁾	25	—	35	—	ns
tWR	Write Recovery Time	10	—	10	—	ns
tDS	Data Set-up Time	15	—	18	—	ns
tDH	Data Hold Time	0	—	0	—	ns
tRSC	Reset Cycle Time	35	—	45	—	ns
tRS	Reset Pulse Width ⁽²⁾	25	—	35	—	ns
tRSS	Reset Set-up Time ⁽³⁾	25	—	35	—	ns
tRSR	Reset Recovery Time	10	—	10	—	ns
tRTC	Retransmit Cycle Time	35	—	45	—	ns
tRT	Retransmit Pulse Width ⁽²⁾	25	—	35	—	ns
tRTS	Retransmit Set-up Time ⁽³⁾	25	—	35	—	ns
tRTR	Retransmit Recovery Time	10	—	10	—	ns
tEFL	Reset to Empty Flag LOW	—	35	—	45	ns
tHFH,FFH	Reset to Half-Full and Full Flag HIGH	—	35	—	45	ns
tRTF	Retransmit LOW to Flags Valid	—	35	—	45	ns
tREF	Read LOW to Empty Flag LOW	—	25	—	30	ns
tRFF	Read HIGH to Full Flag HIGH	—	25	—	30	ns
tRPE	Read Pulse Width after EF HIGH	25	—	35	—	ns
tWEF	Write HIGH to Empty Flag HIGH	—	25	—	30	ns
tWFF	Write LOW to Full Flag LOW	—	25	—	30	ns
tWHF	Write LOW to Half-Full Flag LOW	—	35	—	45	ns
tRHF	Read HIGH to Half-Full Flag HIGH	—	35	—	45	ns
tWPF	Write Pulse Width after FF HIGH	25	—	35	—	ns
tXOL	Read/Write to X0 LOW	—	25	—	35	ns
tXOH	Read/Write to X0 HIGH	—	25	—	35	ns
tXI	X1 Pulse Width ⁽²⁾	25	—	35	—	ns
tXIR	X1 Recovery Time	10	—	10	—	ns
tXIS	X1 Set-up Time	10	—	10	—	ns

NOTES:

1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.


3033 t01 05

5

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

3033 tbi/06



3033 drw 03

or equivalent circuit

Figure 1. Output Load

* Includes scope and jig capacitances.

SIGNAL DESCRIPTIONS

INPUTS:

DATA IN (D₀ – D₈)

Data inputs for 9-bit wide data.

CONTROLS:

RESET (\overline{RS})

Reset is accomplished whenever the Reset (\overline{RS}) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. **Both the Read Enable (\overline{R}) and Write Enable (\overline{W}) inputs must be in the HIGH state during the window shown in Figure 2, (i.e., t_{RSS} before the rising edge of \overline{RS}) and should not change until t_{RSR} after the rising edge of \overline{RS} . Half-Full Flag (\overline{HF}) will be reset to HIGH after Reset (\overline{RS}).**

WRITE ENABLE (\overline{W})

A write cycle is initiated on the falling edge of this input if the Full Flag (\overline{FF}) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable (\overline{W}). Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag (\overline{HF}) will be set to LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (\overline{HF}) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag (\overline{FF}) will go LOW, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag (\overline{FF}) will go HIGH after t_{RFF} , allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from \overline{W} , so external changes in \overline{W} will not affect the FIFO when it is full.

READ ENABLE (\overline{R})

A read cycle is initiated on the falling edge of the Read Enable (\overline{R}) provided the Empty Flag (EF) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable (\overline{R}) goes HIGH, the Data Outputs (Q₀ – Q₈) will return to a high impedance

condition until the next Read operation. When all data has been read from the FIFO, the Empty Flag (\overline{EF}) will go LOW, allowing the "final" read cycle but inhibiting further read operations with the data outputs remaining in a HIGH impedance state. Once a valid write operation has been accomplished, the Empty Flag (\overline{EF}) will go HIGH after t_{WEF} and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from \overline{R} so external changes in \overline{R} will not affect the FIFO when it is empty.

FIRST LOAD/RETRANSMIT ($\overline{FL/RT}$)

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first loaded (see Operating Modes). In the Single Device Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by grounding the Expansion In (\overline{XI}).

The IDT72V01/72V02/72V03/72V04 can be made to retransmit data when the Retransmit Enable control (\overline{RT}) input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read Enable (\overline{R}) and Write Enable (\overline{W}) must be in the HIGH state during retransmit. This feature is useful when less than 512/1024/2048/4096 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode and will affect the Half-Full Flag (\overline{HF}), depending on the relative locations of the read and write pointers.

EXPANSION IN (\overline{XI})

This input is a dual-purpose pin. Expansion In (\overline{XI}) is grounded to indicate an operation in the single device mode. Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device in the Depth Expansion or Daisy Chain Mode.

OUTPUTS:

FULL FLAG (\overline{FF})

The Full Flag (\overline{FF}) will go LOW, inhibiting further write operation, when the write pointer is one location less than the read pointer, indicating that the device is full. If the read pointer is not moved after Reset (\overline{RS}), the Full-Flag (\overline{FF}) will go LOW after 512/1024/2048/4096 writes to the IDT72V01/72V02/72V03/72V04.

EMPTY FLAG (\overline{EF})

The Empty Flag (\overline{EF}) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.


EXPANSION OUT/HALF-FULL FLAG ($\overline{XO}/\overline{HF}$)

This is a dual-purpose output. In the single device mode, when Expansion In (\overline{XI}) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled and at the falling edge of

the next write operation, the Half-Full Flag (\overline{HF}) will be set LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (\overline{HF}) is then reset by using rising edge of the read operation.

In the Depth Expansion Mode, Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.




3033 drw 04

Figure 2. Reset

NOTES:

- \overline{EF} , \overline{FF} , \overline{HF} may change status during Reset, but flags will be valid at t_{RSC} .
- \overline{W} and \overline{R} = V_{IH} around the rising edge of \overline{RS} .



3033 drw 05

Figure 3. Asynchronous Write and Read Operation

5




Figure 4. Full Flag From Last Write to First Read

3033 drw 06




Figure 5. Empty Flag From Last Read to First Write

3033 drw 07








Figure 6. Retransmit

3033 drw 08



5




Figure 11. Expansion In

3033 drw 13

OPERATING MODES:

Care must be taken to assure that the appropriate flag is monitored by each system (i.e. \overline{FF} is monitored on the device where \overline{W} is used; \overline{EF} is monitored on the device where \overline{R} is used). For additional information, refer to Tech Note 8: *Operating FIFOs on Full and Empty Boundary Conditions* and Tech Note 6: *Designing with FIFOs*.

Single Device Mode

A single IDT72V01/72V02/72V03/72V04 may be used when the application requirements are for 512/1024/2048/4096 words or less. IDT72V01/72V02/72V03/72V04 is in a Single Device Configuration when the Expansion In (\overline{XI}) control input is grounded (see Figure 12).

Depth Expansion

The IDT72V01/72V02/72V03/72V04 can easily be adapted to applications when the requirements are for greater than 512/1,024/2,048/4,096 words. Figure 14 demonstrates Depth Expansion using three IDT72V01/72V02/72V03/72V04s. Any depth can be attained by adding additional IDT72V01/72V02/72V03/72V04s. The IDT72V01/72V02/72V03/72V04 operates in the Depth Expansion mode when the following conditions are met:

1. The first device must be designated by grounding the First Load (\overline{FL}) control input.
2. All other devices must have \overline{FL} in the HIGH state.
3. The Expansion Out (\overline{XO}) pin of each device must be tied to the Expansion In (\overline{XI}) pin of the next device. See Figure 14.
4. External logic is needed to generate a composite Full Flag (\overline{FF}) and Empty Flag (\overline{EF}). This requires the ORing of all \overline{EF} s and ORing of all \overline{FF} s (i.e. all must be set to generate the correct composite \overline{FF} or \overline{EF}). See Figure 14.
5. The Retransmit (\overline{RT}) function and Half-Full Flag (\overline{HF}) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: *Cascading FIFOs or FIFO Modules*.

USAGE MODES:

Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (\overline{EF} , \overline{FF} and \overline{HF}) can be detected from any one device.

Figure 13 demonstrates an 18-bit word width by using two IDT72V01/72V02/72V03/72V04s. Any word width can be attained by adding additional IDT72V01/72V02/72V03/72V04s (Figure 13).

Bidirectional Operation

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT72V01/72V02/72V03/72V04s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in ($t_{WEF} + t_A$) ns after the rising edge of \overline{W} , called the first write edge, and it remains on the bus until the \overline{R} line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after t_{RHZ} ns. The \overline{EF} line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The \overline{R} line causes the \overline{FF} to be deasserted but the \overline{W} line being low causes it to be asserted again in anticipation of a new data word. On the rising edge of \overline{W} , the new word is loaded in the FIFO. The \overline{W} line must be toggled when \overline{FF} is not asserted to write new data in the FIFO and to increment the write pointer.

Compound Expansion

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).




Figure 12. Block Diagram of Single 1024 x 9 FIFO




Figure 13. Block Diagram of 1024 x 18 FIFO Memory Used in Width Expansion Mode

TABLE I—RESET AND RETRANSMIT

Single Device Configuration/Width Expansion Mode

Mode	Inputs			Internal Status		Outputs		
	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF
Reset	0	X	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	X	X	X
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	X	X	X

NOTE:
1. Pointer will increment if flag is HIGH.

3033 tbl 07

TABLE II—RESET AND FIRST LOAD TRUTH TABLE


Depth Expansion/Compound Expansion Mode

Mode	Inputs			Internal Status		Outputs	
	RS	FL	XI	Read Pointer	Write Pointer	EF	FF
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	X	(1)	X	X	X	X

NOTE:
1. XI is connected to XI-bar of previous device. See Figure 14. RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Output, FF = Flag Full Output, XI = Expansion Input, HF = Half-Full Flag Output


3033 tbl 08





3033 drw 16

Figure 14. Block Diagram of 3072 x 9 FIFO Memory (Depth Expansion)




3033 drw 17

Figure 15. Compound FIFO Expansion


NOTES:

1. For depth expansion block see section on Depth Expansion and Figure 14.
2. For Flag detection see section on Width Expansion and Figure 13.




3033 drw 18

Figure 16. Bidirectional FIFO Mode



3033 drw 19

Figure 17. Read Data Flow-Through Mode




3033 drw 20

Figure 18. Write Data Flow-Through Mode

5

ORDERING INFORMATION



3033 drw 21



Integrated Device Technology, Inc.

CMOS PARALLEL FIRST-IN/FIRST-OUT FIFO 1K x 18-BIT

PRELIMINARY
IDT72025

FEATURES:

- First-In/First-Out Dual-Port memory
- 1K x 18 organization
- Low-power consumption
 - Active: 880mW (max.)
 - Power-down: 22 mW (max.)
- Ultra high speed—12, 15ns access time
- Asynchronous and simultaneous read and write
- Fully expandable in both depth and width
- Status Flags: Empty, Full, Almost Empty, Almost Full
- Fast OE for high-speed systems
- Bus matching capability
- High-performance CMOS technology

DESCRIPTION:

The IDT72025 is a dual-port memory that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.


The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write (\bar{W}) and Read (\bar{R}) pins. The device has a read/write cycle time of 20ns (50MHz).

The device utilizes an 18-bit-wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

The IDT72025 can be configured for either 9-to-18-bit, 18-to-9-bit, 18-to-18-bit, or 9-to-9-bit transmission. Width expansion allows conversion between data path widths that are any multiple of 9 bits.

The device is fabricated using IDT's high-speed CMOS technology. It is designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FAST is a trademark of Fairchild Semiconductor Co.

2919 drw 01


COMMERCIAL TEMPERATURE RANGE

AUGUST 1993

©1993 Integrated Device Technology, Inc.



PIN CONFIGURATIONS



2919 drw 02

SIGNAL DESCRIPTIONS

INPUTS:

DATA IN (D0 – D17)

Data inputs for 18-bit wide data.

CONTROLS:

RESET (\overline{RS})

Reset is accomplished whenever the Reset (\overline{RS}) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the Read Enable (\overline{R}) and Write Enable (\overline{W}) inputs must be in the high state during the period shown in Figure 2 (i.e., t_{RSS} before the rising edge of \overline{RS}) and should not change until t_{RSR} after the rising edge of \overline{RS} . \overline{AE} (almost empty) will be reset to LOW. \overline{AF} (almost full) will be reset to HIGH.

WRITE ENABLE (\overline{W})

A write cycle is initiated on the falling edge of this input if the full flag (\overline{FF}) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable (\overline{W}). Data is stored in the RAM array sequentially and independently of any on-going read operation.

To prevent data overflow, the full flag (\overline{FF}) will go LOW, inhibiting further write operations. Upon the completion of a valid read operation, the full flag (\overline{FF}) will go HIGH after t_{RFF} ,

allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from \overline{W} , so external changes in \overline{W} will not affect the FIFO.

READ ENABLE (\overline{R})

A read cycle is initiated on the falling edge of the Read Enable (\overline{R}) provided the empty flag (\overline{EF}) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. When all data has been read from the FIFO, the empty flag (\overline{EF}) will go LOW, allowing the "final" read cycle but inhibiting further read operations with the data remaining at the outputs. Once a valid write operation has been accomplished, the empty flag (\overline{EF}) will go HIGH after t_{WEF} and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from \overline{R} so external changes in \overline{R} will not affect the FIFO.

EXPANSION IN/HALF WIDTH OPERATION ($\overline{X1}/\overline{HW}$)

This input is a dual-purpose pin. Expansion In ($\overline{X1}$) is grounded during reset to indicate an operation in the single device mode. Expansion In ($\overline{X1}$) is connected to Expansion Out ($\overline{X0}$) of the previous device in the Depth Expansion or Daisy Chain Mode.

In the Single Device Mode, a bus-matching function can be achieved. After reset, if HW is grounded, 18-bit words can be written to the FIFO (Full Width Operation). A HIGH on HW initiates Half Width Operation, which allows a 9-bit word to be written into the device for every toggle of \overline{W} . Inside the FIFO, these words are organized in pairs that fill 18-bit cells. Follow-

ing reset, the first 9-bit word written is assigned to the lower half of a cell and the second 9-bit word written is assigned to the upper half of the same cell. The third 9-bit word written is assigned to the lower half of the next 18-bit cell and the fourth 9-bit word goes into the upper half, etc. When a data cell is read out of the FIFO, the lower half of the 18-bits will show up on outputs Q0-Q8 and the upper half will show up on outputs Q9-Q17.

OUTPUT ENABLES ($\overline{OE1}$, $\overline{OE2/FL}$)

The output enable pins control the data outputs' impedance. In expansion mode, $\overline{OE1}$ controls both the lower and the upper 9-bit word outputs. In single device mode, $\overline{OE1}$ controls the lower nine bits (Q0-Q8) and $\overline{OE2}$ controls the upper nine bits (Q9-Q17).

$\overline{OE2/FL}$ is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate the device that is first-loaded (see Operating Modes). In the Single Device Mode, this pin acts as the \overline{OE} for the upper byte. The Single Device Mode is initiated by grounding the Expansion In (\overline{XI}) pin during reset.

In single device mode, using the two output enable pins together with the Upper 9-bit Write function (\overline{UW}), the 72025 can be used in a bus matching design. It can be configured for either 9-to-18-bit, 18-to-9-bit, 18-to-18-bit or 9-to-9-bit transmission. Width expansion can be used to allow for conversion between data path widths that are any multiple of 9 bits.

OUTPUTS:

FULL FLAG (\overline{FF})

The Full Flag (FF) will go LOW, inhibiting further write operation, when the write pointer is one location less than the read pointer, indicating that the device is full.

If the read pointer is not moved after Reset (RS), the Full Flag (\overline{FF}) will go LOW after 1024 writes.

Regardless of Full Width or Half Width operation, this flag only responds to the presence of upper 9-bit words in the FIFO⁽¹⁾. For Full Width Operation, this means that the flag responds to 18-bit words. However, during Half Width Operation, the flag indicates neither the presence nor the absence of the lower 9-bit word.

ALMOST EMPTY FLAG (\overline{AE})

Whenever the memory is 8 locations or less away from being empty, the almost empty flag (\overline{AE}) is LOW.

Regardless of Full Width or Half Width operation, this flag only responds to the presence of upper 9-bit words in the FIFO⁽¹⁾. For Full Width Operation, this means that the flag responds to 18-bit words. However, during Half Width Operation, the flag indicates neither the presence nor the absence of the lower 9-bit word.

ALMOST FULL FLAG (\overline{AF})

Whenever the memory is 8 locations or less away from

being full, the almost full flag (\overline{AF}) is LOW.

Regardless of Full Width or Half Width operation, this flag only responds to the presence of upper 9-bit words in the FIFO⁽¹⁾. For Full Width Operation, this means that the flag responds to 18-bit words. However, during Half Width Operation, the flag indicates neither the presence nor the absence of the lower 9-bit word.

EMPTY FLAG (\overline{EF})

The Empty Flag (\overline{EF}) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

Regardless of Full Width or Half Width operation, this flag only responds to the presence of upper 9-bit words in the FIFO⁽¹⁾. For Full Width Operation, this means that the flag responds to 18-bit words. However, during Half Width Operation, the flag indicates neither the presence nor the absence of the lower 9-bit word.

An example of this case follows: An IDT72025 is configured for single device mode and Half Width operation. After reset, \overline{EF} is LOW. Three nine-bit words are written into the FIFO; after writing the second, \overline{EF} goes HIGH. When an 18-bit word is read, \overline{EF} goes LOW; however, the FIFO is not really empty since one 9-bit word remains. Since \overline{EF} is LOW, further reading is inhibited. In order to read the last nine-bit word, a "dummy" upper nine-bit word must be written into the device, upon which \overline{EF} will go HIGH, thus allowing the remaining data to be read as an 18-bit word.

When \overline{EF} is LOW, a HIGH on the \overline{UW} line indicates the presence of one last lower 9-bit word remaining in the FIFO.

EXPANSION-OUT/UPPER WRITE ($\overline{XO/UW}$)

This is a dual-purpose output. When \overline{XI}/HW is grounded during reset (Single Device Mode), then held HIGH (Half Width Operation), the Upper Write output (\overline{UW}) will show whether an upper or a lower 9-bit word was entered into the FIFO during the preceding write operation⁽¹⁾. If \overline{UW} is HIGH, then a lower 9-bit word was the last written. If \overline{UW} is LOW, then an upper 9-bit word was the last written. Since \overline{UW} toggles with every falling edge of \overline{W} , its current value can be used to predict whether an upper or a lower word will be written to the FIFO on the next rising edged of \overline{W} . (See Figure 12 for \overline{UW} timing.)

If, after establishing single device mode, \overline{XI}/HW is held LOW (Full Width Operation), then \overline{UW} stays low, indicating that an 18-bit word is written into the FIFO with every toggle of \overline{W} .

In the Depth Expansion Mode, Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device. This output acts as a signal to the next device in the daisy chain by providing a pulse to the next device when the previous device reaches the last location of memory.

DATA OUTPUTS (Q0-Q17)

The data outputs Q0-Q17 can be put into a high-impedance state by using the $\overline{OE1}$ and $\overline{OE2}$ lines.

NOTES:

1. For Full Width Operation: following reset, only 18-bit words are written into the FIFO. For Half Width Operation: following reset, the first 9-bit word is written to the lower half of an 18-bit FIFO cell, the second 9-bit word is written to the upper half of the same cell, the third 9-bit word goes into the lower half of the next cell and the fourth goes into the upper half, etc.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

NOTE:
 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2919 tbl 01

RECOMMENDED DC OPERATING CONDITIONS⁽¹⁾

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage Commercial	2.0	--	--	V
V _{IL}	Input Low Voltage Commercial	--	--	0.8	V

NOTE:
 1. 1.5V undershoots are allowed for 10ns once per cycle.

2919 tbl 02

CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	10	pF

NOTE:
 1. This parameter is sampled and not 100% tested.

2919 tbl 03

DC ELECTRICAL CHARACTERISTICS

(Commercial: VCC = 5.0V±10%, TA = 0°C to +70°C)

Symbol	Parameter	IDT72025 Commercial t _A = 12, 15ns			Unit
		Min.	Typ.	Max.	
I _{LI} ⁽¹⁾	Input Leakage Current (Any Input)	-1	—	1	µA
I _{LO} ⁽²⁾	Output Leakage Current	-10	—	10	µA
V _{OH}	Output Logic "1" Voltage I _{OH} = -2mA	2.4	—	—	V
V _{OL}	Output Logic "0" Voltage I _{OL} = 8mA	—	—	0.4	V
I _{CC1} ⁽³⁾	Active Power Supply Current ($\overline{OE1}=\overline{OE2}=V_{IL}$)	—	—	160 ⁽⁴⁾	mA
I _{CC2}	Standby Current ($\overline{R}=\overline{W}=\overline{RS}=\overline{OE1}=\overline{OE2}=V_{IH}$)	—	—	18	mA
I _{CC3(L)}	Power Down Current (All Input = VCC - 0.2V)	—	—	4	mA


NOTES:
 1. Measurement with 0.4 ≤ V_{in} ≤ V_{CC}
 2. $\overline{OE1}$ and $\overline{OE2}$ ≥ V_{IH}, 0.4 ≤ V_{out} ≤ V_{CC}
 3. I_{CC} measurement is made with outputs open (only capacitive loading)
 4. Tested at f = 20MHZ.

2919 tbl 04

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2919 tbl 05



2919 drw 03

or equivalent circuit

Figure 1. Output Load

* Includes scope and jig capacitances.

AC ELECTRICAL CHARACTERISTICS

(Commercial: V_{CC} = 5.0V±10%, T_A = 0°C to +70°C)

Symbol	Parameter	Commercial 72025L12		Commercial 72025L15		Unit
		Min.	Max.	Min.	Max.	
fs	Shift Frequency	—	50	—	40	MHz
t _{RC}	Read Cycle Time	20	—	25	—	ns
t _A	Access Time	—	12	—	15	ns
t _{RR}	Read Recovery Time	8	—	10	—	ns
t _{RPW}	Read Pulse Width ⁽²⁾	12	—	15	—	ns
t _{OELZ}	\overline{OE} LOW to Data Bus at Low-Z ⁽³⁾	2	8	2	10	ns
t _{OEZH}	\overline{OE} HIGH to Data Bus at High-Z ⁽³⁾	2	8	2	10	ns
t _{AOE}	Output Enable LOW to Data Valid	2	10	2	12	ns
t _{WC}	Write Cycle Time	20	—	25	—	ns
t _{WPW}	Write Pulse Width ⁽²⁾	12	—	15	—	ns
t _{WR}	Write Recovery Time	8	—	10	—	ns
t _{DS}	Data Set-up Time	9	—	11	—	ns
t _{DH}	Data Hold Time	0	—	0	—	ns
t _{RSC}	Reset Cycle Time	20	—	25	—	ns
t _{RS}	Reset Pulse Width ⁽²⁾	12	—	15	—	ns
t _{RSS}	Reset Set-up Time ⁽³⁾	12	—	15	—	ns
t _{RSR}	Reset Recovery Time	8	—	10	—	ns
t _{EFL}	Reset to \overline{EF} LOW	—	12	—	15	ns
t _{FFH}	Reset to \overline{FF} HIGH	—	12	—	15	ns
t _{AEF}	Reset to \overline{AE} and \overline{AF}	—	20	—	25	ns
t _{HWRSS}	\overline{XI}/HW to Reset Setup Time	12	—	15	—	ns
t _{HWRS}	\overline{XI}/HW to Reset Hold Time	0	—	0	—	ns
t _{REF}	Read LOW to \overline{EF} LOW	—	12	—	15	ns
t _{RF}	Read HIGH to \overline{FF} HIGH	—	12	—	15	ns
t _{RPE}	Read Pulse Width after \overline{EF} HIGH	12	—	15	—	ns
t _{WEF}	Write HIGH to \overline{EF} HIGH	—	12	—	15	ns
t _{WFF}	Write LOW to \overline{FF} LOW	—	12	—	15	ns
t _{WAEF}	Write HIGH to \overline{AF} LOW, \overline{AE} HIGH	—	20	—	25	ns
t _{WUW}	Write to \overline{UW}	—	12	—	15	ns
t _{RAEF}	Read HIGH to \overline{AE} LOW, \overline{AF} HIGH	—	20	—	25	ns
t _{WPF}	Write Pulse Width after \overline{FF} HIGH	12	—	15	—	ns
t _{XOL}	Read/Write to \overline{XO} LOW	—	12	—	15	ns
t _{XOH}	Read/Write to \overline{XO} HIGH	—	12	—	15	ns
t _{XI}	\overline{XI} Pulse Width ⁽²⁾	12	—	15	—	ns
t _{XIR}	\overline{XI} Recovery Time	8	—	10	—	ns
t _{XIS}	\overline{XI} Set-up Time	8	—	10	—	ns
t _{HWS}	\overline{XI}/HW to write Setup time	8	—	10	—	ns
t _{HWH}	\overline{XI}/HW to write Hold time	8	—	10	—	ns

NOTES:

1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.

2919 t01 06

5




Figure 2. Reset

2919 drw 04

NOTES:

1. \overline{EF} , \overline{FF} , \overline{HF} may change status during Reset, but flags will be valid at t_{RSC} .
2. \overline{W} and \overline{R} = V_{IH} around the rising edge of \overline{RS} .
3. For single device mode only. For expansion mode, \overline{XI} is connected to \overline{XO} .




Figure 3. Asynchronous Write and Read Operation

2919 drw 05

NOTES:

1. For single device mode only. For expansion mode, \overline{XI} is connected to \overline{XO} .
2. Outputs Q_n are always active, unless disabled by \overline{OE}_1 or \overline{OE}_2 (whichever applies).




Figure 4. Full Flag From Last Write to First Read

2919 drw 06




Figure 5. Empty Flag From Last Read to First Write

2919 drw 07

5




Figure 6. Minimum Timing for an Empty Flag Coincident Read Pulse

2919 drw 08




Figure 7. Minimum Timing for a Full Flag Coincident Write Pulse

2919 drw 09




Figure 8. Almost Full Flag Timing

2919 drw 10




Figure 9. Almost Empty Flag Timing

2919 drw 11




Figure 10. Expansion Out

2919 drw 12




Figure 11. Expansion In

2919 drw 13




Figure 12. Half Width Write Timing

2919 drw 14

NOTE:

1. This case applies to single device mode when $\overline{XI}/HW = \text{HIGH}$.




Figure 13. Output Enable Timing

2919 drw 15

OPERATING MODES:

Care must be taken to insure that the appropriate flag is monitored by each system (i.e. \overline{FF} is monitored on the device where W is used; \overline{EF} is monitored on the device where \overline{R} is used)

Single Device Mode

A single IDT72025 may be used when the application requirements are for 1024 words or less. The IDT72025 is in a Single Device Configuration when the Expansion In (\overline{XI}) control input is grounded during reset (see Figure 2). For the single device mode, the 72025 supports 18-to-18, 18-to-9, 9-to-18, and 9-to-9 bit bus-matching. With multiple devices in a width-expansion scheme, conversion between data path widths of any multiple of 9 bits is possible.

Depth Expansion

The IDT72025 can easily be adapted to applications that require more than 1024 words capacity. Figure 16 demonstrates Depth Expansion using three IDT72025s. Any depth can be attained by adding additional IDT72025s. The IDT72025 operates in the Depth Expansion mode when the following conditions are met:

1. The first device must be designated by grounding the First Load (\overline{FL}) control input.
2. All other devices must have \overline{FL} in the high state.
3. The Expansion Out (\overline{XO}) pin of each device must be tied to the Expansion In (\overline{XI}) pin of the next device.
4. External logic is needed to generate a composite full flag and empty flag. This requires an OR operation on all \overline{FF} lines and another OR operation on all \overline{EF} lines.

For additional information, refer to Tech Note 9: *Cascading FIFOs or FIFO Modules*.




Figure 14. Block Diagram of Single 1024 x 18 FIFO




Figure 15. Block Diagram of 1024 x 36 FIFO Memory Used in Width Expansion Mode

TABLE I—RESET AND FIRST LOAD TRUTH TABLE


Depth Expansion/Compound Expansion Mode

Mode	Inputs			Internal Status		Outputs			
	RS	OE2/FL	XI	Read Pointer	Write Pointer	EF	FF	AE	AF
Reset for All Devices	0	(1)	(2)	Location Zero	Location Zero	0	1	0	1
Write for All Devices	1	(1)	(2)	X	Increment ⁽³⁾	(5)	(5)	(5)	(5)
Read for All Devices	1	(1)	(2)	Increment ⁽⁴⁾	X	(5)	(5)	(5)	(5)

NOTE:

1. Set LOW for first device; set HIGH for all other devices.
2. XI is connected to XO of previous device. See Figure 16.
3. Increment write pointer if FF = HIGH
4. Increment read pointer if EF = HIGH
5. Flags indicate the relative difference between the read and write pointers.

2919 tbl 07



2919 drw 18

Figure 16. Block Diagram of 3072 x 18 FIFO Memory (Depth Expansion)

USAGE MODES:

Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (\overline{EF} , \overline{FF} , \overline{AE} , and \overline{AF}) can be detected from any one device. Figure 15 demonstrates a 36-bit word width configuration by using two IDT72025s. Any word width can be attained by adding additional IDT72025s.

Bidirectional Operation

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT72025s as shown in Figure 20. Both Depth Expansion and Width Expansion may be used in this mode.

Data Flow-through

Two types of flow-through modes are permitted, a read flow-through and a write flow-through mode. For the read flow-through mode (Figure 21), the FIFO permits the reading of a single word after writing one word of data into an empty FIFO. The data appears on the bus in $2T_{WEF} + t_{A}$ ns after the rising

edge of \overline{W} . At the same time, the \overline{EF} line temporarily goes HIGH, then returns to a low state.

In the write flow-through mode (Figure 22), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The \overline{R} line causes the \overline{FF} to go HIGH but the low state of the \overline{W} line causes it to return LOW in anticipation of a new data word. On the rising edge of \overline{W} , the new word is loaded in the FIFO. The \overline{W} line must be toggled when \overline{FF} is not asserted to write new data in the FIFO and to increment the write pointer.

Compound Expansion

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 17).

Bus Matching Operation

In single device mode, IDT72025 can be used in the bus matching configuration. One IDT72025 can be configured to for 18-to-18, 18-to-9, 9-to-18, or 9-to-9-bit conversion. Multiple devices in a width expansion scheme can be configured to match bus widths of any multiple of 9-bits (see Figures 18 and 19).




Figure 17. Compound FIFO Expansion

NOTES:

1. For depth expansion block see section on Depth Expansion and Figure 16.
2. For Flag detection see section on Width Expansion and Figure 15.




Figure 18. Block Diagram of 9-to-18 bit Bus Matching





Figure 19. Block Diagram of 18-to-9 bit Bus Matching


NOTE:

1. To avoid bus contention during 18-to-9 bit bus matching, $\overline{OE1}$ and $\overline{OE2}$ should not be LOW at the same time.




2919 drw 22

Figure 20. Bidirectional FIFO Mode



2919 drw 23

Figure 21. Read Data Flow-Through Mode




2919 drw 24

Figure 22. Write Data Flow-Through Mode

5

ORDERING INFORMATION



2319 dnr 25



Integrated Device Technology, Inc.

CMOS ASYNCHRONOUS FIFO WITH RETRANSMIT

1K x 9, 2K x 9, 4K x 9

IDT72021
IDT72031
IDT72041

FEATURES:


- First-In/First-Out Dual-Port memory
- Bit organization
 - IDT72021—1K x 9
 - IDT72031—2K x 9
 - IDT72041—4K x 9
- Ultra high speed
 - IDT72021—25ns access time
 - IDT72031—35ns access time
 - IDT72041—35ns access time
- Easily expandable in word depth and/or width
- Asynchronous and simultaneous read and write
- Functionally equivalent to IDT7202/03/04 with Output Enable (\overline{OE}) and Almost Empty/Almost Full Flag (AEF)
- Four status flags: Full, Empty, Half-Full (single device mode), and Almost Empty/Almost Full (7/8 empty or 7/8 full in single device mode)
- Output Enable controls the data output port
- Auto-retransmit capability
- Available in 32-pin DIP and PLCC
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

IDT72021/031/041s are high-speed, low-power, dual-port memory devices commonly known as FIFOs (First-In/First-Out). Data can be written into and read from the memory at independent rates. The order of information stored and extracted does not change, but the rate of data entering the FIFO might be different than the rate leaving the FIFO. Unlike a Static RAM, no address information is required because the read and write pointers advance sequentially. The IDT72021/031/041s can perform asynchronous and simultaneous read and write operations. There are four status flags, (\overline{HF} , \overline{FF} , \overline{EF} , \overline{AEF}) to monitor data overflow and underflow. Output Enable (\overline{OE}) is provided to control the flow of data through the output port. Additional key features are Write (\overline{W}), Read (\overline{R}), Retransmit (\overline{RT}), First Load (\overline{FL}), Expansion In (\overline{XI}) and Expansion Out (\overline{XO}). The IDT72021/031/041s are designed for those applications requiring data control flags and Output Enable (\overline{OE}) in multiprocessing and rate buffer applications.

The IDT72021/031/041s are fabricated using IDT's CMOS technology. Military grade product is manufactured in compliance with the latest version of MIL-STD-883, Class B, for high reliability systems.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FAST is a trademark of Fairchild Semiconductor Co.


2677 drw 01

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993


©1993 Integrated Device Technology, Inc.

PIN CONFIGURATIONS



PLCC TOP VIEW

2677 drw 03



DIP TOP VIEW

2677 drw 02

PIN DESCRIPTIONS

Symbol	Name	I/O	Description
D ₀ -D ₈	Inputs	I	Data inputs for 9-bit wide data.
\overline{RS}	Reset	I	When \overline{RS} is set LOW, internal READ and WRITE pointers are set to the first location of the RAM array. \overline{RF} and \overline{FF} go HIGH, and \overline{AEF} and \overline{EF} go LOW. A reset is required before an initial WRITE after power-up. \overline{R} and \overline{W} must be HIGH during \overline{RS} cycle.
\overline{W}	Write	I	When WRITE is LOW, data can be written into the RAM array sequentially, independent of READ. In order for WRITE to be active, \overline{FF} must be HIGH. When the FIFO is full (\overline{FF} -LOW), the internal WRITE operation is blocked.
\overline{R}	Read	I	When READ is LOW, data can be read from the RAM array sequentially, independent of WRITE. In order for READ to be active, \overline{EF} must be HIGH. When the FIFO is empty (\overline{EF} -LOW), the internal READ operation is blocked. The three-state output buffer is controlled by the read signal and the external output control (\overline{OE}).
$\overline{FL/RT}$	First Load/ Retransmit	I	This is a dual-purpose input. In the single device configuration (\overline{XI} grounded), activating retransmit ($\overline{FL/RT}$ -LOW) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. \overline{R} and \overline{W} must be HIGH before setting $\overline{FL/RT}$ LOW. Retransmit is not compatible with depth expansion. In the depth expansion configuration, $\overline{FL/RT}$ -LOW indicates the first activated device.
\overline{XI}	Expansion In	I	In the single device configuration, \overline{XI} is grounded. In depth expansion or daisy chain expansion, \overline{XI} is connected to \overline{XO} (expansion out) of the previous device.
\overline{OE}	Output Enable	I	When \overline{OE} is set HIGH, the data flow through the three-state output buffer is inhibited regardless of an active READ operation. A read operation does increment the read pointer in this situation. When \overline{OE} is set LOW, Q ₀ -Q ₈ are still in a HIGH impedance condition if no READ occurs. For a complete READ operation with data appearing on Q ₀ -Q ₈ , both \overline{R} and \overline{OE} should be asserted LOW.
\overline{FF}	Full Flag	O	When \overline{FF} goes LOW, the device is full and further WRITE operations are inhibited. When \overline{FF} is HIGH, the device is not full.
\overline{EF}	Empty Flag	O	When \overline{EF} goes LOW, the device is empty and further READ operations are inhibited. When \overline{EF} is HIGH, the device is not empty.
\overline{AEF}	Almost-Empty/ Almost-Full Flag	O	When \overline{AEF} is LOW, the device is empty to 1/8 full or 7/8 to completely full. When \overline{AEF} is HIGH, the device is greater than 1/8 full, but less than 7/8 full.
$\overline{XO/HF}$	Expansion Out/ Half-Full Flag	O	This is a dual purpose output. In the single device configuration (\overline{XI} grounded), the device is more than half full when \overline{HF} is LOW. In the depth expansion configuration (\overline{XO} connected to \overline{XI} of the next device), a pulse is sent from \overline{XO} to \overline{XI} when the last location in the RAM array is filled.
Q ₀ -Q ₈	Outputs	O	Data outputs for 9-bit wide data.

2677 tbl 01

STATUS FLAG

Number of Words in FIFO			FF	AEF	HF	EF
1K	2K	4K				
0	0	0	H	L	H	L
1-127	1-255	1-511	H	L	H	H
128-512	256-1024	512-2048	H	H	H	H
513-896	1025-1792	2049-3584	H	H	L	H
897-1023	1793-2047	3585-4095	H	L	L	H
1024	2048	4096	L	L	L	H

2677 tbl 02

CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	10	pF
COU	Output Capacitance	VOUT = 0V	10	pF

NOTE:

1. These parameters are sampled and not 100% tested.

2677 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCCM	Military Supply Voltage	4.5	5.0	5.5	V
VCC	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage Commercial	2.0	—	—	V
VIH	Input High Voltage Military	2.2	—	—	V
VIL ⁽¹⁾	Input Low Voltage Commercial and Military	—	—	0.8	V

NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

2677 tbl 05

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +155	°C
IOUT	DC Output Current	50	50	mA

NOTE:

2677 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



DC ELECTRICAL CHARACTERISTICS — IDT72021

(Commercial: Vcc = 5.0V±10%, TA = 0°C to +70°C; Military: Vcc = 5V±10%, TA = -55°C to +125°C)

Symbol	Parameter	IDT72021 Commercial tA =25,35ns			IDT72021 Military tA =30,40ns			IDT72021 Commercial tA =50ns			IDT72021 Military tA =50ns			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
I _{LI} ⁽¹⁾	Input Leakage Current (Any Input)	-1	—	1	-10	—	10	-1	—	1	-10	—	10	µA
I _{LO} ⁽²⁾	Output Leakage Current	-10	—	10	-10	—	10	-10	—	10	-10	—	10	µA
V _{OH}	Output Logic "1" Voltage I _{OH} = -2mA	2.4	—	—	2.4	—	—	2.4	—	—	2.4	—	—	V
V _{OL}	Output Logic "0" Voltage I _{OL} = 8mA	—	—	0.4	—	—	0.4	—	—	0.4	—	—	0.4	V
I _{CC1} ^(3,4)	Active Power Supply Current	—	—	120	—	—	140	—	50	80	—	70	100	mA
I _{CC2} ⁽³⁾	Standby Current ($\bar{R} = \bar{W} = \bar{RS} = \bar{FL}/\bar{RT} = V_{IH}$)	—	—	12	—	—	20	—	5	8	—	8	15	mA
I _{CC3} ⁽³⁾	Power Down Current (All Input = Vcc - 0.2V)	—	—	500	—	—	900	—	—	500	—	—	900	µA

2677 tbl 06

DC ELECTRICAL CHARACTERISTICS — IDT72031, IDT72041

(Commercial: Vcc = 5.0V±10%, TA = 0°C to +70°C; Military: Vcc = 5V±10%, TA = -55°C to +125°C)

Symbol	Parameter	IDT72031 IDT72041 Commercial tA =35,50ns			IDT72031 IDT72041 Military tA =40,50ns			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
I _{LI} ⁽¹⁾	Input Leakage Current (Any Input)	-1	—	1	-10	—	10	µA
I _{LO} ⁽²⁾	Output Leakage Current	-10	—	10	-10	—	10	µA
V _{OH}	Output Logic "1" Voltage I _{OUT} = -2mA	2.4	—	—	2.4	—	—	V
V _{OL}	Output Logic "0" Voltage I _{OUT} = 8mA	—	—	0.4	—	—	0.4	V
I _{CC1} ^(3,5)	Active Power Supply Current	—	75	120	—	100	150	mA
I _{CC2} ⁽³⁾	Standby Current ($\bar{R} = \bar{W} = \bar{RS} = \bar{FL}/\bar{RT} = V_{IH}$)	—	8	12	—	12	25	mA
I _{CC3} ⁽³⁾	Power Down Current (All Input = Vcc - 0.2V)	—	—	2	—	—	4	mA

NOTES:

1. Measurements with 0.4 ≤ V_{IN} ≤ Vcc.
2. $\bar{R} \geq V_{IH}$, 0.4 ≤ V_{OUT} ≤ Vcc.
3. I_{CC} measurements are made with $\overline{OE} = \text{HIGH}$.
4. Tested at f = 20MHz.
5. Tested at f = 15.3 MHz.

2677 tbl 07

AC ELECTRICAL CHARACTERISTICS — IDT72021⁽¹⁾

(Commercial: Vcc = 5.0V±10%, TA = 0°C to +70°C; Military: Vcc = 5V±10%, TA = -55°C to +125°C)

Symbol	Parameter	Com'l		Mil.		Com'l		Mil.		Com'l & Mil.		Unit
		72021L25		72021L30		72021L35		72021L40		72021L50		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
fs	Shift Frequency	—	28.5	—	25	—	22.2	—	20	—	15	MHz
tRC	\bar{R} Cycle Time	35	—	40	—	45	—	50	—	65	—	ns
tA	Access Time	—	25	—	30	—	35	—	40	—	50	ns
tRR	\bar{R} Recovery Time	10	—	10	—	10	—	10	—	15	—	ns
tRPW	\bar{R} Pulse Width ⁽²⁾	25	—	30	—	35	—	40	—	50	—	ns
tRLZ	\bar{R} Pulse LOW to Data Bus at Low-Z ⁽³⁾	5	—	5	—	5	—	5	—	10	—	ns
tWLZ	\bar{W} Pulse HIGH to Data Bus at Low-Z ^(3,4)	5	—	5	—	5	—	5	—	5	—	ns
tDV	Data Valid from \bar{R} Pulse HIGH	5	—	5	—	5	—	5	—	5	—	ns
tRHZ	\bar{R} Pulse HIGH to Data Bus at High-Z ⁽³⁾	—	18	—	20	—	20	—	25	—	30	ns
tWC	\bar{W} Cycle Time	35	—	40	—	45	—	50	—	65	—	ns
tWPW	\bar{W} Pulse Width ⁽²⁾	25	—	30	—	35	—	40	—	50	—	ns
tWR	\bar{W} Recovery Time	10	—	10	—	10	—	10	—	15	—	ns
tDS	Data Set-up Time	15	—	18	—	18	—	20	—	30	—	ns
tDH	Data Hold Time	0	—	0	—	0	—	0	—	5	—	ns
tRSC	$\bar{R}\bar{S}$ Cycle Time	35	—	40	—	45	—	50	—	65	—	ns
tRS	$\bar{R}\bar{S}$ Pulse Width ⁽²⁾	25	—	30	—	35	—	40	—	50	—	ns
tRSS	$\bar{R}\bar{S}$ Set-up Time	25	—	30	—	35	—	40	—	50	—	ns
tRSR	$\bar{R}\bar{S}$ Recovery Time	10	—	10	—	10	—	10	—	15	—	ns
tRTC	$\bar{R}\bar{T}$ Cycle Time	35	—	40	—	45	—	50	—	65	—	ns
tRT	$\bar{R}\bar{T}$ Pulse Width ⁽²⁾	25	—	30	—	35	—	40	—	50	—	ns
tRTR	$\bar{R}\bar{T}$ Recovery Time	10	—	10	—	10	—	10	—	15	—	ns
tRSF1	$\bar{R}\bar{S}$ to $\bar{E}\bar{F}$ and $\bar{A}\bar{E}\bar{F}$ LOW	—	35	—	40	—	45	—	50	—	65	ns
tRSF2	$\bar{R}\bar{S}$ to $\bar{H}\bar{F}$ and $\bar{F}\bar{F}$ HIGH	—	35	—	40	—	45	—	50	—	65	ns
tREF	\bar{R} LOW to $\bar{E}\bar{F}$ LOW	—	25	—	30	—	30	—	35	—	45	ns
tRFF	\bar{R} HIGH to $\bar{F}\bar{F}$ HIGH	—	25	—	30	—	30	—	35	—	45	ns
tRPE	\bar{R} Pulse Width After $\bar{E}\bar{F}$ HIGH	25	—	30	—	35	—	40	—	50	—	ns
tWEF	\bar{W} HIGH to $\bar{E}\bar{F}$ HIGH	—	25	—	30	—	30	—	35	—	45	ns
tWFF	\bar{W} LOW to $\bar{E}\bar{F}$ LOW	—	25	—	30	—	30	—	35	—	45	ns
tWHF	\bar{W} LOW to $\bar{H}\bar{F}$ LOW	—	35	—	40	—	45	—	50	—	65	ns
tRHF	\bar{R} HIGH to $\bar{H}\bar{F}$ HIGH	—	35	—	40	—	45	—	50	—	65	ns
tWPF	\bar{W} Pulse Width after $\bar{F}\bar{F}$ HIGH	25	—	30	—	35	—	40	—	50	—	ns
tRF	\bar{R} HIGH to Transitioning $\bar{A}\bar{E}\bar{F}$	—	35	—	40	—	45	—	50	—	65	ns
tWF	\bar{W} LOW to Transitioning $\bar{A}\bar{E}\bar{F}$	—	35	—	40	—	45	—	50	—	65	ns
tOEHZ	$\bar{O}\bar{E}$ HIGH to High-Z (Disable) ⁽³⁾	0	12	0	15	0	17	0	20	0	25	ns
tOELZ	$\bar{O}\bar{E}$ LOW to Low-Z (Enable) ⁽³⁾	0	12	0	15	0	17	0	20	0	25	ns
tAOE	$\bar{O}\bar{E}$ LOW Data Valid (Q0-Q8)	—	15	—	18	—	20	—	25	—	30	ns

NOTES:

1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.

2677 tbl 08

5

AC ELECTRICAL CHARACTERISTICS — IDT72031, IDT72041⁽¹⁾

(Commercial: Vcc = 5.0V±10%, TA = 0°C to +70°C; Military: Vcc = 5V±10%, TA = -55°C to +125°C)

Symbol	Parameter	Com'l		Mil.		Com'l and Mil.		Unit
		72031L35 72041L35		72031L40 72041L40		72031L50 72041L50		
		Min.	Max.	Min.	Max.	Min.	Max.	
fs	Shift Frequency	—	22.2	—	20	—	15	MHz
tRC	\bar{R} Cycle Time	45	—	50	—	65	—	ns
tA	Access Time	—	35	—	40	—	50	ns
tRR	\bar{R} Recovery Time	10	—	10	—	15	—	ns
tRPW	\bar{R} Pulse Width ⁽²⁾	35	—	40	—	50	—	ns
tRLZ	\bar{R} Pulse LOW to Data Bus at Low-Z ⁽³⁾	5	—	5	—	10	—	ns
tWLZ	\bar{W} Pulse HIGH to Data Bus at Low-Z ^(3,4)	5	—	5	—	5	—	ns
tDV	Data Valid from \bar{R} Pulse HIGH	5	—	5	—	5	—	ns
tRHZ	\bar{R} Pulse HIGH to Data Bus at High-Z ⁽³⁾	—	20	—	25	—	30	ns
tWC	\bar{W} Cycle Time	45	—	50	—	65	—	ns
tWPW	\bar{W} Pulse Width ⁽²⁾	35	—	40	—	50	—	ns
tWR	\bar{W} Recovery Time	10	—	10	—	15	—	ns
tDS	Data Set-up Time	18	—	20	—	30	—	ns
tDH	Data Hold Time	0	—	0	—	5	—	ns
tRSC	$\bar{R}\bar{S}$ Cycle Time	45	—	50	—	65	—	ns
tRS	$\bar{R}\bar{S}$ Pulse Width ⁽²⁾	35	—	40	—	50	—	ns
tRSS	$\bar{R}\bar{S}$ Set-up Time	35	—	40	—	50	—	ns
tRSR	$\bar{R}\bar{S}$ Recovery Time	10	—	10	—	15	—	ns
tRTC	$\bar{R}\bar{T}$ Cycle Time	45	—	50	—	65	—	ns
tRT	$\bar{R}\bar{T}$ Pulse Width ⁽²⁾	35	—	40	—	50	—	ns
tRTR	$\bar{R}\bar{T}$ Recovery Time	10	—	10	—	15	—	ns
tRSF1	$\bar{R}\bar{S}$ to $\bar{E}F$ and $\bar{A}E\bar{F}$ LOW	—	45	—	50	—	65	ns
tRSF2	$\bar{R}\bar{S}$ to $\bar{H}F$ and $\bar{F}F$ HIGH	—	45	—	50	—	65	ns
tREF	\bar{R} LOW to $\bar{E}F$ LOW	—	30	—	35	—	45	ns
tRFF	\bar{R} HIGH to $\bar{F}F$ HIGH	—	30	—	35	—	45	ns
tRPE	\bar{R} Pulse Width After $\bar{E}F$ HIGH	35	—	40	—	50	—	ns
tWEF	\bar{W} HIGH to $\bar{E}F$ HIGH	—	30	—	35	—	45	ns
tWFF	\bar{W} LOW to $\bar{E}F$ LOW	—	30	—	35	—	45	ns
tWHF	\bar{W} LOW to $\bar{H}F$ LOW	—	45	—	50	—	65	ns
tRHF	\bar{R} HIGH to $\bar{H}F$ HIGH	—	45	—	50	—	65	ns
tWPF	\bar{W} Pulse Width after $\bar{F}F$ HIGH	35	—	40	—	50	—	ns
tRF	\bar{R} HIGH to Transitioning $\bar{A}E\bar{F}$	—	45	—	50	—	65	ns
tWF	\bar{W} LOW to Transitioning $\bar{A}E\bar{F}$	—	45	—	50	—	65	ns
tOEZH	$\bar{O}E$ HIGH to High-Z (Disable) ⁽³⁾	0	17	0	20	0	25	ns
tOELZ	$\bar{O}E$ LOW to Low-Z (Enable) ⁽³⁾	0	17	0	20	0	25	ns
tAOE	$\bar{O}E$ LOW Data Valid (Q0-Q8)	—	20	—	25	—	30	ns

NOTES:


1. Timings referenced as in AC Test Conditions.
2. Pulse widths less than minimum value are not allowed.
3. Values guaranteed by design, not currently tested.
4. Only applies to read data flow-through mode.

2677 tbi 09

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1


2677 tbl 10



2677 drw 04

or equivalent circuit
Figure 1. Output Load

* Includes scope and jig capacitances.




2677 drw 05

Figure 2. Reset

NOTES:

1. EF, FF, HF, and AEF may change status during Reset, but flags will be valid at t_{rscc}.
2. W and R = V_{IH} around the rising edge of RS.




2677 drw 06

Figure 3. Asynchronous Write and Read Operation

NOTE:


1. Assume OE-bar is asserted LOW.

5



2677 drw 07

Figure 4. Full Flag From Last Write to First Read




2677 drw 08

Figure 5. Empty Flag From Last Read to First Write

NOTE:

1. Assume \overline{OE} is asserted LOW.



2677 drw 09

Figure 6. Retransmit




Figure 7. Empty Flag Timing

Figure 9. Almost-Empty/Almost-Full Flag and Half-Full Timings




Figure 8. Full Flag Timing




Figure 9. Almost-Empty/Almost-Full Flag and Half-Full Timings




Figure 10. Output Enable and Read Operation Timings

5




Figure 11. Expansion Out

2677 drw 14





Figure 12. Expansion In

2677 drw 15

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION

The IDT72021/031/041 is in the Single Device Configuration when the Expansion In (\overline{XI}) control input is grounded (see Figure 13).




2677 drw 16

Figure 13. Block Diagram of Single 1K/2K/4K x 9 FIFO

WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (EF, FF, HF, and AEF) can be detected from any one

device. Figure 14 demonstrates an 18-bit word width by using two IDT72021/031/041 devices. Any word width can be attained by adding additional IDT72021/031/041s.



2677 drw 17

Figure 14. Block Diagram of 1K/2K/4K x 18 FIFO Memory Used in Width Expansion Configuration

NOTE:

1. Flag detection is accomplished by monitoring the FF, EF, HF and AEF signals on either (any) device used in the width expansion configuration. Do not connect any output signals together.

DEPTH EXPANSION (DAISY CHAIN) MODE

The IDT72021/031/041 can easily be adapted to applications when the requirements are for greater than 1K/2K/4K words. Figure 15 demonstrates Depth Expansion using three IDT72021/031/041s. Any depth can be attained by adding additional devices. The IDT72021/031/041 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designed by grounding the First Load (FL) control input.
2. All other devices must have FL in the HIGH state.
3. The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device. See Figure 15.
4. External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 15.
5. The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode. For additional information refer to Tech Note 9: "Cascading FIFOs or FIFO Modules".

COMPOUND EXPANSION MODE

The two expansion techniques described above can be applied together in a straight forward manner to achieve large FIFO arrays (see Figure 16).

BIDIRECTIONAL MODE

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT72021/031/041s as shown in Figure 17. Care must be taken to assure that the appropriate flag is monitored by each system (i.e., FF is monitored on the device where W is used; EF is monitored on the device where R is used). Both Depth Expansion and Width Expansion may be used in this mode.

DATA FLOW-THROUGH MODES

Two types of flow-through modes are permitted: a read flow-through and write flow-through mode. For the read flow-through mode (Figure 18), the FIFO permits the reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (tWEF + tA) ns after the rising edge of W, called the first write edge. It remains on the bus until the R line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after tRHZ ns. The EF line would have a pulse showing temporary deassertion and then would be asserted. In the interval of time that R was LOW, more words can be written to the FIFO (the subsequent writes after the first write edge will be deassert the Empty Flag); however, the same word (written on the first write edge), presented to the output bus as the read pointer, would not be incremented when R was LOW. On toggling R, the other words that are written to the FIFO will appear on the output bus as in the read cycle timings.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The \bar{R} line causes the FF to be deasserted but the \bar{W} line, being LOW causes it to be asserted again in anticipation of a new data word. On the rising edge of \bar{W} , the new word is loaded in the FIFO. The \bar{W}

line must be toggled when FF is not asserted to write new data in the FIFO and to increment the write pointer.

For additional information refer to Tech Note 8: "Operating FIFOs on Full and Empty Boundary Conditions" and Tech Note 6: "Designing with FIFOs".

TRUTH TABLES

TABLE I—RESET AND RETRANSMIT

Single Device Configuration/Width Expansion Mode

Mode	Inputs			Internal Status		Outputs			
	\bar{RS}	\bar{RT}	\bar{XI}	Read Pointer	Write Pointer	EF	FF	HF	\bar{AEF}
Reset	0	X	0	Location Zero	Location Zero	0	1	1	0
Retransmit	1	0	0	Location Zero	Unchanged	X	X	X	X
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	X	X	X	X

NOTE:

1. Pointer will increment if flag is HIGH.

2677 tbl 11

TABLE II—RESET AND FIRST LOAD TRUTH TABLE

Depth Expansion/Compound Expansion Mode

Mode	Inputs			Internal Status		Outputs	
	\bar{RS}	\bar{FL}	\bar{XI}	Read Pointer	Write Pointer	EF	FF
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	X	(1)	X	X	X	X

NOTE:

1. \bar{XI} is connected to \bar{XO} of previous device. See Figure 15. \bar{RS} = Reset Input \bar{FL}/\bar{RT} = First Load/Retransmit, \bar{EF} = Empty Flag Output, \bar{FF} = Flag Full Output, \bar{XI} = Expansion Input, \bar{HF} = Half-Full Flag Output, \bar{AEF} = Almost Empty/Almost Full Flag.

2677 tbl 12




Figure 15. Block Diagram of 3K/6K/12K x 9 FIFO Memory (Depth Expansion)

NOTE:

1. IDT only guarantees depth expansion with identical IDT part numbers and speed.

2677 drw 18




Figure 16. Compound FIFO Expansion

NOTES:

1. For depth expansion block see section of Depth Expansion and Figure 15.
2. For Flag detection see section on Width Expansion and Figure 14.




Figure 17. Bidirectional FIFO Mode




Figure 18. Read Data Flow-Through Mode

NOTE:

1. Assume OE is asserted LOW.

5




Figure 19. Write Data Flow-Through Mode

NOTE:

1. Assume \bar{OE} is asserted LOW.

ORDERING INFORMATION

IDT	XXXXX	X	X	X	X	
Device Type	Power	Speed	Package	Process/ Temperature Range		
					Blank	Commercial (0°C to +70°C)
					B	Military (-55°C to +125°C) Compliant to MIL-STD-883, Class B
					D	CERDIP
					J	Plastic Leaded Chip Carrier
					25	72021-Com'l. Only
					30	72021-Mil. Only
					35	72021/031/041-Com'l. Only
					40	72021/031/041-Mil. Only
					50	72021/031/041-Com'l & Mil.
					L	Low Power
					72021	1024 x 9-Bit FIFO
					72031	2048 x 9-Bit FIFO
					72041	4096 x 9-Bit FIFO

} Access Time (t_A)
Speed in Nanoseconds



Integrated Device Technology, Inc.

CMOS PARALLEL FIFO 64 x 4-BIT AND 64 x 5-BIT

IDT72401
IDT72402
IDT72403
IDT72404

FEATURES:

- First-In/First-Out Dual-Port memory
- 64 x 4 organization (IDT72401/03)
- 64 x 5 organization (IDT72402/04)
- IDT72401/02 pin and functionally compatible with MMI67401/02
- RAM-based FIFO with low fall-through time
- Low-power consumption
 - Active: 175mW (typ.)
- Maximum shift rate — 45MHz
- High data output drive capability
- Asynchronous and simultaneous read and write
- Fully expandable by bit width
- Fully expandable by word depth
- IDT72403/04 have Output Enable pin to enable output data
- High-speed data communications applications
- High-performance CMOS technology
- Available in CERDIP, plastic DIP and SOIC
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing #5962-86846 and 5962-89523 is listed on this function.

DESCRIPTION:

The IDT72401 and IDT72403 are asynchronous high-performance First-In/First-Out memories organized 64 words by 4 bits. The IDT72402 and IDT72404 are asynchronous high-performance First-In/First-Out memories organized as 64 words by 5 bits. The IDT72403 and IDT72404 also have an

Output Enable (\overline{OE}) pin. The FIFOs accept 4-bit or 5-bit data at the data input (D₀-D₃, 4). The stored data stack up on a first-in/first-out basis.

A Shift Out (SO) signal causes the data at the next to last word to be shifted to the output while all other data shifts down one location in the stack. The Input Ready (IR) signal acts like a flag to indicate when the input is ready for new data (IR = HIGH) or to signal when the FIFO is full (IR = LOW). The Input Ready signal can also be used to cascade multiple devices together. The Output Ready (OR) signal is a flag to indicate that the output remains valid data (OR = HIGH) or to indicate that the FIFO is empty (OR = LOW). The Output Ready can also be used to cascade multiple devices together.


Width expansion is accomplished by logically ANDing the Input Ready (IR) and Output Ready (OR) signals to form composite signals.

Depth expansion is accomplished by tying the data inputs of one device to the data outputs of the previous device. The Input Ready pin of the receiving device is connected to the Shift Out pin of the sending device and the Output Ready pin of the sending device is connected to the Shift In pin of the receiving device.

Reading and writing operations are completely asynchronous allowing the FIFO to be used as a buffer between two digital machines of widely varying operating frequencies. The 45MHz speed makes these FIFOs ideal for high-speed communication and controller applications.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM



2747 drw 01




The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FAST is a trademark of National Semiconductor, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

5

PIN CONFIGURATIONS



NOTES:

- Pin 1: NC - No Connection IDT72401, OE - IDT72403
- Pin 1: NC - No Connection IDT72402, OE - IDT72404

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temp.	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temp.	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Mil. Supply Voltage	4.5	5.0	5.5	V
Vcc	Com'l. Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.0	—	—	V
VIL ⁽¹⁾	Input High Voltage	—	—	0.8	V

NOTE:

- 1.5V undershoots are allowed for 10ns once per cycle.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	pF
COU	Output Capacitance	VOUT = 0V	7	pF

NOTE:

- This parameter is sampled and not 100% tested.

DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5.0V ± 10%, TA = 0°C to +70°C; Military: Vcc = 5.0V ± 10%, TA = -55°C to +125°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
VIC ⁽¹⁾	Input Clamp Voltage		—	—	—
VIL	Low-Level Input Current	Vcc = Max., GND ≤ VI ≤ Vcc	-10	—	μA
VIH	High-Level Input Current	Vcc = Max., GND ≤ VI ≤ Vcc	—	10	μA
VOL	Low-Level Output Current	Vcc = Min., IOL = 8mA	—	0.4	V
VOH	High-Level Output Current	Vcc = Min., IOH = -4mA	2.4	—	V
Ios ⁽²⁾	Output Short-Circuit Current	Vcc = Max., Vo = GND	-20	-90	mA
IHZ	Off-State Output Current	Vcc = Max., Vo = 2.4V	—	20	μA
ILZ	(IDT72403 and IDT72404)	Vcc = Max., Vo = 0.4V	-20	—	μA
Icc ^(3,4)	Supply Current	Vcc = Max., f = 10MHz	Com'l. Military	35 45	mA

NOTES:

- FIFO is able to withstand a -1.5V undershoot for less than 10ns.
- Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Guaranteed but not tested.
- Icc measurements are made with outputs open. OE is HIGH for IDT72403/72404.
- For frequencies greater than 10MHz, Icc = 35mA + (1.5mA x [f - 10MHz]) commercial, and Icc = 45mA + (1.5mA x [f - 10MHz]) military.

OPERATING CONDITIONS

(Commercial: $V_{CC} = 5.0V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$; Military: $V_{CC} = 5.0V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$)

Symbol	Parameters	Figure	Commercial		Military and Commercial								Unit
			Min.	Max.	IDT72401L35		IDT72401L25		IDT72401L15		IDT72401L10		
					IDT72402L45	IDT72402L35	IDT72402L25	IDT72402L15	IDT72402L10	IDT72403L45	IDT72403L35	IDT72403L25	
tsIH ⁽¹⁾	Shift in HIGH Time	2	9	—	9	—	11	—	11	—	11	—	ns
tsIL	Shift in LOW Time	2	11	—	17	—	24	—	25	—	30	—	ns
tDS	Input Data Set-up	2	0	—	0	—	0	—	0	—	0	—	ns
tDH	Input Data Hold Time	2	13	—	15	—	20	—	30	—	40	—	ns
tSOH ⁽¹⁾	Shift Out HIGH Time	5	9	—	9	—	11	—	11	—	11	—	ns
tSOL	Shift Out LOW Time	5	11	—	17	—	24	—	25	—	25	—	ns
tMRW	Master Reset Pulse	8	20	—	25	—	25	—	25	—	30	—	ns
tMRS	Master Reset Pulse to SI	8	10	—	10	—	10	—	25	—	35	—	ns
tsIR	Data Set-up to IR	4	3	—	3	—	5	—	5	—	5	—	ns
tHIR	Data Hold from IR	4	13	—	15	—	20	—	30	—	30	—	ns
tsOR ⁽⁴⁾	Data Set-up to OR HIGH	7	0	—	0	—	0	—	0	—	0	—	ns

2747 tbl 05

AC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{CC} = 5.0V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$; Military: $V_{CC} = 5.0V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$)

Symbol	Parameters	Figure	Commercial		Military and Commercial								Unit
			Min.	Max.	IDT72401L35		IDT72401L25		IDT72401L15		IDT72401L10		
					IDT72401L45	IDT72402L35	IDT72402L25	IDT72402L15	IDT72402L10	IDT72403L45	IDT72403L35	IDT72403L25	
tIN	Shift In Rate	2	—	45	—	35	—	25	—	15	—	10	MHz
tIRL ⁽¹⁾	Shift In to Input Ready LOW	2	—	18	—	18	—	21	—	35	—	40	ns
tIRH ⁽¹⁾	Shift In to Input Ready HIGH	2	—	18	—	20	—	28	—	40	—	45	ns
tOUT	Shift Out Rate	5	—	45	—	35	—	25	—	15	—	10	MHz
toRL ⁽¹⁾	Shift Out to Output Ready LOW	5	—	18	—	18	—	19	—	35	—	40	ns
toRH ⁽¹⁾	Shift Out to Output Ready HIGH	5	—	19	—	20	—	34	—	40	—	55	ns
tODH	Output Data Hold (Previous Word)	5	5	—	5	—	5	—	5	—	5	—	ns
tODS	Output Data Shift (Next Word)	5	—	19	—	20	—	34	—	40	—	55	ns
tPT	Data Throughput or "Fall-Through"	4, 7	—	30	—	34	—	40	—	65	—	65	ns
tMRQL	Master Reset to OR LOW	8	—	25	—	28	—	35	—	35	—	40	ns
tMIRH	Master Reset to IR HIGH	8	—	25	—	28	—	35	—	35	—	40	ns
tMRQ	Master Reset to Data Output LOW	8	—	20	—	20	—	25	—	35	—	40	ns
toOE ⁽³⁾	Output Valid from \overline{OE} LOW	9	—	12	—	15	—	20	—	30	—	35	ns
tH2OE ^(3,4)	Output High-Z from \overline{OE} HIGH	9	—	12	—	12	—	15	—	25	—	30	ns
tFPH ^(2,4)	Input Ready Pulse HIGH	4	9	—	9	—	11	—	11	—	11	—	ns
toPH ^(2,4)	Output Ready Pulse HIGH	7	9	—	9	—	11	—	11	—	11	—	ns

NOTES:

2747 tbl 06

1. Since the FIFO is a very high-speed device, care must be exercised in the design of the hardware and timing utilized within the design. Device grounding and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. A monolithic ceramic capacitor of 0.1 μ F directly between V_{CC} and GND with very short lead length is recommended.
2. This parameter applies to FIFOs communicating with each other in a cascaded mode. IDT FIFOs are guaranteed to cascade with other IDT FIFOs of like speed grades.
3. IDT72403 and IDT72404 only.
4. Guaranteed by design but not currently tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2747 tbl 07





Figure 1. AC Test Load

*Including scope and jig

SIGNAL DESCRIPTIONS

INPUTS:

DATA INPUT (D0-3, 4)

Data input lines. The IDT72401 and IDT72403 have a 4-bit data input. The IDT72402 and IDT72404 have a 5-bit data input.

CONTROLS:

SHIFT IN (SI)

Shift In controls the input of the data into the FIFO. When SI is HIGH, data can be written to the FIFO via the D0-3, 4 lines.

SHIFT OUT (SO)

Shift Out controls the output of data of the FIFO. When SO is HIGH, data can be read from the FIFO via the Data Output (Q0-3, 4) lines.

MASTER RESET (\overline{MR})

Master Reset clears the FIFO of any data stored within. Upon power up, the FIFO should be cleared with a Master Reset. Master Reset is active LOW.

INPUT READY (IR)

When Input Ready is HIGH, the FIFO is ready for new input data to be written to it. When IR is LOW the FIFO is unavailable for new input data. Input Ready is also used to cascade many FIFOs together, as shown in Figures 10 and 11 in the Applications section.

OUTPUT READY (OR)

When Output Ready is HIGH, the output (Q0-3, 4) contains valid data. When OR is LOW, the FIFO is unavailable for new output data. Output Ready is also used to cascade many FIFOs together, as shown in Figures 10 and 11.

OUTPUT ENABLE (\overline{OE}) (IDT72403 AND IDT72404 ONLY)

Output enable is used to read FIFO data onto a bus. Output Enable is active LOW.

OUTPUTS:

DATA OUTPUT (Q0-3, 4)

Data Output lines. The IDT72401 and IDT72403 have a 4-bit data output. The IDT72402 and IDT72404 have a 5-bit data output.

FUNCTIONAL DESCRIPTION

These 64 x 4 and 64 x 5 FIFOs are designed using a dual port RAM architecture as opposed to the traditional shift register approach. This FIFO architecture has a write pointer, a read pointer and control logic, which allow simultaneous read and write operations. The write pointer is incremented by the falling edge of the Shift In (SI) control; the read pointer is incremented by the falling edge of the Shift Out (SO). The Input Ready (IR) signals when the FIFO has an available memory location; Output Ready (OR) signals when there is valid data on the output. Output Enable (\overline{OE}) provides the capability of three-stating the FIFO outputs.

FIFO Reset

The FIFO must be reset upon power up using the Master Reset (\overline{MR}) signal. This causes the FIFO to enter an empty state, signified by Output Ready (OR) being LOW and Input Ready (IR) being HIGH. In this state, the data outputs (Q0-3, 4) will be LOW.

Data Input

Data is shifted in on the LOW-to-HIGH transition of Shift In (SI). This loads input data into the first word location of the FIFO and causes Input Ready to go LOW. On the HIGH-to-LOW transition of Shift In, the write pointer is moved to the next word position and Input Ready (IR) goes HIGH, indicating the readiness to accept new data. If the FIFO is full, Input Ready will remain LOW until a word of data is shifted out.

Data Output

Data is shifted out on the HIGH-to-LOW transition of Shift Out (SO). This causes the internal read pointer to be advanced to the next word location. If data is present, valid data will appear on the outputs and Output Ready (OR) will go HIGH. If data is not present, Output Ready will stay LOW indicating the FIFO is empty. The last valid word read from the FIFO will remain at the FIFOs output when it is empty. When the FIFO is not empty, Output Ready (OR) goes LOW on the LOW-to-HIGH transition of Shift Out. Previous data remains on the output until the HIGH-to-LOW transition of Shift Out (SO).

Fall-Through Mode

The FIFO operates in a fall-through mode when data gets shifted into an empty FIFO. After a fall-through delay the data propagates to the output. When the data reaches the output, the Output Ready (OR) goes HIGH. Fall-through mode also occurs when the FIFO is completely full. When data is shifted out of the full FIFO, a location is available for new data. After a fall-through delay, the Input Ready goes HIGH. If Shift In is HIGH, the new data can be written to the FIFO.

Since these FIFOs are based on an internal dual-port RAM architecture with separate read and write pointers, the fall-through time (tPT) is one cycle long. A word may be written into the FIFO on a clock cycle and can be accessed on the next clock cycle.

TIMING DIAGRAMS





Figure 2. Input Timing




NOTES:

1. Input Ready HIGH indicates space is available and a Shift In pulse may be applied.
2. Input Data is loaded into the first word.
3. Input Ready goes LOW indicating the first word is full.
4. The write pointer is incremented.
5. The FIFO is ready for the next word.
6. If the FIFO is full then the Input Ready remains LOW.
7. Shift In pulses applied while Input Ready is LOW will be ignored (see Figure 4).

Figure 3. The Mechanism of Shifting Data Into the FIFO


TIMING DIAGRAMS (Continued)



- NOTES:**
1. FIFO is initially full.
 2. Shift Out pulse is applied.
 3. Shift In is held HIGH.
 4. As soon as Input Ready becomes HIGH the Input Data is loaded into the FIFO.
 5. The write pointer is incremented. Shift In should not go LOW until (tPT + tIPH).

2747 drw 09


Figure 4. Data is Shifted In Whenever Shift In and Input Ready are Both HIGH



- NOTES:**
1. This data is loaded consecutively A, B, C.
 2. Data is shifted out when Shift Out makes a HIGH to LOW transition.

2747 drw 10

Figure 5. Output Timing




- NOTES:**
1. Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
 2. Shift Out goes HIGH causing the next step.
 3. Output Ready goes LOW.
 4. The read pointer is incremented.
 5. Output Ready goes HIGH indicating that new data (B) is now available at the FIFO outputs.
 6. If the FIFO has only one word loaded (A DATA) then Output Ready stays LOW and the A DATA remains unchanged at the outputs.
 7. Shift Out pulses applied when Output Ready is LOW will be ignored.

2747 drw 11

Figure 6. The Mechanism of Shifting Data Out of the FIFO


TIMING DIAGRAMS (Continued)



2747 drw 12

NOTE:
 1. FIFO initially empty.


Figure 7. tPT and tOPH Specification



2747 drw 13

NOTE:
 1. Worst case, FIFO initially full..

Figure 8. Master Reset Timing




2747 drw 14

NOTE:
 1. High-Z transitions are referenced to the steady-state VoH -500mV and VoL +500mV levels on the output. tHZOE is tested with 5pF load capacitance instead of 30pF as shown in Figure 1.

Figure 9. Output Enable Timing, IDT72403 and IDT72404 Only

5

APPLICATIONS




2747 drw 15

NOTE:

1. FIFOs can be easily cascaded to any desired path. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.

Figure 10. 128 x 4 Depth Expansion




2747 drw 16

NOTES:

1. When the memory is empty, the last word will remain on the outputs until the Master Reset is strobed or a new data word falls through to the output. However, OR will remain LOW, indicating data at the output is not valid.
2. When the output data changes as a result of a pulse on SO, the OR signal always goes LOW before there is any change in output data and stays LOW until the new data has appeared on the outputs. Anytime OR is HIGH, there is valid stable data on the outputs.
3. If SO is held HIGH while the memory is empty and a word is written into the input, that word will appear at the output after a fall-through time. OR will go HIGH for one internal cycle (at least two) and then go back LOW again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until SO has been brought LOW.
4. When the Master Reset is brought Low, the outputs are cleared to LOW, IR goes HIGH and OR goes LOW. If SI is HIGH when the Master Reset goes HIGH, the data on the inputs will be written into the memory and IR will return to the LOW state until SI is brought LOW. If SI is LOW when the Master Reset is ended, IR will go HIGH, but the data in the inputs will not enter the memory until SI goes HIGH.
5. FIFOs are expandable on depth and width. However, in forming wider words, two external gates are required to generate composite Input and Output Ready flags. This is due to the variation of delays of the FIFOs.

Figure 11. 192 x 12 Depth and Width Expansion

ORDERING INFORMATION



2747 drw 17



Integrated Device Technology, Inc.

CMOS PARALLEL 64 x 5-BIT FIFO WITH FLAGS

IDT72413

FEATURES:

- First-In/First-Out Dual-Port memory—45MHz
- 64 x 5 organization
- Low-power consumption
— Active: 200mW (typical)
- RAM-based internal structure allows for fast fall-through time
- Asynchronous and simultaneous read and write
- Expandable by bit width
- Cascadable by word depth
- Half-Full and Almost-Full/Empty status flags
- IDT72413 is pin and functionally compatible with the MMI67413
- High-speed data communications applications
- Bidirectional and rate buffer applications
- High-performance CMOS technology
- Available in plastic DIP, Cerdip and SOIC
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT72413 is a 64 x 5, high-speed First-In/First-Out (FIFO) that loads and empties data on a first-in-first-out basis. It is expandable in bit width. All speed versions are cascadable in depth.


The FIFO has a Half-Full Flag, which signals when it has 32 or more words in memory. The Almost-Full/Empty Flag is active when there are 56 or more words in memory or when there are 8 or less words in memory.

The IDT72413 is pin and functionally compatible to the MMI67413. It operates at a shift rate of 45MHz. This makes it ideal for use in high-speed data buffering applications. The IDT72413 can be used as a rate buffer, between two digital systems of varying data rates, in high-speed tape drivers, hard disk controllers, data communications controllers and graphics controllers.

The IDT72413 is fabricated using IDT's high-performance CMOS process. This process maintains the speed and high output drive capability of TTL circuits in low-power CMOS.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FAST is a trademark of National Semiconductor, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

PIN CONFIGURATION



**DIP/SOIC
TOP VIEW**

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	5	pF
COUT	Output Capacitance	VOUT = 0V	7	pF

NOTE:

1. This parameter is sampled and not 100% tested.
2. Characterized values, not currently listed.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Military Supply Voltage	4.5	5.0	5.5	V
Vcc	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.0	—	—	V
VIL ⁽¹⁾	Input Low Voltage	—	—	0.8	V

NOTE:

1. 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{CC} = 5.0V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$; Military: $V_{CC} = 5.0V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit				
$V_{IC}^{(1)}$	Input Clamp Voltage		—	—					
I_{IL}	Low-Level Input Current	$V_{CC} = \text{Max.}, GND \leq V_I \leq V_{CC}$	-10	—	μA				
I_{IH}	High-Level Input Current	$V_{CC} = \text{Max.}, GND \leq V_I \leq V_{CC}$	—	10	μA				
V_{OL}	Low-Level Output Current	$V_{CC} = \text{Min.}$	$I_{OL} (Q_0-4)$	Mil.	12mA	—	0.4	V	
				Com'l.	24mA				
			$I_{OL} (IR, OR)^{(2)}$		8mA				
			$I_{OL} (HF, AF/E)$		8mA				
V_{OH}	High-Level Output Current	$V_{CC} = \text{Min.}$	$I_{OH} (Q_0-4)$		-4mA	2.4	—	V	
			$I_{OH} (IR, OR)$		-4mA				
			$I_{OH} (HF, AF/E)$		-4mA				
$I_{OS}^{(3)}$	Output Short-Circuit Current	$V_{CC} = \text{Max.}, V_O = 0V$	-20	-90	mA				
I_{HZ}	Off-State Output Current	$V_{CC} = \text{Max.}, V_O = 2.4V$	—	20	μA				
I_{LZ}		$V_{CC} = \text{Max.}, V_O = 0.4V$	-20	—					
$I_{CC}^{(4)}$	Supply Current	$V_{CC} = \text{Max.}, \overline{OE} = \text{HIGH}$ Inputs LOW, $f = 25\text{MHz}$	Mil.	—	70	mA			
			Com'l.	—	60				

NOTES:

2748 tbl 04

- FIFO is able to withstand a -1.5V undershoot for less than 10ns.
- Care should be taken to minimize as much as possible the DC and capacitive load on IR and OR when operating at frequencies above 25MHz.
- Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second. Guaranteed by design, but not currently tested.
- For frequencies greater than 25MHz, $I_{CC} = 60\text{mA} + (1.5\text{mA} \times [f - 25\text{MHz}])$ commercial and $I_{CC} = 70\text{mA} + (1.5\text{mA} \times [f - 25\text{MHz}])$ military.

OPERATING CONDITIONS

(Commercial: $V_{CC} = 5.0V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$; Military: $V_{CC} = 5.0V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$)

Symbol	Parameters	Figure	Military		Military & Commercial		Commercial		Unit
			IDT72413L45		IDT72413L35		IDT72413L25		
			Min.	Max.	Min.	Max.	Min.	Max.	
$t_{SIH}^{(1)}$	Shift in HIGH Time	2	9	—	9	—	16	—	ns
$t_{SIL}^{(1)}$	Shift in LOW Time	2	11	—	17	—	20	—	ns
t_{IDS}	Input Data Set-up	2	0	—	0	—	0	—	ns
t_{IDH}	Input Data Hold Time	2	13	—	15	—	25	—	ns
$t_{SOH}^{(1)}$	Shift Out HIGH Time	5	9	—	9	—	16	—	ns
t_{SOL}	Shift Out LOW Time	5	11	—	17	—	20	—	ns
t_{MRW}	Master Reset Pulse	8	20	—	30	—	35	—	ns
$t_{MRS}^{(3)}$	Master Reset Pulse to SI	8	20	—	35	—	35	—	ns

NOTE:

2748 tbl 05

- Since the FIFO is a very high-speed device, care must be exercised in the design of the hardware and timing utilized within the design. Device grounding and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. A monolithic ceramic capacitor of 0.1 μF directly between VCC and GND with very short lead length is recommended.

AC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{CC} = 5.0V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$; Military: $V_{CC} = 5.0V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$)

Symbol	Parameters	Figure	Military		Military & Commercial				Unit
			IDT72413L45		IDT72413L35		IDT72413L25		
			Min.	Max.	Min.	Max.	Min.	Max.	
t _{IN}	Shift In Rate	2	—	45	—	35	—	25	MHz
t _{IRL} ⁽¹⁾	Shift In ↑ to Input Ready LOW	2	—	18	—	18	—	28	ns
t _{IRH} ⁽¹⁾	Shift In ↓ to Input Ready HIGH	2	—	18	—	20	—	25	ns
f _{OUT}	Shift Out Rate	5	—	45	—	35	—	25	MHz
t _{ORL} ⁽¹⁾	Shift Out ↓ to Output Ready LOW	5	—	18	—	18	—	28	ns
t _{ORH} ⁽¹⁾	Shift Out ↓ to Output Ready HIGH	5	—	19	—	20	—	25	ns
t _{ODH} ⁽¹⁾	Output Data Hold Previous Word	5	5	—	5	—	5	—	ns
t _{ODS}	Output Data Shift Next Word	5	—	19	—	20	—	20	ns
t _{PT}	Data Throughput or "Fall-Through"	4, 7	—	25	—	28	—	40	ns
t _{MRORL}	Master Reset ↓ to Output Ready LOW	8	—	25	—	28	—	30	ns
t _{MRIH} ⁽³⁾	Master Reset ↑ to Input Ready HIGH	8	—	25	—	28	—	30	ns
t _{MRI} ⁽²⁾	Master Reset ↓ to Input Ready LOW	8	—	25	—	28	—	30	ns
t _{MRQ}	Master Reset ↓ to Outputs LOW	8	—	20	—	25	—	35	ns
t _{MRF}	Master Reset ↓ to Half-Full Flag	8	—	25	—	28	—	40	ns
t _{MRAFE}	Master Reset ↓ to AF/E Flag	8	—	25	—	28	—	40	ns
t _{IPH} ⁽³⁾	Input Ready Pulse HIGH	4	5	—	5	—	5	—	ns
t _{OPH} ⁽³⁾	Output Ready Pulse HIGH	7	5	—	5	—	5	—	ns
t _{ORD} ⁽³⁾	Output Ready ↑ HIGH to Valid Data	5	—	5	—	5	—	7	ns
t _{AEH}	Shift Out ↑ to AF/E HIGH	9	—	28	—	28	—	40	ns
t _{AEL}	Shift In ↑ to AF/E	9	—	28	—	28	—	40	ns
t _{AFL}	Shift Out ↑ to AF/E LOW	10	—	28	—	28	—	40	ns
t _{AFH}	Shift In ↑ to AF/E HIGH	10	—	28	—	28	—	40	ns
t _{HFH}	Shift In ↑ to HF HIGH	11	—	28	—	28	—	40	ns
t _{HF} ⁽³⁾	Shift Out ↑ to HF LOW	11	—	28	—	28	—	40	ns
t _{PHZ} ⁽³⁾	Output Disable Delay	12	—	12	—	12	—	15	ns
t _{PLZ} ⁽³⁾		12	—	12	—	12	—	15	
t _{PLZ} ⁽³⁾	Output Enable Delay	12	—	15	—	15	—	20	ns
t _{PHZ} ⁽³⁾		12	—	15	—	15	—	20	

- NOTES:** 2748 tbl 06
1. Since the FIFO is a very high-speed device, care must be taken in the design of the hardware and the timing utilized within the design. Device grounding and decoupling are crucial to correct operation as the FIFO will respond to very small glitches due to long reflective lines, high capacitances and/or poor supply decoupling and grounding. A monolithic ceramic capacitor of 0.1μF directly between VCC and GND with very short lead length is recommended.
 2. If the FIFO is full, (IR = HIGH), MR ↓ forces IR to go LOW, and MR ↑ causes IR to go HIGH.
 3. Guaranteed by design but not currently tested.




AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1


2748 tbl 07

STANDARD TEST LOAD



or equivalent circuit

DESIGN TEST LOAD



2748 drw 03

*Including scope and jig

RESISTOR VALUES FOR STANDARD TEST LOAD

I _{OL}	R1	R2
24mA	200Ω	300Ω
12mA	390Ω	760Ω
8mA	600Ω	1200Ω

2748 tbl 08

Figure 1. Output Load

FUNCTIONAL DESCRIPTION:

The IDT72413, 65 x 5 FIFO is designed using a dual-port RAM architecture as opposed to the traditional shift register approach. This FIFO architecture has a write pointer, a read pointer and control logic, which allow simultaneous read and write operations. The write pointer is incremented by the falling edge of the Shift In (SI) control; the read pointer is incremented by the falling edge of the Shift Out (SO). The Input Ready (IR) signals when the FIFO has an available memory location; Output Ready (OR) signals when there is valid data on the output. Output Enable (OE) provides the capability of three-stating the FIFO outputs.

FIFO RESET

The FIFO must be reset upon power up using the Master Reset (\overline{MR}) signal. This causes the FIFO to enter an empty state signified by Output Ready (OR) being LOW and Input Ready (IR) being HIGH. In this state, the data outputs (Q0-4) will be LOW.

DATA INPUT

Data is shifted in on the LOW-to-HIGH transition of Shift In (SI). This loads input data into the first word location of the FIFO and causes the Input Ready to go LOW. On the HIGH-to-LOW transition of Shift In, the write pointer is moved to the next word position and Input Ready (IR) goes HIGH indicating the readiness to accept new data. If the FIFO is full, Input Ready will remain LOW until a word of data is shifted out.

DATA OUTPUT

Data is shifted out on the HIGH-to-LOW transition of Shift Out (SO). This causes the internal read pointer to be advanced to the next word location. If data is present, valid data will appear on the outputs and Output Ready (OR) will go HIGH. If data is not present, Output Ready will stay LOW indicating the FIFO is empty. The last valid word read from the FIFO will remain at the FIFOs output when it is empty. When the FIFO is not empty Output Ready (OR) goes LOW on the LOW-to-HIGH transition of Shift Out.

FALL-THROUGH MODE

The FIFO operates in a Fall-Through Mode when data gets shifted into an empty FIFO. After the fall-through delay the data propagates to the output. When the data reaches the output, the Output Ready (OR) goes HIGH.

A Fall-Through Mode also occurs when the FIFO is completely full. When data is shifted out of the full FIFO a location is available for new data. After a fall-through delay, the Input Ready goes HIGH. If Shift In is HIGH, the new data can be written to the FIFO. The fall-through delay of a RAM-based FIFO (one clock cycle) is far less than the delay of a Shift register-based FIFO.

SIGNAL DESCRIPTIONS:

INPUTS:

DATA INPUT (D0-4)

Data input lines. The IDT72413 has a 5-bit data input.

CONTROLS:

SHIFT IN (SI)

Shift In controls the input of the data into the FIFO. When SI is HIGH, data can be written to the FIFO via the D0-4 lines. The data has to meet set-up and hold time requirements with respect to the rising edge of SI.

SHIFT OUT (SO)

Shift Out controls the outputs data from the FIFO.

MASTER RESET (\overline{MR})

Master Reset clears the FIFO of any data stored within. Upon power up, the FIFO should be cleared with a Master Reset. Master Reset is active LOW.

HALF-FULL FLAG (HF)

Half-Full Flag signals when the FIFO has 32 or more words in it.

INPUT READY (IR)

When Input Ready is HIGH, the FIFO is ready for new input data to be written to it. When IR is LOW, the FIFO is unavailable for new input data. Input Ready is also used to cascade many FIFOs together, as shown in Figure 13 in the Applications section.

OUTPUT READY (OR)

When Output Ready is HIGH, the output (Q0-4) contains valid data. When OR is LOW, the FIFO is unavailable for new output data. Output Ready is also used to cascade many FIFOs together, as shown in Figure 13 in the Applications section.

OUTPUT ENABLE (\overline{OE})

Output Enable is used to enable the FIFO outputs onto a bus. Output Enable is active LOW.

ALMOST-FULL/EMPTY FLAG (AFE)

Almost-Full/Empty Flag signals when the FIFO is 7/8 full (56 or more words) or 1/8 from empty (8 or less words).

OUTPUTS:

DATA OUTPUT (Q0-4)

Data output lines, three-state. The IDT72413 has a 5-bit output.

TIMING DIAGRAMS





Figure 2. Input Timing

2748 drw 04

TIMING DIAGRAMS (Continued)




2748 drw 05

NOTES:

1. Input Ready HIGH indicates space is available and a Shift In pulse may be applied.
2. Input Data is loaded into the FIFO.
3. Input Ready goes LOW indicating the FIFO is unavailable for new data.
4. The write pointer is incremented.
5. The FIFO is ready for the next word.
6. If the FIFO is full, then the Input Ready remains LOW.
7. Shift In pulses applied while Input Ready is LOW will be ignored (see Figure 4).

Figure 3. The Mechanism of Shifting Data Into the FIFO




2748 drw 06

NOTES:

1. FIFO is initially full.
2. Shift Out pulse is applied.
3. Shift In is held HIGH.
4. As soon as Input Ready becomes HIGH the Input Data is loaded into the FIFO.
5. The write pointer is incremented. Shift In should not go LOW until $(t_{PT} + t_{IPH})$.


Figure 4. Data Is Shifted In Whenever Shift In and Input Ready are Both HIGH

TIMING DIAGRAMS (Continued)



- NOTES:**
1. This data is loaded consecutively A, B, C.
 2. Output data changes on the falling edge of SO after a valid Shift Out sequence, i.e., OR and SO are both high together.

Figure 5. Output Timing




- NOTES:**
1. Output Ready HIGH indicates that data is available and a Shift Out pulse may be applied.
 2. Shift Out goes HIGH causing the next step.
 3. Output Ready goes LOW.
 4. Read pointer is incremented.
 5. Output Ready goes HIGH indicating that new data (B) will be available at the FIFO outputs after t_{ORD} ns.
 6. If the FIFO has only one word loaded (A DATA), Output Ready stays LOW and the A-DATA remains unchanged at the outputs.
 7. Shift Out pulses applied when Output Ready is LOW will be ignored.

Figure 6. The Mechanism of Shifting Data Out of the FIFO

5


TIMING DIAGRAMS (Continued)



2748 drw 09

NOTE:
 1. FIFO initially empty.

Figure 7. t_{PT} and t_{OPH} Specification




2748 drw 10

NOTE:
 1. FIFO is partially full.

Figure 8. Master Reset Timing


TIMING DIAGRAMS (Continued)



NOTE:
1. FIFO contains 9 words (one more than Almost-Empty).

2748 drw 11


Figure 9. tAEH and tAEL Specifications



NOTE:
1. FIFO contains 55 words (one short of Almost-Full).

2748 drw 12


Figure 10. tAFH and tAFL Specifications



NOTE:
1. FIFO contains 31 words (one short of Half-Full).

2748 drw 13

Figure 11. tHFL and tHFH Specifications




NOTES:
1. Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control.
2. Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.

2748 drw 14

Figure 12. Enable and Disable

APPLICATIONS




2748 drw 15

NOTE:

1. FIFOs are expandable in width. However, in forming wider words two external gates are required to generate composite Input and Output Ready flags. This requirement is due to the different fall-through times of the FIFOs.

Figure 13. 64 x 15 FIFO with IDT72413




2748 drw 16

NOTE:

1. Cascading the FIFOs in word width is done by ANDING the IR and OR as shown in Figure 13.

Figure 14. Application for IDT72413 for Two Asynchronous Systems




2748 drw 17

NOTE:

1. FIFOs can be easily cascaded to any desired depth. The handshaking and associated timing between the FIFOs are handled by the inherent timing of the devices.

Figure 15. 128 x 5 Depth Expansion

ORDERING INFORMATION



2748 drw 18



Integrated Device Technology, Inc.

CMOS PARALLEL-SERIAL FIFO 2048 x 9, 4096 x 9

IDT72103
IDT72104

FEATURES:

- 35ns parallel port access time, 45ns cycle time
- 50MHz serial input/output frequency
- Serial-to-parallel, parallel-to-serial, serial-to-serial, and parallel-to-parallel operations
- Expandable in both depth and width with no external components
- Flexishift™ — Sets programmable serial word width from 4 bits to any width with no external components
- Multiple flags: Full, Almost-Full (Full-1/8), Full-Minus-One, Empty, Almost-Empty (Empty + 1/8), Empty-Plus One, and Half-Full
- Asynchronous and simultaneous read or write operations
- Dual-Port, zero fall-through time architecture
- Retransmit capability in single-device mode
- Packaged in 40-pin ceramic and plastic DIP, 44-pin PLCC
- Military product compliant to MIL-STD-883, Class B

APPLICATIONS:


- High-speed data acquisition systems
- Local area network (LAN) buffer
- High-speed modem data buffer
- Remote telemetry data buffer
- FAX raster video data buffer
- Laser printer engine data buffer
- High-speed parallel bus-to-bus communications
- Magnetic media controllers
- Serial link buffer

DESCRIPTION:

The IDT72103/72104 are high-speed Parallel-Serial FIFOs to be used with high-performance systems for functions such as serial communications, laser printer engine control and local area networks.

A serial input, a serial output and two 9-bit parallel ports make four modes of data transfer possible: serial-to-parallel, parallel-to-serial, serial-to-serial, and parallel-to-parallel. The IDT72103/72104 are expandable in both depth and width for all of these operational configurations.

FUNCTIONAL BLOCK DIAGRAM



2753 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

©1993 Integrated Device Technology, Inc.

DESCRIPTION (CONTINUED)


The IDT72103/72104 may be configured to handle serial word widths of four or greater using IDT's unique Flexishift feature. Flexishift allows serial width and depth expansion without external components. For example, you may configure a 4K x 24 FIFO using three IDT72104s in a serial width expansion configuration.

Seven flags are provided to signal memory status of the FIFO. The flags are FF (Full), \overline{AF} (7/8 full), $\overline{FF-1}$ (Full-minus-one), EF (Empty), AE (1/8 full), $\overline{EF+1}$ (Empty-plus-one), and \overline{HF} (Half-full).

Read (\overline{R}) and Write (\overline{W}) control pins are provided for asynchronous and simultaneous operations. An output enable (\overline{OE}) control pin is available on the parallel output port for high-impedance control. The depth expansion control pins \overline{XO} and \overline{XI} are provided to allow cascading for deeper FIFOs.


The IDT72103/72104 are manufactured using IDT's CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

PIN CONFIGURATIONS



2753 drw 02

DIP
 TOP VIEW



2753 drw 03

PLCC
 TOP VIEW

5

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +155	°C
IOUT	DC Output Current	50	50	mA

NOTE: 2753 tbl 01
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	10	pF
COU	Output Capacitance	VOUT = 0V	12	pF

NOTE: 2753 tbl 02
1. This parameter is sampled and not 100% tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCCM	Military Supply Voltage	4.5	5.0	5.5	V
VCC	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage Commercial	2.0	—	—	V
VIH	Input High Voltage Military	2.2	—	—	V
VIL ⁽¹⁾	Input Low Voltage	—	—	0.8	V

NOTE: 2753 tbl 03
1. 1.5V undershoots are allowed for 10ns once per cycle.

PIN DESCRIPTION

Symbol	Name	I/O	Description
D0-D8	Data Inputs Serial Input Word Width Select	I/O	In a parallel input configuration – data inputs for 9-bit wide data. In a serial input configuration – one of the nine output pins is used to select the serial input word width.
RS	Reset	I	When \overline{RS} is set low, internal READ and WRITE pointers are set to the first location of the RAM array. EF, EF+1, AEF are all LOW after a reset, while FF, FF-1, HF are HIGH after a reset.
W	Write	I	A parallel word write cycle is initiated on the falling edge of \overline{W} if the FF is high. When the FIFO is full, FF will go low inhibiting further write operations to prevent data overflow. In a serial input configuration, data bits are clocked into the input shift register and the write pointer does not advance until a full parallel word is assembled. One of the pins, Di, is connected to \overline{W} and advances the write pointer every i-th serial input clock.
R	Read	I	A read cycle is initiated on the falling edge of \overline{R} if the EF is HIGH. After all the data from the FIFO has been read EF will go LOW inhibiting further read operations. In a serial output configuration, a data word is read from memory into the output shift register. One of the pins, Qj, is connected to \overline{R} and advances the read pointer every j-th serial output clock.
FL/RT	First Load/ Retransmit	I	This is a dual-purpose pin. In multiple-device mode, FL/RT is grounded to indicate the first device loaded. In single-device mode, FL/RT acts as the retransmit input. Single-device mode is initiated by grounding the XI pin.
XI	Expansion In	I	In single-device mode, XI is grounded. In depth expansion or daisy chain mode, XI is connected to the X0 pin of the previous device.
OE	Output Enable	I	When OE is LOW, both parallel and serial outputs are enabled. When OE is HIGH, the parallel output buffers are placed in a high-impedance state.
Q0-Q8	Data Outputs / Serial Output Word Width Select	O	In a parallel output configuration - data outputs for 9-bit wide data. In a serial output configuration - one of nine output pins used to select the serial output word width.
FF	Full Flag	O	FF is asserted LOW when the FIFO is full and further write operations are inhibited. When the FF is HIGH, the FIFO is not full and data can be written into the FIFO.
FF-1	Full-1 Flag	O	FF-1 goes LOW when the FIFO memory array is one word away from being full. It will remain LOW when every memory location is filled.

2753 tbl 04

PIN DESCRIPTION (Continued)

Symbol	Name	I/O	Description
\overline{XO}/HF	Expansion Out/ Half-Full Flag	O	HF is LOW when the FIFO is more than half-full in the single device or width expansion modes. The HF will remain LOW until the difference between the write and read pointers is less than or equal to one-half of the FIFO memory. In depth expansion mode, a pulse is written from \overline{XO} to \overline{XI} of the next device when the last location in the FIFO is filled. Another pulse is sent from \overline{XO} to \overline{XI} of the next device when the last FIFO location is read.
\overline{AEF}	Almost-Empty/ Almost-Full Flag	O	When \overline{AEF} is LOW, the FIFO is empty to 1/8 full or 7/8 full to completely full. If \overline{AEF} is HIGH, then the FIFO is greater than 1/8 full, but less than 7/8 full.
$\overline{EF+1}$	Empty+1 Flag	O	$\overline{EF+1}$ is LOW when there is zero or one word word in the FIFO memory array.
\overline{EF}	Empty Flag	O	\overline{EF} goes LOW when the FIFO is empty and further read operations are inhibited. FF is HIGH when the FIFO is not empty and data reads are permitted.
SI	Serial Input	I	Data input for serial data.
SO	Serial Output	O	Data output for serial data.
SICP	Serial Input Clock	I	This pin is the serial input clock. On the rising edge of the SICP signal, new serial data bits are read into the serial input shift register.
SOCP	Serial Output Clock	I	This pin is the serial output clock. On the rising edge of the SOCP signal, new serial data bits are read from the serial output shift register.
SIX	Serial Input Expansion	I	SIX controls the serial input expansion for word widths greater than 9 bits. In a serial input configuration, the SIX pin of the least significant device is tied HIGH. The SIX pin of all other devices is connected to the D ₈ pin of the previous device. In parallel input configurations or serial input configurations of 9 bits or less, SIX is tied HIGH.
SOX	Serial Output Expansion	I	SOX controls the serial output expansion for word widths greater than 9 bits. In a serial output configuration, the SOX pin of the least significant device is tied HIGH. The SOX pin of all other devices is connected to the Q ₈ pin of the previous device. In parallel output configurations or serial output configurations of 9 bits or less, SOX is tied HIGH.
\overline{SI}/PI	Serial/Parallel Input	I	When this pin is HIGH, the FIFO is in a parallel input configuration and accepts input data through D ₀ -D ₈ . When \overline{SI}/PI is LOW, the FIFO is in a serial input configuration and data is input through SI.
\overline{SO}/PO	Serial/Parallel Output	I	When this pin is HIGH, the FIFO is in a parallel output configuration and sends output data through Q ₀ -Q ₈ . When \overline{SO}/PO is LOW the FIFO is in a serial output configuration and data is input through SO.
GND	Ground		One ground pin for the DIP package and five ground pins for the LCC/PLCC packages.
Vcc	Power		One + 5V power pin.

2753 tbl 05



DC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{CC} = 5.0V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$; Military: $V_{CC} = 5.0V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$)

Symbol	Parameter	IDT72103/72104 Commercial $t_A = 35, 50ns$			IDT72103/72104 Military $t_A = 40, 50ns$			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
$I_{IL}^{(1)}$	Input Leakage Current (Any Input)	-1	—	1	-10	—	10	μA
$I_{OL}^{(2)}$	Output Leakage Current	-10	—	10	-10	—	10	μA
V_{OH}	Output Logic "1" Voltage, $I_{OUT} = -2mA^{(4)}$	2.4	—	—	2.4	—	—	V
V_{OL}	Output Logic "0" Voltage, $I_{OUT} = 8mA^{(5)}$	—	—	0.4	—	—	0.4	V
$I_{CC1}^{(3)}$	Average V_{CC} Power Supply Current	—	90	140	—	100	160	mA
$I_{CC2}^{(3)}$	Average Standby Current ($\bar{R} = \bar{W} = \bar{R}_S = \bar{F}_L/\bar{R}_T = V_{IH}$) ($SOCP = SSCP = V_{IL}$)	—	8	12	—	12	25	mA
$I_{CC3(L)}^{(3,6)}$	Power Down Current	—	—	2	—	—	4	mA

NOTES:


1. Measurements with $0.4 \leq V_{IN} \leq V_{CC}$.
2. $\bar{R} \geq V_{IH}$, $SOCP \leq V_{IL}$, $0.4 \leq V_{OUT} \leq V_{CC}$.
3. I_{CC} measurements are made with outputs open.
4. For SO, $I_{OUT} = -8mA$.
5. For SO, $I_{OUT} = 16mA$.
6. $SOCP = SSCP \leq 0.2V$; other Inputs = $V_{CC} - 0.2V$.

2753 tbl 06

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2753 tbl 07



2753 drw 04

or equivalent circuit

Figure 1. Output Load

*Including jig and scope capacitances

AC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{CC} = 5.0V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$; Military: $V_{CC} = 5.0V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$)

Symbol	Parameter	Commercial		Military		Mil. and Com'l.		Unit	Timing Figure
		IDT72103L35 IDT72104L35		IDT72103L40 IDT72104L40		IDT72103L50 IDT72104L50			
		Min.	Max.	Min.	Max.	Min.	Max.		
fs	Parallel Shift Frequency	—	22.2	—	20	—	15	MHz	—
fsOCP	Serial-Out Shift Frequency	—	50	—	50	—	40	MHz	—
fsICP	Serial-In Shift Frequency	—	50	—	50	—	40	MHz	—
PARALLEL-OUTPUT MODE TIMINGS									
tA	Access Time	—	35	—	40	—	50	ns	4
tRR	Read Recovery Time	10	—	10	—	15	—	ns	4
tRPW	Read Pulse Width	35	—	40	—	50	—	ns	4
tRC	Read Cycle Time	45	—	50	—	65	—	ns	4
tWLZ	Write Pulse LOW to Data Bus at Low-Z ⁽¹⁾	5	—	5	—	15	—	ns	15
tRLZ	Read Pulse LOW to Data Bus at Low-Z ⁽¹⁾	5	—	5	—	10	—	ns	4
tRHZ	Read Pulse HIGH to Data Bus at High-Z ⁽¹⁾	—	20	—	25	—	30	ns	4
tDV	Data Valid from Read Pulse HIGH	5	—	5	—	5	—	ns	4
PARALLEL-INPUT MODE TIMINGS									
tDS	Data Set-up Time	18	—	20	—	30	—	ns	3
tDH	Data Hold Time	0	—	0	—	5	—	ns	3
tWC	Write Cycle Time	45	—	50	—	65	—	ns	3
tWPW	Write Pulse Width	35	—	40	—	50	—	ns	3
tWR	Write Recovery Time	10	—	10	—	15	—	ns	3
RESET TIMINGS									
tRSC	Reset Cycle Time	45	—	50	—	65	—	ns	2,18
tRS	Reset Pulse Width	35	—	40	—	50	—	ns	2,18
tRSS	Reset Set-up Time	35	—	40	—	50	—	ns	2,18
tRSR	Reset Recovery Time	10	—	10	—	15	—	ns	2,17,18
RESET TO FLAG TIMINGS									
tRSF1	Reset to EF, AEF, and EF+1 LOW	—	45	—	50	—	65	ns	2
tRSF2	Reset to HF, FF, and FF-1 LOW	—	45	—	50	—	65	ns	2
RESET TO OUTPUT TIMINGS – SERIAL MODE ONLY									
tRSQL	Reset Going LOW to Q0-8 LOW	20	—	20	—	35	—	ns	18
tRSQH	Reset Going HIGH to Q0-8 HIGH	20	—	20	—	35	—	ns	18
tRSDL	Reset Going LOW to D0-8 LOW	20	—	20	—	35	—	ns	17
RETRANSMIT TIMINGS									
tRTC	Retransmit Cycle Time	45	—	50	—	65	—	ns	5
tRT	Retransmit Pulse Width	35	—	40	—	50	—	ns	5
tRTS	Retransmit Set-up Time	35	—	40	—	50	—	ns	5
tRTR	Retransmit Recovery Time	10	—	10	—	15	—	ns	5
tRTF	Retransmit to Flags	—	35	—	40	—	50	ns	5
PARALLEL MODE FLAG TIMINGS									
tREF	Read LOW to EF LOW	—	30	—	35	—	45	ns	6
tRFF	Read HIGH to FF HIGH	—	30	—	35	—	45	ns	7
tRF	Read HIGH to Transitioning HF, AEF and FF-1	—	45	—	50	—	65	ns	8,9,10
tRE	Read LOW to EF+1 LOW	—	45	—	45	—	65	ns	11
tRPE	Read Pulse Width after EF HIGH	35	—	40	—	50	—	ns	15
tWEF	Write HIGH to EF HIGH	—	30	—	35	—	45	ns	6
tWFF	Write LOW to FF LOW	—	30	—	35	—	45	ns	7
tWF	Write LOW to Transitioning HF, AEF and FF-1	—	45	—	50	—	65	ns	8,9,10
tWE	Write HIGH to EF+1 HIGH	—	45	—	50	—	65	ns	11
tWPF	Write Pulse Width after FF HIGH	35	—	40	—	50	—	ns	16

NOTE:
1. Values guaranteed by design, not tested.

2753 tbl 08

AC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{CC} = 5.0V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$; Military: $V_{CC} = 5.0V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$)

Symbol	Parameter	Commercial		Military		Mil. and Com'l.		Unit	Timing Figure
		IDT72103L35	IDT72104L35	IDT72103L40	IDT72104L40	IDT72103L50	IDT72104L50		
		Min.	Max.	Min.	Max.	Min.	Max.		
DEPTH EXPANSION MODE TIMINGS									
tXOL	Read/Write to \overline{XO} LOW	—	35	—	40	—	50	ns	13
tXOH	Read/Write to \overline{XO} HIGH	—	35	—	40	—	50	ns	13
tXI	\overline{XI} Pulse Width	35	—	40	—	50	—	ns	14
tXIR	\overline{XI} Recovery Time	10	—	10	—	10	—	ns	14
tXIS	\overline{XI} Set-up Time	15	—	15	—	15	—	ns	14
SERIAL-INPUT MODE TIMINGS									
ts2	Serial Data In Set-up Time to SICP Rising Edge	12	—	12	—	15	—	ns	19
tH2	Serial Data In Hold Time to SICP Rising Edge	0	—	0	—	0	—	ns	19
ts3	SIX Set-up Time to SICP Rising Edge	5	—	5	—	5	—	ns	19
ts4	\overline{W} Set-up Time to SICP Rising Edge	5	—	5	—	5	—	ns	19
tH4	\overline{W} Hold Time to SICP Rising Edge	7	—	7	—	7	—	ns	19
tsICW	Serial In Clock Width High/Low	8	—	8	—	10	—	ns	19
ts5	SI/PI Set-up Time to SICP Rising Edge	35	—	40	—	50	—	ns	19
SERIAL-OUTPUT MODE TIMINGS									
ts6	SO/PO Set-up Time to SOCP Rising Edge	35	—	40	—	50	—	ns	20
ts7	SOX Set-up Time to SOCP Rising Edge	5	—	5	—	5	—	ns	20
ts8	\overline{R} Set-up Time to SOCP Rising Edge	5	—	5	—	5	—	ns	20
tH8	\overline{R} Hold Time to SOCP Rising Edge	7	—	7	—	7	—	ns	20
tsOCW	Serial Out Clock Width HIGH/LOW	8	—	8	—	10	—	ns	20
SERIAL MODE RECOVERY TIMINGS									
tREFSO	Recovery Time SOCP after \overline{EF} Goes HIGH	35	—	40	—	80	—	ns	22
tRFFSI	Recovery Time SICP after \overline{FF} Goes HIGH	15	—	15	—	15	—	ns	23
SERIAL MODE FLAG TIMINGS									
tsOCEF	SOCP Rising Edge (Bit 0- Last Word) to \overline{EF} LOW	—	20	—	25	—	25	ns	22
tsOCFF	SOCP Rising Edge (Bit 0- First Word) to \overline{FF} HIGH	—	30	—	35	—	40	ns	24
tsOCF	SOCP Rising Edge to $\overline{FF-1}$, HF, AEF HIGH	—	30	—	35	—	40	ns	24,26
tsOCF	SOCP Rising Edge to AEF, EF, $\overline{EF+1}$ LOW	—	30	—	35	—	40	ns	22,26
tsICEF	SICP Rising Edge (Last Bit-First Word) to \overline{EF} HIGH	—	45	—	50	—	65	ns	21
tsICFF	SICP Rising Edge (Bit 1-Last Word) to \overline{FF} LOW	—	30	—	35	—	40	ns	23
tsICF	SICP Rising Edge to $\overline{EF+1}$, AEF HIGH	—	45	—	50	—	65	ns	21,25
tsICF	SICP Rising Edge to $\overline{FF-1}$, HF, AEF HIGH	—	45	—	50	—	65	ns	23,25
SERIAL-INPUT MODE TIMINGS									
tPD1	SICP Rising Edge to $D^{(1)}$	5	17	5	17	5	20	ns	17,19
SERIAL-OUTPUT MODE TIMINGS									
tPD2	SOCP Rising Edge to $Q^{(1)}$	5	17	5	17	5	20	ns	20
tsOHZ	SOCP Rising Edge to SO at High- $Z^{(1)}$	5	16	5	16	5	16	ns	20
tsOLZ	SOCP Rising Edge to SO at Low- $Z^{(1)}$	5	22	5	22	5	22	ns	20
tsOPD	SOCP Rising Edge to Valid Data on SO	—	18	—	18	—	18	ns	20
OUTPUT ENABLE/DISABLE TIMINGS									
toEHZ	Output Enable to High-Z (Disable) ⁽¹⁾	—	16	—	16	—	16	ns	12
toELZ	Output Enable to Low-Z (Enable) ⁽¹⁾	5	—	5	—	5	—	ns	12
tAOE	Output Enable to Data Valid (Q_0-8)	—	20	—	20	—	22	ns	12

NOTE:

1. Values guaranteed by design, not tested.

GENERAL SIGNAL DESCRIPTION

INPUTS:

Data Inputs (D₀-D₈)

The parallel-in mode is selected by connecting the \overline{SI}/PI pin to Vcc. D₀-D₈ are the data input lines.

The serial-input mode is selected by grounding the \overline{SI}/PI pin. The D₀-D₈ lines are control output pins used to program the serial word width.

Reset (\overline{RS})

Reset is accomplished whenever the \overline{RS} input is taken to a low state. Both internal read and write pointers are set to the first location during reset. A reset is required after power up before a write operation can take place. Both Read (\overline{R}) and Write (\overline{W}) inputs must be HIGH during reset.

Write (\overline{W})

A write cycle is initiated on the falling edge of \overline{W} provided the Full Flag (\overline{FF}) is not asserted. Data set-up and hold times must be met with respect to the rising edge of \overline{W} . Data is stored in the RAM array sequentially and independently of any on going read operation.

When the FIFO is full, the \overline{FF} will go LOW inhibiting further write operations to prevent data overflow. After a valid read operation is completed, the \overline{FF} will go HIGH after t_{RF} allowing a valid write to begin.

Read (\overline{R})

A read cycle is initiated on the falling edge of \overline{R} , provided the \overline{EF} is not set. Data is accessed on a first-in/first out basis independent of any on going write operations. After \overline{R} goes HIGH, the Data Outputs (Q₀-Q₈) go to a high-impedance condition until the next read operation. When all the data has been read from the FIFO, the \overline{EF} will go LOW, and Q₀-Q₈ will go to a high-impedance state inhibiting further read operations. After the completion of a valid write operation, the \overline{EF} will go HIGH after t_{WEF} allowing a valid read to begin.

First Load/Retransmit ($\overline{FL}/\overline{RT}$)

In the depth-expansion mode, the $\overline{FL}/\overline{RT}$ pin is grounded to indicate that it is the first device loaded. In the single-device mode, the $\overline{FL}/\overline{RT}$ pin acts as the retransmit input. The single-device mode is initiated by grounding the Expansion-In (\overline{XI}) pin.

The IDT72103/72104 can be made to retransmit data when the \overline{RT} input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. During retransmit, \overline{R} and \overline{W} must be set HIGH and the \overline{FF} will be affected depending on the relative locations of the read and write pointers. This feature is useful when less than 2048/4096 writes are performed between resets. The retransmit feature is not available in the depth expansion mode.

Expansion In (\overline{XI})

The \overline{XI} pin is grounded to indicate an operation in the the single-device mode. In the depth expansion or daisy-chain mode, the \overline{XI} pin is connected to the \overline{XO} pin of the previous device.

Output Enable (\overline{OE})

When \overline{OE} is HIGH, the parallel output buffers are tristated. When \overline{OE} is LOW, both parallel and serial outputs are enabled.

Serial Input (SI)

Serial data is read into the serial input register via the SI pin. In both depth and serial width expansion modes, the serial-input signals of the different FIFOs in the expansion array are connected together.

Serial Input Clock (SICP)

Serial data is read into the serial input register on the rising edge of the SICP signal. In both depth and serial width expansion modes, the SICP signals of the different FIFOs in the expansion array are connected together.

Serial Output Clock (SOCP)

New serial data bits are read from the serial output register on the rising edge of the SOCP signal. In both depth and serial width expansion modes, the SOCP signals of the different FIFOs in the expansion array are connected together.

Serial Input Expansion (SIX)

The SIX pin is tied HIGH for single-device serial or parallel input operation. In a serial input configuration, the SIX pin of the least significant device is tied HIGH. The SIX pin of all other devices is connected to the D₈ pin of the previous device.

Serial Output Expansion (SOX)

The SOX pin is tied HIGH for single-device serial or parallel output operation. In a serial output configuration, the SOX pin of the least significant device is tied HIGH. The SOX pin of all other devices is connected to the Q₈ pin of the previous device.

Serial/Parallel Input (\overline{SI}/PI)

The \overline{SI}/PI pin programs whether the IDT72103/72104 accepts parallel or serial data as input. When this pin is LOW, the FIFO expects serial data and the D₀-D₈ pins become output pins used to program the write signal and the serial input word width. For instance, connecting D₈ to \overline{W} will program a serial word width of 9 bits; connecting D₇ to \overline{W} will program a serial word width of 8 bits and so on.

Serial/Parallel Output (\overline{SO}/PO)

The \overline{SO}/PO pin programs whether the IDT72103/72104 outputs parallel or serial data. When this pin is LOW, the FIFO expects serial data and the Q₀-Q₈ pins output signals used to program the read signal and the serial output word width.

5

OUTPUTS:

Data Outputs (Q0–Q8)

Data outputs for 9-bit wide data. These output lines are in a high-impedance condition whenever \overline{R} is in a high state. The serial output mode is selected by grounding the \overline{SO}/PO pin. The Q0-Q8 lines are control pins used to program the serial word width.

Serial Output (SO)

Serial data is output on the SO pin. In both depth and serial width expansion modes the serial output signals of the different FIFOs in the expansion array are connected together. Following reset, SO is tristated until the first rising edge of the Serial Out Clock (SOCP) signal. Data is clocked out least significant bit first. In the serial width expansion mode, SO is tristated again after the ninth bit is output.

Full Flag (\overline{FF})

\overline{FF} is asserted LOW when the FIFO is full. When the FIFO is full, the internal write pointer will not be incremented by any additional write pulses.

Full Flag — Serial In Mode

When the FIFO is loaded serially, the Serial In Clock (SICP) asserts the \overline{FF} . On the second rising edge of the SICP for the last word in the FIFO, the \overline{FF} will assert LOW, and it will remain asserted until the next read operation. Note that when the \overline{FF} is asserted, the last SICP for that word will have to be stretched as shown in Figure 23.

Full Flag — Parallel-In Mode

When the FIFO is in the Parallel-In mode, the falling edge of \overline{W} asserts the \overline{FF} (LOW). The \overline{FF} is then de-asserted (HIGH) by subsequent read operations - either serial or parallel.

Full-Minus — One Flag ($\overline{FF-1}$)

The $\overline{FF-1}$ flag is asserted low when the FIFO is one word away from being full. It will remain asserted when the FIFO is full.

Expansion Out/Half-Full Flag ($\overline{XO}/\overline{HF}$)

In the single-device mode, the $\overline{XO}/\overline{HF}$ pin operates as a \overline{HF} pin when the $\overline{X1}$ pin is grounded. After half of the memory is filled, the \overline{HF} will be set to LOW at the falling edge of the next write operation. It will remain set until the difference between the write pointer and read pointer is less than or equal to one-half of the FIFO total memory. The \overline{HF} is then reset by the rising edge of the read operation.

In the multiple-device mode, the $\overline{X1}$ pin is connected to the $\overline{X0}$ pin of the previous device. The $\overline{X0}$ pin signals a pulse to the next device when the previous device reaches the best location of memory in the daisy chain configuration.

Almost-Empty or Almost-Full Flag (\overline{AEF})

The \overline{AEF} asserts LOW if there are 0-255 or 1793-2048 bytes in the IDT72103, 2K x 9 FIFO. The \overline{AEF} asserts LOW if there are 0-511 or 3585-4096 bytes in the IDT72104, 4K x 9 FIFO.

Empty-Plus-One Flag ($\overline{EF+1}$)

In the parallel-output mode, the $\overline{EF+1}$ flag is asserted LOW when there is one word or less in the FIFO. It will remain LOW when the FIFO is empty.

In the serial-output mode, the $\overline{EF+1}$ flag operates as an $\overline{EF+2}$ flag. It goes LOW when the second to the last word is read from the RAM array and is ready to be shifted out.

Empty Flag (\overline{EF}) — Parallel-Out Mode

When the FIFO is in the parallel out mode and there is only one word in the FIFO, the falling edge of the \overline{R} line will cause the \overline{EF} line to be asserted LOW. This is shown in Figure 6. The \overline{EF} is then de-asserted HIGH by either the rising edge of \overline{W} or the rising edge of SICP, as shown in Figure 6.

Empty Flag — Serial-Out Mode


The use of the \overline{EF} is important for proper serial-out operation when the FIFO is almost empty. The \overline{EF} flag is asserted LOW after the first bit of the last word is shifted out. This is shown in Figure 22.

TABLE 1 — STATUS FLAGS

Number of Words in FIFO		\overline{FF}	$\overline{FF-1}$	\overline{AEF}	\overline{HF}	(1) $\overline{EF+1}$	\overline{EF}
IDT72103	IDT72104						
0	0	H	H	L	H	L	L
1	1	H	H	L	H	L	H
2-255	2-511	H	H	L	H	H	H
256-1024	512-2048	H	H	H	H	H	H
1025-1792	2049-3584	H	H	H	L	H	H
1793-2046	3585-4094	H	H	L	L	H	H
2047	4095	H	L	L	L	H	H
2048	4096	L	L	L	L	H	H


NOTE:
1. $\overline{EF+1}$ acts as $\overline{EF+2}$ in the serial out mode. 2753 tbl 10

PARALLEL TIMINGS:




2753 drw 05

Figure 2. Reset




2753 drw 06

Figure 3. Write Operation in Parallel Data In Mode



2753 drw 07


Figure 4. Read Operation in Parallel Data Out Mode



2753 drw 08

Figure 5. Retransmit


5



NOTES:

1. Data is valid on this edge.
2. The Empty Flag is asserted by \bar{R} in the Parallel-Out mode and is specified by t_{REF} . The EF flag is deasserted by the rising edge of \bar{W} .
3. First rising edge of Write after \bar{EF} is set.

Figure 6. Empty Flag Timings in Parallel Out Mode



NOTE:

1. For the assertion time, t_{WFF} is used when data is written in the Parallel mode. The FF is deasserted by the rising edge of \bar{R} .

Figure 7. Full Flag Timings in Parallel-In Mode




Figure 8. Almost-Empty Flag Region




Figure 9. Almost-Full Flag Region




Figure 10. Half-Full and Full-minus-1 Flag Timings




Figure 11. Empty+1 Flag Timings




Figure 12. Output Enable Timings




Figure 13. Expansion-Out

5




Figure 14. Expansion-In

2573 drw 17




Figure 15. Read Data Flow-Through Mode

2753 drw 18





Figure 16. Write Data Flow-Through Mode

2753 drw 19


SERIAL TIMINGS:



NOTE:

1. SICP should be in the steady LOW or HIGH during t_{RSS} . The first LOW-HIGH (or HIGH-LOW) transition can begin after t_{RSR} .

Figure 17. Reset Timings for Serial-In Mode




NOTE:

1. SOCP should be in the steady LOW or HIGH during t_{RSS} . The first LOW-HIGH (or HIGH-LOW) transition can begin after t_{RSR} .

Figure 18. Reset Timings for Serial-Out Mode

5




2753 drw 22

NOTES:

1. For the stand alone mode, $n \geq 4$ and the input bits are numbered 0 to $n-1$.
2. For the recommended interconnections, D_i is to be directly tied to \bar{W} and the t_{S4} and t_{H4} requirements will be satisfied. For users that modify \bar{W} externally, t_{S4} and t_{H4} requirements have to be met.
3. After $\bar{S}\bar{I}/\bar{P}\bar{I}$ has been set up, it cannot be dynamically changed; it can only be changed after a reset operation.

Figure 19. Write Operation In Serial-In Mode




2753 drw 23

NOTES:

1. After $\bar{S}\bar{O}/\bar{P}\bar{O}$ has been set up, it cannot be dynamically changed; it can only be changed after a reset operation.
2. For single device: Read out the last bit after EF is asserted.
 For Serial Width Expansion mode: Read out the last bit of the current memory location from the active device.
3. For single device: The operation starts after Reset.
 For Serial Width Expansion mode: Read the first bit of the current memory location from the active device.


Figure 20. Read Operation In Serial-Out Mode



NOTES:

1. Parallel Read shown for reference only. Can also use serial output mode.
2. The Empty Flag is de-asserted after the N-1 rising edge of SICIP of the first serial-in word. In the Serial-Out mode, a new read operation can begin t_{REFSO} after \bar{EF} goes HIGH. In the Parallel-Out mode, a new read operation can occur immediately after \bar{FF} goes HIGH.
3. The $\bar{EF}+1$ Flag is de-asserted after the N-1 rising edge of SICIP of the second serial-in word.

Figure 21. Empty Flag and Empty+1 Flag De-assertion in the Serial-In Mode




NOTES:

1. Parallel write shown for reference only. Can also use serial input mode.
2. The Empty Flag (\bar{EF}) is asserted in Serial-Out mode by using the t_{SOCEF} parameter. This parameter is measured in the worst case condition from the rising edge of the SOCP used to clock data bit 0. Whenever \bar{EF} goes LOW, there is only one word to be shifted out. In the Parallel-In mode, the \bar{EF} flag is de-asserted by the rising edge of \bar{W} . In the Serial-In mode, the \bar{EF} flag is de-asserted by the rising edge of \bar{W} .
3. First Write rising edge after \bar{EF} is set.
4. Once \bar{EF} has gone LOW and the last bit of the final word has been shifted out, SOCP should not be clocked until \bar{EF} goes HIGH.

Figure 22. Empty Flag and Empty+1 Flag Assertion in the Serial-Out Mode (FIFO Being Emptied)

5




2753 drw 26

NOTES:

1. The Full Flag is asserted in the Serial-In mode by using the t_{SICFF} parameter. This parameter is measured in the worst case condition from the rising edge of SICIP following a $(t_{PD1} + t_{WFF})$ delay from the first SICIP rising edge of the last word.
2. First Read rising edge after \overline{FF} is set.
3. After \overline{FF} goes LOW and the last bit of the final word has been clocked in, SICIP should not be clocked until \overline{FF} goes HIGH.

Figure 23. Full Flag and Full-1 Flag Assertion in the Serial-In Mode (FIFO Being Filled)



2753 drw 27

NOTES:

1. The FIFO is full and a new read sequence is started.
2. On the first rising edge of SOCP, the \overline{FF} is de-asserted. In the Serial-In mode, a new write operation can begin following t_{RFFS1} after \overline{FF} goes HIGH. In the Parallel-In mode, a new write operation can occur immediately after \overline{FF} goes HIGH.
3. The $\overline{FF-1}$ flag is de-asserted after the first SOCP of the second serial word.

Figure 24. Full Flag and Full-1 Flag De-assertion in the Serial-Out Mode




Figure 25. Half-Full, Almost-Full and Almost-Empty Timings for Serial-In Mode




Figure 26. Half-Full, Almost-Full and Almost-Empty Timings for Serial-Out Mode

5

OPERATING DESCRIPTION

PARALLEL OPERATING MODES:

Parallel Data Input

By setting \overline{SI}/PI HIGH, data is written into the FIFO in parallel through the Do-D8 input data lines.

Parallel Data Output

By setting \overline{SO}/PO HIGH, the parallel-out mode is chosen. In the parallel-out mode, as shown in Figure 4, data is available t_A after the falling edge of \overline{R} and the output bus Q goes into high-impedance after \overline{R} goes HIGH.

Alternately, the user can access the FIFO by keeping \overline{R} LOW and enabling data on the bus by asserting \overline{OE} . When \overline{R} is LOW, the \overline{OE} is HIGH and the output bus is tri-stated. When \overline{R} is HIGH, the output bus is disabled irrespective of \overline{OE} . The enable and disable timings for \overline{OE} are shown in Figure 12.

Single Device Mode

A single IDT72103/72104 may be used when application requirements are for 2048/4096 words or less. The IDT72103/72104 is in the Single Device Configuration when the Expansion In (\overline{XI}) control input is grounded (See Figure 27). In this mode, the $\overline{HF}/\overline{XO}$ is used as a Half-Full flag.

Width Expansion Mode

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags can be detected from any one of the connected devices. Figure 28 demonstrates an 18-bit word width by using two IDT72103/72104s. Any word width can be attained by adding additional IDT72103/72104.




Figure 27. Block Diagram of Single 2048 x 9/4096 x 9 FIFO in Parallel Mode

INPUT CONFIGURATION TABLE

Pin	Parallel Input	Serial Input			
		Single Device	Width Expansion		
			Least Significant Device	All Other Devices	Most Significant Device
\overline{SI}/PI	HIGH	LOW	LOW	LOW	LOW
SI	HIGH or LOW	Input Data	Input Data	Input Data	Input Data
SICP	HIGH or LOW	Input Clock	Input Clock	Input Clock	Input Clock
SIX	HIGH	HIGH	HIGH	D ₈ of next least significant device	D ₈ of next least significant device
\overline{W}	Write Control	Di	Di of most significant device	Di of most significant device	Di of most significant device
D ₀ -D ₈	Input Data	No connect except Di	No connect except D ₈	No connect except D ₈	No connect except Di
D _i ⁽¹⁾	—	\overline{W}	—	—	\overline{W} of all devices
D ₈	—	—	SIX of next most significant device	SIX of next most significant device	—


NOTE: 2753 tbl 11
 1. Di refers to the most significant bit of the serial word. If multiple devices are width cascaded, Di is the most significant bit from the most significant device.

OUTPUT CONFIGURATION TABLE

Pin	Parallel Output	Serial Output			
		Single Device	Width Expansion		
			Least Significant Device	All Other Devices	Most Significant Device
\overline{SO}/PO	HIGH	LOW	LOW	LOW	LOW
SO	—	Output Data	Output Data	Output Data	Output Data
SOCP	HIGH or LOW	Output Clock	Output Clock	Output Clock	Output Clock
SOX	HIGH	HIGH	HIGH	Q ₈ of next least significant device	Q ₈ of next least significant device
\overline{R}	Read Control	Qi	Qi of most significant device	Qi of most significant device	Qi of most significant device
Q ₀ -Q ₈	Output Data	No connect except Di	No connect except Q ₈	No connect except Q ₈	No connect except Qi
Q _i ⁽¹⁾	—	\overline{R}	—	—	\overline{R} of all devices
Q ₈	—	—	SOX of next most significant device	SOX of next most significant device	—

NOTE: 2753 tbl 12
 1. Qi refers to the most significant bit of the serial word. If multiple devices are width cascaded, Qi is the most significant bit from the most significant device.

5



NOTE:

1. Flag detection is accomplished by monitoring all the flag signals of either (any) device used in the width expansion configuration. Do not connect any flag signals together.

Figure 28. Block Diagram of 2048 x 18/4096 x 18 FIFO Memory Used in Width Expansion in Parallel Mode

TRUTH TABLES

TABLE 2: RESET AND RETRANSMIT — SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION IN PARALLEL MODE

Mode	Inputs ⁽²⁾			Internal Status ⁽¹⁾		Outputs		
	RS	FL	XI	Read Pointer	Write Pointer	AEF, EF	FF	HF
Reset	0	X	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	X	X	X
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	X	X	X

NOTES:

1. Pointer will increment if appropriate flag is HIGH.
2. RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input.


2753 tbl 13

Depth Expansion (Daisy Chain) Mode

The IDT72103/4 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 29 demonstrates Depth Expansion using three IDT72103/4s. Any memory depth can be attained by adding additional IDT72103/4s. The IDT72103/4 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designated by grounding the First Load (\overline{FL}) control input pin.

2. All other devices must have the \overline{FL} pin in the high state.
3. The Expansion Out (\overline{XO}) pin of each device must be tied to the Expansion In (\overline{XI}) pin of the next device. See Figure 29.
4. External logic is needed to generate a composite Full Flag (\overline{FF}) and Empty Flag (\overline{EF}). This requires the OR-ing of all \overline{EF} s and OR-ing of all \overline{FF} s (i.e., all must be set to generate the correct composite \overline{FF} or \overline{EF}). See Figure 29.
5. The Retransmit (\overline{RT}) function and Half-Full Flag (\overline{HF}) are not available in the Depth Expansion mode.




NOTE:
1. \overline{SI}/PI and \overline{SO}/PO pins are tied to V_{cc} .

Figure 29. Block Diagram of 6,144 x 9/12,288 x 9-FIFO Memory, Depth Expansion in Parallel Mode

Bidirectional Mode

Applications requiring data buffering between two systems (each system capable of Read and Write operations) can be

achieved by pairing IDT72103/4 as shown in Figure 30. Both Depth Expansion and Width Expansion may be used in this mode.



2573 drw 33


NOTE:

1. \overline{SI}/PI and \overline{SO}/PO pins are tied to V_{cc} .

Figure 30. Bidirectional FIFO Mode

Compound Expansion Mode

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 31).



2753 drw 34

NOTE:

1. \overline{SI}/PI and \overline{SO}/PO pins are tied to V_{cc} .
2. For depth expansion block see DEPTH EXPANSION Section and Figure 29.
3. For Flag Detection see WIDTH EXPANSION SECTION and Figure 28.

Figure 31. Compound FIFO Expansion

**TABLE 3: RESET AND FIRST LOAD TRUTH TABLE —
DEPTH EXPANSION/COMPOUND EXPANSION MODE**

Mode	Inputs ⁽²⁾			Internal Status		Outputs	
	RS	FL	XI	Read Pointer	Write Pointer	EF	FF
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1
Retransmit all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	X	(1)	X	X	X	X

NOTES:

2753 tbl 14

1. XI is connected to \overline{XO} of previous device.
2. RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input.

SERIAL OPERATING MODES:

Serial Data Input

The Serial Input mode is selected by grounding the \overline{SI}/PI line. The D₀₋₈ lines are then outputs which are used to program the width of the serial word. They are taps off a digital delay line which are meant for connection to the \overline{W} input. For instance, connecting D₆ to \overline{W} will program a serial word width of 7 bits, connecting D₇ to \overline{W} will program a serial word width of 8 bits and so on.

By programming the serial word width, an economy of clock cycles is achieved. As an example, if the word width is 6 bits, then on every 6th clock cycle the serial data register is written in parallel into the FIFO RAM array. Thus, the possible clock cycles for an extra 3 bits of width in the RAM array are not required.

The SIX signal is used for Serial-In Expansion. When the serial word width is 9 or less, the SIX input must be tied HIGH. When more than 9 bits of serial word width is required, more than one device is required. The SIX input of the least significant device must be tied HIGH. The D₈ pin of the least significant device must be tied to SIX of the next significant device. In other words, the SIX input of the most significant and intermediate devices must always be connected to the D₈ of the next least significant device.

Figure 32 shows the relationship of the SIX, SICIP and D₀₋₈ lines. In the stand alone case (Figure 32), on the first LOW-to-HIGH of SICIP, the D₁₋₈ lines go LOW and the D₀ line remains HIGH. On the next SICIP clock edge, the D₁ goes HIGH, then D₂ and so on. This continues until the D line, which is

connected to \overline{W} , goes HIGH. On the next clock cycle, after \overline{W} is HIGH, all of the D lines go LOW again and a new serial word input starts.

In the cascaded case, the first LOW-to-HIGH SICIP clock edge for a serial word will cause all timed outputs (D) to go LOW except for D₀ of the least significant device. The D outputs of the least significant device will go high on consecutive clock cycles until D₈. When D₈ goes HIGH, the SIX of the next device goes HIGH. On the next cycle after the SIX input is brought HIGH, the D₀ goes HIGH; then on the next cycle D₁ and so on. A D_i output from the most significant device is issued to create the \overline{W} for all cascaded devices.

The minimum serial word width is 4 bits and the maximum is virtually unlimited.

When in the Serial mode, the Least Significant Bit of a serial stream is shifted in first. If the FIFO output is in the Parallel mode, the first serial bit will come out on Q₀. The second bit shifted in is on Q₁ and so on.

In the Serial Cascade mode, the serial input (SI) pins must be connected together. Each of the devices then receives serial information together and uses the SIX and D₀₋₈ lines to determine whether to store it or not.

The example shown in Figure 34 shows the interconnections for a serializing FIFO that transfers data to the internal RAM in 16-bit quantities (i.e. every 16 SICIP cycles). This corresponds to incrementing the write pointer every 16 SICIP cycles.

Once \overline{W} goes HIGH with the last serial bit in, SICIP should not be clocked again until \overline{FF} goes HIGH.

5

SINGLE DEVICE SERIAL INPUT CONFIGURATION





Figure 32. Serial-In Mode Where 8-Bit Parallel Output Data is Read

2753 drw 35



2753 drw 36

Figure 33. Serial-Input Circuitry

SERIAL INPUT WIDTH EXPANSION





Figure 34. Serial-In Configuration for Serial-in to Parallel-Out Data of 16 bits

5

SERIAL INPUT WITH DEPTH EXPANSION




NOTE:

1. All SI/PI pins are tied to GND and SO/PO pins are tied to Vcc. OE is tied LOW. For FF and EF connections see Figure 29.

Figure 35. An 8K x 8 Serial-In, Parallel-Out FIFO

SERIAL INPUT WITH WIDTH AND DEPTH EXPANSION



2753 drw 39

NOTE:

- 1. All \overline{SI}/PI pins are tied to GND. \overline{SO}/PO pins are tied to V_{CC} . For $\overline{FL}/RT, FF$ and \overline{EF} connections see Figure 29.

Figure 36. An 8K x 24 Serial-In, Parallel-Out FIFO Using Six IDT72104s

Serial Data Output

The Serial Output mode is selected by setting the \overline{SO}/PO line LOW. When in the Serial-Out mode, one of the Q_{1-8} lines should be used to control the \overline{R} signal. In the Serial-Out mode, the Q_{0-8} are taps off a digital delay line. By selecting one of these taps and connecting it to \overline{R} , the width of the serial word to be read and shifted is programmed. For instance, if the Q_5 line is connected to the \overline{R} input, on every sixth clock cycle a new word is read from the FIFO RAM array and begins to be shifted out. The serial word is shifted out Least Significant Bit first. If the input mode of the FIFO is parallel, the information that was written into the D_0 bit will come out as the first bit of the serial word. The second bit of the serial stream will be the D_1 bit and so on.

In the stand alone case, the \overline{SOX} line is tied HIGH and not used. On the first LOW-to-HIGH of the \overline{SOCP} clock, all of the Q outputs except for Q_0 go LOW and a new serial word is started. On the next clock cycle, Q_1 will go HIGH, Q_2 on the next clock cycle and so on, as shown in Figure 37. This continues until the Q line, which is connected to \overline{R} , goes HIGH at which point all of the Q lines go LOW on the next clock and a new word is started.


In the cascaded case, word width of more than 9 bits can be achieved by using more than one device. By tying the \overline{SOX} line of the least significant device HIGH and the \overline{SOX} of the subsequent devices to Q_8 of the previous device, a cascaded serial word is achieved. On the first LOW-to-HIGH clock edge of \overline{SOCP} , all the Q lines go low except for Q_0 . Just as in the stand alone case, on each consecutive clock cycle, each Q line goes HIGH in the order of least to most significant. When Q_8 (which is connected to the \overline{SOX} input of the next device) goes HIGH, the D_0 of that device goes HIGH, thus cascading from one device to the next. The Q line of the most significant device, which programs the serial word width, is connected to all \overline{R} inputs.

The Serial Data Output (\overline{SO}) of each device in the serial word must be tied together. Since the \overline{SO} pin is tri-stated, only the device which is currently shifting out is enabled and driving the 1-bit bus.

Figure 39 shows an example of the interconnections for a 16-bit serialized FIFO.

Once \overline{R} goes HIGH with the last serial bit out, \overline{SOCP} should not be clocked again until \overline{EF} goes HIGH.

SINGLE DEVICE SERIAL OUTPUT CONFIGURATION



2753 drw 40

NOTE:
 1. Input data is loaded in 8-bit quantities and read out serially.

Figure 37. Serial-Out Configuration

5





Figure 38. Serial-Output Circuitry




2753 drw 42

NOTE:

1. The parallel Data In is tied to D₀₋₈ of FIFO #1 and D₀₋₆ of FIFO #2.

Figure 39. Serial-Output for 16-Bit Parallel Data In

SERIAL OUTPUT WITH DEPTH EXPANSION




2753 drw 43

NOTE:

1. All \overline{SI}/PI pins are tied to V_{cc} and \overline{SO}/PO pins are tied to GND. \overline{OE} is tied LOW. For FF and EF connections see Figure 17.

Figure 40. An 8K x 8 Parallel-In Serial-Out FIFO

SERIAL IN AND SERIAL OUT WITH WIDTH AND DEPTH EXPANSION



2753 drw 44


NOTE:

1. All \overline{RS} pins are connected together. All \overline{OE} pins are connected LOW. All \overline{SI}/PI and \overline{SO}/PO pins are grounded.

Figure 41. 128K x 1 Serial-In Serial-Out FIFO

5

ORDERING INFORMATION



2753 drw 45



Integrated Device Technology, Inc.

CMOS PARALLEL-TO-SERIAL FIFO

256 x 16, 512 x 16, 1024 x 16

IDT72105
IDT72115
IDT72125

FEATURES:

- 25ns parallel port access time, 35ns cycle time
- 45MHz serial output shift rate
- Wide x16 organization offering easy expansion
- Low power consumption (50mA typical)
- Least/Most Significant Bit first read selected by asserting the FL/DIR pin
- Four memory status flags: Empty, Full, Half-Full, and Almost-Empty/Almost-Full
- Dual-Port zero fall-through architecture
- Available in 28-pin 300 mil plastic DIP, 28-pin SOIC, and 32-pin PLCC

DESCRIPTION:

The IDT72105/72115/72125s are very high-speed, low-power, dedicated, parallel-to-serial FIFOs. These FIFOs possess a 16-bit parallel input port and a serial output port with 256, 512 and 1K word depths, respectively.

The ability to buffer wide word widths (x16) make these FIFOs ideal for laser printers, FAX machines, local area networks (LANs), video storage and disk/tape controller applications.

Expansion in width and depth can be achieved using multiple chips. IDT's unique serial expansion logic makes this possible using a minimum of pins.


The unique serial output port is driven by one data pin (SO) and one clock pin (SOCP). The Least Significant or Most Significant Bit can be read first by programming the DIR pin after a reset.

Monitoring the FIFO is eased by the availability of four status flags: Empty, Full, Half-Full and Almost-Empty/Almost-Full. The Full and Empty flags prevent any FIFO data overflow or underflow conditions. The Half-Full Flag is available in both single and expansion mode configurations. The Almost-Empty/Almost-Full Flag is available only in a single device mode.

The IDT72105/15/25 are fabricated using IDT's leading edge, submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of Mil-STD-883, Class B.

5

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc. FAST is a trademark of National Semiconductor Co.

2665 drw 01


COMMERCIAL TEMPERATURE RANGE

AUGUST 1993

PIN CONFIGURATIONS



2665 drw 02a



2665 drw 02b

PIN DESCRIPTIONS

Symbol	Name	I/O	Description
D0–D15	Inputs	I	Data inputs for 16-bit wide data.
\overline{RS}	Reset	I	When \overline{RS} is set low, internal READ and WRITE pointers are set to the first location of the RAM array. \overline{FF} and \overline{HF} go HIGH. \overline{EF} and \overline{AEF} go LOW. A reset is required before an initial WRITE after power-up. \overline{W} must be high during the \overline{RS} cycle. Also the First Load pin (\overline{FL}) is programmed only during Reset.
\overline{W}	Write	I	A write cycle is initiated on the falling edge of WRITE if the Full Flag (\overline{FF}) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of WRITE. Data is stored in the RAM array sequentially and independently of any ongoing read operation.
SOCP	Serial Output Clock	I	A serial bit read cycle is initiated on the rising edge of SOCP if the Empty Flag (\overline{EF}) is not set. In both Depth and Serial Word Width Expansion modes, all of the SOCP pins are tied together.
$\overline{FL/DIR}$	First Load/Direction	I	This is a dual purpose input used in the width and depth expansion configurations. The First Load (\overline{FL}) function is programmed only during Reset (\overline{RS}) and a LOW on \overline{FL} indicates the first device to be loaded with a byte of data. All other devices should be programmed HIGH. The Direction (\overline{DIR}) pin controls shift direction after Reset and tells the device whether to read out the Least Significant or Most Significant bit first.
RSIX	Read Serial In Expansion	I	In the single device configuration, RSIX is set HIGH. In depth expansion or daisy chain expansion, RSIX is connected to RSOX (expansion out) of the previous device.
SO	Serial Output	O	Serial data is output on the Serial Output (SO) pin. Data is clocked out LSB or MSB depending on the Direction pin programming. During Expansion the SO pins are tied together.
\overline{FF}	Full Flag	O	When \overline{FF} goes LOW, the device is full and further WRITE operations are inhibited. When \overline{FF} is HIGH, the device is not full.
\overline{EF}	Empty Flag	O	When \overline{EF} goes LOW, the device is empty and further READ operations are inhibited. When \overline{EF} is HIGH, the device is not empty.
\overline{HF}	Half-Full Flag	O	When \overline{HF} is LOW, the device is more than half-full. When \overline{HF} is HIGH, the device is empty to half-full.
RSOX/ \overline{AEF}	Read Serial Out Expansion Almost-Empty, Almost-Full Flag	O	This is a dual purpose output. In the single device configuration (RSIX HIGH), this is an \overline{AEF} output pin. When \overline{AEF} is LOW, the device is empty-to-(1/8 full -1) or (7/8 full +1)-to-full. When \overline{AEF} is HIGH, the device is 1/8-full up to 7/8-full. In the Expansion configuration (RSOX connected to RSIX of the next device) a pulse is sent from RSOX to RSIX to coordinate the width, depth or daisy chain expansion.
Vcc	Power Supply		Single power supply of 5V.
GND	Ground		Single ground of 0V.

2665 tbl 01

STATUS FLAGS

Number of Words in FIFO			FF	AEF	HF	EF
IDT72105	IDT72115	IDT72125				
0	0	0	H	L	H	L
1–31	1–63	1–127	H	L	H	H
32–128	64–256	128–512	H	H	H	H
129–224	257–448	513–896	H	H	L	H
225–255	449–511	897–1023	H	L	L	H
256	512	1024	L	L	L	H

2665 tbl 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	–0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	–55 to +125	°C
TSTG	Storage Temperature	–55 to +125	°C
IOUT	DC Output Current	50	mA

2665 tbl 03

- NOTE:**
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.0	—	—	V
VIL ⁽¹⁾	Input Low Voltage	—	—	0.8	V

2665 tbl 04

NOTE:

- 1.5V undershoots are allowed for 10ns once per cycle.

5

DC ELECTRICAL CHARACTERISTICS

(Commercial VCC = 5.0V ± 10%, TA = 0°C to +70°C)

Symbol	Parameter	IDT72105/IDT72115/ IDT72125 Commercial			Unit
		Min.	Typ.	Max.	
IIL ⁽¹⁾	Input Leakage Current (Any Input)	–1	—	1	µA
IOL ⁽²⁾	Output Leakage Current	–10	—	10	µA
VOH	Output Logic "1" Voltage IOUT = –2mA ⁽⁵⁾	2.4	—	—	V
VOL	Output Logic "0" Voltage IOUT = 8mA ⁽⁶⁾	—	—	0.4	V
ICC1 ⁽³⁾	Power Supply Current	—	50	100	mA
ICC2 ⁽³⁾	Average Standby Current (W = RS = FL/DIR = VIH)(SOCP = VIL)	—	4	8	mA
ICC3 ^(3,4,7)	Power Down Current	—	1	6	mA

NOTES: 2665 tbl 05

- Measurements with 0.4V ≤ VIN ≤ VCC.
- SOCP = VIL, 0.4 ≤ VOUT ≤ VCC.
- ICC measurements are made with outputs open.
- RS = FL/DIR = W = VCC - 0.2V; SOCP = 0.2V; all other inputs ≥ VCC - 0.2 or ≤ 0.2V.
- For SO, IOUT = –4mA.
- For SO, IOUT = 16mA.
- Measurements are made after reset.

AC ELECTRICAL CHARACTERISTICS

(Commercial: V_{CC} = 5V±10%, T_A = 0°C to +70°C)

Symbol	Parameter	Figure	COM'L				Unit
			72105L25 72115L25 72125L25		72105L50 72115L50 72125L50		
			Min.	Max.	Min.	Max.	
ts	Parallel Shift Frequency	—	—	28.5	—	15	MHz
tsocp	Serial Shift Frequency	—	—	50	—	40	MHz
PARALLEL INPUT TIMINGS							
tWC	Write Cycle Time	2	35	—	65	—	ns
tWPW	Write Pulse Width	2	25	—	50	—	ns
tWR	Write Recovery Time	2	10	—	15	—	ns
tDS	Data Set-up Time	2	12	—	15	—	ns
tDH	Data Hold Time	2	0	—	2	—	ns
tWEF	Write High to \overline{EF} HIGH	5, 6	—	35	—	45	ns
tWFF	Write Low to \overline{FF} LOW	4, 7	—	35	—	45	ns
tWF	Write Low to Transitioning \overline{HF} , \overline{AEF}	8	—	35	—	45	ns
tWPF	Write Pulse Width After \overline{FF} HIGH	7	25	—	50	—	ns
SERIAL OUTPUT TIMINGS							
tsocp	Serial Clock Cycle Time	3	20	—	25	—	ns
tsocw	Serial Clock Width HIGH/LOW	3	8	—	10	—	ns
tsopd	SOCP Rising Edge to SO Valid Data	3	—	14	—	15	ns
tsohz	SOCP Rising Edge to SO at High-Z ⁽¹⁾	3	3	14	3	15	ns
tsolz	SOCP Rising Edge to SO at Low-Z ⁽¹⁾	3	3	14	3	15	ns
tsocEF	SOCP Rising Edge to \overline{EF} LOW	5, 6	—	35	—	45	ns
tsocFF	SOCP Rising Edge to \overline{FF} HIGH	4, 7	—	35	—	45	ns
tsocF	SOCP Rising Edge to Transitioning \overline{HF} , \overline{AEF}	8	—	35	—	45	ns
tREFSO	SOCP Delay After \overline{EF} HIGH	6	35	—	65	—	ns
RESET TIMINGS							
trsc	Reset Cycle Time	1	35	—	65	—	ns
trS	Reset Pulse Width	1	25	—	50	—	ns
trSS	Reset Set-up Time	1	25	—	50	—	ns
trSR	Reset Recovery Time	1	10	—	15	—	ns
EXPANSION MODE TIMINGS							
tFLS	\overline{FL} Set-up Time to \overline{RS} Rising Edge	9	7	—	8	—	ns
tFLH	\overline{FL} Hold Time to \overline{RS} Rising Edge	9	0	—	2	—	ns
tDIRS	DIR Set-up Time to SOCP Rising Edge	9	10	—	12	—	ns
tDIRH	DIR Hold Time from SOCP Rising Edge	9	5	—	5	—	ns
tsOXD1	SOCP Rising Edge to RSOX Rising Edge	9	—	15	—	17	ns
tsOXD2	SOCP Rising Edge to RSOX Falling Edge	9	—	15	—	17	ns
tsIXS	RSIX Set-up Time to SOCP Rising Edge	9	5	—	8	—	ns
tsIXPW	RSIX Pulse Width	9	10	—	15	—	ns

NOTE:

1. Values guaranteed by design.

2665 tbl 06

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure A


2665 tbl 07

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	10	pF
COU	Output Capacitance	VOU = 0V	12	pF

NOTE: 2665 tbl 08

1. This parameter is sampled and not 100% tested.



2665 drw 03

or equivalent circuit
Figure A. Output Load

*Includes jig and scope capacitances.

FUNCTIONAL DESCRIPTION

Parallel Data Input

The device must be reset before beginning operation so that all flags are set to their initial state. In width or depth expansion the First Load pin (FL) must be programmed to indicate the first device.

The data is written into the FIFO in parallel through the Do-15 input data lines. A write cycle is initiated on the falling edge of the Write (W) signal provided the Full Flag (FF) is not asserted. If the W signal changes from HIGH-to-LOW and the Full Flag (FF) is already set, the write line is internally inhibited internally from incrementing the write pointer and no write operation occurs.


Data set-up and hold times must be met with respect to the

rising edge of Write. On the rising edge of W, the write pointer is incremented. Write operations can occur simultaneously or asynchronously with read operations.

Serial Data Output

The serial data is output on the SO pin. The data is clocked out on the rising edge of SOCP providing the Empty Flag (EF) is not asserted. If the Empty Flag is asserted then the next data word is inhibited from moving to the output register and being clocked out by SOCP.

The serial word is shifted out Least Significant Bit or Most Significant Bit first, depending on the FL/DIR level during operation. A LOW on DIR will cause the Least Significant Bit to be read out first. A HIGH on DIR will cause the Most Significant Bit to be read out first.





2665 drw 04

NOTES:



1. EF, FF, HF and AEF may change status during Reset, but flags will be valid at trsc.
2. SOCP should be in the steady LOW or HIGH during trss. The first LOW-HIGH (or HIGH-LOW) transition can begin after trsr.

Figure 1. Reset



NOTE:
1. In Single Device Mode, SO will not tri-state except after reset.

Figure 3. Read Operation



NOTE:
1. Once \overline{EF} has gone LOW and the last bit of the final word has been shifted out, SOCP should not be clocked until \overline{EF} goes HIGH.

Figure 5. Empty Flag from Last Read to First Write




Figure 6. Empty Boundary Condition Timing




Figure 7. Full Boundary Condition Timing





Figure 8. Half-Full, Almost-Full and Almost-Empty Timings

5



2665 drw 12

Figure 9. Serial Read Expansion


OPERATING CONFIGURATIONS

Single Device Mode

The device must be reset before beginning operation so that all flags are set to location zero. In the standalone case, the RSIX line is tied HIGH and indicates single device operation to the device. The RSOX/ \overline{AEF} pin defaults to \overline{AEF} and outputs the Almost-Empty and Almost-Full Flag.

Width Expansion Mode

In the cascaded case, word widths of more than 16 bits can be achieved by using more than one device. By tying the RSOX and RSIX pins together, as shown in Figure 11, and programming which is the Least Significant Device, a cascaded serial word is achieved. The Least Significant Device is programmed by a LOW on the $\overline{FL/DIR}$ pin during reset. All other devices should be programmed HIGH on the $\overline{FL/DIR}$ pin at reset.



2665 drw 13

Figure 10. Single Device Configuration

Mode	Inputs			Internal Status		Outputs		
	\overline{RS}	\overline{FL}	DIR	Read Pointer	Write Pointer	\overline{AEF} , \overline{EF}	\overline{FF}	\overline{HF}
Reset	0	X	X	Location Zero	Location Zero	0	1	1
Read/Write	1	X	0,1	Increment ⁽¹⁾	Increment ⁽¹⁾	X	X	X

NOTE:

2665 tbl 09

1. Pointer will increment if appropriate flag is HIGH.

Table 1. Reset and First Load Truth Table—Single Device Configuration

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is three stated, only the device which is currently shifting out is enabled and driving the 1-bit bus. NOTE: After reset, the level on the \overline{FL}/DIR pin decides if the Least Significant or Most Significant

Bit is read first out of each device.

The three flag outputs, Empty (\overline{EF}), Half-Full (\overline{HF}) and Full (\overline{FF}), should be taken from the Most Significant Device (in the example, FIFO #2). The Almost-Empty/Almost-Full flag is not available. The RSOX pin is used for expansion.




Figure 11. Width Expansion for 32-bit Parallel Data In

2665 drw 14

Depth Expansion (Daisy Chain) Mode

The IDT72105/15/25 can easily be adapted to applications requiring greater than 1024 words. Figure 12 demonstrates Depth Expansion using three IDT72105/15/25s and an IDT74FCT138 Address Decoder. Any depth can be attained by adding additional devices. The Address Decoder is necessary to determine which FIFO is being written. A word of data must be written sequentially into each FIFO so that the data will be read in the correct sequence. The IDT72105/15/25 operates in the Depth Expansion Mode when the following conditions are met:

1. The first device must be programmed by holding \overline{FL} LOW at Reset. All other devices must be programmed by holding \overline{FL} HIGH at reset.
2. The Read Serial Out Expansion pin (RSOX) of each device must be tied to the Read Serial In Expansion pin (RSIX) of the next device (see Figure 12).


3. External logic is needed to generate composite Empty, Half-Full and Full Flags. This requires the OR-ing of all \overline{EF} , \overline{HF} and \overline{FF} Flags.
4. The Almost-Empty and Almost-Full Flag is not available due to using the RSOX pin for expansion.

Compound Expansion (Daisy Chain) Mode

The IDT72105/15/25 can be expanded in both depth and width as Figure 13 indicates:

1. The RSOX-to-RSIX expansion signals are wrapped around sequentially.
2. The write (\overline{W}) signal is expanded in width.
3. Flag signals are only taken from the Most Significant Devices.
4. The Least Significant Device in the array must be programmed with a LOW on \overline{FL}/DIR during reset.





2665 drw 15

Figure 12. A 3K x 16 Parallel-to-Serial FIFO using the IDT72125

Mode	Inputs			Internal Status		Outputs	
	RS	FL	DIR	Read Pointer	Write Pointer	EF	HF, FF
Reset-First Device	0	0	X	Location Zero	Location Zero	0	1
Reset All Other Devices	0	1	X	Location Zero	Location Zero	0	1
Read/Write	1	X	0,1	X	X	X	X

NOTE:

1. RS = Reset Input, FL/FIR = First Load/Direction, EF = Empty Flag Output, HF = Half- Full Flag Output, FF = Full Flag Output.

2665 tbl 10

Table 2. Reset and First Load Truth Table—Width/Depth Compound Expansion Mode





Figure 13. A 3K x 32 Parallel-to-Serial FIFO using the IDT72125

5

ORDERING INFORMATION



2665 drw 17



Integrated Device Technology, Inc.

CMOS PARALLEL-TO-SERIAL FIFO

2048 x 9

4096 x 9

IDT72131

IDT72141

FEATURES:

- 35ns parallel port access time, 45ns cycle time
- 50MHz serial port shift rate
- Expandable in depth and width with no external components
- Programmable word lengths including 7-9, 16-18, 32-36 bit using Flexishift™ serial output without using any additional components
- Multiple status flags: Full, Almost-Full (1/8 from full), Half-Full, Almost Empty (1/8 from empty), and Empty
- Asynchronous and simultaneous read and write operations
- Dual-Port zero fall-through architecture
- Retransmit capability in single device mode
- Produced with high-performance, low power CMOS technology
- Available in 28-pin ceramic and plastic DIP.
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT72131/72141 are high-speed, low power parallel-to-serial FIFOs. These FIFOs are ideally suited to serial communications applications, tape/disk controllers, and local area networks (LANs). The IDT72131/72141 can be configured with the IDTs serial-to-parallel FIFOs (IDT72132/72142) for bidirectional serial data buffering.


The FIFO has a 9-bit parallel input port and a serial output port. Wider and deeper parallel-to-serial data buffers can be built using multiple IDT72131/72141 chips. IDTs unique Flexishift serial expansion logic (SOX, \overline{NR}) makes width expansion possible with no additional components. These FIFOs will expand to a variety of wordwidths including 8, 9, 16, and 32 bits. The IDT72131/141 can also be directly connected for depth expansion.

Five flags are provided to monitor the FIFO. The full and empty flags prevent any FIFO data overflow or underflow conditions. The almost-full (7/8), half-full, and almost empty (1/8) flags signal memory utilization within the FIFO.


The IDT72131/72141 is fabricated using IDTs high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

5

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

PIN DESCRIPTIONS

Symbol	Name	I/O	Description
D ₀ -D ₈	Inputs	I	Data inputs for 9-bit wide data.
\overline{RS}	Reset	I	When \overline{RS} is set LOW, internal READ and WRITE pointers are set to the first location of the RAM array. \overline{HF} and \overline{FF} go HIGH, and \overline{AEF} and \overline{EF} go LOW. A reset is required before an initial WRITE after power-up. \overline{W} must be HIGH and SOCP must be LOW during \overline{RS} cycle.
\overline{W}	Write	I	A write cycle is initiated on the falling edge of WRITE if the Full Flag (\overline{FF}) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of WRITE. Data is stored in the RAM array sequentially and independently of any ongoing read operation.
SOCP	Serial Output Clock	I	A serial bit read cycle is initiated on the rising edge of SOCP if the Empty Flag (\overline{EF}) is not set. In both Depth and Serial Word Width Expansion modes, all of the SOCP pins are tied together.
\overline{NR}	Next Read	I	To program the Serial Out data word width, connect \overline{NR} with one of the Data Set pins (Q ₄ , Q ₆ , Q ₇ and Q ₈). For example, \overline{NR} - Q ₇ programs for a 8-bit Serial Out word width.
$\overline{FL/RT}$	First Load/ Retransmit	I	This is a dual purpose input. In the single device configuration (\overline{XI} grounded), activating retransmit ($\overline{FL/RT}$ -LOW) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. \overline{W} must be high and SOCP must be low before setting $\overline{FL/RT}$ LOW. Retransmit is not compatible with depth expansion. In the depth expansion configuration, $\overline{FL/RT}$ grounded indicates the first activated device.
\overline{XI}	Expansion In	I	In the single device configuration, \overline{XI} is grounded. In depth expansion or daisy chain expansion, \overline{XI} is connected to \overline{XO} (expansion out) of the previous device.
SOX	Serial Output Expansion	I	In the Serial Output Expansion mode, the SOX pin of the least significant device is tied HIGH. The SOX pin of all other devices is connected to the Q ₈ pin of the previous device. Data is then clocked out least significant bit first. For single device operation, SOX is tied HIGH.
SO	Serial Output	O	Serial data is output on the Serial Output (SO) pin. Data is clocked out Least Significant Bit first. In the Serial Width Expansion mode the SO pins are tied together and each SO pin is tristated at the end of the byte.
\overline{FF}	Full Flag	O	When \overline{FF} goes LOW, the device is full and further WRITE operations are inhibited. When \overline{FF} is HIGH, the device is not full.
\overline{EF}	Empty Flag	O	When \overline{EF} goes LOW, the device is empty and further READ operations are inhibited. When \overline{EF} is HIGH, the device is not empty. See the description on page 6 for more details.
\overline{AEF}	Almost-Empty/ Almost-Full Flag	O	When \overline{AEF} is LOW, the device is empty to 1/8 full or 7/8 to completely full. When \overline{AEF} is HIGH, the device is greater than 1/8 full, but less than 7/8 full.
$\overline{XO}/\overline{HF}$	Expansion Out/ Half-Full Flag	O	This is a dual-purpose output. In the single device configuration (\overline{XI} grounded), the device is more than half full when \overline{HF} is LOW. In the depth expansion configuration (\overline{XO} connected to \overline{XI} of the next device), a pulse is sent from \overline{XO} to \overline{XI} when the last location in the RAM array is filled.
Q ₄ , Q ₆ , Q ₇ and Q ₈	Data Set	O	The appropriate Data Set pin (Q ₄ , Q ₆ , Q ₇ and Q ₈) is connected to \overline{NR} to program the Serial Out data word width. For example: Q ₆ - \overline{NR} programs a 7-bit word width, Q ₈ - \overline{NR} programs a 9-bit word width, etc.
Vcc	Power Supply		Single Power Supply of 5V.
GND	Ground		Single ground at 0V.

2751 tbl 01

STATUS FLAGS

Number of Words in FIFO		FF	AEF	HF	EF
IDT72131	IDT72141				
0	0	H	L	H	L
1-255	1-511	H	L	H	H
256-1024	512-2048	H	H	H	H
1025-1792	2049-3584	H	H	L	H
1793-2047	3585-4095	H	L	L	H
2048	4096	L	L	L	H

2751 tbl 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

NOTE: 2751 tbl 03
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCCM	Military Supply Voltage	4.5	5.0	5.5	V
VCC	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage Commercial	2.0	—	—	V
V _{IH}	Input High Voltage Military	2.2	—	—	V
V _{IL} ⁽¹⁾	Input Low Voltage	—	—	0.8	V

NOTE: 2751 tbl 04
1. 1.5V undershoots are allowed for 10ns once per cycle.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	V _{IN} = 0V	10	pF
COUT	Output Capacitance	V _{OUT} = 0V	12	pF

NOTE: 2751 tbl 05
1. This parameter is sampled and not 100% tested.

DC ELECTRICAL CHARACTERISTICS

(Commercial: V_{CC} = 5.0V ± 10%, TA = 0°C to +70°C; Military: V_{CC} = 5.0V ± 10%, TA = -55°C to +125°C)

Symbol	Parameter	IDT72131/IDT72141 Commercial			IDT72131/IDT72141 Military			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
I _{IL} ⁽¹⁾	Input Leakage Current (Any Input)	-1	—	1	-10	—	10	μA
I _{OL} ⁽²⁾	Output Leakage Current	-10	—	10	-10	—	10	μA
V _{OH}	Output Logic "1" Voltage, I _{OUT} = -8mA	2.4	—	—	2.4	—	—	V
V _{OL}	Output Logic "0" Voltage, I _{OUT} = 16mA	—	—	0.4	—	—	0.4	V
I _{CC1} ⁽³⁾	Power Supply Current	—	90	140	—	100	160	mA
I _{CC2} ⁽³⁾	Average Standby Current (W = RS = FL/RT = V _{IH}) (SOCP = V _{IL})	—	8	12	—	12	25	mA
I _{CC3(L)} ^(3,4)	Power Down Current	—	—	2	—	—	4	mA

NOTES: 2751 tbl 06
1. Measurements with 0.4 ≤ V_{IN} ≤ V_{CC}.
2. SOCP ≤ V_{IL}, 0.4 ≤ V_{OUT} ≤ V_{CC}.
3. I_{CC} measurements are made with outputs open.
4. RS = FL/RT = W = V_{CC} - 0.2V; SOCP ≤ 0.2V; all other inputs ≥ V_{CC} - 0.2V or ≤ 0.2V.

5

AC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{CC} = 5.0V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$; Military: $V_{CC} = 5.0V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$)

Symbol	Parameter	Commercial		Military		Mil. and Com'l.		Unit
		IDT72131L35 IDT72141L35		IDT72131L40 IDT72141L40		IDT72131L50 IDT72141L50		
		Min.	Max.	Min.	Max.	Min.	Max.	
ts	Parallel Shift Frequency	—	22.2	—	20	—	15	MHz
tsOCP	Serial-Out Shift Frequency	—	50	—	50	—	40	MHz
PARALLEL INPUT TIMINGS								
tds	Data Set-up Time	18	—	20	—	30	—	ns
tDH	Data Hold Time	0	—	0	—	5	—	ns
tWC	Write Cycle Time	45	—	50	—	65	—	ns
tWPW	Write Pulse Width	35	—	40	—	50	—	ns
tWR	Write Recovery Time	10	—	10	—	15	—	ns
tWEF	Write High to EF HIGH	—	30	—	35	—	45	ns
tWFF	Write Low to FF LOW	—	30	—	35	—	45	ns
tWF	Write Low to Transitioning HF, AEF	—	45	—	50	—	65	ns
tWPF	Write Pulse Width After FF HIGH	35	—	40	—	50	—	ns
SERIAL OUTPUT TIMINGS								
tSOHZ	SOCP Rising Edge to SO at High-Z ⁽¹⁾	5	16	5	16	5	26	ns
tsOLZ	SOCP Rising Edge to SO at Low-Z ⁽¹⁾	5	22	5	22	5	22	ns
tsOPD	SOCP Rising Edge to Valid Data on SO	—	18	—	18	—	18	ns
tsOX	SOX Set-up Time to SOCP Rising Edge	5	—	5	—	5	—	ns
tsOCW	Serial In Clock Width HIGH/LOW	8	—	8	—	10	—	ns
tsOCEF	SOCP Rising Edge (Bit 0 - Last Word) to EF LOW	—	20	—	25	—	25	ns
tsOFF	SOCP Rising Edge to FF HIGH	—	30	—	35	—	40	ns
tsOCF	SOCP Rising Edge to HF, AEF, HIGH	—	30	—	35	—	40	ns
tREFSO	Recovery Time SOCP After EF HIGH	35	—	40	—	50	—	ns
RESET TIMINGS								
tRSC	Reset Cycle Time	45	—	50	—	65	—	ns
tRS	Reset Pulse Width	35	—	40	—	50	—	ns
tRSS	Reset Set-up Time	35	—	40	—	50	—	ns
tRSR	Reset Recovery Time	10	—	10	—	15	—	ns
tRSF1	Reset to EF and AEF LOW	—	45	—	50	—	65	ns
tRSF2	Reset to HF and FF HIGH	—	45	—	50	—	65	ns
tRSQ L	Reset to Q LOW	20	—	20	—	35	—	ns
tRSQ H	Reset to Q HIGH	20	—	20	—	35	—	ns
RETRANSMIT TIMINGS								
tRTC	Retransmit Cycle Time	45	—	50	—	65	—	ns
tRT	Retransmit Pulse Width	35	—	40	—	50	—	ns
tRTS	Retransmit Set-up Time	35	—	40	—	50	—	ns
tRTR	Retransmit Recovery Time	10	—	10	—	15	—	ns
DEPTH EXPANSION MODE TIMINGS								
tXOL	Read/Write to X \bar{O} LOW	—	35	—	40	—	50	ns
tXOH	Read/Write to X \bar{O} HIGH	—	35	—	40	—	50	ns
tXI	XI Pulse Width	35	—	40	—	50	—	ns
tXIR	XI Recovery Time	10	—	10	—	10	—	ns
tXIS	XI Set-up Time	15	—	15	—	15	—	ns


NOTE:

1. Guaranteed by design minimum times, not tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure A

2751 tbl 08



2751 drw 03

or equivalent circuit

Figure A. Output Load

*Including jig and scope capacitances

FUNCTIONAL DESCRIPTION

Parallel Data Input


The data is written into the FIFO in parallel through the Do-8 input data lines. A write cycle is initiated on the falling edge of the Write (\bar{W}) signal provided the Full Flag (\bar{FF}) is not asserted. If the \bar{W} signal changes from HIGH-to-LOW and the Full-Flag (\bar{FF}) is already set, the write line is inhibited internally from incrementing the write pointer and no write operation occurs.

Data set-up and hold times must be met with respect to the rising edge of Write. The data is written to the RAM at the write pointer. On the rising edge of \bar{W} , the write pointer is incremented. Write operations can occur simultaneously or asynchronously with read operations.

Serial Data Output

The serial data is output on the SO pin. The data is clocked out on the rising edge of SOCP providing the Empty Flag (\bar{EF}) is not asserted. If the Empty Flag is asserted then the next data word is inhibited from moving to the output register and being clocked out by SOCP. NOTE: SOCP should not be clocked once the last bit of the last word has been clocked out. If it is, then two things will occur. One, the SO pin will go High-Z and two, SOCP will be out of sync with Next Read (\bar{NR}).

The serial word is shifted out Least Significant Bit first, that is the first bit will be D0, then D1 and so on up to the serial word width. The serial word width must be programmed by connecting the appropriate Data Set line (Q4, Q6, Q7 or Q8) to the \bar{NR} input. The Data Set lines are taps off a digital delay line. Selecting one of these taps, programs the width of the serial word to be read and shifted out.



2751 drw 04

Figure 1. Reset




Figure 2. Write Operation




Figure 3. Read Operation

NOTES:

1. This timing applies to the Active Device in Width Expansion Mode.
2. This timing applies to Single Device Mode at Empty Boundary ($EF = LOW$) and the Next Active Device in Width Expansion Mode.





Figure 4. Full Flag from Last Write to First Read




2751 drw 08

NOTE:

1. Once \overline{EF} has gone LOW and the last bit of the final word has been shifted out, SOCP should not be clocked until \overline{EF} goes HIGH.

Figure 5. Empty Flag from Last Read to First Write



2751 drw 09

NOTE:

1. Once \overline{EF} has gone LOW and the last bit of the final word has been shifted out, SOCP should not be clocked until \overline{EF} goes HIGH.

Figure 6. Empty Boundary Condition Timing

5




Figure 7. Full Boundary Condition Timing






Figure 8. Half Full, Almost Full and Almost Empty Timings



NOTE:
 1. \overline{EF} , \overline{AEF} , \overline{HF} and \overline{FF} may change status during Retransmit, but flags will be valid at t_{RTC} .


2751 drw 12

Figure 9. Retransmit



2751 drw 13

Figure 10. Expansion-Out



2751 drw 14


Figure 11. Expansion-In

OPERATING CONFIGURATIONS

Single Device Configuration

In the standalone case, the SOX line is tied HIGH and not used. On the first LOW-to-HIGH of the SOCP clock, all of the

Data Set lines (Q4, Q6, Q7, Q8) go LOW and a new serial word is started. The Data Set lines then go HIGH on the equivalent SOCP clock pulse. This continues until the Q line connected to \overline{NR} goes HIGH completing the serial word. The cycle is then repeated with the next LOW-to-HIGH transition of SOCP.



2751 drw 15

Figure 12. Eight-Bit Word Single Device Configuration

TRUTH TABLES

TABLE 1: RESET AND RETRANSMIT —
 SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

Mode	Inputs			Internal Status		Outputs		
	RS	FL/RT	XI	Read Pointer	Write Pointer	AEF, EF	FF	HF
Reset	0	X	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	X	X	X
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	X	X	X

NOTE:

1. Pointer will increment if appropriate flag is HIGH.

2751 tbl 09


Width Expansion Configuration

In the cascaded case, word widths of more than 9 bits can be achieved by using more than one device. By tying the SOX line of the least significant device HIGH and the SOX of the subsequent devices to the appropriate Data Set lines of the previous devices, a cascaded serial word is achieved.

On the first LOW-to-HIGH clock edge of SOCP, all lines go LOW. Just as in the standalone case, on each corresponding clock cycle, the equivalent Data Set line goes HIGH in order of least to most significant. When the Data Set line which is

connected to the SOX input of the next device goes HIGH, the Do of that device goes HIGH, the cascading from one device to the next. The Data Set line of the most significant bit programs the serial word width by being connected to all NR inputs.

The Serial Data Output (SO) of each device in the serial word must be tied together. Since the SO pin is three stated, only the device which is currently shifting out is enabled and driving the 1-bit-bus.




2751 drw 16

Figure 13. Width Expansion for 16-bit Parallel Data In. The Parallel Data In is tied to D0-8 of FIFO #1 and D0-6 of FIFO #2.

Depth Expansion (Daisy Chain) Mode

The IDT72131/41 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 14 demonstrates Depth Expansion using three IDT72131/41. Any depth can be attained by adding additional IDT72131/41 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designated by grounding the First Load (FL) control input.
2. All other devices must have \overline{FL} in the HIGH state.
3. The Expansion Out (\overline{XO}) pin of each device must be tied to the Expansion In (\overline{XI}) pin of the next device.
4. External logic is needed to generate a composite Full Flag (\overline{FF}) and Empty Flag (\overline{EF}). This requires the OR-ing of all \overline{EF} s and OR-ing of all \overline{FF} s (i.e., all must be set to generate the correct composite \overline{FF} or \overline{EF}).
5. The Retransmit (\overline{RT}) function and Half-Full Flag (\overline{HF}) are not available in the Depth Expansion mode.



2751 drw 17

Figure 14. A 12K x 8 Parallel-In Serial-Out FIFO

**TABLE 2: RESET AND FIRST LOAD TRUTH TABLE —
DEPTH EXPANSION/COMPOUND EXPANSION MODE**


Mode	Inputs			Internal Status		Outputs	
	RS	FL	XI	Read Pointer	Write Pointer	EF	FF
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset-All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	X	(1)	X	X	X	X

NOTES:

1. XI is connected to \overline{XO} of previous device.
2. RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input.

2751 tbl 10

ORDERING INFORMATION



2751 drw 18





Integrated Device Technology, Inc.

CMOS SERIAL-TO-PARALLEL FIFO
2048 x 9
4096 x 9

IDT72132
IDT72142

FEATURES:

- 35ns parallel-port access time, 45ns cycle time
- 50MHz serial port shift rate
- Expandable in depth and width with no external components
- Programmable word lengths including 8, 9, 16-18, and 32-36 bit using Flexshift™ serial input without using any additional components
- Multiple status flags: Full, Almost-Full (1/8 from full), Half-Full, Almost Empty (1/8 from empty), and Empty
- Asynchronous and simultaneous read and write operations
- Dual-Port zero fall-through architecture
- Retransmit capability in single device mode
- Produced with high-performance, low-power CMOS technology
- Available in the 28-pin ceramic and plastic DIPs
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:


The IDT72132/72142 are high-speed, low-power serial-to-parallel FIFOs. These FIFOs are ideally suited to serial communications applications, tape/disk controllers, and local area networks (LANs). The IDT72132/72142 can be configured with the IDTs parallel-to-serial FIFOs (IDT72131/72141) for bidirectional serial data buffering.

The FIFO has a serial input port and a 9-bit parallel output port. Wider and deeper serial-to-parallel data buffers can be built using multiple IDT72132/72142 chips. IDTs unique Flexshift serial expansion logic (SIX, $\bar{N}W$) makes width expansion possible with no additional components. These FIFOs will expand to a variety of word widths including 8, 9, 16, and 32 bits. The IDT72132/142 can also be directly connected for depth expansion.


Five flags are provided to monitor the FIFO. The full and empty flags prevent any FIFO data overflow or underflow conditions. The Almost-Full (7/8), Half-Full, and Almost Empty (1/8) flags signal memory utilization within the FIFO.

The IDT72132/72142 is fabricated using IDTs high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

©1993 Integrated Device Technology, Inc.

DSC-2030/3

PIN DESCRIPTIONS

Symbol	Name	I/O	Description
SI	Serial Input	I	Serial data is shifted in least significant bit first. In the serial cascade mode, the Serial Input (SI) pins are tied together and SIX plus D7, D8 determine which device stores the data.
\overline{RS}	Reset	I	When \overline{RS} is set LOW, internal READ and WRITE pointers are set to the first location of the RAM array. HF and FF go HIGH, and AEF, and EF go LOW. A reset is required before an initial WRITE after power-up. \overline{R} must be HIGH during an \overline{RS} cycle.
NW	Next Write	I	To program the Serial In word width, connect NW with one of the Data Set pins (D7, D8).
SICP	Serial Input Clock	I	Serial data is read into the serial input register on the rising edge of SICP. In both Depth and Serial Word Width Expansion modes, all of the SICP pins are tied together.
\overline{R}	Read	I	When READ is LOW, data can be read from the RAM array sequentially, independent of SICP. In order for READ to be active, \overline{EF} must be HIGH. When the FIFO is empty (\overline{EF} -LOW), the internal READ operation is blocked and Q0-Q8 are in a high impedance condition.
FL/RT	First Load/ Retransmit	I	This is a dual-purpose input. In the single device configuration (\overline{XI} grounded), activating retransmit (FL/RT-LOW) will set the internal READ pointer to the first location. There is no effect on the WRITE pointer. \overline{R} must be HIGH and SICP must be LOW before setting FL/RT LOW. Retransmit is not possible in depth expansion. In the depth expansion configuration, FL/RT grounded indicates the first activated device.
\overline{XI}	Expansion In	I	In the single device configuration, \overline{XI} is grounded. In depth expansion or daisy chain expansion, \overline{XI} is connected to \overline{XO} (expansion out) of the previous device.
SIX	Serial Input Expansion	I	In the Expansion mode, the SIX pin of the least significant device is tied HIGH. The SIX pin of all other devices is connected to the D7 or D8 pin of the previous device. For single device operation, SIX is tied HIGH.
\overline{OE}	Output Enable	I	When \overline{OE} is set LOW, the parallel output buffers receive data from the RAM array. When \overline{OE} is set HIGH, parallel three state buffers inhibit data flow.
Q0-Q8	Output Data	O	Data outputs for 9-bit wide data.
FF	Full Flag	O	When FF goes LOW, the device is full and data must not be clocked by SICP. When FF is HIGH, the device is not full. See the diagram on page 7 for more details.
EF	Empty Flag	O	When EF goes LOW, the device is empty and further READ operations are inhibited. When EF is HIGH, the device is not empty.
AEF	Almost-Empty/ Almost-Full Flag	O	When AEF is LOW, the device is empty to 1/8 full or 7/8 to completely full. When AEF is HIGH, the device is greater than 1/8 full, but less than 7/8 full.
\overline{XO} /HF	Expansion Out/ Half-Full Flag	O	This is a dual-purpose output. In the single device configuration (\overline{XI} grounded), the device is more than half full when HF is LOW. In the depth expansion configuration (\overline{XO} connected to \overline{XI} of the next device), a pulse is sent from \overline{XO} to \overline{XI} when the last location in the RAM array is filled.
D7, D8	Data Set	O	The appropriate Data Set pin (D7, D8) is connected to NW to program the Serial In data word width. For example: D7 - NW programs a 8-bit word width, D8 - NW programs a 9-bit word width, etc.
Vcc	Power Supply		Single Power Supply of 5V.
GND	Ground		Three grounds at 0V.

2752 tbl 01

5

STATUS FLAGS

Number of Words in FIFO		FF	AEF	HF	EF
IDT72132	IDT72142				
0	0	H	L	H	L
1-255	1-511	H	L	H	H
256-1024	512-2048	H	H	H	H
1025-1792	2049-3584	H	H	L	H
1793-2047	3585-4095	H	L	L	H
2048	4096	L	L	L	H

2752 tbl 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

NOTE: 2752 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCCM	Military Supply Voltage	4.5	5.0	5.5	V
VCC	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage Commercial	2.0	—	—	V
V _{IH}	Input High Voltage Military	2.2	—	—	V
V _{IL} ⁽¹⁾	Input Low Voltage	—	—	0.8	V

NOTE:

- 1.5V undershoots are allowed for 10ns once per cycle.

2752 tbl 04

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	12	pF

NOTE:

- This parameter is sampled and not 100% tested.

2752 tbl 05

DC ELECTRICAL CHARACTERISTICS

(Commercial: V_{CC} = 5.0V ± 10%, TA = 0°C to +70°C; Military: V_{CC} = 5.0V ± 10%, TA = -55°C to +125°C)

Symbol	Parameter	IDT72132/IDT72142 Commercial			IDT72132/IDT72142 Military			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
I _{IL} ⁽¹⁾	Input Leakage Current (Any Input)	-1	—	1	-10	—	10	μA
I _{OL} ⁽²⁾	Output Leakage Current	-10	—	10	-10	—	10	μA
V _{OH}	Output Logic "1" Voltage, I _{OUT} = -2mA	2.4	—	—	2.4	—	—	V
V _{OL}	Output Logic "0" Voltage, I _{OUT} = 8mA	—	—	0.4	—	—	0.4	V
I _{CC1} ⁽³⁾	Power Supply Current	—	90	140	—	100	160	mA
I _{CC2} ⁽³⁾	Average Standby Current (R = RS = FL/RT = V _{IH}) (SICP = V _{IL})	—	8	12	—	12	25	mA
I _{CC3(L)} ^(3,4)	Power Down Current	—	—	2	—	—	4	mA

NOTES:

- Measurements with 0.4 ≤ V_{IN} ≤ V_{CC}.
- R ≤ V_{IL}, 0.4 ≤ V_{OUT} ≤ V_{CC}.
- I_{CC} measurements are made with outputs open.
- RS = FL/RT = R = V_{CC} - 0.2V; SICP ≤ 0.2V; all other inputs ≥ V_{CC} - 0.2V or ≤ 0.2V.

2752 tbl 06

AC ELECTRICAL CHARACTERISTICS

(Commercial: V_{CC} = 5.0V ± 10%, T_A = 0°C to +70°C; Military: V_{CC} = 5.0V ± 10%, T_A = -55°C to +125°C)

Symbol	Parameter	Commercial		Military		Mil. and Com'l.		Unit
		IDT72132L35 IDT72142L35		IDT72132L40 IDT72142L40		IDT72132L50 IDT72142L50		
		Min.	Max.	Min.	Max.	Min.	Max.	
ts	Parallel Shift Frequency	—	22.2	—	20	—	15	MHz
tsICP	Serial-InShift Frequency	—	50	—	50	—	40	MHz
PARALLEL OUTPUT TIMINGS								
t _A	Access Time	—	35	—	40	—	50	ns
t _{RR}	Read Recovery Time	10	—	10	—	15	—	ns
t _{RPW}	Read Pulse Width	35	—	40	—	50	—	ns
t _{RC}	Read Cycle Time	45	—	50	—	65	—	ns
t _{RLZ}	Read Pulse LOW to Data Bus at Low-Z ⁽¹⁾	5	—	5	—	10	—	ns
t _{RHZ}	Read Pulse HIGH to Data Bus at High-Z ⁽¹⁾	—	20	—	25	—	30	ns
t _{DV}	Data Valid from Read Pulse HIGH	5	—	5	—	5	—	ns
t _{OEZH}	Output Enable to High-Z (Disable) ⁽¹⁾	—	15	—	15	—	15	ns
t _{OEZL}	Output Enable to Low-Z (Enable) ⁽¹⁾	5	—	5	—	5	—	ns
t _{AOE}	Output Enable to Data Valid (Q _{0-e})	—	20	—	20	—	22	ns
SERIAL INPUT TIMINGS								
t _{SIS}	Serial Data in Set-Up Time to SICIP Rising Edge	12	—	12	—	15	—	ns
t _{SIH}	Serial Data in Hold Time to SICIP Rising Edge	0	—	0	—	0	—	ns
t _{SIX}	SIX Set-Up Time to SICIP Rising Edge	5	—	5	—	5	—	ns
t _{SIcw}	Serial-In Clock Width HIGH/LOW	8	—	8	—	10	—	ns
FLAG TIMINGS								
t _{SICeF}	SICIP Rising Edge (Last Bit - First Word) to EF HIGH	—	45	—	50	—	65	ns
t _{SICfF}	SICIP Rising Edge (Bit 1 - Last Word) to FF LOW	—	30	—	35	—	40	ns
t _{SICF}	SICIP Rising Edge to HF, AEF	—	45	—	50	—	65	ns
t _{TRFFSI}	Recovery Time SICIP After FF Goes HIGH	15	—	15	—	15	—	ns
t _{REF}	Read LOW to EF LOW	—	30	—	35	—	45	ns
t _{RFf}	Read HIGH to FF HIGH	—	30	—	35	—	45	ns
t _{RF}	Read HIGH to Transitioning HF and AEF	—	45	—	50	—	65	ns
t _{RFPE}	Read Pulse Width After EF HIGH	35	—	40	—	50	—	ns
RESET TIMINGS								
t _{TRSC}	Reset Cycle Time	45	—	50	—	65	—	ns
t _{TRS}	Reset Pulse Width	35	—	40	—	50	—	ns
t _{TRSS}	Reset Set-up Time	35	—	40	—	50	—	ns
t _{TRSR}	Reset Recovery Time	10	—	10	—	15	—	ns
t _{TRSF1}	Reset to EF and AEF LOW	—	45	—	50	—	65	ns
t _{TRSF2}	Reset to HF and FF HIGH	—	45	—	50	—	65	ns
t _{TRSDL}	Reset to D LOW	20	—	20	—	35	—	ns
t _{TPOI}	SICIP Rising Edge to D	5	17	5	17	5	20	ns
RETRANSMIT TIMINGS								
t _{TRTC}	Retransmit Cycle Time	45	—	50	—	65	—	ns
t _{TRT}	Retransmit Pulse Width	35	—	40	—	50	—	ns
t _{TRTS}	Retransmit Set-up Time	35	—	40	—	50	—	ns
t _{TRTR}	Retransmit Recovery Time	10	—	10	—	15	—	ns
DEPTH EXPANSION MODE TIMINGS								
t _{TXOL}	Read/Write to X ₀ LOW	—	40	—	45	—	50	ns
t _{TXOH}	Read/Write to X ₀ HIGH	—	40	—	45	—	50	ns
t _{TXI}	X ₁ Pulse Width	35	—	40	—	50	—	ns
t _{TXIR}	X ₁ Recovery Time	10	—	10	—	10	—	ns
t _{TXIS}	X ₁ Set-up Time	16	—	15	—	15	—	ns

NOTE: 2752 tbl 07


1. Guaranteed by design minimum times, not tested

5

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure A

2752 tbi 08



2752 drw 03

or equivalent circuit

Figure A. Output Load

*Includes jig and scope capacitances

FUNCTIONAL DESCRIPTION

Serial Data Input


The serial data is input on the SI pin. The data is clocked in on the rising edge of S1CP providing the Full Flag (FF) is not asserted. If the Full Flag is asserted then the next parallel data word is inhibited from moving into the RAM array. NOTE: S1CP should not be clocked once the last bit of the last word has been shifted in, as indicated by \overline{NW} HIGH and FF LOW. If it is, then the input data will be lost.

The serial word is shifted in Least Significant Bit first. Thus, when the FIFO is read, the Least Significant Bit will come out on Q₀ and the second bit is on Q₁ and so on. The serial word width must be programmed by connecting the appropriate Data Set line (D₇, D₈) to the \overline{NW} input. The data set lines are taps off a digital delay line. Selecting one of these taps programs the width of the serial word to be written in.

Parallel Data Output

A read cycle is initiated on the falling edge of Read (\overline{R}) provided the Empty Flag is not set. The output data is accessed on a first-in/first-out basis, independent of the ongoing write operations. The data is available t_A after the falling edge of \overline{R} and the output bus Q goes into high impedance after \overline{R} goes HIGH.

Alternately, the user can access the FIFO by keeping \overline{R} LOW and enabling data on the bus by asserting Output Enable (\overline{OE}). When \overline{R} is LOW, the \overline{OE} signal enables data on the output bus. When \overline{R} is LOW and \overline{OE} is HIGH, the output bus is three-stated. When \overline{R} is HIGH, the output bus is disabled irrespective of \overline{OE} .



2752 drw 04

NOTE:

1. Input bits are numbered 0 to n-1. D₇ and D₈ correspond to n=8 and n=9 respectively

Figure 1. Reset




Figure 2. Write Operation

2752 drw 05

NOTE:
 1. Input bits are numbered 0 to n-1.




Figure 3. Read Operation

2752 drw 06





Figure 4. Output Enable Timings

2752 drw 07




2752 drw 08

NOTE:


1. After \bar{FF} goes LOW and the last bit of the final word has been clocked in, $SICIP$ should not be clocked until \bar{FF} goes HIGH.

Figure 5. Full Flag from Last Write to First Read




2752 drw 09

Figure 6. Empty Flag from Last Read to First Write




2752 drw 10

Figure 7. Empty Boundary Condition Timing




NOTE:
 1. After FF goes LOW and the last bit of the final word has been clocked in, SICIP should not be clocked until FF goes HIGH. 2752 drw 11

Figure 8. Full Boundary Condition Timing



2752 drw 12

Figure 9. Half Full, Almost Full and Almost Empty Timings



NOTE:
 1. EF, AEF, HF and FF-bar may change status during Retransmit, but flags will be valid at tRTC.

2752 drw 13

Figure 10. Retransmit

5




Figure 11. Expansion-Out

2752 drw 14




Figure 12. Expansion-In

2752 drw 15

OPERATING CONFIGURATIONS

Single Device Configuration

In the standalone case, the SIX line is tied HIGH and not used. On the first LOW-to-HIGH of the SICP clock, both of the

Data Set lines (D7, D8) go LOW and a new serial word is started. The Data Set lines then go HIGH on the equivalent SICP clock pulse. This continues until the D line connected to \overline{NW} goes HIGH completing the serial word. The cycle is then repeated with the next LOW-to-HIGH transition of SICP.




Figure 13. Nine-Bit Word Single Device Configuration

TRUTH TABLES

TABLE 1: RESET AND RETRANSMIT

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

Mode	Inputs			Internal Status		Outputs		
	RS	FL/RT	XI	Read Pointer	Write Pointer	AEF, EF	FF	HF
Reset	0	X	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	X	X	X
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	X	X	X

NOTE:

1. Pointer will increment if appropriate flag is HIGH.


2752 tbl 09

Width Expansion Configuration

In the cascaded case, word widths of more than 9 bits can be achieved by using more than one device. By tying the SIX line of the least significant device HIGH and the SIX of the subsequent devices to the appropriate Data Set lines of the

previous devices, a cascaded serial word is achieved.

On the first LOW-to-HIGH clock edge of SICIP, both the Data Set lines go LOW. Just as in the standalone case, on each corresponding clock cycle, the equivalent Data Set line goes HIGH in order of least to most significant.




2752 drw 17

Figure 14. Serial-In to Parallel-Out Data of 16 Bits

Depth Expansion (Daisy Chain) Mode

The IDT72132/42 can be easily adapted to applications where the requirements are for greater than 2048/4096 words. Figure 15 demonstrates Depth Expansion using three IDT72132/42. Any depth can be attained by adding additional IDT72132/42 operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designated by grounding the First Load (\overline{FL}) control input.
2. All other devices must have \overline{FL} in the high state.
3. The Expansion Out (\overline{XO}) pin and Expansion In (\overline{XI}) pin of each device must be tied together.
4. External logic is needed to generate a composite Full Flag (\overline{FF}) and Empty Flag (\overline{EF}). This requires the OR-ing of all \overline{EF} s and OR-ing of all \overline{FF} s (i.e., all must be set to generate the correct composite \overline{FF} or \overline{EF}).
5. The Retransmit (\overline{RT}) function and Half-Full Flag (\overline{HF}) are not available in the Depth Expansion mode.



2752 drw 18

Figure 15. An 8K x 8 Serial-In Parallel-Out FIFO

5

**TABLE 2: RESET AND FIRST LOAD TRUTH TABLE —
DEPTH EXPANSION/COMPOUND EXPANSION MODE**

Mode	Inputs			Internal Status		Outputs	
	RS	FL/RT	XI	Read Pointer	Write Pointer	EF	FF
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	X	(1)	X	X	X	X

NOTES:

1. \overline{XI} is connected to \overline{XO} of the previous device.
2. RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Output, FF = Full Flag Output, XI = Expansion Input.

2752 tbl 10

SERIAL INPUT WITH WIDTH AND DEPTH EXPANSION




Figure 16. An 8K x 24 Serial-In, Parallel-Out FIFO Using Six IDT72142s

ORDERING INFORMATION

IDT	XXXXX	X	XXX	X	X	
	Device Type	Power	Speed	Package	Process/ Temperature Range	
					Blank B	Commercial (0°C to +70°C) Military (-55°C to +125°C) Compliant to MIL-STD-883, Class B
					P C	Plastic DIP Sidebraze DIP
					35 40 50	(50MHz serial shift rate) (50MHz serial shift rate) (40MHz serial shift rate) } Parallel Access Time (t _A)
					L	Low Power
					72132 72142	2048 x 9-Bit Serial-Parallel FIFO 4096 x 9-Bit Serial-Parallel FIFO

2752 drw 20



Integrated Device Technology, Inc.

CMOS SyncFIFO™
64 x 8, 256 x 8, 512 x 8,
1024 x 8, 2048 x 8 and 4096 x 8

IDT72420
IDT72200
IDT72210
IDT72220
IDT72230
IDT72240

FEATURES:

- 64 x 8-bit organization (IDT72420)
- 256 x 8-bit organization (IDT72200)
- 512 x 8-bit organization (IDT72210)
- 1024 x 8-bit organization (IDT72220)
- 2048 x 8-bit organization (IDT72230)
- 4096 x 8-bit organization (IDT72240)
- 12 ns read/write cycle time (IDT72420/72200/72210)
- 15 ns read/write cycle time (IDT72220/72230/72240)
- Read and write clocks can be asynchronous or coincidental
- Dual-Ported zero fall-through time architecture
- Empty and Full flags signal FIFO status
- Almost-empty and almost-full flags set to Empty+7 and Full-7, respectively
- Output enable puts output data bus in high-impedance state
- Produced with advanced submicron CMOS technology
- Available in 28-pin 300 mil plastic DIP and 300 mil ceramic DIP
- For surface mount product please see the IDT72421/72201/72211/72221/72231/72241 data sheet
- Military product compliant to MIL-STD-883, Class B

SyncFIFO™ are very high-speed, low-power First-In, First-Out (FIFO) memories with clocked read and write controls. The IDT72420/72200/72210/72220/72230/72240 have a 64, 256, 512, 1024, 2048, and 4096 x 8-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs, such as graphics, Local Area Networks (LANs), and interprocessor communication.

These FIFOs have 8-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and a write enable pin (WEN). Data is written into the Synchronous FIFO on every clock when WEN is asserted. The output port is controlled by another clock pin (RCLK) and a read enable pin (REN). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. An output enable pin (OE) is provided on the read port for three-state control of the output.


These Synchronous FIFOs have two end-point flags, Empty (EF) and Full (FF). Two partial flags, Almost-Empty (AE) and Almost-Full (AF), are provided for improved system control. The partial (AE) flags are set to Empty+7 and Full-7 for AE and AF respectively.

The IDT72420/72200/72210/72220/72230/72240 are fabricated using IDT's high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

DESCRIPTION:

The IDT72420/72200/72210/72220/72230/72240

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark and SyncFIFO is a trademark of Integrated Device Technology, Inc.


2680 drw 01

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993



PIN CONFIGURATION



DIP TOP
VIEW

2680 drw 02

PIN DESCRIPTIONS

Symbol	Name	I/O	Description
D0 - D7	Data Inputs	I	Data inputs for a 8-bit bus.
\overline{RS}	Reset	I	When \overline{RS} is set LOW, internal read and write pointers are set to the first location of the RAM array, \overline{FF} and \overline{AF} go HIGH, and \overline{AE} and \overline{EF} go LOW. A reset is required before an initial WRITE after power-up.
WCLK	Write Clock	I	Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when \overline{WEN} is asserted.
\overline{WEN}	Write Enable	I	When \overline{WEN} is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. Data will not be written into the FIFO if the \overline{FF} is LOW.
Q0 - Q7	Data Outputs	O	Data outputs for a 8-bit bus.
RCLK	Read Clock	I	Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when \overline{REN} is asserted.
\overline{REN}	Read Enable	I	When \overline{REN} is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the \overline{EF} is LOW.
\overline{OE}	Output Enable	I	When \overline{OE} is LOW, the data output bus is active. If \overline{OE} is HIGH, the output data bus will be in a high-impedance state.
\overline{EF}	Empty Flag	O	When \overline{EF} is LOW, the FIFO is empty and further data reads from the output are inhibited. When \overline{EF} is HIGH, the FIFO is not empty. \overline{EF} is synchronized to RCLK.
\overline{AE}	Almost-Empty Flag	O	When \overline{AE} is LOW, the FIFO is almost empty based on the offset Empty+7. \overline{AE} is synchronized to RCLK.
\overline{AF}	Almost-Full Flag	O	When \overline{AF} is LOW, the FIFO is almost full based on the offset Full-7. \overline{AF} is synchronized to WCLK.
\overline{FF}	Full Flag	O	When \overline{FF} is LOW, the FIFO is full and further data writes into the input are inhibited. When \overline{FF} is HIGH, the FIFO is not full. \overline{FF} is synchronized to WCLK.
Vcc	Power		One +5 volt power supply pin.
GND	Ground		One 0 volt ground pin.

2680 tbl 01

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to + 7.0	-0.5 to + 7.0	V
TA	Operating Temperature	0 to + 70	-55 to + 125	°C
TBIAS	Temperature Under Bias	-55 to + 125	-65 to + 135	°C
TSTG	Storage Temperature	-55 to + 125	-65 to + 135	°C
IOUT	DC Output Current	50	50	mA

NOTE: 2680 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCCM	Military Supply Voltage	4.5	5.0	5.5	V
VCCc	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage Commercial	2.0	—	—	V
V _{IH}	Input High Voltage Military	2.2	—	—	V
V _{IL}	Input Low Voltage Commercial & Military	—	—	0.8	V

2680 tbl 03

CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter	Conditions	Max.	Unit
C _{IN} ⁽²⁾	Input Capacitance	V _{IN} = 0V	10	pF
C _{OUT} ^(1, 2)	Output Capacitance	V _{OUT} = 0V	10	pF

NOTES: 2680 tbl 04

- With output deselected. (\overline{OE} = HIGH)
- Characterized values, not currently tested.

DC ELECTRICAL CHARACTERISTICS

(Commercial: V_{CC} = 5V ± 10%, TA = 0°C to +70°C; Military: V_{CC} = 5V ± 10%, TA = -55°C to +125°C)

Symbol	Parameter	IDT72420 IDT72200 IDT72210 Commercial tCLK = 12, 15, 20, 25, 35, 50 ns			IDT72420 IDT72200 IDT72210 Military tCLK = 20, 25, 35, 50 ns			Units
		Min.	Typ.	Max.	Min.	Typ.	Max.	
I _{LI} ⁽¹⁾	Input Leakage Current (any input)	-1	—	1	-10	—	10	μA
I _{LO} ⁽²⁾	Output Leakage Current	-10	—	10	-10	—	10	μA
V _{OH}	Output Logic "1" Voltage, I _{OH} = -2 mA	2.4	—	—	2.4	—	—	V
V _{OL}	Output Logic "0" Voltage, I _{OL} = 8 mA	—	—	0.4	—	—	0.4	V
I _{CC1} ⁽³⁾	Active Power Supply Current	—	—	140	—	—	160	mA

2680 tbl 05

Symbol	Parameter	IDT72220 IDT72230 IDT72240 Commercial tCLK = 15, 20, 25, 35, 50 ns			IDT72220 IDT72230 IDT72240 Military tCLK = 25, 35, 50 ns			Units
		Min.	Typ.	Max.	Min.	Typ.	Max.	
I _{LI} ⁽¹⁾	Input Leakage Current (any input)	-1	—	1	-10	—	10	μA
I _{LO} ⁽²⁾	Output Leakage Current	-10	—	10	-10	—	10	μA
V _{OH}	Output Logic "1" Voltage, I _{OH} = -2 mA	2.4	—	—	2.4	—	—	V
V _{OL}	Output Logic "0" Voltage, I _{OL} = 8 mA	—	—	0.4	—	—	0.4	V
I _{CC1} ⁽⁴⁾	Active Power Supply Current	—	—	160	—	—	180	mA

2680 tbl 06

NOTES:

- Measurements with 0.4 ≤ V_{IN} ≤ V_{CC}.
- $\overline{OE} \geq V_{IH}$, 0.4 ≤ V_{OUT} ≤ V_{CC}.
- Measurements are made with outputs open. Tested at f_{CLK} = 20 MHz.
- Typical I_{CC1} = 65 + (f_{CLK} * 1.1/MHz) + (f_{CLK} * CL * 0.03/MHz-pF) mA
 (4) Typical I_{CC1} = 80 + (f_{CLK} * 2.1/MHz) + (f_{CLK} * CL * 0.03/MHz-pF) mA
 f_{CLK} = 1 / t_{CLK}
 CL = external capacitive load (30 pF typical)



AC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{CC} = 5V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$; Military: $V_{CC} = 5V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$)

Symbol	Parameter	Commercial			Commercial & Military			Unit
		72200L12	72200L15	72200L20	72200L25	72200L35	72200L50	
		72210L12	72210L15	72210L20	72210L25	72210L35	72210L50	
		72420L12	72420L15	72420L20	72420L25	72420L35	72420L50	
Symbol	Parameter	Min. Max.	Min. Max.	Min. Max.	Min. Max.	Min. Max.	Min. Max.	Unit
fs	Clock Cycle Frequency	— 83.3	— 66.7	— 50	— 40	— 28.6	— 20	MHz
tA	Data Access Time	2 8	2 10	2 12	3 15	3 20	3 25	ns
tCLK	Clock Cycle Time	12 —	15 —	20 —	25 —	35 —	50 —	ns
tCLKH	Clock High Time	5 —	6 —	8 —	10 —	14 —	20 —	ns
tCLKL	Clock Low Time	5 —	6 —	8 —	10 —	14 —	20 —	ns
tDS	Data Set-up Time	3 —	4 —	5 —	6 —	8 —	10 —	ns
tDH	Data Hold Time	0.5 —	1 —	1 —	1 —	2 —	2 —	ns
tENS	Enable Set-up Time	3 —	4 —	5 —	6 —	8 —	10 —	ns
tENH	Enable Hold Time	0.5 —	1 —	1 —	1 —	2 —	2 —	ns
tRS	Reset Pulse Width ⁽¹⁾	12 —	15 —	20 —	25 —	35 —	50 —	ns
tRSS	Reset Set-up Time	12 —	15 —	20 —	25 —	35 —	50 —	ns
tRSR	Reset Recovery Time	12 —	15 —	20 —	25 —	35 —	50 —	ns
tRSF	Reset to Flag and Output Time	— 12	— 15	— 20	— 25	— 35	— 50	ns
tOLZ	Output Enable to Output in Low-Z ⁽²⁾	0 —	0 —	0 —	0 —	0 —	0 —	ns
tOE	Output Enable to Output Valid	3 7	3 8	3 10	3 13	3 15	3 28	ns
tOHZ	Output Enable to Output in High-Z ⁽²⁾	3 7	3 8	3 10	3 13	3 15	3 28	ns
tWFF	Write Clock to Full Flag	— 8	— 10	— 12	— 15	— 20	— 30	ns
tREF	Read Clock to Empty Flag	— 8	— 10	— 12	— 15	— 20	— 30	ns
tAF	Write Clock to Almost-Full Flag	— 8	— 10	— 12	— 15	— 20	— 30	ns
tAE	Read Clock to Almost-Empty Flag	— 8	— 10	— 12	— 15	— 20	— 30	ns
tSKEW1	Skew time between Read Clock & Write Clock for Empty Flag & Full Flag	5 —	6 —	8 —	10 —	12 —	15 —	ns
tSKEW2	Skew time between Read Clock & Write Clock for Almost-Empty Flag & Almost-Full Flag	22 —	28 —	35 —	40 —	42 —	45 —	ns

NOTES:

1. Pulse widths less than minimum values are not allowed.
2. Values guaranteed by design, not currently tested.

2680 tbl 07

AC ELECTRICAL CHARACTERISTICS

(Commercial: V_{cc} = 5V ± 10%, T_A = 0°C to + 70°C; Military: V_{cc} = 5V ± 10%, T_A = -55°C to +125°C)

Symbol	Parameter	Commercial		Commercial & Military				Unit
		72220L15 72230L15 72240L15 Min. Max.	72220L20 72230L20 72240L20 Min. Max.	72220L25 72230L25 72240L25 Min. Max.	72220L35 72230L35 72240L35 Min. Max.	72220L50 72230L50 72240L50 Min. Max.		
fs	Clock Cycle Frequency	— 66.7	— 50	— 40	— 28.6	— 20	MHz	
tA	Data Access Time	2 10	2 12	3 15	3 20	3 25	ns	
tCLK	Clock Cycle Time	15 —	20 —	25 —	35 —	50 —	ns	
tCLKH	Clock High Time	6 —	8 —	10 —	14 —	20 —	ns	
tCLKL	Clock Low Time	6 —	8 —	10 —	14 —	20 —	ns	
tDS	Data Set-up Time	4 —	5 —	6 —	8 —	10 —	ns	
tDH	Data Hold Time	1 —	1 —	1 —	2 —	2 —	ns	
tENS	Enable Set-up Time	4 —	5 —	6 —	8 —	10 —	ns	
tENH	Enable Hold Time	1 —	1 —	1 —	2 —	2 —	ns	
tRS	Reset Pulse Width ⁽¹⁾	15 —	20 —	25 —	35 —	50 —	ns	
tRSS	Reset Set-up Time	15 —	20 —	25 —	35 —	50 —	ns	
tRSR	Reset Recovery Time	15 —	20 —	25 —	35 —	50 —	ns	
tRSF	Reset to Flag and Output Time	— 15	— 20	— 25	— 35	— 50	ns	
tOLZ	Output Enable to Output in Low-Z ⁽²⁾	0 —	0 —	0 —	0 —	0 —	ns	
tOE	Output Enable to Output Valid	3 8	3 10	3 13	3 15	3 23	ns	
tOHZ	Output Enable to Output in High-Z ⁽²⁾	3 8	3 10	3 13	3 15	3 23	ns	
tWFF	Write Clock to Full Flag	— 10	— 12	— 15	— 20	— 30	ns	
tREF	Read Clock to Empty Flag	— 10	— 12	— 15	— 20	— 30	ns	
tAF	Write Clock to Almost-Full Flag	— 10	— 12	— 15	— 20	— 30	ns	
tAE	Read Clock to Almost-Empty Flag	— 10	— 12	— 15	— 20	— 30	ns	
tSKEW1	Skew time between Read Clock & Write Clock for Empty Flag & Full Flag	6 —	8 —	10 —	12 —	15 —	ns	
tSKEW2	Skew time between Read Clock & Write Clock for Almost-Empty Flag & Almost-Full Flag	28 —	35 —	40 —	42 —	45 —	ns	

NOTES:


1. Pulse widths less than minimum values are not allowed.
2. Values guaranteed by design, not currently tested.

2680 tbl 08

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2680 tbl 09



2680 drw 03

or equivalent circuit

Figure 1. Output Load

*Includes jig and scope capacitances.

SIGNAL DESCRIPTIONS

INPUTS:

Data In (D0–D7) — Data inputs for 8-bit wide data.

CONTROLS:

Reset (\overline{RS}) — Reset is accomplished whenever the Reset (\overline{RS}) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. The Full Flag (\overline{FF}) and Almost Full Flag (\overline{AF}) will be reset to HIGH after t_{RSF} . The Empty Flag (\overline{EF}) and Almost Empty Flag (\overline{AE}) will be reset to LOW after t_{RSF} . During reset, the output register is initialized to all zeros.

Write Clock (WCLK) — A write cycle is initiated on the LOW-to-HIGH transition of the write clock (WCLK). Data set-up and hold times must be met in respect to the LOW-to-HIGH transition of the write clock (WCLK). The Full Flag (\overline{FF}) and Almost Full Flag (\overline{AF}) are synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

Write Enable (\overline{WEN}) — When Write Enable (\overline{WEN}) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

When Write Enable (\overline{WEN}) is HIGH, the input register holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag (\overline{FF}) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (\overline{FF}) will go HIGH after t_{WFF} , allowing a valid write to begin. Write Enable (\overline{WEN}) is ignored when the FIFO is full.

Read Clock (RCLK) — Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLK). The Empty Flag (\overline{EF}) and Almost-Empty Flag (\overline{AE}) are synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

The write and read clocks can be asynchronous or coincident.

Read Enable (\overline{REN}) — When Read Enable (\overline{REN}) is LOW, data is read from the RAM array to the output register on the LOW-to-HIGH transition of the read clock (RCLK).

When Read Enable (\overline{REN}) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag (\overline{EF}) will go LOW, inhibiting further read operations. Once a valid write operation has been accomplished, the Empty Flag (\overline{EF}) will go HIGH after t_{REF} and a valid read can begin. Read Enable (\overline{REN}) is ignored when the FIFO is empty.

Output Enable (\overline{OE}) — When Output Enable (\overline{OE}) is enabled (LOW), the parallel output buffers receive data from the output register. When Output Enable (\overline{OE}) is disabled (HIGH), the Q output data bus is in a high-impedance state.

OUTPUTS:

Full Flag (\overline{FF}) — The Full Flag (\overline{FF}) will go LOW, inhibiting further write operation, when the device is full. If no reads are performed after Reset (\overline{RS}), the Full Flag (\overline{FF}) will go LOW after 64 writes for the IDT72420, 256 writes for the IDT72200, 512 writes for the IDT72210, 1024 writes for the IDT72220, 2048 writes for the IDT72230, and 4096 writes for the IDT72240.

The Full Flag (\overline{FF}) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Empty Flag (\overline{EF}) — The Empty Flag (\overline{EF}) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag (\overline{EF}) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Almost Full Flag (\overline{AF}) — The Almost Full Flag (\overline{AF}) will go LOW when the FIFO reaches the Almost-Full condition. If no reads are performed after Reset (\overline{RS}), the Almost Full Flag (\overline{AF}) will go LOW after 57 writes for the IDT72420, 249 writes for the IDT72200, 505 writes for the IDT72210, 1017 writes for the IDT72220, 2041 writes for the IDT72230 and 4089 writes for the IDT72240.

The Almost Full Flag (\overline{AF}) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Almost Empty Flag (\overline{AE}) — The Almost Empty Flag (\overline{AE}) will go LOW when the FIFO reaches the Almost-Empty condition. If no reads are performed after Reset (\overline{RS}), the Almost Empty Flag (\overline{AE}) will go HIGH after 8 writes for the IDT72420, IDT72200, IDT72210, IDT72220, IDT72230 and IDT72240.


The Almost Empty Flag (\overline{AE}) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Data Outputs (Q0–Q7) — Data outputs for a 8-bit wide data.

TABLE 1: STATUS FLAGS

Number of Words in FIFO						FF	AF	AE	EF
IDT72420	IDT72200	IDT72210	IDT72220	IDT72230	IDT72240				
0	0	0	0	0	0	H	H	L	L
1 to 7	1 to 7	1 to 7	1 to 7	1 to 7	1 to 7	H	H	L	H
8 to 56	8 to 248	8 to 504	8 to 1016	8 to 2040	8 to 4088	H	H	H	H
57 to 63	249 to 255	505 to 511	1017 to 1023	2041 to 2047	4089 to 4095	H	L	H	H
64	256	512	1024	2048	4096	L	L	H	H

2680 tbl 10




2680 drw 04

NOTE:

1. After reset, the outputs will be LOW if $\overline{OE} = 0$ and tri-state if $\overline{OE} = 1$.
2. The clocks (RCLK, WCLK) can be free-running during reset.

Figure 2. Reset Timing

5




2680 drw 05

NOTE:

1. t_{SKEW1} is the minimum time between a rising RCLK edge and a rising WCLK edge for FF to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t_{SKEW1} , then FF may not change state until the next WCLK edge.

Figure 3. Write Cycle Timing




2680 drw 06

NOTE:

1. t_{SKEW1} is the minimum time between a rising WCLK edge and a rising RCLK edge for \overline{EF} to change during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than t_{SKEW1} , then \overline{EF} may not change state until the next RCLK edge.

Figure 4. Read Cycle Timing




NOTE:

- When $t_{SKW1} \geq$ minimum specification, t_{FRL} maximum = $t_{CLK} + t_{SKW1}$
 $t_{SKW1} <$ minimum specification, t_{FRL} maximum = $2t_{CLK} + t_{SKW1}$ or $t_{CLK} + t_{SKW1}$.
 The Latency Timing apply only at the Empty Boundary (EF = LOW).

2680 drw 07


Figure 5. First Data Word Latency Timing



2680 drw 08

5

Figure 6. Full Flag Timing




NOTE:

1. When $t_{SKWEW1} \geq$ minimum specification, t_{FRL} maximum = $t_{CLK} + t_{SKWEW1}$
 $t_{SKWEW1} <$ minimum specification, t_{FRL} maximum = $2t_{CLK} + t_{SKWEW1}$ or $t_{CLK} + t_{SKWEW1}$
 The Latency Timing apply only at the Empty Boundry ($\overline{EF} = \text{LOW}$).


2680 drw 09

Figure 7. Empty Flag Timing



- NOTES:**
1. t_{SKEW2} is the minimum time between a rising RCLK edge and a rising WCLK edge for \overline{AF} to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t_{SKEW2} , then \overline{AF} may not change state until the next WCLK edge.
 2. If a write is performed on this rising edge of the write clock, there will be Full - 6 words in the FIFO when \overline{AF} goes LOW.

Figure 8. Almost Full Flag Timing



2680 drw 11

NOTES:

1. t_{skew2} is the minimum time between a rising WCLK edge and a rising RCLK edge for \overline{AE} to change during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than t_{skew2} , then \overline{AE} may not change state until the next RCLK edge.
2. If a read is performed on this rising edge of the read clock, there will be Empty - 6 words in the FIFO when \overline{AE} goes LOW.

Figure 9. Almost Empty Flag Timing

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION - A single IDT72420/72200/72210/72220/72230/72240 may be used when the application requirements are for 64/256/512/1024/2048/4096 words or less. See Figure 10.




Figure 10. Block Diagram of Single 64 x 8/256 x 8/512 x 8/1024 x 8/2048 x 8/4096 x 8 Synchronous FIFO

WIDTH EXPANSION CONFIGURATION - Word width may be increased simply by connecting the corresponding input control signals of multiple devices. A composite flag should be created for each of the end-point status flags (\overline{EF} and \overline{FF}). The partial status flags (\overline{AE} and \overline{AF}) can be detected from any one

device. Figure 11 demonstrates a 16-bit word width by using two IDT72420/72200/72210/72220/72230/72240s. Any word width can be attained by adding additional IDT72420/72200/72210/72220/72230/72240s.

5





Figure 11. Block Diagram of 64 x 16/256 x 16/512 x 16/1024 x 16/2048 x 16/4096 x 16 Synchronous FIFO Used in a Width Expansion Configuration

DEPTH EXPANSION - The IDT72420/72200/72210/72220/72230/72240 can be adapted to applications when the requirements are for greater than 64/256/512/1024/2048/4096 words. Depth expansion is possible by using expansion logic to direct the flow of data. A typical application would have the

expansion logic alternate data accesses from one device to the next in a sequential manner. Please see the Application Note "DEPTH EXPANSION IDT'S SYNCHRONOUS FIFOS USING RING COUNTER APPROACH" for details of this configuration.

ORDERING INFORMATION



2680 drw 14



Integrated Device Technology, Inc.

CMOS SyncFIFO™
64 X 9, 256 x 9, 512 x 9,
1024 X 9, 2048 X 9 and 4096 x 9

IDT72421
IDT72201
IDT72211
IDT72221
IDT72231
IDT72241

FEATURES:

- 64 x 9-bit organization (IDT72421)
- 256 x 9-bit organization (IDT72201)
- 512 x 9-bit organization (IDT72211)
- 1024 x 9-bit organization (IDT72221)
- 2048 x 9-bit organization (IDT72231)
- 4096 x 9-bit organization (IDT72241)
- 12 ns read/write cycle time (IDT72421/72201/72211)
- 15 ns read/write cycle time (IDT72221/72231/72241)
- Read and write clocks can be independent
- Dual-Ported zero fall-through time architecture
- Empty and Full flags signal FIFO status
- Programmable Almost-Empty and Almost-Full flags can be set to any depth
- Programmable Almost-Empty and Almost-Full flags default to Empty+7, and Full-7, respectively
- Output enable puts output data bus in high-impedance state
- Advanced submicron CMOS technology
- Available in 32-pin plastic leaded chip carrier (PLCC) and ceramic leadless chip carrier (LCC)
- For Through-Hole product please see the IDT72420/72200/72210/72220/72230/72240 data sheet
- Military product compliant to MIL-STD-883, Class B

Out (FIFO) memories with clocked read and write controls. The IDT72421/72201/72211/72221/72231/72241 have a 64, 256, 512, 1024, 2048, and 4096 x 9-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication.

These FIFOs have 9-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and two write enable pins (WEN1, WEN2). Data is written into the Synchronous FIFO on every rising clock edge when the write enable pins are asserted. The output port is controlled by another clock pin (RCLK) and two read enable pins (REN1, REN2). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. An output enable pin (OE) is provided on the read port for three-state control of the output.

The Synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF). Two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF), are provided for improved system control. The programmable flags default to Empty+7 and Full-7 for PAE and PAF, respectively. The programmable flag offset loading is controlled by a simple state machine and is initiated by asserting the load pin (LD).


The IDT72421/72201/72211/72221/72231/72241 are fabricated using IDT's high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

5

DESCRIPTION:

The IDT72421/72201/72211/72221/72231/72241 SyncFIFO™ are very high-speed, low-power First-In, First-

FUNCTIONAL BLOCK DIAGRAM




SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

2855 drw 01

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

PIN CONFIGURATION



2655 drw 02

PIN DESCRIPTIONS

Symbol	Name	I/O	Description
D0-D8	Data Inputs	I	Data inputs for a 9-bit bus.
RS	Reset	I	When RS is set LOW, internal read and write pointers are set to the first location of the RAM array, FF and PAF go HIGH, and PAE and EF go LOW. A reset is required before an initial WRITE after power-up.
WCLK	Write Clock	I	Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when the Write Enable(s) are asserted.
WEN1	Write Enable 1	I	If the FIFO is configured to have programmable flags, WEN1 is the only write enable pin. When WEN1 is LOW, data is written into the FIFO on every LOW-to-HIGH transition WCLK. If the FIFO is configured to have two write enables, WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the FF is LOW.
WEN2/LD	Write Enable 2/ Load	I	The FIFO is configured at reset to have either two write enables or programmable flags. If WEN2/LD is HIGH at reset, this pin operates as a second write enable. If WEN2/LD is LOW at reset, this pin operates as a control to load and read the programmable flag offsets. If the FIFO is configured to have two write enables, WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the FF is LOW. If the FIFO is configured to have programmable flags, WEN2/LD is held LOW to write or read the programmable flag offsets.
Q0-Q8	Data Outputs	O	Data outputs for a 9-bit bus.
RCLK	Read Clock	I	Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when REN1 and REN2 are asserted.
REN1	Read Enable 1	I	When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW.
REN2	Read Enable 2	I	When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW.
OE	Output Enable	I	When OE is LOW, the data output bus is active. If OE is HIGH, the output data bus will be in a high-impedance state.
EF	Empty Flag	O	When EF is LOW, the FIFO is empty and further data reads from the output are inhibited. When EF is HIGH, the FIFO is not empty. EF is synchronized to RCLK.
PAE	Programmable Almost-Empty Flag	O	When PAE is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. The default offset at reset is Empty+7. PAE is synchronized to RCLK.
PAF	Programmable Almost-Full Flag	O	When PAF is LOW, the FIFO is almost full based on the offset programmed into the FIFO. The default offset at reset is Full-7. PAF is synchronized to WCLK.
FF	Full Flag	O	When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO is not full. FF is synchronized to WCLK.
Vcc	Power		One +5 volt power supply pin.
GND	Ground		One 0 volt ground pin.

2655 tbl 01

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +135	°C
IOUT	DC Output Current	50	50	mA

2655 tbl 02

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCCM	Military Supply Voltage	4.5	5.0	5.5	V
VCC	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage Commercial	2.0	—	—	V
VIH	Input High Voltage Military	2.2	—	—	V
VIL	Input Low Voltage Commercial & Military	—	—	0.8	V

2655 tbl 03

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN ⁽²⁾	Input Capacitance	VIN = 0V	10	pF
COU ^(1,2)	Output Capacitance	VOUT = 0V	10	pF

NOTES:

2655 tbl 04

- With output deselected (\overline{OE} = HIGH).
- Characterized values, not currently tested.

DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5V ± 10%, TA = 0°C to +70°C; Military: Vcc = 5V ± 10%, TA = -55°C to +125°C)

Symbol	Parameter	IDT72421 IDT72201 IDT72211 Commercial tCLK = 12, 15, 20, 25, 35, 50ns Min. Typ. Max.			IDT72421 IDT72201 IDT72211 Military tCLK = 20, 25, 35, 50ns Min. Typ. Max.			Unit
		ILI ⁽¹⁾	Input Leakage Current (Any Input)	-1	—	-1	-10	
ILO ⁽²⁾	Output Leakage Current	-10	—	10	-10	—	10	μA
VOH	Output Logic "1" Voltage, IOH = -2mA	2.4	—	—	2.4	—	—	V
VOL	Output Logic "0" Voltage, IOL = 8mA	—	—	0.4	—	—	0.4	V
Icc ⁽³⁾	Active Power Supply Current	—	—	140	—	—	160	mA

2655 tbl 05

Symbol	Parameter	IDT72221 IDT72231 IDT72241 Commercial tCLK = 15, 20, 25, 35, 50ns Min. Typ. Max.			IDT72221 IDT72231 IDT72241 Military tCLK = 25, 35, 50ns Min. Typ. Max.			Unit
		ILI ⁽¹⁾	Input Leakage Current (Any Input)	-1	—	-1	-10	
ILO ⁽²⁾	Output Leakage Current	-10	—	10	-10	—	10	μA
VOH	Output Logic "1" Voltage, IOH = -2mA	2.4	—	—	2.4	—	—	V
VOL	Output Logic "0" Voltage, IOL = 8mA	—	—	0.4	—	—	0.4	V
Icc ⁽⁴⁾	Active Power Supply Current	—	—	160	—	—	180	mA

2655 tbl 06

NOTES:

- Measurements with $0.4 \leq V_{IN} \leq V_{CC}$.
- $\overline{OE} \geq V_{IH}$, $0.4 \leq V_{OUT} \leq V_{CC}$.
- & 4. Measurements are made with outputs open. Tested at fCLK = 20MHz.
(3) Typical Icc1 = 65 + (fCLK * 1.1/MHz) + (fCLK * CL * 0.02/MHz-pF) mA
(4) Typical Icc1 = 80 + (fCLK * 1.2/MHz) + (fCLK * CL * 0.02/MHz-pF) mA
fCLK = 1/tCLK.
CL = external capacitive load (30pF typical)



AC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{CC} = 5V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$; Military: $V_{CC} = 5V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$)

		Com'l.		Commercial & Military										
		72421L12 72201L12 72211L12	72421L15 72201L15 72211L15	72421L20 72201L20 72211L20	72421L25 72201L25 72211L25	72421L35 72201L35 72211L35	72421L50 72201L50 72211L50	Min. Max.	Min. Max.					
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit		
fS	Clock Cycle Frequency	—	83.3	—	66.7	—	50	—	40	—	28.6	—	20	MHz
tA	Data Access Time	2	8	2	10	2	12	3	15	3	20	3	25	ns
tCLK	Clock Cycle Time	12 ⁽¹⁾	—	15 ⁽²⁾	—	20	—	25	—	35	—	50	—	ns
tCLKH	Clock High Time	5	—	6	—	8	—	10	—	14	—	20	—	ns
tCLKL	Clock Low Time	5	—	6	—	8	—	10	—	14	—	20	—	ns
tDS	Data Set-up Time	3	—	4	—	5	—	6	—	8	—	10	—	ns
tDH	Data Hold Time	0.5	—	1	—	1	—	1	—	2	—	2	—	ns
tENS	Enable Set-up Time	3	—	4	—	5	—	6	—	8	—	10	—	ns
tENH	Enable Hold Time	0.5	—	1	—	1	—	1	—	2	—	2	—	ns
tRS	Reset Pulse Width ⁽³⁾	12	—	15	—	20	—	25	—	35	—	50	—	ns
tRSS	Reset Set-up Time	12	—	15	—	20	—	25	—	35	—	50	—	ns
tRSR	Reset Recovery Time	12	—	15	—	20	—	25	—	35	—	50	—	ns
tRSF	Reset to Flag and Output Time	—	12	—	15	—	20	—	25	—	35	—	50	ns
tOLZ	Output Enable to Output in Low-Z ⁽⁴⁾	0	—	0	—	0	—	0	—	0	—	0	—	ns
tOE	Output Enable to Output Valid	3	7	3	8	3	10	3	13	3	15	3	28	ns
tOHZ	Output Enable to Output in High-Z ⁽⁴⁾	3	7	3	8	3	10	3	13	3	15	3	28	ns
tWFF	Write Clock to Full Flag	—	8	—	10	—	12	—	15	—	20	—	30	ns
tREF	Read Clock to Empty Flag	—	8	—	10	—	12	—	15	—	20	—	30	ns
tAF	Write Clock to Almost-Full Flag	—	8	—	10	—	12	—	15	—	20	—	30	ns
tAE	Read Clock to Almost-Empty Flag	—	8	—	10	—	12	—	15	—	20	—	30	ns
tSKEW1	Skew time between Read Clock & Write Clock for Empty Flag & Full Flag	5	—	6	—	8	—	10	—	12	—	15	—	ns
tSKEW2	Skew time between Read Clock & Write Clock for Almost-Empty Flag & Almost-Full Flag	22	—	28	—	35	—	40	—	42	—	45	—	ns

NOTES:

1. Valid for programmable PAE or PAF offset values ≤ 7 bytes from respective boundary. With programmable PAE or PAF offset values such that 7 bytes < offset ≤ 63 bytes, tCLK = 15ns. With programmable PAE or PAF offset values > 63 bytes, tCLK = 20ns.
2. Valid for programmable PAE or PAF values ≤ 63 bytes from respective boundary. With programmable PAE or PAF values > 63 bytes, tCLK = 20ns.
3. Pulse widths less than minimum values are not allowed.
4. Values guaranteed by design, not currently tested.

2655 tbl 07

AC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{CC} = 5V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$; Military: $V_{CC} = 5V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$)

Symbol	Parameter	Commercial				Commercial and Military				Unit		
		72221L15		72221L20		72221L25		72221L35			72221L50	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		Min.	Max.
fs	Clock Cycle Frequency	—	66.7	—	50	—	40	—	28.6	—	20	MHz
tA	Data Access Time	2	10	2	12	3	15	3	20	3	25	ns
tCLK	Clock Cycle Time	15 ⁽¹⁾	—	20	—	25	—	35	—	50	—	ns
tCLKH	Clock HIGH Time	6	—	8	—	10	—	14	—	20	—	ns
tCLKL	Clock LOW Time	6	—	8	—	10	—	14	—	20	—	ns
tDS	Data Set-up Time	4	—	5	—	6	—	8	—	10	—	ns
tDH	Data Hold Time	1	—	1	—	1	—	2	—	2	—	ns
tENS	Enable Set-up Time	4	—	5	—	6	—	8	—	10	—	ns
tENH	Enable Hold Time	1	—	1	—	1	—	2	—	2	—	ns
tRS	Reset Pulse Width ⁽²⁾	15	—	20	—	25	—	35	—	50	—	ns
tRSS	Reset Set-up Time	15	—	20	—	25	—	35	—	50	—	ns
tRSR	Reset Recovery Time	15	—	20	—	25	—	35	—	50	—	ns
tRSF	Reset to Flag Time and Output Time	—	15	—	20	—	25	—	35	—	50	ns
tOLZ	Output Enable to Output in Low-Z ⁽³⁾	0	—	0	—	0	—	0	—	0	—	ns
tOE	Output Enable to Output Valid	3	8	3	10	3	13	3	15	3	28	ns
tOHZ	Output Enable to Output in High-Z ⁽³⁾	3	8	3	10	3	13	3	15	3	28	ns
tWFF	Write Clock to Full Flag	—	10	—	12	—	15	—	20	—	30	ns
tREF	Read Clock to Empty Flag	—	10	—	12	—	15	—	20	—	30	ns
tPAF	Write Clock to Programmable Almost-Full Flag	—	10	—	12	—	15	—	20	—	30	ns
tPAE	Read Clock to Programmable Almost-Empty Flag	—	10	—	12	—	15	—	20	—	30	ns
tSKEW1	Skew Time Between Read Clock and Write Clock for Empty Flag and Full Flag	6	—	8	—	10	—	12	—	15	—	ns
tSKEW2	Skew Time Between Read Clock and Write Clock for Programmable Almost-Empty Flag and Programmable Almost-Full Flag	28	—	35	—	40	—	42	—	45	—	ns

NOTES:


- Valid for programmable \overline{PAE} or \overline{PAF} offset values ≤ 511 bytes from respective boundary. With programmable \overline{PAE} or \overline{PAF} offset values > 511 bytes, $t_{CLK} = 20ns$.
- Pulse widths less than minimum values are not allowed.
- Values guaranteed by design, not currently tested.

2655 tbl 08

AC TEST CONDITIONS

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2655 tbl 09



2655 drw 03

or equivalent circuit
Figure 1. Output Load

*Includes jig and scope capacitances.

5

SIGNAL DESCRIPTIONS

INPUTS:

Data In (D₀ - D₈) — Data inputs for 9-bit wide data.

CONTROLS:

Reset (\overline{RS}) — Reset is accomplished whenever the Reset (\overline{RS}) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag (\overline{FF}) and Programmable Almost-Full Flag (\overline{PAF}) will be reset to HIGH after \overline{trSF} . The Empty Flag (\overline{EF}) and Programmable Almost-Empty Flag (\overline{PAE}) will be reset to LOW after \overline{trSF} . During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

Write Clock (WCLK) — A write cycle is initiated on the LOW-to-HIGH transition of the write clock (WCLK). Data set-up and hold times must be met in respect to the LOW-to-HIGH transition of the write clock (WCLK). The Full Flag (\overline{FF}) and Programmable Almost-Full Flag (\overline{PAF}) are synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

Write Enable 1 ($\overline{WEN1}$) — If the FIFO is configured for programmable flags, Write Enable 1 ($\overline{WEN1}$) is the only enable control pin. In this configuration, when Write Enable 1 ($\overline{WEN1}$) is low, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable 1 ($\overline{WEN1}$) is HIGH, the input register holds the previous data and no new data is allowed to be loaded into the register.

If the FIFO is configured to have two write enables, which allows for depth expansion, there are two enable control pins. See Write Enable 2 paragraph below for operation in this configuration.

To prevent data overflow, the Full Flag (\overline{FF}) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (\overline{FF}) will go HIGH after \overline{twFF} , allowing a valid write to begin. Write Enable 1 ($\overline{WEN1}$) is ignored when the FIFO is full.

Read Clock (RCLK) — Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLK). The Empty Flag (\overline{EF}) and Programmable Almost-Empty Flag (\overline{PAE}) are synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

The write and read clocks can be asynchronous or coincident.

Read Enables ($\overline{REN1}$, $\overline{REN2}$) — When both Read Enables ($\overline{REN1}$, $\overline{REN2}$) are LOW, data is read from the RAM array to the output register on the LOW-to-HIGH transition of the read clock (RCLK).

When either Read Enable ($\overline{REN1}$, $\overline{REN2}$) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag (\overline{EF}) will go LOW, inhibiting further read operations. Once a valid write operation has been accomplished, the Empty Flag (\overline{EF}) will go HIGH after \overline{trEF} and a valid read can begin. The Read Enables ($\overline{REN1}$, $\overline{REN2}$) are ignored when the FIFO is empty.

Output Enable (\overline{OE}) — When Output Enable (\overline{OE}) is enabled (LOW), the parallel output buffers receive data from the output register. When Output Enable (\overline{OE}) is disabled (HIGH), the Q output data bus is in a high-impedance state.

Write Enable 2/Load ($\overline{WEN2/LD}$) — This is a dual-purpose pin. The FIFO is configured at Reset to have programmable flags or to have two write enables, which allows depth expansion. If Write Enable 2/Load ($\overline{WEN2/LD}$) is set high at Reset (\overline{RS} = LOW), this pin operates as a second write enable pin.

If the FIFO is configured to have two write enables, when Write Enable ($\overline{WEN1}$) is LOW and Write Enable 2/Load ($\overline{WEN2/LD}$) is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable ($\overline{WEN1}$) is HIGH and/or Write Enable 2/Load ($\overline{WEN2/LD}$) is LOW, the input register holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag (\overline{FF}) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (\overline{FF}) will go HIGH after \overline{twFF} , allowing a valid write to begin. Write Enable 1 ($\overline{WEN1}$) and Write Enable 2/Load ($\overline{WEN2/LD}$) are ignored when the FIFO is full.

The FIFO is configured to have programmable flags when the Write Enable 2/Load ($\overline{WEN2/LD}$) is set LOW at Reset (\overline{RS} = low). The IDT72421/72201/72211/72221/72231/72241 devices contain four 8-bit offset registers which can be loaded with data on the inputs, or read on the outputs. See Figure 3 for details of the size of the registers and the default values.

If the FIFO is configured to have programmable flags when the Write Enable 1 ($\overline{WEN1}$) and Write Enable 2/Load ($\overline{WEN2/LD}$) are set low, data on the inputs D is written into the Empty (Least Significant Bit) offset register on the first LOW-to-HIGH transition of the write clock (WCLK). Data is written into the Empty (Most Significant Bit) offset register on the second LOW-to-HIGH transition of the write clock (WCLK), into the Full (Least Significant Bit) offset register on the third transition, and into the Full (Most Significant Bit) offset register on the fourth transition. The fifth transition of the write clock (WCLK) again writes to the Empty (Least Significant Bit) offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the Write Enable 2/Load (WEN2/LD) pin HIGH, the FIFO is returned to normal read/write operation. When the Write Enable 2/Load (WEN2/LD) pin is set LOW, and Write Enable 1 (WEN1) is LOW, the next offset register in sequence is written.

The contents of the offset registers can be read on the output lines when the Write Enable 2/Load (WEN2/LD) pin is set low and both Read Enables (REN1, REN2) are set LOW. Data can be read on the LOW-to-HIGH transition of the read clock (RCLK).

A read and write should not be performed simultaneously to the offset registers.

LD	WEN1	WCLK ⁽¹⁾	Selection
0	0		Empty Offset (LSB) Empty Offset (MSB) Full Offset (LSB) Full Offset (MSB)
0	1		No Operation
1	0		Write Into FIFO
1	1		No Operation

NOTE: 1. The same selection sequence applies to reading from the registers. REN1 and REN2 are enabled and read is performed on the LOW-to-HIGH transition of RCLK.

Figure 2. Write Offset Register




Figure 3. Offset Register Location and Default Values

2655 drw 05

OUTPUTS:

Full Flag (\overline{FF}) — The Full Flag (\overline{FF}) will go LOW, inhibiting further write operation, when the device is full. If no reads are performed after Reset (\overline{RS}), the Full Flag (\overline{FF}) will go LOW after 64 writes for the IDT72421, 256 writes for the IDT72201, 512 writes for the IDT72211, 1024 writes for the IDT72221, 2048 writes for the IDT72231, and 4096 writes for the IDT72241.

The Full Flag (\overline{FF}) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Empty Flag (\overline{EF}) — The Empty Flag (\overline{EF}) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag (\overline{EF}) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Programmable Almost-Full Flag (\overline{PAF}) — The Programmable Almost-Full Flag (\overline{PAF}) will go LOW when the FIFO reaches the Almost-Full condition. If no reads are performed after Reset (\overline{RS}), the Programmable Almost-Full Flag (\overline{PAF}) will go LOW after (64-m) writes for the IDT72421, (256-m) writes for the IDT72201, (512-m) writes for the IDT72211, (1024-m) writes for the IDT72221, (2048-m) writes

for the IDT72231, and (4096-m) writes for the IDT72241. The offset "m" is defined in the Full offset registers.

If there is no Full offset specified, the Programmable Almost-Full Flag (\overline{PAF}) will go LOW at Full-7 words.

The Programmable Almost-Full Flag (\overline{PAF}) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Programmable Almost-Empty Flag (\overline{PAE}) — The Programmable Almost-Empty Flag (\overline{PAE}) will go LOW when the read pointer is "n+1" locations less than the write pointer. The offset "n" is defined in the Empty offset registers. If no reads are performed after Reset the Programmable Almost-Empty Flag (\overline{PAE}) will go HIGH after "n+1" for the IDT72421/72201/72211/72221/72231/72241.

If there is no Empty offset specified, the Programmable Almost-Empty Flag (\overline{PAE}) will go LOW at Empty+7 words.

The Programmable Almost-Empty Flag (\overline{PAE}) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Data Outputs ($Q_0 - Q_8$) — Data outputs for a 9-bit wide data.

TABLE 1: STATUS FLAGS

NUMBER OF WORDS IN FIFO			\overline{FF}	\overline{PAF}	\overline{PAE}	\overline{EF}
72421	72201	72211				
0	0	0	H	H	L	L
1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	H	H	L	H
(n+1) to (64-(m+1))	(n+1) to (256-(m+1))	(n+1) to (512-(m+1))	H	H	H	H
(64-m) ⁽²⁾ to 63	(256-m) ⁽²⁾ to 255	(512-m) ⁽²⁾ to 511	H	L	H	H
64	256	512	L	L	H	H


2655 tbi 10

NUMBER OF WORDS IN FIFO			\overline{FF}	\overline{PAF}	\overline{PAE}	\overline{EF}
72221	72231	72241				
0	0	0	H	H	L	L
1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	H	H	L	H
(n+1) to (1024-(m+1))	(n+1) to (2048-(m+1))	(n+1) to (4096-(m+1))	H	H	H	H
(1024-m) ⁽²⁾ to 1023	(2048-m) ⁽²⁾ to 2047	(4096-m) ⁽²⁾ to 4095	H	L	H	H
1024	2048	4096	L	L	H	H

2655 tbi 11


NOTES:

1. n = Empty Offset (n = 7 default value)
2. m = Full Offset (m = 7 default value)



- NOTES:**
1. Holding $\overline{WEN2}/\overline{LD}$ HIGH during reset will make the pin act as a second write enable pin. Holding $\overline{WEN2}/\overline{LD}$ LOW during reset will make the pin act as a load enable for the programmable flag offset registers.
 2. After reset, the outputs will be LOW if $\overline{OE} = 0$ and tri-state if $\overline{OE} = 1$.
 3. The clocks (RCLK, WCLK) can be free-running during reset.


Figure 4. Reset Timing



NOTE:

1. t_{SKEW1} is the minimum time between a rising RCLK edge and a rising WCLK edge for \overline{FF} to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t_{SKEW1} , then \overline{FF} may not change state until the next RCLK edge.

Figure 5. Write Cycle Timing




5

2655 drw 08

NOTE:

1. tskew1 is the minimum time between a rising WCLK edge and a rising RCLK edge for EF to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew1, then EF may not change state until the next RCLK edge. Figure 6. Read Cycle Timing

Figure 6. Read Cycle Timing




2655 drw 09

NOTE:

1. *When $t_{SKEW1} \geq$ minimum specification, $t_{FRL} = t_{CLK} + t_{SKEW1}$
 $t_{SKEW1} <$ minimum specification, $t_{FRL} = 2t_{CLK} + t_{SKEW1}$ or $t_{CLK} + t_{SKEW1}$
 The Latency Timings apply only at the Empty Boundary (EF = LOW).


Figure 7. First Data Word Latency Timing



2655 drw 10

Figure 8. Full Flag Timing

5




2655 drw 11

NOTE:

1. When $t_{SKEW1} \geq$ minimum specification, t_{FR1} maximum = $t_{CLK} + t_{SKEW1}$
 $t_{SKEW1} <$ minimum specification, t_{FR1} maximum = $2t_{CLK} + t_{SKEW1}$ or $t_{CLK} + t_{SKEW1}$
 The Latency Timings apply only at the Empty Boundary ($EF = LOW$).

Figure 9. Empty Flag Timing




2655 drw 12

NOTES:

1. PAF offset = m .
2. 64 - m words in for IDT72421, 256 - m words in FIFO for IDT72201, 512 - m words for IDT72211, 1024 - m words for IDT72221, 2048 - m words for IDT72231, 4096 - m words for IDT72241.
3. t_{SKEW2} is the minimum time between a rising RCLK edge and a rising WCLK edge for \overline{PAF} to change during that clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t_{SKEW2} , then \overline{PAF} may not change state until the next WCLK rising edge.
4. If a write is performed on this rising edge of the write clock, there will be Full - ($m-1$) words in the FIFO when \overline{PAF} goes LOW.

Figure 10. Programmable Full Flag Timing

5




2655 drw 13

NOTES:


1. PAE offset = n .
2. t_{SKEW2} is the minimum time between a rising WCLK edge and a rising RCLK edge for \overline{PAE} to change during that clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than t_{SKEW2} , then \overline{PAE} may not change state until the next RCLK rising edge.
3. If a read is performed on this rising edge of the read clock, there will be Empty + $(n-1)$ words in the FIFO when \overline{PAE} goes LOW.

Figure 11. Programmable Empty Flag Timing



2655 drw 14

Figure 12. Write Offset Registers Timing



2655 drw 15

Figure 13. Read Offset Registers Timing

5

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION - A single IDT72421/72201/72211/72221/72231/72241 may be used when the application requirements are for 64/256/512/1024/2048/4096 words or less. When the IDT72421/72201/72211/72221/

72231/72241 are in a Single Device Configuration, the Read Enable 2 ($\overline{REN2}$) control input can be grounded (see Figure 14). In this configuration, the Write Enable 2/Load (WEN2/LD) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.




Figure 14. Block Diagram of Single 64 x 9/256 x 9/512 x 9/1024 x 9/2048 x 9/4096 x 9 Synchronous FIFO

WIDTH EXPANSION CONFIGURATION - Word width may be increased simply by connecting the corresponding input controls signals of multiple devices. A composite flag should be created for each of the end-point status flags (\overline{EF} and \overline{FF}). The partial status flags (\overline{AE} and \overline{AF}) can be detected from any one device. Figure 15 demonstrates a 18-bit word width by using two IDT72421/72201/72211/72221/72231/72241s. Any word width can be attained by adding additional IDT72421/72201/72211/72221/72231/72241s.

When the IDT72421/72201/72211/72221/72231/72241 are in a Width Expansion Configuration, the Read Enable 2 ($\overline{REN2}$) control input can be grounded (see Figure 15). In this configuration, the Write Enable 2/Load (WEN2/LD) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.




Figure 15. Block Diagram of 64 x 18/256 x 18/512 x 18/1024 x 18/2048 x 18/4096 x 18 Synchronous FIFO Used in a Width Expansion Configuration


DEPTH EXPANSION - The IDT72421/72211/72221/72231/72241 can be adapted to applications when the requirements are for greater than 64/256/512/1024/2048/4096 words. The existence of two enable pins on the read and write port allow depth expansion. The Write Enable 2/Load pin is used as a second write enable in a depth expansion configuration thus the Programmable flags are set to the default values. Depth expansion is possible by using one enable input for system control while the other enable input is controlled by expansion logic to direct the flow of data. A typical application would have the expansion logic alternate data

access from one device to the next in a sequential manner. The IDT72421/72211/72221/72231/72241 operates in the Depth Expansion configuration when the following conditions are met:

1. The WEN2/ \overline{LD} pin is held HIGH during Reset so that this pin operates a second Write Enable.
2. External logic is used to control the flow of data.

Please see the Application Note "DEPTH EXPANSION OF IDT'S SYNCHRONOUS FIFOs USING THE RING COUNTER APPROACH" for details of this configuration.

ORDERING INFORMATION



2655 drw 18





Integrated Device Technology, Inc.

CMOS SyncFIFO™
256 x 18, 512 x 18, 1024 x 18, 2048 x
18 and 4096 x 18

IDT72205LB
IDT72215LB
IDT72225LB
IDT72235LB
IDT72245LB

FEATURES:

- 256 x 18-bit organization array (72205LB)
- 512 x 18-bit organization array (72215LB)
- 1024 x 18-bit organization array (72225LB)
- 2048 x 18-bit organization array (72235LB)
- 4096 x 18-bit organization array (72245LB)
- 15 ns read/write cycle time
- Easily expandable in depth and width
- Read and write clocks can be asynchronous or coincident
- Dual-Port zero fall-through time architecture
- Programmable almost-empty and almost-full flags
- Empty and Full flags signal FIFO status
- Half-Full flag capability in a single device configuration
- Output enable puts output data bus in high-impedance state
- High-performance submicron CMOS technology
- Available in a 64-lead thin quad flatpack (TQFP), pin grid array (PGA), and plastic leaded chip carrier (PLCC)
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT72205LB/72215LB/72225LB/72235LB/72245LB are very high-speed, low-power First-In, First-Out (FIFO) memories with clocked read and write controls. These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, Local Area Networks (LANs), and interprocessor communication.


Both FIFOs have 18-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and a data input enable pin (\overline{WEN}). Data is read into the synchronous FIFO on every clock when \overline{WEN} is asserted. The output port is controlled by another clock pin (RCLK) and another enable pin (\overline{REN}). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. An Output Enable pin (\overline{OE}) is provided on the read port for three-state control of the output.

The synchronous FIFOs have two fixed flags, Empty (\overline{EF}) and Full (\overline{FF}), and two programmable flags, Almost-Empty (\overline{PAE}) and Almost-Full (\overline{PAF}). The offset loading of the programmable flags is controlled by a simple state machine, and is initiated by asserting the Load pin (\overline{LD}). A Half-Full flag (\overline{HF}) is available when the FIFO is used in a single device configuration.

The IDT72205LB/72215LB/72225LB/72235LB/72245LB are depth expandable using a daisy-chain technique. The \overline{XI} and \overline{XO} pins are used to expand the FIFOs. In depth expansion configuration, FL is grounded on the first device and set to HIGH for all other devices in the daisy chain.

The IDT72205LB/72215LB/72225LB/72235LB/72245LB is fabricated using IDT's high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM



2766 drw 01

SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993



©1993 Integrated Device Technology, Inc.

5.14


DSC-2037/5

1

PIN CONFIGURATIONS



PIN CONFIGURATIONS



2766 drw 04

**TQFP
TOP VIEW**

NOTE:

1. For information on the flatpack (F68-1), contact factory.

PIN DESCRIPTION

Symbol	Name	I/O	Description
D0–D17	Data Inputs	I	Data inputs for a 18-bit bus.
\overline{RS}	Reset	I	When \overline{RS} is set LOW, internal read and write pointers are set to the first location of the RAM array, \overline{FF} and \overline{PAF} go HIGH, and \overline{PAE} and \overline{EF} go LOW. A reset is required before an initial WRITE after power-up.
WCLK	Write Clock	I	When \overline{WEN} is LOW, data is written into the FIFO on a LOW-to-HIGH transition of WCLK, if the FIFO is not full.
\overline{WEN}	Write Enable	I	When \overline{WEN} is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. When \overline{WEN} is HIGH, the FIFO holds the previous data. Data will not be written into the FIFO if the \overline{FF} is LOW.
RCLK	Read Clock	I	When \overline{REN} is LOW, data is read from the FIFO on a LOW-to-HIGH transition of RCLK, if the FIFO is not empty.
\overline{REN}	Read Enable	I	When \overline{REN} is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. When \overline{REN} is HIGH, the output register holds the previous data. Data will not be read from the FIFO if the \overline{EF} is LOW.
\overline{OE}	Output Enable	I	When \overline{OE} is LOW, the data output bus is active. If \overline{OE} is HIGH, the output data bus will be in a high-impedance state.
\overline{LD}	Load	I	When \overline{LD} is LOW, data on the inputs D0–D11 is written to the offset and depth registers on the LOW-to-HIGH transition of the WCLK, when \overline{WEN} is LOW. When \overline{LD} is LOW, data on the outputs Q0–Q11 is read from the offset and depth registers on the LOW-to-HIGH transition of the RCLK, when \overline{REN} is LOW.
\overline{FL}	First Load	I	In the single device or width expansion configuration, \overline{FL} is grounded. In the depth expansion configuration, \overline{FL} is grounded on the first device (first load device) and set to HIGH for all other devices in the daisy chain.
\overline{WXI}	Write Expansion Input	I	In the single device or width expansion configuration, \overline{WXI} is grounded. In the depth expansion configuration, \overline{WXI} is connected to \overline{WXO} (Write Expansion Out) of the previous device.
\overline{RXI}	Read Expansion Input	I	In the single device or width expansion configuration, \overline{RXI} is grounded. In the depth expansion configuration, \overline{RXI} is connected to \overline{RXO} (Read Expansion Out) of the previous device.
\overline{EF}	Empty Flag	O	When \overline{EF} is LOW, the FIFO is empty and further data reads from the output are inhibited. When \overline{EF} is HIGH, the FIFO is not empty. \overline{EF} is synchronized to RCLK.
\overline{PAE}	Programmable Almost-Empty Flag	O	When \overline{PAE} is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. The default offset at reset is 31 from empty for 72205LB, 63 from empty for 72215LB, and 127 from empty for 72225LB/72235LB/72245LB.
\overline{PAF}	Programmable Full Flag	O	When \overline{PAF} is LOW, the FIFO is almost full based on the offset programmed into the FIFO. The default offset at reset is 31 from full for 72205LB, 63 from full for 72215LB, and 127 from full for 72225LB/72235LB/72245LB.
\overline{FF}	Full Flag	O	When \overline{FF} is LOW, the FIFO is full and further data writes into the input are inhibited. When \overline{FF} is HIGH, the FIFO is not full. \overline{FF} is synchronized to WCLK.
$\overline{WXO}/\overline{HF}$	Write Expansion Out/Half-Full Flag	O	In the single device or width expansion configuration, the device is more than half full when \overline{HF} is LOW. In the depth expansion configuration, a pulse is sent from \overline{WXO} to \overline{WXI} of the next device when the last location in the FIFO is written.
\overline{RXO}	Read Expansion Out	O	In the depth expansion configuration, a pulse is sent from \overline{RXO} to \overline{RXI} of the next device when the last location in the FIFO is read.
Q0–Q17	Data Outputs	O	Data outputs for a 18-bit bus.
VCC	Power		Eight +5V power supply pins for the PLCC and PGA, five pins for the TQFP.
GND	Ground		Eight ground pins for the PLCC and PGA, seven pins for the TQFP.

2766 tbl 01

5

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +155	°C
I _{OUT}	DC Output Current	50	50	mA

NOTE: 2766 tbl 02
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CCM}	Military Supply Voltage	4.5	5.0	5.5	V
V _{CC}	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage Commercial	2.0	—	—	V
V _{IH}	Input High Voltage Military	2.2	—	—	V
V _{IL} ⁽¹⁾	Input Low Voltage Commercial & Military	—	—	0.8	V

NOTE: 2766 tbl 03
1. 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS

(Commercial: V_{CC} = 5V ± 10%, T_A = 0°C to +70°C; Military: V_{CC} = 5V ± 10%, T_A = -55°C to +125°C)

Symbol	Parameter	IDT72205LB IDT72215LB IDT72225LB IDT72235LB IDT72245LB Commercial			IDT72205LB IDT72215LB IDT72225LB IDT72235LB IDT72245LB Military			Unit
		t _{CLK} = 15, 20, 25, 35, 50ns			t _{CLK} = 25, 35, 50ns			
		Min.	Typ.	Max.	Min.	Typ.	Max.	
I _{LI} ⁽¹⁾	Input Leakage Current (any input)	-1	—	1	-10	—	10	μA
I _{LO} ⁽²⁾	Output Leakage Current	-10	—	10	-10	—	10	μA
V _{OH}	Output Logic "1" Voltage, I _{OH} = -2 mA	2.4	—	—	2.4	—	—	V
V _{OL}	Output Logic "0" Voltage, I _{OL} = 8 mA	—	—	0.4	—	—	0.4	V
I _{CC1} ⁽³⁾	Active Power Supply Current	—	—	200	—	—	250	mA
I _{CC2} ⁽³⁾	Average Standby Current (All Input = V _{CC} - 0.2V, except RCLK and WCLK which are free-running)	—	—	70	—	—	85	mA

NOTES: 2766 tbl 04
1. Measurements with 0.4 ≤ V_{IN} ≤ V_{CC}.
2. $\overline{OE} \geq V_{IH}$, 0.4 ≤ V_{OUT} ≤ V_{CC}.
3. Tested at f = 20MHz with outputs open.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN} ⁽²⁾	Input Capacitance	V _{IN} = 0V	10	pF
C _{OUT} ^(1,2)	Output Capacitance	V _{OUT} = 0V	10	pF

NOTES: 2766 tbl 05
1. With output deselected, (\overline{OE} = HIGH).
2. Characterized values, not currently tested.

AC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5V ± 10%, TA = 0°C to +70°C; Military: Vcc = 5V ± 10%, TA = -55°C to +125°C)

Symbol	Parameter	Commercial				Commercial and Military						Unit
		72205LB15		72205LB20		72205LB25		72205LB35		72205LB50		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
fs	Clock Cycle Frequency	—	66.7	—	50	—	40	—	28.6	—	20	MHz
tA	Data Access Time	2	10	2	12	3	15	3	20	3	25	ns
tCLK	Clock Cycle Time	15	—	20	—	25	—	35	—	50	—	ns
tCLKH	Clock HIGH Time	6.5	—	8	—	10	—	14	—	20	—	ns
tCLKL	Clock LOW Time	6.5	—	8	—	10	—	14	—	20	—	ns
tDS	Data Set-up Time	4	—	5	—	6	—	7	—	10	—	ns
tDH	Data Hold Time	1	—	1	—	1	—	2	—	2	—	ns
tENS	Enable Set-up Time	4	—	5	—	6	—	7	—	10	—	ns
tENH	Enable Hold Time	1	—	1	—	1	—	2	—	2	—	ns
tRS	Reset Pulse Width ⁽¹⁾	15	—	20	—	25	—	35	—	50	—	ns
tRSS	Reset Set-up Time	10	—	12	—	15	—	20	—	30	—	ns
tRSR	Reset Recovery Time	10	—	12	—	15	—	20	—	30	—	ns
tRSF	Reset to Flag and Output Time	—	35	—	35	—	40	—	45	—	50	ns
tOLZ	Output Enable to Output in Low-Z ⁽²⁾	0	—	0	—	0	—	0	—	0	—	ns
tOE	Output Enable to Output Valid	—	8	—	9	—	12	—	15	—	20	ns
tOHZ	Output Enable to Output in High-Z ⁽²⁾	1	8	1	9	1	12	1	15	1	20	ns
tWFF	Write Clock to Full Flag	—	10	—	12	—	15	—	20	—	30	ns
tREF	Read Clock to Empty Flag	—	10	—	12	—	15	—	20	—	30	ns
tPAF	Clock to Programmable Almost-Full Flag	—	28	—	30	—	35	—	40	—	40	ns
tPAE	Clock to Programmable Almost-Empty Flag	—	28	—	30	—	35	—	40	—	40	ns
tHF	Clock to Half-Full Flag	—	28	—	30	—	35	—	40	—	40	ns
tXO	Clock to Expansion Out	—	10	—	12	—	15	—	20	—	30	ns
tXI	Expansion In Pulse Width	6.5	—	8	—	10	—	14	—	20	—	ns
tXIS	Expansion In Set-Up Time	5	—	8	—	10	—	15	—	20	—	ns
tSKEW1	Skew time between Read Clock & Write Clock for Full Flag	10	—	14	—	16	—	18	—	20	—	ns
tSKEW2	Skew time between Read Clock & Write Clock for Empty Flag	10	—	14	—	16	—	18	—	20	—	ns

- NOTES:**
1. Pulse widths less than minimum values are not allowed.
 2. Values guaranteed by design, not currently tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1




Figure 1. Output Load
* Includes jig and scope capacitances.

5

SIGNAL DESCRIPTIONS:

INPUTS:

DATA IN (D0 - D17)

Data inputs for 18-bit wide data.

CONTROLS:

RESET (\overline{RS})

Reset is accomplished whenever the Reset (\overline{RS}) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag (\overline{FF}), Half-Full Flag (\overline{HF}), and Programmable Almost-Full Flag (\overline{PAF}) will be reset to HIGH after t_{RSF} . The Empty Flag (\overline{EF}) and Programmable Almost-Empty Flag (\overline{PAE}) will be reset to LOW after t_{RSF} . During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

WRITE CLOCK (WCLK)

A write cycle is initiated on the LOW-to-HIGH transition of the write clock (WCLK). Data set-up and hold times must be met with respect to the LOW-to-HIGH transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

WRITE ENABLE (\overline{WEN})

When Write Enable (\overline{WEN}) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

When \overline{WEN} is HIGH, the input register holds the previous data and no new data is loaded into the FIFO.

To prevent data overflow, the Full Flag (\overline{FF}) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the \overline{FF} will go HIGH after t_{WFF} allowing a write to begin. \overline{WEN} is ignored when the FIFO is full.

READ CLOCK (RCLK)

Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLK), when Output Enable (\overline{OE}) is set LOW.

The write and read clocks can be asynchronous or coincident.

READ ENABLE (\overline{REN})

When Read Enable (\overline{REN}) is LOW, data is loaded into the RAM array to the output register on the LOW-to-HIGH transition of the read clock (RCLK).

When \overline{REN} is HIGH, the output register holds the previous data and no new data is loaded into the register.

When all the data has been read from the FIFO, the Empty Flag (\overline{EF}) will go LOW, inhibiting further read operations. Once

a write is performed, the \overline{EF} will go HIGH after t_{REF} and a read can begin. \overline{REN} is ignored when the FIFO is empty.

OUTPUT ENABLE (\overline{OE})

When Output Enable (\overline{OE}) is enabled (LOW), the parallel output buffers receive data from the output register. When \overline{OE} is disabled (HIGH), the Q output data bus is in a high-impedance state.

LOAD (\overline{LD})







The IDT72205LB/72215LB/72225LB/72235LB/72245LB devices contain two 12-bit offset registers with data on the inputs, or read on the outputs. When the Load (\overline{LD}) pin is set LOW and \overline{WEN} is set LOW, data on the inputs D0-D11 is written into the Empty offset register on the first LOW-to-HIGH transition of the write clock (WCLK). When the \overline{LD} pin and (\overline{WEN}) are held LOW then data is written into the Full offset register on the second LOW-to-HIGH transition of the write clock (WCLK). The third transition of the write clock (WCLK) again writes to the Empty offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the \overline{LD} pin HIGH, the FIFO is returned to normal read/write operation. When the \overline{LD} pin is set LOW, and \overline{WEN} is LOW, the next offset register in sequence is written.

When the \overline{LD} pin is LOW and \overline{WEN} is HIGH, the WCLK input is disabled; then a signal at this input can neither increment the write offset register pointer, nor execute a write.

The contents of the offset registers can be read on the output lines when the \overline{LD} pin is set LOW and \overline{REN} is set LOW; then, data can be read on the LOW-to-HIGH transition of the read clock (RCLK). The act of reading the control registers employs a dedicated read offset register pointer. (The read and write pointers operate independently).

A read and a write should not be performed simultaneously to the offset registers.

LD	WEN	WCLK ⁽¹⁾	Selection
0	0		Writing to offset registers: Empty Offset  Full Offset 
0	1		No Operation
1	0		Write Into FIFO
1	1		No Operation

NOTE: 2766 tbl 08
 1. The same selection sequence applies to reading from the registers. \overline{REN} is enabled and read is performed on the LOW-to-HIGH transition of RCLK.

Figure 2. Write Offset Register

First Load (FL)

First Load (\overline{FL}) is grounded to indicate operation in the Single Device or Width Expansion mode. In the Depth Expansion configuration, \overline{FL} is grounded to indicate it is the first device loaded and is set to HIGH for all other devices in the daisy chain. (See Operating Configurations for further details.)

WRITE EXPANSION INPUT (\overline{WXI})

This is a dual purpose pin. Write Expansion In (\overline{WXI}) is grounded to indicate operation in the Single Device or Width Expansion mode. \overline{WXI} is connected to Write Expansion Out (\overline{WYO}) of the previous device in the Depth Expansion or Daisy Chain mode.

READ EXPANSION INPUT (RXI)

This is a dual purpose pin. Read Expansion In (\overline{RXI}) is grounded to indicate operation in the Single Device or Width Expansion mode. \overline{RXI} is connected to Read Expansion Out (\overline{RXO}) of the previous device in the Depth Expansion or Daisy Chain mode.

OUTPUTS:

FULL FLAG (\overline{FF})



The Full Flag (\overline{FF}) will go LOW, inhibiting further write operation, indicating that the device is full. If no reads are performed after Reset (RS), the Full Flag (\overline{FF}) will go LOW after 256 writes for the IDT72205LB, 512 writes for the IDT72215LB, 1024 writes for the IDT72225LB, 2048 writes for the IDT72235LB and 4096 writes for the IDT72245LB.

The Full Flag (\overline{FF}) is updated on the LOW-to-HIGH transition of the write clock (WCLK).

EMPTY FLAG (EF)

The Empty Flag (\overline{EF}) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The \overline{EF} is updated on the LOW-to-HIGH transition the read clock (RCLK).



NOTE: 2766 drw 05
1. Any bits of the offset register not being programmed should be set to zero.

Figure 3. Offset Register Location and Default Values

TABLE I — STATUS FLAGS

Number of Words in FIFO					FF	PAF	HF	PAE	EF
72205	72215	72225	72235	72245					
0	0	0	0	0	H	H	H	L	L
1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	H	H	H	L	H
(n + 1) to 128	(n + 1) to 256	(n + 1) to 512	(n + 1) to 1024	(n + 1) to 2048	H	H	H	H	H
129 to (256-(m+1))	257 to (512-(m+1))	513 to (1024-(m+1))	1025 to (2048-(m+1))	2049 to (4096-(m+1))	H	H	L	H	H
(256-m) ⁽²⁾ to 255	(512-m) ⁽²⁾ to 511	(1024-m) ⁽²⁾ to 1023	(2048-m) ⁽²⁾ to 2047	(4096-m) ⁽²⁾ to 4095	H	L	L	H	H
256	512	1024	2048	4096	L	L	L	H	H

NOTES: 2766 tbl 09
1. n = Empty Offset (Default Values : 72205 n=31, 72215 n = 63, 72225/72235/72245 n = 127)
2. m = Full Offset (Default Values : 72205 n=31, 72215 n = 63, 72225/72235/72245 n = 127)

PROGRAMMABLE ALMOST-FULL FLAG (PAF)

The Programmable Almost-Full Flag (\overline{PAF}) will go LOW when FIFO reaches the Almost-Full condition. If no reads are performed after Reset (\overline{RS}), the \overline{PAF} will go LOW after (256-m) writes for the IDT72205LB, (512-m) writes for the IDT72215LB, (1024-m) writes for the IDT72225LB, (2048-m) writes for the IDT72235LB and (4096-m) writes for the IDT72245LB. The offset "m" is defined in the FULL offset register.

If there is no Full offset specified, the \overline{PAF} will be LOW when the device is 31 away from completely full for 72205LB, 63 away from completely full for 72215LB, and 127 away from completely full for 72225LB/72235LB/72245LB.

The \overline{PAF} is asserted LOW on the LOW-to-HIGH transition of the write clock (WCLK). \overline{PAF} is reset to HIGH on the LOW-to-HIGH transition of the read clock (RCLK). Thus \overline{PAF} is asynchronous.

PROGRAMMABLE ALMOST-EMPTY FLAG (PAE)

The Programmable Almost-Empty Flag (\overline{PAE}) will go LOW when the read pointer is "n+1" locations less than the write pointer. The offset "n" is defined in the EMPTY offset register.

If there is no Empty offset specified, the Programmable Almost Empty Flag (\overline{PAE}) will be LOW when the device is 31 away from completely empty for 72205LB, 63 away from completely empty for 72215LB, and 127 away from completely empty for 72225LB/72235LB/72245LB.

The \overline{PAE} is asserted LOW on the LOW-to-HIGH transition of the read clock (RCLK). \overline{PAE} is reset to HIGH on the LOW-to-HIGH transition of the write clock (WCLK). Thus \overline{PAE} is asynchronous.

WRITE EXPANSION OUT/HALF-FULL FLAG ($\overline{WXO}/\overline{HF}$)

This is a dual-purpose output. In the Single Device and Width Expansion mode, when Write Expansion In (\overline{WXI}) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled, and at the LOW-to-HIGH transition of the next write cycle, the Half-Full Flag goes LOW

and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (\overline{HF}) is then reset to HIGH by the LOW-to-HIGH transition of the read clock (RCLK). The \overline{HF} is asynchronous.


In the Depth Expansion or Daisy Chain mode, \overline{WXI} is connected to \overline{WXO} of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse when the previous device writes to the last location of memory.

READ EXPANSION OUT (\overline{RXO})

In the Depth Expansion or Daisy Chain configuration, Read Expansion In (\overline{RXI}) is connected to Read Expansion Out (\overline{RXO}) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse when the previous device reads from the last location of memory.

DATA OUTPUTS (Q0-Q17)


Q0-Q17 are data outputs for 18-bit wide data.



NOTES:

1. After reset, the outputs will be LOW if $\overline{OE} = 0$ and tri-state if $\overline{OE} = 1$.
2. The clocks (RCLK, WCLK) can be free-running during reset.

Figure 5. Reset Timing⁽²⁾




2766 drw 08

NOTE:

1. t_{SKEW1} is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that \overline{FF} will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t_{SKEW1} , then \overline{FF} may not change state until the next WCLK edge.

Figure 6. Write Cycle Timing

5




2766 drw 09

NOTE:

1. t_{SKEW2} is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that \overline{EF} will go HIGH during the current clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than t_{SKEW2} , then \overline{EF} may not change state until the next RCLK edge.

Figure 7. Read Cycle Timing




2766 drw 10

NOTES:

1. When $t_{SKEW2} \geq$ minimum specification, t_{FRL} (maximum) = $t_{CLK} + t_{SKEW2}$. When $t_{SKEW2} <$ minimum specification, t_{FRL} (maximum) = either $2 * t_{CLK} + t_{SKEW2}$ or $t_{CLK} + t_{SKEW2}$. The Latency Timing applies only at the Empty Boundary ($EF = LOW$).
2. The first word is available the cycle after EF goes HIGH, always.

Figure 8. First Data Word Latency after Reset with Simultaneous Read and Write

5




2766 drw 11

Figure 9. Full Flag Timing

NOTE:

1. t_{skew1} is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that \overline{FF} will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t_{skew1} , then \overline{FF} may not change state until the next WCLK edge.




2766 drw 12

Figure 10. Empty Flag Timing

NOTE:


1. When $tsKEW2 \geq$ minimum specification, $tFRL$ (maximum) = $tCLK + tsKEW2$. When $tsKEW2 <$ minimum specification, $tFRL$ (maximum) = either $2 * tCLK + tsKEW2$ or $tCLK + tsKEW2$. The Latency Timing apply only at the Empty Boundary (EF = LOW).

5




2766 drw 13

Figure 11. Write Programmable Registers



2766 drw 14

Figure 12. Read Programmable Registers




2766 drw 15

NOTE:

1. PAE is offset = n. Number of data words written into FIFO already = n.

Figure 13. Programmable Almost Empty Flag Timing

5



2766 drw 16

NOTES:

1. PAF offset = m. Number of data words written into FIFO already = 256 - m + 1 for the IDT72205B, 512 - m + 1 for the IDT72215B, 1024 - m + 1 for the IDT72225B, 2048 - m + 1 for the IDT72235B and 4096 - m + 1 for the IDT72245B.
2. 256 - m words in IDT72205B, 512 - m words in IDT72215B, 1024 - m words in IDT72225B, 2048 - m words in IDT72235B and 4096 - m words in IDT72245B.
3. 256 - m + 1 words in IDT72205B, 512 - m + 1 words in IDT72215B, 1024 - m + 1 words in IDT72225B, 2048 - m + 1 words in IDT72235B and 4096 - m + 1 words in IDT72245B.

Figure 14. Programmable Almost-Full Flag Timing




Figure 15. Half-Full Flag Timing

2766 drw 17




Figure 16. Write Expansion Out Timing

2766 drw 18

NOTE:

1. Write to Last Physical Location.




Figure 17. Read Expansion Out Timing

2766 drw 19

NOTE:

1. Read from Last Physical Location.




Figure 18. Write Expansion In Timing

2766 drw 20




Figure 19. Read Expansion In Timing

2766 drw 21


5

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION

A single IDT72205LB/72215LB/72225LB/72235LB/72245LB may be used when the application requirements are for 256/512/1024/2048/4096 words or less. The IDT72205LB/

72215LB/72225LB/72235LB/72245LB are in a single Device Configuration when the Write Expansion In (\overline{WXI}), Read Expansion In (\overline{RXI}), and First Load (\overline{FL}) control inputs are grounded (Figure 20).




2766 drw 22

Figure 20. Block Diagram of Single 256 x 18/512 x 18/1024 x 18/2048 x 18/4096 x 18 Synchronous FIFO

WIDTH EXPANSION CONFIGURATION

Word width may be increased simply by connecting together the control signals of multiple devices. Status flags can be detected from any one device. The exceptions are the Empty Flag and Full Flag. Because of variations in skew between RCLK and WCLK, it is possible for flag assertion and deassertion to vary by one cycle between FIFOs. To avoid

problems the user must create composite flags by ANDing the Empty Flags of every FIFO, and separately ANDing all Full Flags. Figure 21 demonstrates a 36-word width by using two IDT72205B/72215B/72225B/72235B/72245Bs. Any word width can be attained by adding additional IDT72205B/72215B/72225B/72235B/72245Bs. Please see the Application Note AN-83.



NOTE:

1. Do not connect any output control signals directly together.


Figure 21. Block Diagram of 256 x 36/512 x 36/1024 x 36/2048 x 36/4096 x 36 Synchronous FIFO Memory Used in a Width Expansion Configuration

DEPTH EXPANSION CONFIGURATION (WITH PROGRAMMABLE FLAGS)

The IDT72205LB/72215LB/72225LB/72235LB/72245LB can easily be adapted to applications requiring more than 256/512/1024/2048/4096 words of buffering. Figure 22 shows Depth Expansion using three IDT72205LB/72215LB/72225LB/72235LB/72245LBs. Maximum depth is limited only by signal loading. Follow these steps:

1. The first device must be designated by grounding the First Load (\overline{FL}) control input.
2. All other devices must have \overline{FL} in the HIGH state.
3. The Write Expansion Out (\overline{WXO}) pin of each device must be tied to the Write Expansion In (\overline{WXI}) pin of the next device. See Figure 24.


4. The Read Expansion Out (\overline{RXO}) pin of each device must be tied to the Read Expansion In (\overline{RXI}) pin of the next device. See Figure 24.
5. All Load (\overline{LD}) pins are tied together.
6. The Half-Full Flag (\overline{HF}) is not available in the Depth Expansion Configuration.
7. \overline{EF} , \overline{FF} , \overline{PAE} , and \overline{PAF} are created with composite flags by ORing together every respective flags for monitoring. The composite \overline{PAE} and \overline{PAF} flags are not precise.



2766 drw 24

Figure 22. Block Diagram of 768 x 18/1536 x 18/3072 x 18/6144 x 18/12288 x 18 Synchronous FIFO Memory With Programmable Flags used in Depth Expansion Configuration

ORDERING INFORMATION



2766 drw 25



Integrated Device Technology, Inc.

DUAL CMOS SyncFIFO™

PRELIMINARY

- IDT72801
- IDT72811
- IDT72821
- IDT72831
- IDT72841

FEATURES:

- The 72801 is equivalent to two 72201 256 x 9 FIFOs
- The 72811 is equivalent to two 72211 512 x 9 FIFOs
- The 72821 is equivalent to two 72221 1024 x 9 FIFOs
- The 72831 is equivalent to two 72231 2048 x 9 FIFOs
- The 72841 is equivalent to two 72241 4096 x 9 FIFOs
- Offers optimal combination of large capacity, high speed, design flexibility and small footprint
- Ideal for prioritization, bidirectional, and width expansion applications
- 15 ns read/write cycle time FOR THE 72801/72811
- 20 ns read/write cycle time FOR THE 72821/72831/72841
- Separate control lines and data lines for each FIFO
- Separate empty, full, programmable almost-empty and almost-full flags for each FIFO
- Enable puts output data lines in high-impedance state
- Space-saving 64-pin Thin Quad Flat Pack (TQFP)

DESCRIPTION:

72801/72811/72821/72831/72841 are dual synchronous (clocked) FIFOs. The device is functionally equivalent to two 72201/72211/72221/72231/72241 FIFOs in a single package


with all associated control, data, and flag lines assigned to separate pins.

Each of the two FIFOs (designated FIFO A and FIFO B) contained in the 72801/72811/72821/72831/72841 has a 9-bit input data port (DA0 - DA8, DB0 - DB8) and a 9-bit output data port (QA0 - QA8, QB0 - QB8). Each input port is controlled by a free-running clock (WCLKA, WCLKB), and two write enable pins (WENA1, WENA2, WENB1, WENB2). Data is written into each of the two arrays on every rising clock edge of the write clock (WCLKA, WCLKB) when the appropriate write enable pins are asserted.

The output port of each FIFO bank is controlled by its associated clock pin (RCLKA, RCLKB) and two read enable pins (RENA1, RENA2, RENB1, RENB2). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. An output enable pin (OEA, OEB) is provided on the read port of each FIFO for three-state output control.

Each of the two FIFOs has two fixed flags, empty (EFA, EFB) and full (FFA, FFB). Two programmable flags, almost-empty (PAEA, PAEB) and almost-full (PAFA, PAFB), are provided for each FIFO bank to improve memory utilization. If not programmed, the programmable flags default to empty+7 for PAEA

PIN CONFIGURATION



3034 drw 01

SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

AUGUST 1993

5


and PAEB, and full-7 for PAFA and PAFB.

The 72801/72811/72821/72831/72841 architecture lends itself to many flexible configurations such as:

- 2-level priority data buffering
- Bidirectional operation
- Width expansion
- Depth expansion

This FIFO is fabricated using IDTs high-performance sub-micron CMOS technology.

FUNCTIONAL BLOCK DIAGRAM



3034 drw 02

PIN DESCRIPTIONS

The 72801/72811/72821/72831/72841s two FIFOs, referred to as FIFO A and FIFO B, are identical in every respect. The following description defines the input and output signals for FIFO A. The corresponding signal names for FIFO B are provided in parentheses.

Symbol	Name I/O		Description
DA0-DA8	A Data Inputs	I	9-bit data inputs to RAM array A.
DB0-DB8	B Data Inputs	I	9-bit data inputs to RAM array B.
\overline{RSA} , \overline{RSB}	Reset	I	When \overline{RSA} (\overline{RSB}) is set LOW, the associated internal read and write pointers of array A (B) are set to the first location; \overline{FFA} (\overline{FFB}) and \overline{PAFA} (\overline{PAFB}) go HIGH, and \overline{PAEA} (\overline{PAEB}) and \overline{EFA} (\overline{EFB}) go LOW. After power-up, a reset of both FIFOs A and B is required before an initial WRITE.
WCLKA WCLKB	Write Clock	I	Data is written into the FIFO A (B) on a LOW-to-HIGH transition of WCLKA (WCLKB) when the write enable(s) are asserted.
$\overline{WENA1}$ $\overline{WENB1}$	Write Enable 1	I	If FIFO A (B) is configured to have programmable flags, $\overline{WENA1}$ ($\overline{WENB1}$) is the only write enable pin that can be used. When $\overline{WENA1}$ ($\overline{WENB1}$) is LOW, data A (B) is written into the FIFO on every LOW-to-HIGH transition WCLKA (WCLKB). If the FIFO is configured to have two write enables, $\overline{WENA1}$ ($\overline{WENB1}$) must be LOW and $\overline{WENA2}$ ($\overline{WENB2}$) must be HIGH to write data into the FIFO. Data will not be written into the FIFO if \overline{FFA} (\overline{FFB}) is LOW.
$\overline{WENA2/LDA}$ $\overline{WENB2/LDB}$	Write Enable 2/ Load	I	FIFO A (B) is configured at reset to have either two write enables or programmable flags. If \overline{LDA} (\overline{LDB}) is HIGH at reset, this pin operates as a second write enable. If $\overline{WENA2/LDA}$ ($\overline{WENB2/LDB}$) is LOW at reset this pin operates as a control to load and read the programmable flag offsets for its respective array. If the FIFO is configured to have two write enables, $\overline{WENA1}$ ($\overline{WENB1}$) must be LOW and $\overline{WENA2}$ ($\overline{WENB2}$) must be HIGH to write data into FIFO A (B). Data will not be written into FIFO A (B) if \overline{FFA} (\overline{FFB}) is LOW. If the FIFO is configured to have programmable flags, \overline{LDA} (\overline{LDB}) is held LOW to write or read the programmable flag offsets.
QA0-QA8	A Data Outputs	O	9-bit data outputs from RAM array A.
QB0-QB8	B Data Outputs	O	9-bit data outputs from RAM array B.
RCLKA RCLKB	Read Clock	I	Data is read from FIFO A (B) on a LOW-to-HIGH transition of RCLKA (RCLKB) when $\overline{RENA1}$ ($\overline{RENB1}$) and $\overline{RENA2}$ ($\overline{RENB2}$) are asserted.
$\overline{RENA1}$ $\overline{RENB1}$	Read Enable 1	I	When $\overline{RENA1}$ ($\overline{RENB1}$) and $\overline{RENA2}$ ($\overline{RENB2}$) are LOW, data is read from FIFO A (B) on every LOW-to-HIGH transition of RCLKA (RCLKB). Data will not be read from Array A (B) if \overline{EFA} (\overline{EFB}) is LOW.
$\overline{RENA2}$ $\overline{RENB2}$	Read Enable 2	I	When $\overline{RENA1}$ ($\overline{RENB1}$) and $\overline{RENA2}$ ($\overline{RENB2}$) are LOW, data is read from the FIFO A (B) on every LOW-to-HIGH transition of RCLKA (RCLKB). Data will not be read from array A (B) if the \overline{EFA} (\overline{EFB}) is LOW.
\overline{OEA} \overline{OEB}	Output Enable	I	When \overline{OEA} (\overline{OEB}) is LOW, outputs DA0-DA8 (DB0-DB8) are active. If \overline{OEA} (\overline{OEB}) is HIGH, the outputs DA0-DA8 (DB0-DB8) will be in a high-impedance state.
\overline{EFA} \overline{EFB}	Empty Flag	O	When \overline{EFA} (\overline{EFB}) is LOW, FIFO A (B) is empty and further data reads from the output are inhibited. When \overline{EFA} (\overline{EFB}) is HIGH, FIFO A (B) is not empty. \overline{EFA} (\overline{EFB}) is synchronized to RCLKA (RCLKB).
\overline{PAEA} \overline{PAEB}	Programmable Almost-Empty Flag	O	When \overline{PAEA} (\overline{PAEB}) is LOW, FIFO A (B) is almost empty based on the offset programmed into the appropriate offset register. The default offset at reset is Empty+7. \overline{PAEA} (\overline{PAEB}) is synchronized to RCLKA (RCLKB).
\overline{PAFA} \overline{PAFB}	Programmable Almost-Full Flag	O	When \overline{PAFA} (\overline{PAFB}) is LOW, FIFO A (B) is almost full based on the offset programmed into the appropriate offset register. The default offset at reset is Full-7. \overline{PAFA} (\overline{PAFB}) is synchronized to WCLKA (WCLKB).
\overline{FFA} \overline{FFB}	Full Flag	O	When \overline{FFA} (\overline{FFB}) is LOW, FIFO A (B) is full and further data writes into the input are inhibited. When \overline{FFA} (\overline{FFB}) is HIGH, FIFO A (B) is not full. \overline{FFA} (\overline{FFB}) is synchronized to WCLKA (WCLKB).
VCC	Power		+5V power supply pin.
GND	Ground		0V ground pin.

3034 tbl 01

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

3034 tbl 02

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.0	—	—	V
V _{IL}	Input Low Voltage	—	—	0.8	V

3034 tbl 03

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
C _{IN} ⁽²⁾	Input Capacitance	V _{IN} = 0V	10	pF
C _{OUT} ^(1,2)	Output Capacitance	V _{OUT} = 0V	10	pF

3034 tbl 04

NOTE:

- With output deselected (\overline{OE} A, \overline{OEB} = HIGH).

DC ELECTRICAL CHARACTERISTICS

(Commercial: V_{CC} = 5V ± 10%, T_A = 0°C to +70°C)

Symbol	Parameter	IDT72801 IDT72811			Unit
		Min.	Commercial t _{CLK} = 15, 20, 25, 35ns Typ.	Max.	
I _{LI} ⁽¹⁾	Input Leakage Current (Any Input)	-1	—	-1	μA
I _{LO} ⁽²⁾	Output Leakage Current	-10	—	10	μA
V _{OH}	Output Logic "1" Voltage, I _{OH} = -2 mA	2.4	—	—	V
V _{OL}	Output Logic "0" Voltage, I _{OL} = 8 mA	—	—	0.4	V
I _{CC} ⁽³⁾	Active Power Supply Current	—	—	270	mA

3034 tbl 05

Symbol	Parameter	IDT72821 IDT72831 IDT72841			Unit
		Min.	Commercial t _{CLK} = 20, 25, 35 ns Typ.	Max.	
I _{LI} ⁽¹⁾	Input Leakage Current (Any Input)	-1	—	-1	μA
I _{LO} ⁽²⁾	Output Leakage Current	-10	—	10	μA
V _{OH}	Output Logic "1" Voltage, I _{OH} = -2 mA	2.4	—	—	V
V _{OL}	Output Logic "0" Voltage, I _{OL} = 8 mA	—	—	0.4	V
I _{CC} ⁽³⁾	Active Power Supply Current	—	—	300	mA

3034 tbl 06

NOTES:

- Measurements with 0.4 ≤ V_{IN} ≤ V_{CC}.
- OEA, OEB ≥ V_{IH}, 0.4 ≤ V_{OUT} ≤ V_{CC}.
- Measurements are made with outputs open. Tested at f_{CLK} = 20MHz.
ICC limits applicable when using both banks of FIFO's

AC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5V ± 10%, TA = 0°C to +70°C)


Symbol	Parameter	Commercial									
		IDT72801L15		IDT72801L20		IDT72801L25		IDT72801L35		Unit	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
tS	Clock Cycle Frequency	—	66.7	—	50	—	40	—	28.6		MHz
tA	Data Access Time	2	10	2	12	3	15	3	20	ns	
tCLK	Clock Cycle Time	15 ⁽¹⁾	—	20	—	25	—	35	—	ns	
tCLKH	Clock High Time	6	—	8	—	10	—	14	—	ns	
tCLKL	Clock Low Time	6	—	8	—	10	—	14	—	ns	
tDS	Data Set-up Time	4	—	5	—	6	—	8	—	ns	
tDH	Data Hold Time	1	—	1	—	1	—	2	—	ns	
tENS	Enable Set-up Time	4	—	5	—	6	—	8	—	ns	
tENH	Enable Hold Time	1	—	1	—	1	—	2	—	ns	
tRS	Reset Pulse Width ⁽²⁾	15	—	20	—	25	—	35	—	ns	
tRSS	Reset Set-up Time	15	—	20	—	25	—	35	—	ns	
tRSR	Reset Recovery Time	15	—	20	—	25	—	35	—	ns	
tRSF	Reset to Flag Time and Output Time	—	15	—	20	—	25	—	35	ns	
tOLZ	Output Enable to Output in Low-Z ⁽³⁾	0	—	0	—	0	—	0	—	ns	
tOE	Output Enable to Output Valid	3	8	3	10	3	13	3	15	ns	
tOHZ	Output Enable to Output in High-Z ⁽³⁾	3	8	3	10	3	13	3	15	ns	
tWFF	Write Clock to Full Flag	—	10	—	12	—	15	—	20	ns	
tREF	Read Clock to Empty Flag	—	10	—	12	—	15	—	20	ns	
tPAF	Write Clock to Programmable Almost-Full Flag	—	10	—	12	—	15	—	20	ns	
tPAE	Read Clock to Programmable Almost-Empty Flag	—	10	—	12	—	15	—	20	ns	
tSKEW1	Skew Time Between Read Clock and Write Clock for Empty Flag and Full Flag	6	—	8	—	10	—	12	—	ns	
tSKEW2	Skew Time Between Read Clock and Write Clock for Programmable Almost-Empty Flag and Programmable Almost-Full Flag	28	—	35	—	40	—	42	—	ns	

- NOTES:**
- Regarding the 72801/72811: this spec is valid for programmable $\overline{\text{PAE}}$ or $\overline{\text{PAF}}$ offset values ≤ 63 . For offset values ≥ 63 , tCLK = 20 ns.
 - Pulse widths less than minimum values are not allowed.
 - Values guaranteed by design, not currently tested.

AC TEST CONDITIONS

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

3034 tbl 08



3034 drw 03

or equivalent circuit

Figure 1. Output Load

*Includes jig and scope capacitances.

SIGNAL DESCRIPTIONS

FIFO A and FIFO B are identical in every respect. The following description explains the interaction of input and output signals for FIFO A. The corresponding signal names for FIFO B are provided in parentheses.

INPUTS:

Data In (DA0 – DA8, DB0 – DB8) — DA0 - DA8 are the nine data inputs for memory array A. DB0 - DB8 are the nine data inputs for memory array B.

CONTROLS:

Reset (RSA, RSB) — Reset of FIFO A (B) is accomplished whenever RSA (RSB) input is taken to a LOW state. During reset, the internal read and write pointers associated with the FIFO are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag FFA (FFB) and Programmable Almost-Full Flag PAFA (PAFB) will be reset to HIGH after tRSF. The Empty Flag EFA (EFB) and Programmable Almost-Empty Flag PAEA (PAEB) will be reset to LOW after tRSF. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

Write Clock (WCLKA, WCLKB) — A write cycle to Array A (B) is initiated on the LOW-to-HIGH transition of WCLKA (WCLKB). Data set-up and hold times must be met with respect to the LOW-to-HIGH transition of WCLKA (WCLKB). The Full Flag FFA (FFB) and Programmable Almost-Full Flag PAFA (PAFB) are synchronized with respect to the LOW-to-HIGH transition of the write clock WCLKA (WCLKB).

The write and read clocks can be asynchronous or coincident.

Write Enable 1 (WENA1, WENB1) — If FIFO A (B) is configured for programmable flags, WENA1 (WENB1) is the only enable control pin. In this configuration, when WENA1 (WENB1) is LOW, data can be loaded into the input register of RAM Array A (B) on the LOW-to-HIGH transition of every write clock WCLKA (WCLKB). Data is stored in Array A (B) sequentially and independently of any on-going read operation.

In this configuration, when WENA1 (WENB1) is HIGH, the input register holds the previous data and no new data is allowed to be loaded into the register.

If the FIFO is configured to have two write enables, which allows for depth expansion. See Write Enable 2 paragraph below for operation in this configuration.

To prevent data overflow, FFA (FFB) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the FFA (FFB) will go HIGH after twFF, allowing a valid write to begin. WENA1 (WENB1) is ignored when FIFO A (B) is full.

Read Clock (RCLKA, RCLKB) — Data can be read from Array A (B) on the the LOW-to-HIGH transition of RCLKA (RCLKB). The Empty Flag EFA (EFB) and Programmable Almost-Empty Flag PAEA (PAEB) are synchronized with respect to the LOW-to-HIGH transition of RCLKA (RCLKB).

The write and read clock can be asynchronous or coincident.

Read Enables (RENA1, RENA2, RENB1, RENB2) — When both Read Enables RENA1, RENA2 (RENB1, RENB2) are LOW, data is read from Array A (B) to the output register on the LOW-to-HIGH transition of the read clock RCLKA (RCLKB).

When either of the two Read Enable RENA1, RENA2 (RENB1, RENB2) associated with FIFO A (B) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from FIFO A (B), the Empty Flag EFA (EFB) will go LOW, inhibiting further read operations. Once a valid write operation has been accomplished, EFA (EFB) will go HIGH after tREF and a valid read can begin. The Read Enables RENA1, RENA2 (RENB1, RENB2) are ignored when FIFO A (B) is empty.

Output Enable (OEA, OEB) — When Output Enable OEA (OEB) is enabled (LOW), the parallel output buffers of FIFO A (B) receive data from their respective output register. When Output Enable OEA (OEB) is disabled (HIGH), the QA (QB) output data bus is in a high-impedance state.

Write Enable 2/Load (WENA2/LDA, WENB2/LDB) — This is a dual-purpose pin. FIFO A (B) is configured at Reset to have programmable flags or to have two write enables, which allows depth expansion. If WENA2/LDA (WENB2/LDB) is set HIGH at Reset RSA = LOW (RSB = LOW), this pin operates as a second write enable pin.

If FIFO A (B) is configured to have two write enables, when Write Enable 1 WENA1 (WENB1) is LOW and WENA2/LDA (WENB2/LDB) is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock WCLKA (WCLKB). Data is stored in the array sequentially and independently of any on-going read operation.

In this configuration, when WENA1 (WENB1) is HIGH and/or WENA2/LDA (WENB2/LDB) is LOW, the input register of Array A holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag FFA (FFB) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, FFA (FFB) will go HIGH after twFF, allowing a valid write to begin. WENA1, (WENB1) and WENA2/LDA (WENB2/LDB) are ignored when the FIFO is full.

FIFO A (B) is configured to have programmable flags when the WENA2/LDA (WENB2/LDB) is set LOW at Reset RSA = LOW (RSB = LOW). Each FIFO contains four 8-bit offset registers which can be loaded with data on the inputs, or read on the outputs. See Figure 3 for details of the size of the registers and the default values.

LDA	WENA1	WCLKA ⁽¹⁾	OPERATION ON FIFO A
LDB	WENB1	WCLKB ⁽¹⁾	OPERATION ON FIFO B
0	0		Empty Offset (LSB) ← Empty Offset (MSB) Full Offset (LSB) → Full Offset (MSB) →
0	1		No Operation
1	0		Write Into FIFO
1	1		No Operation

NOTE: 3034 drw 04
 1. The same selection sequence applies to reading from the registers. RENA1 and RENA2 (REN B1 and REN B2) are enabled and read is performed on the LOW-to-HIGH transition of RCLKA (RCLKB).

Figure 2. Writing to Offset Registers for FIFOs A and B

If FIFO A (B) is configured to have programmable flags, when the WENA1 (WEN B1) and WENA2/LDA (WEN B2/LDB)

are set LOW, data on the DA (DB) inputs are written into the Empty (Least Significant Bit) offset register on the first LOW-to-HIGH transition of the WCLKA (WCLKB). Data are written into the Empty (Most Significant Bit) offset register on the second LOW-to-HIGH transition of WCLKA (WCLKB), into the Full (Least Significant Bit) offset register on the third transition, and into the Full (Most Significant Bit) offset register on the fourth transition. The fifth transition of WCLKA (WCLKB) again writes to the Empty (Least Significant Bit) offset register.

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing LDA (LDB) HIGH, FIFO A (B) is returned to normal read/write operation. When LDA (LDB) is set LOW, and WENA1 (WEN B1) is LOW, the next offset register in sequence is written.

The contents of the offset registers can be read on the QA (QB) outputs when WENA2/LDA (WEN B2/LDB) is set LOW and both Read Enables RENA1, RENA2 (REN B1, REN B2) are set LOW. Data can be read on the LOW-to-HIGH transition of the read clock RCLKA (RCLKB).

A read and write should not be performed simultaneously to the offset registers.




Figure 3. Offset Register Formats and Default Values for the A and B FIFOs

3034 drw 05

OUTPUTS:

Full Flag (\overline{FFA} , \overline{FFB}) — \overline{FFA} (\overline{FFB}) will go LOW, inhibiting further write operations, when Array A (B) is full. If no reads are performed after reset, \overline{FFA} (\overline{FFB}) will go LOW after 256 writes to the 72801's FIFO A (B), 512 writes to the 72811's FIFO A (B), 1024 writes to the 72821's FIFO A (B), 2048 writes to the 72831's FIFO A (B), or 4096 writes to the 72841's FIFO A (B).

\overline{FFA} (\overline{FFB}) is synchronized with respect to the LOW-to-HIGH transition of the write clock WCLKA (WCLKB).

Empty Flag (\overline{EFA} , \overline{EFB}) — \overline{EFA} (\overline{EFB}) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that Array A (B) is empty.

\overline{EFA} (\overline{EFB}) is synchronized with respect to the LOW-to-HIGH transition of the read clock RCLKA (RCLKB).

Programmable Almost-Full Flag (\overline{PAFA} , \overline{PAFB}) — \overline{PAFA} (\overline{PAFB}) will go LOW when the amount of data in Array A (B) reaches the Almost-Full condition. If no reads are performed after reset, \overline{PAFA} (\overline{PAFB}) will go LOW after (256-m) writes to the 72801's FIFO A (B), (512-m) writes to the 72811's FIFO A (B), (1024-m) writes to the 72821's FIFO A (B), (2048-m)

writes to the 72831's FIFO A (B), or (4096-m) writes to the 72841's FIFO A (B).

\overline{PAFA} (\overline{PAFB}) is synchronized with respect to the LOW-to-HIGH transition of the write clock WCLKA (WCLKB). The offset "m" is defined in the Full Offset Registers.

If there is no Full offset specified, \overline{PAFA} (\overline{PAFB}) will go LOW at Full-7 words.

\overline{PAFA} (\overline{PAFB}) is synchronized with respect to the LOW-to-HIGH transition of the write clock WCLKA (WCLKB).

Programmable Almost-Empty Flag (\overline{PAEA} , \overline{PAEB}) — \overline{PAEA} (\overline{PAEB}) will go LOW when the read pointer is "n+1" locations less than the write pointer. The offset "n" is defined in the Empty Offset Registers. If no reads are performed after reset, \overline{PAEA} (\overline{PAEB}) will go HIGH after "n+1" writes to FIFO A (B).

If there is no Empty offset specified, \overline{PAEA} (\overline{PAEB}) will go LOW at Empty+7 words.

\overline{PAEA} (\overline{PAEB}) is synchronized with respect to the LOW-to-HIGH transition of the read clock RCLKA (RCLKB).

Data Outputs ($QA_0 - QA_8$, $QB_0 - QB_8$) — $QA_0 - QA_8$ are the nine data outputs for memory array A, $QB_0 - QB_8$ are the nine data outputs for memory array B.

TABLE 1: STATUS FLAGS FOR A AND B FIFOS


NUMBER OF WORDS IN ARRAY A			\overline{FFA}	\overline{PAFA}	\overline{PAEA}	\overline{EFA}
NUMBER OF WORDS IN ARRAY B			\overline{FFB}	\overline{PAFB}	\overline{PAEB}	\overline{EFB}
72801	72811	72821				
0	0	0	H	H	L	L
1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	H	H	L	H
(n+1) to (256-(m+1))	(n+1) to (512-(m+1))	(n+1) to (1024-(m+1))	H	H	H	H
(256-m) ⁽²⁾ to 255	(512-m) ⁽²⁾ to 511	(1024-m) ⁽²⁾ to 1023	H	L	H	H
256	512	1024	L	L	H	H

NUMBER OF WORDS IN ARRAY A		\overline{FFA}	\overline{PAFA}	\overline{PAEA}	\overline{EFA}
NUMBER OF WORDS IN ARRAY B		\overline{FFB}	\overline{PAFB}	\overline{PAEB}	\overline{EFB}
72831	72841				
0	0	H	H	L	L
1 to n ⁽¹⁾	1 to n ⁽¹⁾	H	H	L	H
(n+1) to (2048-(m+1))	(n+1) to (4096-(m+1))	H	H	H	H
(2048-m) ⁽²⁾ to 2047	(4096-m) ⁽²⁾ to 4095	H	L	H	H
2048	4096	L	L	H	H

NOTES:

- n = Empty Offset (n = 7 default value)
- m = Full Offset (m = 7 default value)

3034 tbl 09




- NOTES:**
1. Holding $\overline{WENA2}/\overline{LDA}$ ($\overline{WENB2}/\overline{LDB}$) HIGH during reset will make the pin act as a second write enable pin. Holding $\overline{WEN2}/\overline{LDA}$ ($\overline{WENB2}/\overline{LDB}$) LOW during reset will make the pin act as a load enable for the programmable flag offset registers.
 2. After reset, $QA_0 - QA_8$ ($QB_0 - QB_8$) will be LOW if \overline{OEA} (\overline{OEB}) = 0 and tri-state if \overline{OEA} (\overline{OEB}) = 1.
 3. The clocks RCLKA, WCLKA (RCLKB, WCLKB) can be free-running during reset.

Figure 4. Reset Timing

5

3034 drw 06




3034 drw 07

NOTE:

1. t_{SKEW1} is the minimum time between a rising RCLKA (RCLKB) edge and a rising WCLKA (WCLKB) edge for \overline{FFA} (\overline{FFB}) to change during the current clock cycle. If the time between the rising edge of RCLKA (RCLKB) and the rising edge of WCLKA (WCLKB) is less than t_{SKEW1} , then \overline{FFA} (\overline{FFB}) may not change state until the next RCLKA (RCLKB) edge.

Figure 5. Write Cycle Timing




3034 drw 08

NOTE:

1. $t_{SKEW}^{(1)}$ is the minimum time between a rising WCLKA (WCLKB) edge and a rising RCLKA (RCLKB) edge for \overline{EFA} (\overline{EFB}) to change during the current clock cycle. If the time between the rising edge of RCLKA (RCLKB) and the rising edge of WCLKA (WCLKB) is less than $t_{SKEW}^{(1)}$, then \overline{EFA} (\overline{EFB}) may not change state until the next RCLKA (RCLKB) edge.

Figure 6. Read Cycle Timing

5




3034 drw 03

NOTE:

- When $t_{SKEW1} \geq$ minimum specification, $t_{FRL} = t_{CLK} + t_{SKEW1}$
 If $t_{SKEW1} <$ minimum specification, $t_{FRL} = 2t_{CLK} + t_{SKEW1}$ or $t_{CLK} + t_{SKEW1}$
 The Latency Timings apply only at the Empty Boundary (EFA, EFB = LOW).


Figure 7. First Data Word Latency Timing



5

Figure 8. Full Flag Timing

3034 drw 10




3034 drw 11

NOTE:


1. When $t_{SKEW1} \geq$ minimum specification, t_{FRL} maximum = $t_{CLK} + t_{SKEW1}$
 If $t_{SKEW1} <$ minimum specification, t_{FRL} maximum = $2t_{CLK} + t_{SKEW1}$ or $t_{CLK} + t_{SKEW1}$
 The Latency Timings apply only at the Empty Boundary (EFA, EFB = LOW).

Figure 9. Empty Flag Timing



- Notes:**
1. PAF offset = m.
 2. (256-m) words for the 72801, (512-m) words for the 72811, (1024-m) words for the 72821, (2048-m) words for the 72831, or (4096-m) words for the 72841.
 3. t_{SKEW2} is the minimum time between a rising RCLKA (RCLKB) edge and a rising WCLKA (WCLKB) edge for PAFA (PAFB) to change during that clock cycle. If the time between the rising edge of RCLKA (RCLKB) and the rising edge of WCLKA (WCLKB) is less than t_{SKEW2} , then PAFA (PAFB) may not change state until the next WCLKA (WCLKB) rising edge.
 4. If a write is performed on this rising edge of the write clock, there will be Full - (m-1) words in FIFO A (B) when PAFA (PAFB) goes LOW.

Figure 10. Programmable Full Flag Timing



3034 drw 13

NOTES:

1. PAE offset = n .
2. t_{SKEW2} is the minimum time between a rising WCLKA (WCLKB) edge and a rising RCLKA (RCLKB) edge for PAEA (PAEB) to change during that clock cycle. If the time between the rising edge of WCLKA (WCLKB) and the rising edge of RCLKA (RCLKB) is less than t_{SKEW2} , then PAEA (PAEB) may not change state until the next RCLKA (RCLKB) rising edge.
3. If a read is performed on this rising edge of the read clock, there will be Empty + $(n-1)$ words in FIFO A (B) when PAEA (PAEB) goes LOW.

Figure 11. Programmable Empty Flag Timing




Figure 12. Write Offset Register Timing




Figure 13. Read Offset Register Timing

5

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION — When FIFO A (B) is in a Single Device Configuration, the Read Enable 2 $\overline{RENA2}$ ($\overline{REN2}$) control input can be grounded (see Figure 14). In

this configuration, the Write Enable 2/Load $\overline{WENA2}/\overline{LDA}$ ($\overline{WENB2}/\overline{LDB}$) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.




Figure 14. Block Diagram of One of the 72801/72811/72821/72831/72841's two FIFOs configured as a single device

WIDTH EXPANSION CONFIGURATION — Word width may be increased simply by connecting the corresponding input control signals of FIFOs A and B. A composite flag should be created for each of the end-point status flags \overline{EFA} and \overline{EFB} , also \overline{FFA} and \overline{FFB} . The partial status flags \overline{PAEA} , \overline{PAFB} , \overline{PAEA} and \overline{PAFB} can be detected from any one device. Figure 15 demonstrates an 18-bit word width using the two FIFOs contained in one IDT72801/72811/72821/72831/72841. Any word width can be attained by adding additional IDT2801/

72811/72821/72831/72841s.

When the IDT2801/72811/72821/72831/72841 is in a Width Expansion Configuration, the Read Enable 2 ($\overline{RENA2}$ and $\overline{REN2}$) control inputs can be grounded (see Figure 15). In this configuration, the Write Enable 2/Load ($\overline{WENA2}/\overline{LDA}$, $\overline{WENB2}/\overline{LDB}$) pins are set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.





Figure 15. Block diagram of the two FIFOs contained in one 72801/72811/72821/72831/72841 configured for an 18-bit width-expansion

TWO PRIORITY DATA BUFFER CONFIGURATION

The two FIFOs contained in the IDT2801/72811/72821/72831/72841 can be used to prioritize two different types of data shared on a system bus. When writing from the bus to the FIFO, control logic sorts the intermixed data according to

type, sending one kind to FIFO A and the other kind to FIFO B. Then, at the outputs, each data type is transferred to its appropriate destination. Additional IDT2801/72811/72821/72831/72841s permit more than two priority levels. Priority buffering is particularly useful in network applications.



3034 drw 18


Figure 16. Block Diagram of Two Priority Configuration

5

BIDIRECTIONAL CONFIGURATION

The two FIFOs of the IDT2801/72811/72821/72831/72841 can be used to buffer data flow in two directions. In the

example that follows, a processor can write data to a peripheral controller via FIFO A, and, in turn, the peripheral controller can write the processor via FIFO B.



3034 drw 19

Figure 17. Block Diagram of Bidirectional Configuration


DEPTH EXPANSION — IDT2801/72811/72821/72831/72841 can be adapted to applications that require greater than 256/512/1024/2048/4096 words. The existence of double enable pins on the read and write ports allow depth expansion. The Write Enable 2/Load (WENA2, WENB2) pins are used as a second write enables in a depth expansion configuration, thus the Programmable flags are set to the default values. Depth expansion is possible by using one enable input for system control while the other enable input is controlled by expansion logic to direct the flow of data. A typical application

would have the expansion logic alternate data access from one device to the next in a sequential manner. The IDT2801/72811/72821/72831/72841 operates in the Depth Expansion configuration when the following conditions are met:

1. WENA2/LDA and WENB2/LDB pins are held HIGH during Reset so that these pins operate as second Write Enables.
2. External logic is used to control the flow of data.

Please see the Application Note "DEPTH EXPANSION OF IDT'S SYNCHRONOUS FIFOs USING THE RING COUNTER APPROACH" for details of this configuration.

ORDERING INFORMATION



3034 drw 20





Integrated Device Technology, Inc.

CMOS SyncBiFIFO™ 256 x 18 x 2 and 512 x 18 x 2

IDT72605
IDT72615

FEATURES:

- Two independent FIFO memories for fully bidirectional data transfers
- 256 x 18 x 2 organization (IDT 72605)
- 512 x 18 x 2 organization (IDT 72615)
- Synchronous interface for fast (20ns) read and write cycle times
- Each data port has an independent clock and read/write control
- Output enable is provided on each port as a three-state control of the data bus
- Built-in bypass path for direct data transfer between two ports
- Two fixed flags, Empty and Full, for both the A-to-B and the B-to-A FIFO
- Programmable flag offset can be set to any depth in the FIFO
- The synchronous BiFIFO is packaged in a 64-pin TQFP (Thin Quad Flatpack), 68-pin PGA and 68-pin PLCC

power bidirectional First-In, First-Out (FIFO) memories, with synchronous interface for fast read and write cycle times. The SyncBiFIFO™ is a data buffer that can store or retrieve information from two sources simultaneously. Two Dual-Port FIFO memory arrays are contained in the SyncBiFIFO; one data buffer for each direction.

The SyncBiFIFO has registers on all inputs and outputs. Data is only transferred into the I/O registers on clock edges, hence the interfaces are synchronous. Each Port has its own independent clock. Data transfers to the I/O registers are gated by the enable signals. The transfer direction for each port is controlled independently by a read/write signal. Individual output enable signals control whether the SyncBiFIFO is driving the data lines of a port or whether those data lines are in a high-impedance state.

Bypass control allows data to be directly transferred from input to output register in either direction.


The SyncBiFIFO has eight flags. The flag pins are full, empty, almost-full, and almost-empty for both FIFO memories. The offset depths of the almost-full and almost-empty flags can be programmed to any location.

The SyncBiFIFO is fabricated using IDT's high-speed, submicron CMOS technology.

DESCRIPTION:

The IDT72605 and IDT72615 are very high-speed, low-

FUNCTIONAL BLOCK DIAGRAM




2704 drw 01

SyncBiFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGES

AUGUST 1993


PIN CONFIGURATIONS



PGA
Top View

2704 drw 02


5



PLCC
Top View

2704 drw 03

PIN CONFIGURATIONS



TQFP
Top View

2704 drw 04

PIN DESCRIPTION

Symbol	Name	I/O	Description
DA0-DA17	Data A	I/O	Data inputs & outputs for the 18-bit Port A bus.
\overline{CSA}	Chip Select A	I	Port A is accessed when \overline{CSA} is LOW. Port A is inactive if \overline{CSA} is HIGH.
$R\overline{WA}$	Read/Write A	I	This pin controls the read or write direction of Port A. If $R\overline{WA}$ is LOW, Data A input data is written into Port A. If $R\overline{WA}$ is HIGH, Data A output data is read from Port A. In bypass mode, when $R\overline{WA}$ is LOW, message is written into A→B output register. If $R\overline{WA}$ is HIGH, message is read from B→A output register.
CLKA	Clock A	I	CLKA is typically a free running clock. Data is read or written into Port A on the rising edge of CLKA.
\overline{ENA}	Enable A	I	When \overline{ENA} is LOW, data can be read or written to Port A. When \overline{ENA} is HIGH, no data transfers occur.
\overline{OEa}	Output Enable A	I	When $R\overline{WA}$ is HIGH, Port A is an output bus and \overline{OEa} controls the high-impedance state of DA0-DA17. If \overline{OEa} is HIGH, Port A is in a high-impedance state. If \overline{OEa} is LOW while \overline{CSA} is LOW and $R\overline{WA}$ is HIGH, Port A is in an active (low-impedance) state.
A0, A1, A2	Addresses	I	When \overline{CSA} is asserted, A0, A1, A2 and $R\overline{WA}$ are used to select one of six internal resources.
DB0-DB17	Data B	I/O	Data inputs & outputs for the 18-bit Port B bus.
$R\overline{WB}$	Read/Write B	I	This pin controls the read or write direction of Port B. If $R\overline{WB}$ is LOW, Data B input data is written into Port B. If $R\overline{WB}$ is HIGH, Data B output data is read from Port B. In bypass mode, when $R\overline{WB}$ is LOW, message is written into B→A output register. If $R\overline{WB}$ is HIGH, message is read from A→B output register.
CLKB	Clock B	I	Clock B is typically a free running clock. Data is read or written into Port B on the rising edge of CLKB.
\overline{ENB}	Enable B	I	When \overline{ENB} is LOW, data can be read or written to Port B. When \overline{ENB} is HIGH, no data transfers occur.
\overline{OEB}	Output Enable B	I	When $R\overline{WB}$ is HIGH, Port B is an output bus and \overline{OEB} controls the high-impedance state of DB0-DB17. If \overline{OEB} is HIGH, Port B is in a high-impedance state. If \overline{OEB} is LOW while $R\overline{WB}$ is HIGH, Port B is in an active (low-impedance) state.
\overline{EFAB}	A→B Empty Flag	O	When \overline{EFAB} is LOW, the A→B FIFO is empty and further data reads from Port B are inhibited. When \overline{EFAB} is HIGH, the FIFO is not empty. \overline{EFAB} is synchronized to CLKB. In the bypass mode, \overline{EFAB} HIGH indicates that data DA0-DA17 is available for passing through. After the data DB0-DB17 has been read, \overline{EFAB} goes LOW.
\overline{PAEAB}	A→B Programmable Almost-Empty Flag	O	When \overline{PAEAB} is LOW, the A→B FIFO is almost empty. An almost empty FIFO contains less than or equal to the offset programmed into \overline{PAEAB} Register. When \overline{PAEAB} is HIGH, the A→B FIFO contains more than offset in \overline{PAEAB} Register. The default offset value for \overline{PAEAB} Register is 8. \overline{PAEAB} is synchronized to CLKB.
\overline{PAFAB}	A→B Programmable Almost-Full Flag	O	When \overline{PAFAB} is LOW, the A→B FIFO is almost full. An almost full FIFO contains greater than the FIFO depth minus the offset programmed into \overline{PAFAB} Register. When \overline{PAFAB} is HIGH, the A→B FIFO contains less than or equal to the depth minus the offset in \overline{PAFAB} Register. The default offset value for \overline{PAFAB} Register is 8. \overline{PAFAB} is synchronized to CLKA.
\overline{FFAB}	A→B Full Flag	O	When \overline{FFAB} is LOW, the A→B FIFO is full and further data writes into Port A are inhibited. When \overline{FFAB} is HIGH, the FIFO is not full. \overline{FFAB} is synchronized to CLKA. In bypass mode, \overline{FFAB} tells Port A that a message is waiting in Port B's output register. If \overline{FFAB} is LOW, a bypass message is in the register. If \overline{FFAB} is HIGH, Port B has read the message and another message can be written into Port A.
\overline{EFBA}	B→A Empty Flag	O	When \overline{EFBA} is LOW, the B→A FIFO is empty and further data reads from Port A are inhibited. When \overline{EFBA} is HIGH, the FIFO is not empty. \overline{EFBA} is synchronized to CLKA. In the bypass mode, \overline{EFBA} HIGH indicates that data DB0-DB17 is available for passing through. After the data DA0-DA17 has been read, \overline{EFBA} goes LOW on the following cycle.
\overline{PAEBA}	B→A Programmable Almost-Empty Flag	O	When \overline{PAEBA} is LOW, the B→A FIFO is almost empty. An almost empty FIFO contains less than or equal to the offset programmed into \overline{PAEBA} Register. When \overline{PAEBA} is HIGH, the B→A FIFO contains more than offset in \overline{PAEBA} Register. The default offset value for \overline{PAEBA} Register is 8. \overline{PAEBA} is synchronized to CLKA.
\overline{PAFBA}	B→A Programmable Almost-Full Flag	O	When \overline{PAFBA} is LOW, the B→A FIFO is almost full. An almost full FIFO contains greater than the FIFO depth minus the offset programmed into \overline{PAFBA} Register. When \overline{PAFBA} is HIGH, the B→A FIFO contains less than or equal to the depth minus the offset in \overline{PAFBA} Register. The default offset value for \overline{PAFBA} Register is 8. \overline{PAFBA} is synchronized to CLKB.

2704 tbl 01



PIN DESCRIPTION (Continued)

Symbol	Name	I/O	Description
$\overline{FF}BA$	B→A Full Flag	O	When $\overline{FF}BA$ is LOW, the B→A FIFO is full and further data writes into Port B are inhibited. When $\overline{FF}BA$ is HIGH, the FIFO is not full. $\overline{FF}BA$ is synchronized to CLK _B . In bypass mode, $\overline{FF}BA$ tells Port B that a message is waiting in Port A's output register. If $\overline{FF}BA$ is LOW, a bypass message is in the register. If $\overline{FF}BA$ is HIGH, Port A has read the message and another message can be written into Port B.
$\overline{BYP}B$	Port B Bypass Flag	O	This flag informs Port B that the Synchronous BiFIFO is in bypass mode. When $\overline{BYP}B$ is LOW, Port A has placed the FIFO into bypass mode. If $\overline{BYP}B$ is HIGH, the Synchronous BiFIFO passes data into memory. $\overline{BYP}B$ is synchronized to CLK _B .
\overline{RS}	Reset	I	A LOW on this pin will perform a reset of all Synchronous BiFIFO functions.
V _{CC}	Power		There are three +5V power pins for the PLCC and PGA packages and two for the TQFP.
GND	Ground		There are seven ground pins for the PLCC and PGA packages and four for the TQFP.

2704 tbl 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
V _{TERM}	Terminal Voltage with Respect to Ground	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
I _{OUT}	DC Output Current	50	50	mA

NOTE:

2704 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.0	—	—	V
V _{IL} ⁽¹⁾	Input Low Voltage	—	—	0.8	V

NOTE:

2704 tbl 04

- 1.5V undershoots are allowed for 10ns once per cycle.

CAPACITANCE (T_A = +25°C, F = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
C _{IN} ⁽²⁾	Input Capacitance	V _{IN} = 0V	10	pF
C _{OUT} ^(1,2)	Output Capacitance	V _{OUT} = 0V	10	pF

NOTES:

2704 tbl 05

- With output deselected.
- Characterized values, not currently tested.

DC ELECTRICAL CHARACTERISTICS

(Commercial: V_{CC} = 5V ± 10%, T_A = 0°C to +70°C)

Symbol	Parameter	IDT72615L IDT72605L Commercial tCLK = 20, 25, 35, 50ns			Unit
		Min.	Typ.	Max.	
I _{IL} ⁽¹⁾	Input Leakage Current (Any Input)	-1	—	1	μA
I _{OL} ⁽²⁾	Output Leakage Current	-10	—	10	μA
V _{OH}	Output Logic "1" Voltage I _{OUT} = -2mA	2.4	—	—	V
V _{OL}	Output Logic "0" Voltage I _{OUT} = 8mA	—	—	0.4	V
I _{CC} ⁽³⁾	Average V _{CC} Power Supply Current	—	—	230	mA

NOTES:


2704 tbl 06

- Measurements with 0.4V ≤ V_{IN} ≤ V_{CC}.
- OEA, OEB ≥ V_{IH}; 0.4 ≤ V_{OUT} ≤ V_{CC}.
- Tested with outputs open. Testing frequency f = 20MHz

AC TEST CONDITIONS

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 2

2704 tbi 07



2704 drw 05

or equivalent circuit
Figure 2. Output Load

* Includes jig and scope capacitances.

AC ELECTRICAL CHARACTERISTICS

(Commercial: VCC = 5V±10%, TA = 0°C to +70°C)

Symbol	Parameter	Commercial								Unit	Timing Figures
		72615L20		72615L25		72615L35		72615L50			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
fCLK	Clock frequency	—	50	—	40	—	28	—	20	MHz	—
tCLK	Clock cycle time	20	—	25	—	35	—	50	—	ns	4,5,6,7
tCLKH	Clock HIGH time	8	—	10	—	14	—	20	—	ns	4,5,6,7,12,13,14,15
tCLKL	Clock LOW time	8	—	10	—	14	—	20	—	ns	4,5,6,7,12,13,14,15
tRS	Reset pulse width	20	—	25	—	35	—	50	—	ns	3
tRSS	Reset set-up time	12	—	15	—	21	—	30	—	ns	3
tRSR	Reset recovery time	12	—	15	—	21	—	30	—	ns	3
tRSF	Reset to flags in initial state	—	27	—	28	—	35	—	50	ns	3
tA	Data access time	3	10	3	15	3	21	3	25	ns	5,7,8,9,10,11
tCS	Control signal set-up time ⁽¹⁾	6	—	6	—	8	—	10	—	ns	4,5,6,7,8,9,10,11,12,13,14,15
tCH	Control signal hold time ⁽¹⁾	1	—	1	—	1	—	1	—	ns	4,5,6,7,10,11,12,13,14,15
tDS	Data set-up time	6	—	6	—	8	—	10	—	ns	4,6,8,9,10,11
tDH	Data hold time	1	—	1	—	1	—	1	—	ns	4,6
tOE	Output Enable LOW to output data valid ⁽²⁾	3	10	3	13	3	20	3	28	ns	5,7,8,9,10,11
tOLZ	Output Enable LOW to data bus at Low-Z ⁽²⁾	0	—	0	—	0	—	0	—	ns	5,7,8,9,10,11
tOHZ	Output Enable HIGH to data bus at High-Z ⁽²⁾	3	10	3	13	3	20	3	28	ns	5,7,10,11
tFF	Clock to Full Flag time	—	10	—	15	—	21	—	30	ns	4,6,10,11
tEF	Clock to Empty Flag time	—	10	—	15	—	21	—	30	ns	5,7,8,9,10,11
tPAE	Clock to Programmable Almost Empty Flag time	—	12	—	15	—	21	—	30	ns	12,14
tPAF	Clock to Programmable Almost Full Flag time	—	12	—	15	—	21	—	30	ns	13,15
tSKEW1	Skew between CLKA & CLKB for Empty/Full Flags ⁽²⁾	10	—	12	—	17	—	20	—	ns	4,5,6,7,8,9,10,11
tSKEW2	Skew between CLKA & CLKB for Programmable Flags ⁽²⁾	17	—	19	—	25	—	34	—	ns	4,7,12,13,14,15

NOTES:

- Control signals refer to \overline{CS}_A , R/\overline{WA} , \overline{ENA} , A_2 , A_1 , A_0 , R/\overline{WB} , \overline{EN}_B .
- Minimum values are guaranteed by design.

2704 tbi 08

5

FUNCTIONAL DESCRIPTION

IDTs SyncBiFIFO is versatile for both multiprocessor and peripheral applications. Data can be stored or retrieved from two sources simultaneously.

The SyncBiFIFO has registers on all inputs and outputs. Data is only transferred into the I/O registers on clock edges, hence the interfaces are synchronous. Two Dual-Port FIFO memory arrays are contained in the SyncBiFIFO; one data buffer for each direction. Each port has its own independent clock. Data transfers to the I/O registers are gated by the enable signals. The transfer direction for each port is controlled independently by a read/write signal. Individual output enable signals control whether the SyncBiFIFO is driving the data lines of a port or whether those data lines are in a high-impedance state. The processor connected to Port A of the BiFIFO can send or receive messages directly to the Port B device using the 18-bit bypass path.

The SyncBiFIFO can be used in multiples of 18-bits. In a 36- to 36-bit configuration, two SyncBiFIFOs operate in parallel. Both devices are programmed simultaneously, 18 data bits to each device. This configuration can be extended to wider bus widths (54- to 54-bits, 72- to 72-bits, etc.) by adding more SyncBiFIFOs to the configuration. Figure 1 shows multiple SyncBiFIFOs configured for multiprocessor communication.

The microprocessor or microcontroller connected to Port A controls all operations of the SyncBiFIFO. Thus, all Port A interface pins are inputs driven by the controlling processor. Port B interfaces with a second processor. The Port B control pins are inputs driven by the second processor.

RESET

Reset is accomplished whenever the Reset (\overline{RS}) input is taken to a LOW state with \overline{CSA} , \overline{ENA} and \overline{ENB} HIGH. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. The A→B and B→A FIFO Empty Flags (\overline{EFAB} , \overline{EFBA}) and Programmable Almost Empty Flags (\overline{PAEAB} , \overline{PAEBA}) will be set to LOW after \overline{trsf} . The A→B and B→A FIFO Full Flags (\overline{FFAB} , \overline{FFBA}) and Programmable Almost Full Flags (\overline{PAFAB} , \overline{PAFBA}) will be set to HIGH after \overline{trsf} . After the reset, the offsets of the Almost-Empty Flags and Almost-Full Flags for the A→B and B→A FIFO offset default to 8.


PORT A INTERFACE

The SyncBiFIFO is straightforward to use in micro-processor-based systems because each port has a standard microprocessor control set. Port A interfaces with microprocessor through the three address pins (A_2 - A_0) and a Chip Select \overline{CSA} pins. When \overline{CSA} is asserted, A_2 , A_1 , A_0 and R/\overline{WA} are used to select one of six internal resources (Table 1).

With $A_2=0$ and $A_1=0$, A_0 determines whether data can be read out of output register or be written into the FIFO ($A_0=0$), or the data can pass through the FIFO through the bypass path ($A_0=1$).

With $A_2=1$, four programmable flags (two A→B FIFO programmable flags and two B→A FIFO programmable flags) can be selected: the A→B FIFO Almost-Empty Flag Offset ($A_1=0, A_0=0$), A→B FIFO Almost-Full Flag Offset ($A_1=0, A_0=1$), B→A FIFO Almost-Empty Flag Offset ($A_1=1, A_0=0$), B→A FIFO Almost-Full Flag Offset ($A_1=1, A_0=1$).

Port A is disabled when \overline{CSA} is deasserted and data A is in high-impedance state.



2704 drw 06

NOTES:

1. Upper SyncBiFIFO only is used in 18- to 18-bit configuration.
2. Control A consists of R/\overline{WA} , \overline{ENA} , $\overline{OE_A}$, \overline{CSA} , A_2 , A_1 , A_0 . Control B consists of R/\overline{WB} , \overline{ENB} , $\overline{OE_B}$.

Figure 1. 36- to 36-bit Processor Interface Configuration.

\overline{CSA}	R/\overline{WA}	\overline{ENA}	$\overline{OE_A}$	Data A I/O	Port A Operation
0	0	0	0	I	Data A is written on $CLK_A \neq$. This write cycle immediately following low-impedance cycle is prohibited. Note that even though $OE_A = 0$, a LOW logic level on R/\overline{WA} , once qualified by a rising edge on CLK_A , will put Data A into a high-impedance state.
0	0	0	1	I	Data A is written on $CLK_A \neq$
0	0	1	X	I	Data A is ignored
0	1	0	0	O	Data is read ⁽¹⁾ from RAM array to output register on $CLK_A \neq$, Data A is low-impedance
0	1	0	1	O	Data is read ⁽¹⁾ from RAM array to output register on $CLK_A \neq$, Data A is high-impedance
0	1	1	0	O	Output register does not change ⁽²⁾ , Data A is low-impedance
0	1	1	1	O	Output register does not change ⁽²⁾ , Data A is high-impedance
1	0	X	X	I	Data A is ignored ⁽³⁾
1	1	X	X	O	Data A is high-impedance ⁽³⁾

NOTES: 2704 tbl 09

- When $A_2A_1A_0 = 000$, the next $B \rightarrow A$ FIFO value is read out of the output register and the read pointer advances. If $A_2A_1A_0 = 001$, the bypass path is selected and bypass data from the Port B input register is read from the Port A output register. If $A_2A_1A_0 = 1XX$, a flag offset register is selected and its offset is read out through Port A output register.
- Regardless of the condition of $A_2A_1A_0$, the data in the Port A output register does not change and the $B \rightarrow A$ read pointer does not advance.
- If $CSA\#$ is HIGH, then BYP_B is HIGH. No bypass occur under this condition.

Table 1. Port A Operation Control Signals

BYPASS PATH

The bypass paths provide direct communication between Port A and Port B. There are two full 18-bit bypass paths, one in each direction. During a bypass operation, data is passed directly between the input and output registers, and the FIFO memory is undisturbed.

Port A initiates and terminates all bypass operations. The bypass flag, BYP_B , is asserted to inform Port B that a bypass operation is beginning. The bypass flag state is controlled by the Port A controls, although the BYP_B signal is synchronized to CLK_B . So, BYP_B is asserted on the next rising edge of CLK_B when $A_2A_1A_0=001$ and CSA is LOW. When Port A returns to normal FIFO mode ($A_2A_1A_0=000$ or CSA is HIGH), BYP_B is deasserted on the next CLK_B rising edge.

Once the SyncBiFIFO is in bypass mode, all data transfers are controlled by the standard Port A (R/\overline{WA} , CLK_A , \overline{ENA} , $\overline{OE_A}$) and Port B (R/\overline{WB} , CLK_B , \overline{ENB} , \overline{OEB}) interface pins. Each bypass path can be considered as a one word deep FIFO. Data is held in each input register until it is read. Since the controls of each port operate independently, Port A can be reading bypass data at the same time Port B is reading bypass data.

When R/\overline{WA} and \overline{ENA} is LOW, data on pins DA_0 - DA_{17} is written into Port A input register. Following the rising edge of CLK_A for this write, the $A \rightarrow B$ Full Flag (\overline{FFAB}) goes LOW. Subsequent writes into Port A are blocked by internal logic until \overline{FFAB} goes HIGH again. On the next CLK_B rising edge, the $A \rightarrow B$ Empty Flag (\overline{EFAB}) goes HIGH indicating to Port B that data is available. Once R/\overline{WB} is HIGH and \overline{ENB} is LOW,

data is read into the Port B output register. \overline{OEB} still controls whether Port B is in a high-impedance state. When \overline{OEB} is LOW, the output register data appears at DB_0 - DB_{17} . \overline{EFAB} goes LOW following the CLK_B rising edge for this read. \overline{FFAB} goes HIGH on the next CLK_A rising edge, letting Port A know that another word can be written through the bypass path.

Bypass data transfers from Port B to Port A work in a similar manner with \overline{EFBA} and \overline{FFBA} indicating the Port A output register state.

When the Port A address changes from bypass mode ($A_2A_1A_0=001$) to FIFO mode ($A_2A_1A_0=000$) on the rising edge of CLK_A , the data held in the Port B output register may be overwritten. Unless Port A monitors the BYP_B pin and waits for Port B to clock out the last bypass word, data from the $A \rightarrow B$ FIFO will overwrite data in the Port B output register. BYP_B will go HIGH on the rising edge of CLK_B signifying that Port B has finished its last bypass operation. Port B must read any bypass data in the output register on this last CLK_B clock or it is lost and the SyncBiFIFO returns to FIFO operations. It is especially important to monitor BYP_B when CLK_B is much slower than CLK_A to avoid this condition. BYP_B will also go HIGH after \overline{CSA} is brought HIGH; in this manner the Port B bypass data may also be lost.

Since the Port A processor controls \overline{CSA} and the bypass mode, this scenario can be handled for $B \rightarrow A$ bypass data. The Port A processor must be set up to read the last bypass word before leaving bypass mode.



\overline{CSA}	A2	A1	A0	Read	Write
0	0	0	0	B→A FIFO	A→B FIFO
0	0	0	1	18-bit Bypass Path	
0	1	0	0	A→B FIFO Almost-Empty Flag Offset	
0	1	0	1	A→B FIFO Almost-Full Flag Offset	
0	1	1	0	B→A FIFO Almost-Empty Flag Offset	
0	1	1	1	B→A FIFO Almost-Full Flag Offset	
1	X	X	X	Port A Disabled	

2704 tbl 10

Table 2. Accessing Port A Resources Using \overline{CSA} , A2, A1, and A0.

PORT A CONTROL SIGNALS

The Port A control signals pins dictate the various operations shown in Table 2. Port A is accessed when \overline{CSA} is LOW, and is inactive if \overline{CSA} is HIGH. R/\overline{WA} and \overline{ENA} lines determine when Data A can be written or read. If R/\overline{WA} and \overline{ENA} are LOW, data is written into input register on the LOW-to-HIGH transition of \overline{CLKA} . If R/\overline{WA} is HIGH and \overline{OEA} is LOW, data comes out of bus and is read from output register into three-state buffer. Refer to pin descriptions for more information.

PROGRAMMABLE FLAGS

The IDT SyncBiFIFO has eight flags: four flags for A→B FIFO (\overline{EFAB} , \overline{PAEAB} , \overline{PAFAB} , \overline{FFAB}), and four flags for B→A FIFO (\overline{EFBA} , \overline{PAEBA} , \overline{PAFBA} , \overline{FFBA}). The Empty and Full flags are fixed, while the Almost Empty and Almost Full offsets can be set to any depth through the Flag Offset Registers (see Table 3). The flags are asserted at the depths shown in the Flag Truth Table (Table 4). After reset, the programmable flag offsets are set to 8. This means the Almost Empty flags are asserted at Empty +8 words deep, and the Almost Full flags are asserted at Full -8 words deep.

The \overline{PAEAB} is synchronized to \overline{CLKB} , while \overline{PAEBA} is synchronized to \overline{CLKA} , and \overline{PAEBA} is synchronized to \overline{CLKA} , while \overline{PAEBA} is synchronized to \overline{CLKB} . If the minimum time (t_{SKEW2}) between a rising \overline{CLKB} and a rising \overline{CLKA} is met, the flag will change state on the current clock; otherwise, the flag may not change state until the next clock rising edge. For the specific flag timings, refer to Figures 12-15.

PORT B CONTROL SIGNALS

The Port B control signal pins dictate the various operations shown in Table 5. Port B is independent of \overline{CSA} . R/\overline{WB} and \overline{ENB} lines determine when Data can be written or read in Port B. If R/\overline{WB} and \overline{ENB} are LOW, data is written into input register, and on LOW-to-HIGH transition of \overline{CLKB} data is written into

\overline{PAEAB} Register	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	A→B FIFO Almost-Empty Flag Offset
	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
\overline{PAFAB} Register	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	A→B FIFO Almost-Full Flag Offset
	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
\overline{PAEBA} Register	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	B→A FIFO Almost-Empty Flag Offset
	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	
\overline{PAFBA} Register	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	B→A FIFO Almost-Full Flag Offset
	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	

2704 tbl 11

NOTE:

- Bit 8 must be set to 0 for the IDT72605 (256 x 18) Synchronous BiFIFO.

Table 3. Flag Offset Register Format.

Number of Words in FIFO		EF	PAE	PAF	FF
From	To				
0	0	LOW	LOW	HIGH	HIGH
1	n	HIGH	LOW	HIGH	HIGH
n+1	D-(m+1)	HIGH	HIGH	HIGH	HIGH
D-m	D-1	HIGH	HIGH	LOW	HIGH
D	D	HIGH	HIGH	LOW	LOW

NOTES:

- n = Programmable Empty Offset (\overline{PAEAB} Register or \overline{PAEBA} Register)
- m = Programmable Full Offset (\overline{PAFAB} Register or \overline{PAFBA} Register)
- D = FIFO Depth (IDT72605 = 256 words, IDT72615 = 512 words)

2704 tbl 12

Table 4. Internal Flag Truth Table.

input register and the FIFO memory. If $R/\overline{W}B$ is HIGH and $\overline{O}E\overline{B}$ is LOW, data comes out of bus and is read from output register into three-state buffer. In bypass mode, if $R/\overline{W}B$ is LOW, bypass messages are transferred into B→A output register. If $R/\overline{W}A$ is HIGH, bypass messages are transferred into A→B output register. Refer to pin descriptions for more information.

$R/\overline{W}B$	$\overline{E}N\overline{B}$	$\overline{O}E\overline{B}$	Data B I/O	Port B Operation
0	0	0	I	Data B is written on $CLKB \uparrow$. This write cycle immediately following output low-impedance cycle is prohibited. Note that even though $\overline{O}E\overline{B} = 0$, a LOW logic level on $R/\overline{W}B$, once qualified by a rising edge on $CLKB$, will put Data B into a high-impedance state.
0	0	1	I	Data B is written on $CLKB \uparrow$.
0	1	X	I	Data B is ignored
1	0	0	O	Data is read ⁽¹⁾ from RAM array to output register on $CLKB \neq$, Data B is LOW impedance
1	0	1	O	Data is read ⁽¹⁾ from RAM array to output register on $CLKB \neq$, Data B is HIGH impedance
1	1	0	O	Output register does not change ⁽²⁾ , Data B is low-impedance
1	1	1	O	Output register does not change ⁽²⁾ , Data B is high-impedance

- NOTES:** 2704 tbl 13
- When $A_2A_1A_0 = 000$ or $1XX$, the next A→B FIFO value is read out of the output register and the read pointer advances. If $A_2A_1A_0 = 001$, the bypass path is selected and bypass data is read from the Port B output register.
 - Regardless of the condition of $A_2A_1A_0$, the data in the Port B output register does not change and the A→B read pointer does not advance.

Table 5. Port B Operation Control Signals.

5




Figure 3. Reset Timing

2704 drw 07






Figure 4. Port A (A→B) Write Timing

2704 drw 08



2704 drw 09


Figure 5. Port A (B→A) Read Timing



2704 drw 10


Figure 6. Port B (B→A) Write Timing

5



2704 drw 11

Figure 7. Port B (A→B) Read Timing




2704 drw 12

NOTE:

1. When $t_{SKEW1} \geq$ minimum specification, $t_{FRL(Max)} = t_{CLK} + t_{SKEW1}$
 $t_{SKEW1} <$ minimum specification, $t_{FRL(Max)} = 2t_{CLK} + t_{SKEW1}$ or $t_{CLK} + t_{SKEW1}$
 The Latency Timing applies only at the Empty Boundary (EF = LOW).

Figure 8. A→B First Data Word Latency after Reset for Simultaneous Read and Write

5




2704 drw 13

NOTE:

1. When $t_{SKEW1} \geq$ minimum specification, $t_{FRL(Max)} = t_{CLK} + t_{SKEW1}$
 $t_{SKEW1} <$ minimum specification, $t_{FRL(Max)} = 2t_{CLK} + t_{SKEW1}$
 The Latency Timing apply only at the Empty Boundary ($\overline{EF} = \text{LOW}$).

Figure 9. B to A First Data Word Latency after Reset for Simultaneous Read and Write




2704 drw 14

NOTES:

1. When \overline{CSA} is brought HIGH, A→B Bypass mode will switch to FIFO mode on the following CLKA LOW-to-HIGH transition.
2. After the bypass operation is completed, the \overline{BYPa} goes from LOW-to-HIGH; this will reset all bypass flags. The bypass path becomes available for the next bypass operation.
3. When A-side changed from bypass mode into FIFO mode, B-side only has one cycle to read the bypass data. On the next cycle, B-side will be forced back to FIFO mode.

Figure 10. A→B Bypass Timing




2704 drw 15

NOTES:

1. When \overline{CSA} is brought HIGH, A→B Bypass mode will switch to FIFO mode on the following CLKA going LOW-to-HIGH.
2. After the bypass operation is completed, the BYPb goes from LOW-to-HIGH; this will reset all bypass flags. The bypass path becomes available for the next bypass operation.
3. When A-side changed from bypass mode into FIFO mode, B-side only has one cycle to read the bypass data. On the next cycle, B-side will be forced back to FIFO mode.

Figure 11. B→A Bypass Timing




2704 drw 16

NOTES:

1. t_{sKEW2} the minimum time between a rising CLKA edge and a rising CLKB edge for \overline{PAEAB} to change during that clock cycle. If the time between the rising edge of CLKA and the rising edge of CLKB is less than t_{sKEW2} , then \overline{PAEAB} may not go HIGH until the next CLKB rising edge.
2. If a read is performed on this rising edge of the read clock, there will be Empty + (n + 1) words in the FIFO when \overline{PAE} goes LOW.

Figure 12. A→B Programmable Almost-Empty Flag Timing




2704 drw 17

NOTES:

1. t_{sKEW2} is the minimum time between a rising CLKB edge and a rising CLKA edge for \overline{PAFAB} to change during that clock cycle. If the time between the rising edge of CLKB and the rising edge of CLKA is less than t_{sKEW2} , then \overline{PAFAB} may not go HIGH until the next CLKA rising edge.
2. If a write is performed on this rising edge of the write clock, there will be Full - (m + 1) words in the FIFO when \overline{PAF} goes LOW.

Figure 13. A→B Programmable Almost-Full Flag Timing




2704 drw 18

NOTES:

1. $tsKEW2$ is the minimum time between a rising $CLKb$ edge and a rising $CLKA$ edge for \overline{PAEbA} to change during that clock cycle. If the time between the rising edge of $CLKb$ and the rising edge of $CLKA$ is less than $tsKEW2$, then \overline{PAEbA} may not go HIGH until the next $CLKA$ rising edge.
2. If a read is performed on this rising edge of the read clock, there will be Empty + (n - 1) words in the FIFO when \overline{PAE} goes LOW.

Figure 14. B→A Programmable Almost-Empty Flag Timing




2704 drw 19

NOTES:

1. $tsKEW2$ is the minimum time between a rising $CLKb$ edge and a rising $CLKA$ edge for \overline{PAFbA} to change during that clock cycle. If the time between the rising edge of $CLKb$ and the rising edge of $CLKA$ is less than $tsKEW2$, then \overline{PAFbA} may not go HIGH until the next $CLKA$ rising edge.
2. If a write is performed on this rising edge of the write clock, there will be Full - (m + 1) words in the FIFO when \overline{PAF} goes LOW.

Figure 15. B→A Programmable Almost-Full Flag Timing

ORDERING INFORMATION



2704 drw 20



Integrated Device Technology, Inc.

PARALLEL ASYNCHRONOUS SINGLE-BANK BIDIRECTIONAL FIFO

512 x 9, 1024 x 9, 2048 x 9

PRELIMINARY
IDT7271
IDT7272
IDT7273

FEATURES:

- Bidirectional data transfer
- 512 x 9 organization (IDT7271)
- 1024 x 9 organization (IDT7272)
- 2048 x 9 organization (IDT7273)
- Fast 15ns access time
- Single bank FIFO memory with data flow in one direction at a time
- Direction pin controls data flow from Port A-to-B, or Port B-to-A
- Full and Empty flags
- Fixed Almost-Full and Almost-Empty partial flags
- Bypass and Diagnostic modes
- 32-pin PLCC

determine data flow direction. When the DIR pin is Low, data flows from port A-to-B. Data flows in the opposite direction when the DIR pin is High.

A device reset can be initiated at any time by bringing the Reset (\overline{RS}) pin LOW while holding the Read (\overline{RD}), Bypass (\overline{BYP}), Diagnostic (\overline{DIAG}) and Write (\overline{WR}) pins High.

There are four separate flags on these BiFIFOs. The two end-point flags are Empty (\overline{EF}) and Full (\overline{FF}); and the two partial flags with fixed offset size of 07H (eight bytes from the boundaries) are Almost-Empty (\overline{AE}) and Almost-Full (\overline{AF}). All flags are active low.

Bypass control allows data to be directly transferred from port A to port B, or vice versa, without going through the memory array. The bypass mode can be set by asserting the \overline{BYP} pin (active Low).


The diagnostic mode allows written data to be read through the same port. This provides systems memory self-test upon power up or after a system failure.

The IDT7271/2/3 are fabricated using IDT's high speed submicron CMOS technology.

DESCRIPTION:

The IDT7271/7272/7273 are very high speed, low power FIFO memories that enhance processor-to-processor and processor-to-peripheral communications. The 727x family use a single bank of memory; therefore, allowing one port to be accessed at any time. A direction pin (DIR) is provided to

FUNCTIONAL BLOCK DIAGRAMS



SyncFIFO is a trademark of Integrated Device Technology, Inc.

2529 drw 01


COMMERCIAL TEMPERATURE RANGE

AUGUST 1993

©1992 Integrated Device Technology, Inc.

DSC-2047/1

PIN CONFIGURATIONS



**PLCC
TOP VIEW**

2529 drw 03

PIN DESCRIPTION

Symbol	Name	I/O	Description
DQA0-DQA8	Data A	I/O	9-bit data pins for port A. The DIR pin controls direction of these pins (input or output)
DQB0-DQB8	Data B	I/O	9-bit data pins for port B. The DIR pin controls state of these pins (inputs or outputs)
\overline{RDA}	Read A	I	This input pin controls port A read operation. In bypass mode this pin controls the A port output enables. Active Low input.
\overline{RDB}	Read B	I	This input pin controls port B read operation. Active Low input.
\overline{WRa}	Write A	I	This input pin controls port A write operation. In bypass mode this pin controls the port B output enables. Active Low input.
\overline{WRb}	Write B	I	This input pin controls port B write operation. Active Low input.
DIR	Direction	I	This input pin determines data flow direction. When it is Low, data flows from port A to port B. When it is High, data flows in the opposite direction.
\overline{DIAG}	Diagnostic	I	Once the data is loaded, the \overline{DIAG} pin can be asserted followed by the DIR pin's state change, the written data can then be read through the same port.
\overline{BYP}	Bypass	I	This input pin sets the FIFO in the bypass mode, in which the FIFO acts as a transceiver. Active Low input.
\overline{RS}	Reset	I	This pin resets all functions. Active Low input.
\overline{AE}	Partial Flag	O	This output pin is asserted when the FIFO is almost empty. Active Low output.
\overline{AF}	Partial Flag	O	This output pin is asserted when the FIFO is almost full. Active Low output.
\overline{FF}	Full Flag	O	This output is asserted when the FIFO is completely full. Active Low output.
\overline{EF}	Empty Flag	O	This output is asserted when the FIFO is completely empty. Active Low output.
Vcc	Power		One +5V power pins.
GND	Ground		One ground pin at 0V.

2529 tbl 01

5

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +155	°C
IOUT	DC Output Current	50	50	mA

NOTE: 2529 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	5.0	5.5	V	
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.0	—	—	V
VIL ⁽¹⁾	Input Low Voltage	—	—	0.8	V

NOTE: 2529 tbl 04

- 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS

(Commercial: VCC = 5.0V ± 10%, TA = 0°C to +70°C)

		IDT7271L IDT7272L IDT7273L Commercial TA = 15, 20, 25, 35			
Symbol	Parameter	Min.	Typ.	Max.	Unit
IIL ⁽¹⁾	Input Leakage Current (Any Input)	-1	—	1	µA
IOL ⁽²⁾	Output Leakage Current	-10	—	10	µA
VOH	Output Logic "1" Voltage, IOUT = -2 mA	2.4	—	—	V
VOL	Output Logic "0" Voltage, IOUT = 8 mA	—	—	0.4	V
ICC1 ⁽³⁾	Average VCC Power Supply Current	—	75	120	mA
ICC2 ⁽³⁾	Average Standby Current (IA = IB = IB = WB = RS = VIH)	—	8	15	mA
ICC3 ⁽³⁾	Power Down Current (All Inputs = VCC - 0.2V)	—	—	8	mA

NOTES:

- Measurements with 0.4 ≤ VIN ≤ VCC.
- OE ≥ VIH, 0.4 ≤ VOUT ≤ VCC.
- Tested at f = 20 MHz.

2529 tbl 04

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2529 tbl 05


CAPACITANCE⁽¹⁾ (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter	Condition	Max.	Unit
CIN ⁽³⁾	Input Capacitance	VIN = 0V	10	pF
COU ^(2,3)	Output Capacitance	VOUT = 0V	10	pF

NOTES:

2529 tbl 06

- This parameter is sampled and not 100% tested.
- With output deselected.
- Characterized values, not currently tested.



or equivalent circuit

Figure 1. Output Load

*Includes jig and scope capacitances.

2529 drw 04

AC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{CC} = 5.0V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$)

Symbol	Parameter	Commercial								Unit
		IDT7271L15 IDT7272L15 IDT7273L15		IDT7271L20 IDT7272L20 IDT7273L20		IDT7271L25 IDT7272L25 IDT7273L25		IDT7271L35 IDT7272L35 IDT7273L35		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Reset Timing										
t _{RSC}	Reset Cycle Time	25	—	30	—	35	—	45	—	ns
t _{RS}	Reset Pulse Width	15	—	20	—	25	—	35	—	ns
t _{RSS}	Reset Set-up Time	15	—	20	—	25	—	35	—	ns
t _{RSR}	Reset Recovery Time	10	—	10	—	10	—	15	—	ns
t _{RFV}	Reset to Flag Valid	—	15	—	20	—	25	—	35	ns
Read/Write Timing										
t _A	Read Access Time	—	15 ⁽¹⁾	—	20	—	25	—	35	ns
t _{RC}	Read Cycle Time	25	—	30	—	35	—	45	—	ns
t _{RPW}	Read Pulse Width	15 ⁽¹⁾	—	20	—	25	—	35	—	ns
t _{RR}	Read Recovery Time	10	—	10	—	10	—	10	—	ns
t _{DV}	Data valid from read pulse HIGH	3	—	3	—	3	—	3	—	ns
t _{RHZ}	Read HIGH to data bus at High Z ⁽²⁾	—	15	—	16	—	18	—	20	ns
t _{RLZ}	Read LOW to data bus at Low Z ⁽²⁾	3	—	3	—	3	—	3	—	ns
t _{WC}	Write Cycle Time	25	—	30	—	35	—	45	—	ns
t _{WPW}	Write Pulse Width	15	—	20	—	25	—	35	—	ns
t _{WR}	Write Recovery Time	10	—	10	—	10	—	10	—	ns
t _{DS}	Data Set-up Time	12	—	13	—	15	—	18	—	ns
t _{DH}	Data Hold Time	0	—	0	—	0	—	1	—	ns
Direction Change, Diagnostic and Bypass Timing										
t _{DFWL}	DIR Change to Write Low	15	—	20	—	25	—	35	—	ns
t _{DFV}	DIR Change to Valid Flags	—	18	—	20	—	20	—	30	ns
t _{DRL}	DIR Change to Read Low	12	—	15	—	20	—	30	—	ns
t _{DHDGL}	DIR Change to DIAG High	0	—	0	—	0	—	1	—	ns
t _{DRSU}	DIR Setup	7	—	10	—	10	—	20	—	ns
t _{DGLDC}	DIAG Low to DIR Change	7	—	10	—	10	—	20	—	ns
t _{DGHWL}	DIAG High to Write Low	15	—	20	—	25	—	35	—	ns
t _{DGWR}	DIAG Low to Write Low (either port)	7	—	10	—	10	—	20	—	ns
t _{BYSU}	BYP Set-up Time	7	—	10	—	10	—	20	—	ns
t _{BYA}	Bypass Access Time	—	15	—	20	—	25	—	35	ns
t _{BYD}	Bypass Delay Time	—	15	—	20	—	25	—	35	ns
Flag Timing										
t _{FEV}	Full or Empty Flag Valid	—	15	—	15	—	20	—	30	ns
t _{FAEV}	Almost-Full or Empty Flag Valid	—	28	—	30	—	35	—	45	ns

2529 tbl 07

NOTES:

1. In diagnostic mode, $t_A(\max) = 20ns$, $t_{RPW}(\min) = 20ns$
2. Values guaranteed by design, not currently tested.

5

FUNCTIONAL DESCRIPTION

IDT's Single-Bank BiFIFO family is versatile for both multi-processor and peripheral applications. The 727x family is a low-cost solution for bidirectional systems where data flow in only one direction at a time is needed. The Single-Bank BiFIFO implies that there is only one bank of memory shared by two ports, with a direction pin provided for altering data flow direction.

Care must be taken to assure that the appropriate flag is monitored by each system (i.e. \overline{FF} is monitored on the writing side; \overline{EF} is monitored on the reading side). In general a write cycle cannot be allowed to begin if \overline{FF} is asserted and a read cycle cannot be allowed to begin if \overline{EF} is asserted. For additional information, refer to Tech Note 8: *Operating FIFOs on Full and Empty Boundary Conditions* and Tech Note 6: *Designing with FIFOs*.

Reset

A reset is initiated by bringing the Reset (\overline{RS}) pin Low, while holding the Read (RD), Bypass (BYP), Diagnostic (DIAG) and Write (WR) pins High. After a device reset, all internal pointers are cleared and flags are adjusted accordingly. For proper device operation, all control inputs pins must be stable before the reset signal is deasserted. A recovery time is required before loading the device or altering operation mode (Bypass, Diagnostic, etc).

Flags

There are four separate flags on the 7271/2/3 BiFIFO, two partial flags, a full flag and an empty flag. All are active low. The two partial flags are the Almost Full (\overline{AF}) and the Almost Empty (\overline{AE}) flags, each with a fixed offset size of 07H (eight bytes from the empty or full conditions). These can be used as an early warning signal. The two other flags are fixed at Empty \overline{EF} and Full \overline{FF} . These are asserted during the last read or write operation respectively. These are used to prevent device overflow or underflow.

Data Flow Direction

Data can only flow from one port to another at any given time. The direction of data flow is determined by the state of the DIR pin. When the DIR pin is Low, data can be written only into port A. Data can be read only out of port B. Data flows in the opposite direction when the DIR pin is High. Data flow function can be changed at any time. By altering the DIR state, the two read and write pointers are reset and data flows in the opposite direction. The falling edge of the first write cycle is used to determine the end of the reset cycle. Flags outputs reflect the pointer states and thus change on the change of the DIR signal.

Bypass Mode

Asserting the \overline{BYP} pin (active Low) places the device in the bypass mode. The FIFO functions as a simple transceiver in this mode. Data can be directly written into or read out of a device which is connected to the B port by a device connected to the A port.

While in this mode, both \overline{RDB} and \overline{WRB} must be held High.

By asserting the \overline{WRA} , data on the A port will be driven out the B port. By asserting the \overline{RDA} , data on the B port will be driven out the A port. The \overline{WRA} signal is used to enable the B port's bus drivers. The \overline{RDA} signal is used enable the A ports. \overline{WRA} and \overline{RDA} must not be low at the same time.

Entering and exiting the bypass mode does not affect the internal pointers. The state of the DIR pin is ignored in the bypass mode. If DIR changes state in Bypass mode, the pointers will not reset until leaving the Bypass mode. If DIR changes state momentarily in Bypass mode there is no effect. Bypass mode does not alter flag states.

Diagnostic Mode

Many systems require memory testing upon power up or after a system failure. The 727x family has a built-in diagnostic mode for self test. When in the diagnostic mode, written data can be read through the same port by altering the state of the DIR pin. In this case, the pointers are not reset (with direction change) allowing the retrieval of written data. The read and write pointers are reset upon exiting the diagnostic mode. The leading edge of the first write cycle experienced after leaving diagnostic mode is used to terminate the reset cycle. Flag operations are normal in diagnostic mode, reflecting only the relative states of the read and write pointers. Thus they change on the rising edge of the \overline{DIAG} signal when the pointers are reset upon leaving diagnostic mode.

The state of the DIR pin is latched when \overline{DIAG} is brought low, determining which port of the FIFO is used for diagnostics. If DIR is Low at the High-to-Low transition of \overline{DIAG} , A port is used for diagnostics. If High, B port is used. Figure 12 shows diagnostics for B port, but the timing also applies to A port diagnostics if DIR is inverted.

Data can be loaded into the memory array before or after setting the part into diagnostic mode. The \overline{DIAG} pin must be asserted before by the DIR pin's first state change. Once in the diagnostic mode, data that has been written can be retrieved through the same port by reading from that port. Reading and writing can continue indefinitely until the diagnostic mode has been exited.




Figure 2. Reset Cycle Timing

2529 drw 05




Figure 3. Write Timing (A or B)

2529 drw 06




Figure 4. Read Timing (A or B)

2529 drw 07

5




Figure 5. Full Flag Assertion/Deassertion Timing, in either direction or in Diagnostic mode

2529 drw 08




Figure 6. Empty Flag Assertion/Deassertion Timing, in either direction or in Diagnostic mode

2529 drw 09




Figure 7. Almost Full Flag Assertion/Deassertion Timing, in either direction or in Diagnostic mode

2529 drw 10




Figure 8. Almost Empty Flag Assertion/Deassertion Timing, in either direction or in Diagnostic mode

2529 drw 11




Figure 9. Bypass mode: Data flow from A to B

2529 drw 12




Figure 10. Bypass mode: Data Flow from B to A

2529 drw 13




Figure 11. Data Flow Direction Change and Reset cycle Timing

2529 drw 14

5




Figure 12. Diagnostic Mode Read/Write Timing and Diagnostic Reset Cycle.

2529 drw 15


TABLE I — OPERATING MODES

\overline{RS}	BYP	\overline{DIAG}	DIR	\overline{RDA}	\overline{WRA}	\overline{RDB}	\overline{WRB}	Operating Mode
	1	1	x	1	1	1	1	Device reset
1	1	0	0	1		1	1	Diagnostic mode: data is being loaded through A port
1	1	0	1		1	1	1	Diagnostic mode: data is being retrieved through A port
1	1	0	1	1	1	1		Diagnostic mode: data is being loaded through B port
1	1	0	0	1	1		1	Diagnostic mode: data is being retrieved through B port
1	0	1	X	1	0	1	1	Bypass mode: Data flows from A port to B port
1	0	1	X	0	1	1	1	Bypass mode: Data flows from B port to A port
1	1	1	0	1			1	FIFO Mode: Asynchronous read/write. Data flows from port A to port B.
1	1	1	1		1	1		FIFO Mode: Asynchronous read/write. Data flows from port B to port A

Unspecified states are not allowed

2529 tbl 07

ORDERING INFORMATION



2529 drw 16



Integrated Device Technology, Inc.

BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT – 1024 x 9-BIT 1024 x 18-BIT – 2048 x 9-BIT

IDT72510
IDT72520

FEATURES:

- Two side-by-side FIFO memory arrays for bidirectional data transfers
- 512 x 18-Bit – 1024 x 9-Bit (IDT72510)
- 1024 x 18-Bit – 2048 x 9-Bit (IDT72520)
- 18-bit data bus on Port A side and 9-bit data bus on Port B side
- Can be configured for 18-to-9-bit, 36-to-9-bit, or 36-to-18-bit communication
- Fast 25ns access time
- Fully programmable standard microprocessor interface
- Built-in bypass path for direct data transfer between two ports
- Two fixed flags, Empty and Full, for both the A-to-B and the B-to-A FIFO
- Two programmable flags, Almost-Empty and Almost-Full for each FIFO
- Programmable flag offset can be set to any depth in the FIFO
- Any of the eight internal flags can be assigned to four external flag pins
- Flexible reread/rewrite capabilities.
- On-chip parity checking and generation
- Standard DMA control pins for data exchange with peripherals
- IDT72510 and IDT72520 available in the the 52-pin PLCC package

DESCRIPTION:

The IDT72510 and IDT72520 are highly integrated first-in, first-out memories that enhance processor-to-processor and processor-to-peripheral communications. IDT BiFIFOs integrate two side-by-side memory arrays for data transfers in two directions.


The BiFIFOs have two ports, A and B, that both have standard microprocessor interfaces. All BiFIFO operations are controlled from the 18-bit wide Port A. The BiFIFOs incorporate bus matching logic to convert the 18-bit wide memory data paths to the 9-bit wide Port B data bus. The BiFIFOs have a bypass path that allows the device connected to Port A to pass messages directly to the Port B device.

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.

The IDT BiFIFOs have programmable flags. Each FIFO memory array has four internal flags, Empty, Almost-Empty, Almost-Full and Full, for a total of eight internal flags. The Almost-Empty and Almost-Full flag offsets can be set to any depth through the Configuration Registers. These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through one Configuration Register.

Port B has parity, reread/rewrite and DMA functions. Parity generation and checking can be done by the BiFIFO on data passing through Port B. The Reread and Rewrite con-

SIMPLIFIED BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

2669 drw 01


COMMERCIAL TEMPERATURE RANGE

AUGUST 1993

©1993 Integrated Device Technology, Inc.

trols will read or write Port B data blocks multiple times. The BiFIFOs have three pins, REQ, ACK and CLK, to control DMA transfers from Port B devices.

PIN CONFIGURATION



**PLCC
 TOP VIEW**



PIN DESCRIPTIONS


Symbol	Name	I/O	Description
DA0-DA15	Data A	I/O	Data inputs and outputs for 16 bits of the 18-bit Port A bus.
DA16-DA17	Parity A	I/O	DA16 is the parity bit for DA0-DA7. DA17 is the parity bit for DA8-DA15. DA16 and DA17 can be used as two extra data bits if the parity generate function is disabled.
\overline{CSA}	Chip Select A	I	Port A is accessed when Chip Select A is LOW.
\overline{DSA}	Data Strobe A	I	Data is written into Port A on the rising edge of Data Strobe when Chip Select is LOW. Data is read out of Port A on the falling edge of Data Strobe when Chip Select is LOW.
$R\overline{WA}$	Read/Write A	I	This pin controls the read or write direction of Port A. When \overline{CSA} is LOW and $R\overline{WA}$ is HIGH, data is read from Port A on the falling edge of \overline{DSA} . When \overline{CSA} is LOW and $R\overline{WA}$ is LOW, data is written into Port A on the rising edge of \overline{DSA} .
A0, A1	Addresses	I	When Chip Select A is asserted, A0, A1, and Read/Write A are used to select one of six internal resources.
DB0-DB7	Data B	I/O	Data inputs and outputs for 8 bits of the 9-bit Port B bus.
DB8	Parity B	I/O	DB8 is the parity bit for DB0-DB7. DB8 can be used as a data bit if the parity generate function is disabled.
\overline{RB} (\overline{DSB})	Read B	I or O	If Port B is programmed to processor mode, this pin functions as an input. If Port B is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface (\overline{RB}) or as part of a Motorola-style interface (\overline{DSB}). As an Intel-style interface, data is read from Port B on a falling edge of \overline{RB} . As a Motorola-style interface, data is read on the falling edge of \overline{DSB} or written on the rising edge of \overline{DSB} through Port B. The Default is Intel-style processor mode (\overline{RB} as an input).
\overline{WB} ($R\overline{WB}$)	Write B	I or O	If Port B is programmed to processor mode, this pin functions as an input. If Port B is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface (\overline{WB}) or as part of a Motorola-style interface ($R\overline{WB}$). As an Intel style interface, data is written to Port B on a rising edge of \overline{WB} . As a Motorola-style interface, data is read ($R\overline{WB} = \text{HIGH}$) or written ($R\overline{WB} = \text{LOW}$) to Port B in conjunction with a Data Strobe B falling or rising edge. The Default is Intel-style processor mode (\overline{WB} as input).
\overline{RER}	Reread	I	Loads A-to-B FIFO Read Pointer with the value of the Reread Pointer when LOW.
\overline{REW}	Rewrite	I	Loads B-to-A FIFO Write Pointer with the value of the Rewrite Pointer when LOW.
LDRER	Load Reread	I	Loads the Reread Pointer with the value of the A-to-B FIFO Read Pointer when HIGH. This signal is accessible through the Command Register.
LDREW	Load Rewrite	I	Loads the Rewrite Pointer with the value of the B-to-A FIFO Write Pointer when HIGH. This signal is accessible through the Command Register.
REQ	Request	I	When Port B is programmed in peripheral mode, asserting this pin begins a data transfer. Request can be programmed either active HIGH or active LOW.

PIN DESCRIPTIONS

Symbol	Name	I/O	Description
ACK	Acknowledge	O	When Port B is programmed in peripheral mode, Acknowledge is asserted in response to a Request signal. This confirms that a data transfer may begin. Acknowledge can be programmed either active HIGH or active LOW.
CLK	Clock	I	This pin is used to generate timing for ACK, \overline{RB} , \overline{WB} , \overline{DSB} and R/\overline{WB} when Port B is in the peripheral mode.
FLGA-FLGD	Flags	O	These four outputs pins can be assigned to any one of the eight internal flags in the BiFIFO. Each of the two internal FIFOs (A-to-B and B-to-A) has four internal flags: Empty, Almost-Empty, Almost-Full, and Full. If parity checking is enabled, the FLGA pin can also be assigned as a parity error output.
\overline{RS}	Reset	I	A LOW on this pin will perform a reset of all BiFIFO functions. Software reset can be achieved through command register.
VCC	Power		There are two +5V power pins on all four devices.
GND	Ground		There are four ground pins

2669 tbl 02

DETAILED BLOCK DIAGRAM



NOTES:

- (*) Can be programmed either active high or active low in internal configuration registers.
- (†) Accessible through internal registers.
- (††) Can be programmed through an internal configuration register to be either an input or an output.

FUNCTIONAL DESCRIPTION

IDT's BiFIFO family is versatile for both multiprocessor and peripheral applications. Data can be sent through both FIFO memories concurrently, thus freeing both processors from laborious direct memory access (DMA) protocols and frequent interrupts.

Two full 18-bit wide FIFOs are integrated into the IDT BiFIFO, making simultaneous data exchange possible. Each FIFO is monitored by separate internal read and write pointers, so communication is not only bidirectional, it is also totally independent in each direction. The processor connected to Port A of the BiFIFO can send or receive messages directly to the Port B device using the BiFIFO's 9-bit bypass path.

The BiFIFOs can be used in three different bus configurations: 18 bits to 9 bits, 36 bits to 9 bits and 36 bits to 18 bits. One BiFIFO can be used for the 18- to 9-bit configuration, and two BiFIFOs are required for 36- to 9-bit or 36- to 18-bit configurations. Bits 11 and 12 of Configuration Register 5 determine the BiFIFO configuration (see Table 11 for Configuration Register 5 format).

The microprocessor or microcontroller connected to Port A controls all operations of the BiFIFOs. Thus, all Port A interface pins are inputs driven by the controlling processor. Port B can be programmed to interface either with a second processor or a peripheral device. When Port B is programmed in processor interface mode, the Port B interface pins are inputs driven by the second processor. If a peripheral device is connected to the BiFIFOs, Port B is programmed to peripheral interface mode and the interface pins are outputs.

18- to 9-bit Configurations

A single BiFIFO can be configured to connect an 18-bit processor to another 9-bit processor or a 9-bit peripheral. Bits 11 and 12 of Configuration Register 5 should be set to **00** for a stand-alone configuration. Figures 1 and 2 show the BiFIFO in 18- to 9-bit configurations for processor and peripheral interface modes respectively.

36- to 9-bit Configurations

Two BiFIFOs can be hooked together to create a 36-bit to 9-bit configuration. This means that a 36-bit processor can

36-BIT PROCESSOR to 18-BIT PROCESSOR CONFIGURATION




Figure 1. 36- to 18-Bit Processor Interface Configuration

NOTE:

1. Upper BiFIFO only is used in 18- to 9-bit configuration. Note that *Cntl A* refers to \overline{CSA} , A_1 , A_0 , R/\overline{WA} and \overline{DSA} ; *Cntl B* refers to R/\overline{WB} and \overline{DSB} or \overline{RB} and \overline{WB} .

36-BIT PROCESSOR to 18-BIT PERIPHERAL CONFIGURATION




Figure 2. 36- to 18-Bit Peripheral Interface Configuration

NOTE:

- Upper BiFIFO only is used in 18- to 9-bit configuration. Note that *Cntl A* refers to \overline{CSA} , A_1 , A_0 , $R\overline{WA}$ and \overline{DSA} ; *Cntl B* refers to $R\overline{WB}$ and \overline{DSB} or \overline{RB} and \overline{WB} .

talk to a 9-bit processor or a 9-bit peripheral. Both BiFIFOs are programmed simultaneously through Port A by placing one command word on the most significant 16 data bits and one command word on the least significant 16 data bits (parity bits should be ignored).

One BiFIFO must be programmed as the master device and the other BiFIFO is the slave device. Bits 11 and 12 of Configuration Register 5 are set to **10** for the slave device and **11** for the master device. The first two 9-bit words on Port B are read from or written to the slave device and the next two 9-bit words go to the master device.

When both BiFIFOs are in peripheral interface mode, the Port B interface pins of the master device are outputs and this BiFIFO controls the bus. The Port B interface pins of the slave device are inputs driven by the master BiFIFO. Two BiFIFOs are connected in Figure 4 to create a 36- to 9-bit peripheral interface.

The two BiFIFOs shown in Figure 3 are configured to connect a 36-bit processor to a 9-bit processor.

36- to 18-bit Configurations

In a 36- to 18-bit configuration, two BiFIFOs operate in parallel. Both BiFIFOs are programmed simultaneously, 16 data bits to each device with the 4 parity bits ignored.

Both BiFIFOs must be programmed into stand-alone mode for a 36-bit processor to communicate with an 18-bit processor or an 18-bit peripheral. This means that bits 11 and 12 of

Configuration Register 5 must be set to **00**.

This configuration can be extended to wider bus widths (54- to 27-bits, 72- to 36-bits, ...) by adding more BiFIFOs to the configuration. Figures 1 and 2 show multiple BiFIFOs configured for processor and peripheral interface modes respectively.

Processor Interface Mode

When a microprocessor or microcontroller is connected to Port B, all BiFIFOs in the configuration must be programmed to processor interface mode. In this mode, all Port B interface controls are inputs. Both REQ and CLK pins should be pulled LOW to ensure that the set-up and hold time requirements for these pins are met during reset. Figures 1 and 3 show BiFIFOs in processor interface mode.

Peripheral Interface Mode

If Port B is connected to a peripheral controller, all BiFIFOs in the configuration must be programmed in the peripheral interface mode. To assure fixed high states for \overline{RB} and \overline{WB} before they are programmed into an output, both pins should be pulled-up to Vcc with 10K resistors.

If the BiFIFOs are in stand-alone configuration mode (18- to 9-bit, 36- to 18-bit, ...), then the Port B interface pins are all outputs. Of course, only one set of Port B interface pins should be used to control a single peripheral device, while the other interface pins are all ignored. Figure 2 shows stand-

alone configuration BiFIFOs connected to a peripheral.

In a 36- to 9-bit configuration, the master device controls the bus. The Port B interface pins of the master device are outputs and the interface pins of the slave device are inputs. A 36- to 9-bit configuration of two BiFIFOs connected to a peripheral is shown in Figure 4.

Port A Interface

The BiFIFO is straightforward to use in microprocessor-based systems because each BiFIFO port has a standard microprocessor control set. Port A has access to six re-

sources: the A→B FIFO, the B→A FIFO, the 9-bit direct data bus (bypass path), the configuration registers, status and command registers. The Port A Address and Read/Write pins determine the resource being accessed as shown in Table 1. Data Strobe is used to move data in and out of the BiFIFO.

When either of the internal FIFOs are accessed 18 bits of data are transferred across Port A. Since the bypass path is only 9 bits wide, the least significant byte with parity (DA0-DA7, DA16) is used on Port A. All of the registers are 16 bits wide which means only the data bits (DA0-DA15) are passed by Port A.

36-BIT PROCESSOR to 9-BIT PROCESSOR CONFIGURATION





Figure 3. 36- to 9-Bit Processor Interface Configuration

NOTE:

1. *Cntl A* refers to \overline{CS}_A , A_1 , A_0 , R/\overline{W}_A and \overline{DS}_A ; *Cntl B* refers to R/\overline{W}_B and \overline{DS}_B or \overline{RB} and \overline{WB} .

5

36-BIT PROCESSOR to 9-BIT PERIPHERAL CONFIGURATION



2669 drw 07

Figure 4. 36- to 9-Bit Peripheral Interface Configuration

NOTE:

1. *Cntl A* refers to \overline{CSA} , A_1 , A_0 , R/\overline{WA} and \overline{DSA} ; *Cntl B* refers to R/\overline{WB} and \overline{DSB} or \overline{RB} and \overline{WB} .

PORT A RESOURCES

\overline{CSA}	A1	A0	Read	Write
0	0	0	B→A FIFO	A→B FIFO
0	0	1	9-bit Bypass Path	9-bit Bypass Path
0	1	0	Configuration Registers	Configuration Registers
0	1	1	Status Register	Command Register
1	X	X	Disabled	Disabled

2669 tbl 03

Table 1. Accessing Port A Resources Using \overline{CSA} , A0, and A1

Bypass Path

The bypass path acts as a bidirectional bus transceiver directly between Port A and Port B. The direct connection requires that the Port A interface pins are inputs and the Port B interface pins are outputs. The bypass path is 9 bits wide in an 18- to 9-bit configuration or in a 36- to 9-bit configuration. Only in the 36- to 18-bit configuration is the bypass path 18 bits wide.

During bypass operations, the BiFIFOs must be programmed into peripheral interface mode. Bit 10 of Configuration Register 5 (see Table 11) is set to 1 for peripheral interface mode. In a 36- to 9-bit configuration, both Port B data buses will be active. Data written into Port A will appear on both master and slave Port B buses concurrently. To avoid Port B bus contention, the data on DA0-DA7 and DA16 of both BiFIFOs should be exactly the same. Data read from Port A will appear on pins DA0-DA7 and DA16 of both BiFIFOs within the same 36-bit word.

Command Register

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.

The Command Register is written by setting $\overline{CSA} = 0$, A1 = 1, A0 = 1. Commands written into the BiFIFO have a 4-bit opcode (bit 8 – bit 11) and a 3-bit operand (bit 0 – bit 2) as shown in Figure 5. The commands can be used to reset the BiFIFO, to select the Configuration Register, to perform intelligent reread/rewrite, to set the Port B DMA direction, to set the Status Register format, to modify the Port B Read and Write Pointers, and to clear Port B parity errors. The command opcodes are shown in Table 2.

The reset command initializes different portions of the BiFIFO depending on the command operand. Table 3 shows the reset command operands.

The Configuration Register address is set directly by the command operands shown in Table 4.

Intelligent reread/rewrite is performed by changing the Port B Read Pointer with the Reread Pointer or by changing the

COMMAND OPERATIONS

Command Opcode	Function
0000	Reset BiFIFO (see Table 3)
0001	Select Configuration Register (see Table 4)
0010	Load Reread Pointer with Read Pointer Value
0011	Load Rewrite Pointer with Write Pointer Value
0100	Load Read Pointer with Reread Pointer Value
0101	Load Write Pointer with Rewrite Pointer Value
0110	Set DMA Transfer Direction (see Table 5)
0111	Set Status Register Format (see Table 6)
1000	Increment in byte for A→B FIFO Read Pointer (Port B)
1001	Increment in byte for B→A FIFO Write Pointer (Port B)
1010	Clear Write Parity Error Flag
1011	Clear Read Parity Error Flag

2669 tbl 04

Table 2. Functions Performed by Port A Commands

Port B Write Pointer with the Rewrite Pointer. No command operands are required to perform a reread/rewrite operation.

When Port B of the BiFIFO is in peripheral mode, the DMA direction is controlled by the Command Register. Table 5 shows the Port B read/write DMA direction operands.

The BiFIFO supports two Status Register formats. Status Register format 1 gives all the internal flag status, while Status Register format 0 provides the data in the Odd Byte Register. Table 6 gives the operands for selecting the appropriate Status Register format. See Table 8 for the details of the two Status Register formats.

Two commands are provided to increment the Port B Read and Write Pointers in case reread/rewrite is performed. Incrementing the pointers guarantees that pointers will be on a word boundary when an odd number of bytes is transmitted through Port B. No operands are required for these commands.

When parity check errors occur on Port B, a clear parity error command is needed to remove the parity error. There are no operands for these commands.

Reset

The IDT72510 and IDT72520 have a hardware reset pin (\overline{RS}) that resets all BiFIFO functions. A hardware reset requires the following four conditions: \overline{FB} and \overline{WB} must be HIGH, \overline{RER} and \overline{REW} must be HIGH, LDRE and LDREW must be LOW, and \overline{DSA} must be HIGH (Figure 9). After a hardware reset, the BiFIFO is in the following state: Configuration Registers 0-3 are 0000H, Configuration Register 4 is set to



COMMAND FORMAT

15	12	11	8	7	3	2	0
X	X	X	X	X	X	X	X
Command Opcode				Command Operand			

2669 tbl 05

Figure 5. Format for Commands Written into Port A

RESET COMMAND FUNCTIONS

Reset Operands	Function
000	No Operation
001	Reset B→A FIFO (Read, Write, and Rewrite Pointers = 0)
010	Reset A→B FIFO (Read, Write, and Reread Pointers = 0)
011	Reset B→A and A→B FIFO
100	Reset Internal DMA Request Circuitry
101	No Operation
110	No Operation
111	Reset All

Table 3. Reset Command Functions

2669 tbl 06

6420H, and Configuration Registers 5 and 7 are 0000H. Additionally, Status Register format 0 is selected, all the pointers including the Reread and Rewrite Pointers are set to 0, the odd byte register valid bit is cleared, the DMA direction is set to B→A write, the internal DMA request circuitry is cleared (set to its initial state), and all parity errors are cleared.

A software reset command can reset A→B pointers and the B→A pointers to 0 independently or together. The request (REQ) DMA circuitry can also be reset independently. A software Reset All command resets all the pointers, the DMA request circuitry, and sets all the Configuration Registers to their default condition. Note that a hardware reset is NOT the same as a software Reset All command. Table 7 shows the BiFIFO state after the different hardware and software resets.

STATE AFTER RESET

	Hardware Reset	Software Reset				
	(RS asserted)	B→A (001)	A→B (010)	B→A and A→B (011)	Internal Request (100)	All (111)
Configuration Registers 0-3	0000H	—	—	—	—	0000H
Configuration Register 4	6420H	—	—	—	—	6420H
Configuration Register 5	0000H	—	—	—	—	0000H
Configuration Register 7	0000H	—	—	—	—	0000H
Status Register format	0	—	—	—	—	—
B→A Read, Write, Rewrite Pointers	0	0	—	0	—	0
A→B Read, Write, Reread Pointers	0	—	0	0	—	0
Odd byte register valid bit	clear	clear	—	clear	—	clear
DMA direction	B→A write	—	—	—	—	—
DMA internal request	clear	—	—	—	clear	clear
Parity errors	clear	—	—	—	—	—

Table 7. The BiFIFO State After a Reset Command

2669 tbl 10

SELECT CONFIGURATION REGISTER COMMAND FUNCTIONS

Operands	Function
000	Select Configuration Register 0
001	Select Configuration Register 1
010	Select Configuration Register 2
011	Select Configuration Register 3
100	Select Configuration Register 4
101	Select Configuration Register 5
110	Select Configuration Register 6
111	Select Configuration Register 7

2669 tbl 07

Table 4. Select Configuration Register Command Functions.

DMA DIRECTION COMMAND FUNCTIONS

Operands	Function
XX0	Write B→A FIFO
XX1	Read A→B FIFO

2669 tbl 08

Table 5. Set DMA Direction Command Functions. Command Only Operates in Peripheral Interface Mode

STATUS REGISTER FORMAT COMMAND FUNCTIONS

Operands	Function
XX0	Status Register Format 0
XX1	Status Register Format 1

2669 tbl 09

Table 6. Command Functions to Set the Status Register Format

Status Register

The Status Register reports the state of the programmable flags, the DMA read/write direction, the Odd Byte Register valid bit, and parity errors. The Status Register is read by setting $\overline{CSA} = 0$, $A1 = 1$, $A0 = 1$ (see Table 1).

There are two Status Register formats that are set by a Status Register format command. Format **0** stores the Odd Byte Register data in the lower eight bits of the Status Register, while format **1** reports the flag states and the DMA read/write direction in the lower eight bits. The upper eight bits are identical for both formats. The flag states, the parity errors, the Odd Byte Register valid bit, and the Status Register format are all in the upper eight bits of the Status Register. See Table 8 for both Status Register formats.

Configuration Registers

The eight Configuration Register formats are shown in Table 9. Configuration Registers 0-3 contain the programmable flag offsets for the Almost Empty and Almost Full flags. These offsets are set to **0** when a hardware reset or a software reset all is applied. Note that Table 9 shows that Configuration Registers 0-3 are 10 bits wide to accommodate the 1024 locations in each FIFO memory of the IDT72520. Only 9 least significant bits are used for the 512 locations of the IDT72510; the most significant bit, bit 9, must be set to **0**.

Configuration Register 4 is used to assign the internal flags to the external flag pins (FLGA-FLGD). Each external flag pin is assigned an internal flag based on the four bit codes shown in Table 10. The default condition for Configuration Register 4 is **6420H** as shown in Table 7. The default flag assignments are: FLGD is assigned B→A Full, FLGc is assigned B→A Empty, FLGb is assigned A→B Full, FLGA is assigned A→B Empty.

Configuration Register 5 is a general control register. The format of Configuration Register 5 is shown in Table 11. Bit 0 sets the Intel-style interface (\overline{RB} , \overline{WB}) or Motorola-style interface (\overline{DSB} , R/\overline{WB}) for Port B. Bit 1 changes the byte order for data coming through Port B. Bits 2 and 3 redefine Full and Empty Flags for reread/rewrite data protection.

Bits 4-9 control the DMA interface and are only applicable in peripheral interface mode. In processor interface mode, these bits are don't care states. Bits 4 and 5 set the polarity of the DMA control pins REQ and ACK, respectively. An internal clock controls all DMA operations. This internal clock is derived from the external clock (CLK). Bit 9 determines the internal clock frequency: the internal clock = CLK or the internal clock = CLK divided by 2. Bit 8 sets whether \overline{RB} , \overline{WB} , and \overline{DSB} are asserted for either one or two internal clocks. Bits 6 and 7 set the number of internal clocks between REQ assertion and ACK assertion. The timing can be from 2 to 5 cycles as shown in Figure 17.

Bit 10 controls Port B processor or peripheral interface mode. In processor mode, the Port B control pins (\overline{RB} , \overline{WB} , \overline{DSB} , R/\overline{WB}) are inputs and the DMA controls are ignored. In peripheral mode, the Port B control pins are outputs and the DMA controls are active.

Bits 11 and 12 set the width expansion mode. For 18- to 9-bit configurations or 36- to 18-bit configurations, the BiFIFO should be set in stand-alone mode. For a 36- to 9-bit configuration, one BiFIFO must be in slave mode and the other BiFIFO must be in master mode. The master BiFIFO allows the first two bytes transferred across Port B to go to the slave BiFIFO, then the next two bytes go to the master BiFIFO.

Configuration Register 7 controls the parity functions of Port B as shown in Table 12. Either parity generation or parity



STATUS REGISTER FORMAT 0

Bit	Signal
0	Odd Byte Register
1	
2	
3	
4	
5	
6	
7	
8	Valid Bit
9	Write Parity Error
10	Read Parity Error
11	Status Register Format = 0
12	A→B Full Flag
13	A→B Almost-Full Flag
14	B→A Empty Flag
15	B→A Almost-Empty Flag

2669 tbl 11

STATUS REGISTER FORMAT 1

Bit	Signal
0	Reserved
1	Reserved
2	Reserved
3	DMA Direction
4	A→B Empty Flag
5	A→B Almost-Empty Flag
6	B→A Full Flag
7	B→A Almost-Full Flag
8	Valid Bit
9	Write Parity Error
10	Read Parity Error
11	Status Register Format = 1
12	A→B Full Flag
13	A→B Almost-Full Flag
14	B→A Empty Flag
15	B→A Almost-Empty Flag

2669 tbl 12

Table 8. The Two Status Register Formats

CONFIGURATION REGISTER FORMATS

Config. Reg. 0	15 X	X	X	X	X	X	10	9	0	A→B FIFO Almost-Empty Flag Offset							
Config. Reg. 1	15 X	X	X	X	X	X	10	9	0	A→B FIFO Almost-Full Flag Offset							
Config. Reg. 2	15 X	X	X	X	X	X	10	9	0	B→A FIFO Almost-Empty Flag Offset							
Config. Reg. 3	15 X	X	X	X	X	X	10	9	0	B→A FIFO Almost-Full Flag Offset							
Config. Reg. 4	15	12				11	8		7	4		3	0	Flag D Pin Assignment	Flag C Pin Assignment	Flag B Pin Assignment	Flag A Pin Assignment
Config. Reg. 5	15	General Control													0		
Config. Reg. 6	15	Reserved													0		
Config. Reg. 7	15	Parity Control													0		

NOTE:

- Bit 9 of Configuration Registers 0-3 must be set to 0 on the IDT72510.

2669 tbl 13

Table 9. The BiFIFO Configuration Register Formats

checking is enabled for data read and written through Port B. Bit 8 controls parity checking and generation for B→A write data. Bit 9 controls parity checking and generation for A→B read data. Bit 10 controls whether the parity is odd or even. Bit 11 is used to assign the internal parity checking error to the FLGA pin. When the parity error is assigned to FLGA, the Configuration Register 4 flag assignment for FLGA is ignored.

Programmable Flags

The IDT BiFIFO has eight internal flags; four of these flags have programmable offsets, the other four are empty or full. Associated with each FIFO memory array are four internal flags, Empty, Almost-Empty, Almost-Full and Full, for the total of eight internal flags. The Almost-Empty and Almost-Full offsets can be set to any depth through the Configuration Registers 0-3 (see Table 9). The offset (or depth) of FIFO RAM array is based on the unit of an 18-bit word. The flags are asserted at the depths shown in Table 13. After a hardware reset or a software reset all, the almost flag offsets are set to 0. Even though the offsets are equivalent, the Empty and Almost-Empty flags have different timing which means that the flags are not coincident. Similarly, the Full and Almost-Full flags are not coincident because of timing.

These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through Configuration Register 4 (see Table 10). For the specific flag timings, see Figures 20-23.

The current state of all eight flags is available in the Status Register in Status Register format 1. In Status Register format 0, only four flags can be found in the Status Register (see Table 8).

EXTERNAL FLAG ASSIGNMENT CODES

Assignment Code	Internal Flag Assigned to Flag Pin
0000	A→B Empty
0001	A→B Almost-Empty
0010	A→B Full
0011	A→B Almost-Full
0100	B→A Empty
0101	B→A Almost-Empty
0110	B→A Full
0111	B→A Almost-Full
1000	A→B Empty
1001	A→B Almost-Empty
1010	A→B Full
1011	A→B Almost-Full
1100	B→A Empty
1101	B→A Almost-Empty
1110	B→A Full
1111	B→A Almost-Full

2669 tbl 14

Table 10. Configuration Register 4 Internal Flag Assignments to External Flag Pins.

Port B Interface

Port B also has parity, reread/rewrite and DMA functions. Port B can be configured to interface to either Intel-style (\overline{R}_B , \overline{W}_B) or Motorola-style (\overline{D}_S_B , R/\overline{W}_B) devices in Configuration Register 5 (see Table 11). Port B can also be configured to talk to a processor or a peripheral device through Configuration Register 5. In processor interface mode, the Port B interface controls are inputs. In peripheral interface mode, the Port B interface controls are outputs. After a hardware reset or a software Reset All command, Port B defaults to an Intel-style processor interface; the controls are inputs.

Two 9-bit words are put together to create each 18-bit word stored in the internal FIFOs. The first 9-bit word written to Port B goes into the Odd Byte Register shown in the detailed block

diagram. The Odd Byte Register valid bit (Bit 8) in the Status Register is **1** when this first 9-bit word is written. The data bits from Port B (DB0-DB7) are also stored in the lower 8 bits of the Status Register when Status Register format 0 is selected (see Table 8). The second write on Port B moves the 9-bits from Port B and the 9-bits in the Odd Byte Register into the B→A FIFO and advances the B→A Write Pointer. The Status Register valid bit is set to **0** after the second write.

When Port B reads data from the A→B FIFO, two buffers choose which 9 of the 18 memory bits are sent to Port B. These buffers alternate between the upper 9 bits (DA8-DA15, DA17) and the lower 9 bits (DA0-DA7, DA16). The A→B Read Pointer is advanced after every two Port B reads.

The BiFIFO can be set to order the 9-bit data so the first 9-

CONFIGURATION REGISTER 5 FORMAT

Bit	Function		
0	Select Port B Interface \overline{R}_B & \overline{W}_B or \overline{D}_S_B & R/\overline{W}_B	0	Pins are \overline{R}_B and \overline{W}_B (Intel-style interface)
		1	Pins are \overline{D}_S_B and R/\overline{W}_B (Motorola-style interface)
1	Byte Order of 18-bit Word	0	Lower byte DA7-DA0 and parity DA16 are read or written first on Port B
		1	Upper byte DA15-DA8 and parity DA17 are read or written first on Port B
2	Full Flag Definition	0	Full Flag is asserted when write pointer meets read pointer
		1	Full Flag is asserted when write pointer meets reread pointer
3	Empty Flag Definition	0	Empty Flag is asserted when read pointer meets write pointer
		1	Empty Flag is asserted when read pointer meets rewrite pointer
4	REQ Pin Polarity	0	REQ pin active HIGH
		1	REQ pin active LOW
5	ACK Pin Polarity	0	ACK pin active LOW
		1	ACK pin active HIGH
7-6	REQ / ACK Timing	00	2 internal clocks between REQ assertion and ACK assertion
		01	3 internal clocks between REQ assertion and ACK assertion
		10	4 internal clocks between REQ assertion and ACK assertion
		11	5 internal clocks between REQ assertion and ACK assertion
8	Port B Read and Write Timing Control for Peripheral Mode	0	\overline{R}_B , \overline{W}_B , and \overline{D}_S_B are asserted for 1 internal clock
		1	\overline{R}_B , \overline{W}_B , and \overline{D}_S_B are asserted for 2 internal clocks
9	Internal Clock Frequency Control	0	internal clock = CLK
		1	internal clock = CLK divided by 2
10	Port B Interface Mode Control	0	Processor interface mode (Port B controls are inputs)
		1	Peripheral interface mode (Port B controls are outputs)
12-11	Width Expansion Mode Control	00	Stand-alone mode (18- to 9-bits, 36- to 18-bits)
		01	Reserved
		10	Slave width expansion mode (36- to 9-bits)
		11	Master width expansion mode (36- to 9-bits)
13	Unused		
14	Unused		
15	Unused		

Table 11. BiFIFO Configuration Register 5 Format

2669 tbl 15



CONFIGURATION REGISTER 7 FORMAT

BIT	FUNCTION		
0-7	Unused		
8	Parity Input Control B→A	0	Disable Parity Generate, Enable Parity Check
		1	Enable Parity Generate, Disable Parity Check
9	Parity Output Control A→B	0	Disable Parity Generate, Enable Parity Check
		1	Enable Parity Generate, Disable Parity Check
10	Parity Odd/Even Control	0	Odd
		1	Even
11	Assign Parity Error to Flag A Pin	0	No Parity Error Output
		1	Parity Error on Flag A Pin
12-15	Unused		

2669 tbl 16

Table 12. BiFIFO Configuration Register 7 Format

bits go to the LSB (DA0-DA7, DA16) or the MSB (DA8-DA15, DA17) of Port A. This data ordering is controlled by bit 1 of Configuration Register 5 (see Table 11).

DMA Control Interface

The BiFIFO has DMA control to simplify data transfers with peripherals. For the BiFIFO DMA controls (REQ, ACK and CLK) to operate, the BiFIFO must be in peripheral interface mode (Configuration Register 5, Table 11).

DMA timing is controlled by the external clock input, CLK. An internal clock is derived from this CLK signal to generate the \overline{Rb} , \overline{Wb} , \overline{DSb} and R/\overline{Wb} output signals. The internal clock also determines the timing between REQ assertion and ACK assertion. Bit 9 of Configuration Register 5 determines whether the internal clock is the same as CLK or whether the internal clock is CLK divided by 2.

Bit 8 of Configuration Register 5 sets whether \overline{Rb} , \overline{Wb} and \overline{DSb} are asserted for 1 or 2 internal clocks. Bits 6 and 7 of Configuration Register 5 set the number of clocks between REQ assertion and ACK assertion. The clocks between REQ assertion and ACK assertion can be 2, 3, 4 or 5.

Bits 4 and 5 of Configuration Register 5 set the polarity of the REQ and ACK pins, respectively.

A DMA transfer command sets the Port B read/write direction (see Table 5). The timing diagram for DMA transfers is shown in Figure 17. The basic DMA transfer starts with REQ

assertion. After 2 to 5 internal clocks, ACK is asserted by the BiFIFO. ACK will not be asserted if a read is attempted on an Empty A→B FIFO or if a write is attempted on a Full B→A FIFO. If the BiFIFO is in Motorola-style interface mode, R/\overline{Wb} is set at the same time that ACK is asserted. One internal clock later, \overline{DSb} is asserted. If the BiFIFO is in Intel-style interface mode, either \overline{Rb} or \overline{Wb} is asserted one internal clock after ACK assertion. These read/write controls stay asserted for 1 or 2 internal clocks, then ACK, \overline{DSb} , \overline{Rb} and \overline{Wb} are made inactive. This completes the transfer of one 9-bit word.

On the next rising edge of CLK, REQ is sampled. If REQ is still asserted, another DMA transfer starts with the assertion of ACK. Data transfers will continue as long as REQ is asserted.

Parity Checking and Generation

Parity generation or checking is performed by the BiFIFO on data passing through Port B. Parity can either be odd or even as determined by Bit 10 of Configuration Register 7.

When parity checking is enabled, $Db8$ is treated as a data bit. $Db8$ data will be passed to DA16 (bypass operation) or stored in the RAM array (FIFO operation) for B→A operation; similarly, DA16 or parity bits from the RAM array will be passed to $Db8$ for A→B operations. A→B read parity errors and B→A write parity errors are shown in Bit 9 and 10 in the Status Register. If an external parity error signal is required, a logical OR of the

INTERNAL FLAG TRUTH TABLE

Number of Words in FIFO		Empty Flag	Almost-Empty Flag	Almost-Full Flag	Full Flag
From	To				
0	0	Asserted	Asserted	Not Asserted	Not Asserted
1	n	Not Asserted	Asserted	Not Asserted	Not Asserted
n + 1	D - (m + 1)	Not Asserted	Not Asserted	Not Asserted	Not Asserted
D - m	D - 1	Not Asserted	Not Asserted	Asserted	Not Asserted
D	D	Not Asserted	Not Asserted	Asserted	Asserted

NOTE:

1. BiFIFO flags can be assigned to external flag pins to be observed. D = FIFO depth (IDT72510 = 512, IDT72520 = 1024), n = Almost-Empty flag offset, m = Almost-Full flag offset.

2669 tbl 17

Table 13. Internal Flag Truth Table.

two parity error bits is brought out to FLGA pin by setting Bit 11 of Configuration Register 7.

Parity generation creates the ninth bit. This ninth bit is placed on DB8 for A->B read operation, and on DA16 or RAM array for B->A write operation.

It is recommended that if the parity pins (DB8, DA16, and DA17) are not used, they should be pulled down with 10K resistors for noise immunity.

Intelligent Reread/Rewrite

Intelligent reread/rewrite is a method the BiFIFO uses to help assure data integrity. Port B of the BiFIFO has two extra pointers, the Reread Pointer and the Rewrite Pointer. The Reread Pointer is associated with the A->B FIFO Read Pointer, while the Rewrite Pointer is associated with the B->A FIFO Write Pointer. The Reread Pointer holds the start address of a data block in the A->B FIFO RAM, and the Read Pointer is the current address of the same FIFO RAM array. By loading the Read Pointer with the value held in the Reread Pointer (RER asserted), reads will start over at the beginning of the data block. In order to mark the beginning of a data block, the Reread Pointer should be loaded with the Read


Pointer value (LDRER asserted) before the first read is performed on this data block. Figure 6 shows a Reread operation.

Similarly, the Rewrite Pointer holds the start address of a data block in the B->A FIFO RAM, while the Write Pointer is the current address within the RAM array. The operation of the REW and LDREW is identical to the RER and LDRER discussed above. Figure 7 shows a Rewrite operation.

For the reread data protection, Bit 2 of Configuration Register 5 can be set to 1 to prevent the data block from being overwritten. In this way, the assertion of A->B full flag will occur when the write pointer meets the reread pointer instead of the read pointer as in the normal definition. For the rewrite data protection, Bit 3 of Configuration Register 5 can be set to 1 to prevent the data block from being read. In this case, the assertion of B->A empty flag will occur when the read pointer meets the rewrite pointer instead of the write pointer.

In conclusion, Bit 2 and 3 of Configuration Register 5 are used to redefine Full & Empty flags for data block partition. Although it can serve the purpose of data protection, the setting of these 2 bits is independent of the functions caused by RER/REW, or LDRER/LDREW assertions.

REREAD OPERATIONS (1,2)




2669 drw 08

NOTES:

1. If bit 2 is set to 1,
 Empty flag asserted if Read = Write
 Full flag asserted if Reread + FIFO size = Write
2. If bit 2 is set to 0,
 Empty flag asserted if Read = Write
 Full flag asserted if Read + FIFO size = Write

Figure 6. BiFIFO Reread Operations

REWRITE OPERATIONS (3,4)



2669 drw 09

NOTES:

1. If bit 3 is set to 1,
 Empty flag asserted if Read = Rewrite
 Full flag asserted if Read + FIFO size = Write
2. If bit 3 is set to 0,
 Empty flag asserted if Read = Write
 Full flag asserted if Read + FIFO size = Write

Figure 7. BiFIFO Rewrite Operations

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to Ground	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

NOTE: 2669 tbl 18
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input HIGH Voltage	2.0	—	—	V
VIL ⁽¹⁾	Input LOW Voltage	—	—	0.8	V

NOTE: 2669 tbl 19
1. 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5V ± 10%, TA = 0°C to +70°C)

Symbol	Parameter	IDT72510L IDT72520L Commercial ta = 25, 35, 50 ns			Unit
		Min.	Typ.	Max.	
IIL ⁽¹⁾	Input Leakage Current (Any Input)	-1	—	1	µA
IOL ⁽²⁾	Output Leakage Current	-10	—	10	µA
VOH	Output Logic "1" Voltage IOUT = -1mA	2.4	—	—	V
VOL	Output Logic "0" Voltage IOUT = 4mA	—	—	0.4	V
ICC1 ⁽³⁾	Average Vcc Power Supply Current	—	150	220	mA
ICC2 ⁽³⁾	Average Standby Current ($\overline{RB} = \overline{WB} = \overline{DSA} = \overline{VIH}$)	—	16	30	mA

NOTES: 2669 tbl 20
1. Measurements with 0.4V ≤ VIN ≤ VCC, DSA = DSB ≥ VIH.
2. Measurements with 0.4V ≤ VOUT ≤ VCC, DSA = DSB ≥ VIH.
3. Measurements are made with outputs open. Tested at f = 20 MHz.

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 8

2669 tbl 21

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN ⁽²⁾	Input Capacitance	VIN = 0V	8	pF
COU ^(1,2)	Output Capacitance	VOUT = 0V	12	pF

NOTES: 2669 tbl 22
1. With output deselected.
2. Characterized values, not currently tested.



2669 drw 10

or equivalent circuit
Figure 8. Output Load

* Includes jig and scope capacitances

AC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5V±10%, TA = 0°C to +70°C)

Symbol	Parameter	Commercial						Unit	Timing Figure
		IDT72510L25		IDT72510L35		IDT72510L50			
		Min.	Max.	Min.	Max.	Min.	Max.		
RESET TIMING (Port A and Port B)									
tRSC	Reset cycle time	35	—	45	—	65	—	ns	9
tRS	Reset pulse width	25	—	35	—	50	—	ns	9
tRSS	Reset set-up time	25	—	35	—	50	—	ns	9
tRSR	Reset recovery time	10	—	10	—	15	—	ns	9
tRSF	Flag reset pulse width	—	35	—	45	—	65	ns	9
PORT A TIMING									
taA	Port A access time	—	25	—	35	—	50	ns	12, 14, 15
taLZ	Read or write pulse LOW to data bus at Low-Z	5	—	5	—	5	—	ns	12, 15, 16
taHZ	Read or write pulse HIGH to data bus at High-Z	—	15	—	20	—	30	ns	12, 14, 15, 16
taDV	Data valid from read pulse HIGH	5	—	5	—	5	—	ns	12, 14, 16
taRC	Read cycle time	35	—	45	—	65	—	ns	12
taRPW	Read pulse width	25	—	35	—	50	—	ns	12, 14, 15
taRR	Read recovery time	10	—	10	—	15	—	ns	12
taS	CSA, A0, A1, R/WA set-up time	5	—	5	—	5	—	ns	10, 12, 16
taH	CSA, A0, A1, R/WA hold time	5	—	5	—	5	—	ns	10, 12
taDS	Data set-up time	15	—	18	—	30	—	ns	11, 12, 14, 15
taDH ⁽¹⁾	Data hold time	0	—	0	—	5	—	ns	11, 12, 14, 15
tawC	Write cycle time	35	—	45	—	65	—	ns	12
tawPW	Write pulse width	25	—	35	—	50	—	ns	11, 12, 14
tawR	Write recovery time	10	—	10	—	15	—	ns	12
tawRCOM	Write recovery time after a command	25	—	35	—	50	—	ns	11

NOTE:
 1. The minimum data hold time is 5ns (10ns for the 80ns speed grade) when writing to the Command or Configuration registers.

2669 tbl 23

5

AC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5V±10%, TA = 0°C to +70°C)

Symbol	Parameter	Commercial						Unit	Timing Figure
		IDT72510L25		IDT72510L35		IDT72510L50			
		Min.	Max.	Min.	Max.	Min.	Max.		
PORT B PROCESSOR INTERFACE TIMING									
tbA1	Port B access time with no parity	—	25	—	35	—	50	ns	13, 14, 15
tbA2	Port B access time with parity	—	30	—	42	—	60	ns	13, 14, 15
tbLZ	Read or write pulse LOW to data bus at Low-Z	5	—	5	—	5	—	ns	13, 14, 15
tbHZ	Read or write pulse HIGH to data bus at High-Z	—	15	—	20	—	30	ns	13, 14, 15
tbDV	Data valid from read pulse HIGH	5	—	5	—	5	—	ns	13, 14, 15, 16
tbRC	Read cycle time	35	—	45	—	65	—	ns	13
tbRPW	Read pulse width	25	—	35	—	50	—	ns	13
tbRR	Read recovery time	10	—	10	—	15	—	ns	13
tbs	R/Wb set-up time	5	—	5	—	5	—	ns	13
tbH	R/Wb hold time	5	—	5	—	5	—	ns	13
tbDS1	Data set-up time with no parity	15	—	18	—	30	—	ns	13, 14, 15
tbDH1	Data hold time with no parity	0	—	0	—	5	—	ns	13, 14, 15
tbDS2	Data set-up time with parity	18	—	22	—	35	—	ns	13, 14, 15
tbDH2	Data hold time with parity	0	—	0	—	5	—	ns	13, 14, 15
tbWC	Write cycle time	35	—	45	—	65	—	ns	13
tbWPW	Write pulse width	25	—	35	—	50	—	ns	13, 15
tbWR	Write recovery time	10	—	10	—	15	—	ns	13
PORT B PERIPHERAL INTERFACE TIMING									
tbA1	Port B access time with no parity	—	25	—	40	—	55	ns	17
tbA2	Port B access time with parity	—	30	—	42	—	60	ns	17
tbCKC	Clock cycle time	15	—	20	—	25	—	ns	17
tbCKH	Clock pulse HIGH time	6	—	6	—	10	—	ns	17
tbCKL	Clock pulse LOW time	6	—	6	—	10	—	ns	17
tbREQS	Request set-up time	5	—	5	—	10	—	ns	17
tbREQH	Request hold time	5	—	5	—	5	—	ns	17
tbACKL	Delay from a rising clock edge to ACK switching	—	15	—	18	—	25	ns	17

AC ELECTRICAL CHARACTERISTICS

(Commercial: V_{CC} = 5V±10%, T_A = 0°C to +70°C)


Symbol	Parameter	Commercial						Unit	Timing Figure
		IDT72510L25		IDT72510L35		IDT72510L50			
		Min.	Max.	Min.	Max.	Min.	Max.		
PORT B RETRANSMIT and PARITY TIMING									
t _{DSSBH}	REF, REW, LDRER, LDREW set-up and recovery time	10	—	10	—	15	—	ns	9, 18
t _{BPER}	Parity error time	20	—	25	—	30	—	ns	19
BYPASS TIMING									
t _{BYA}	Bypass access time	—	15	—	20	—	30	ns	16
t _{BYD}	Bypass delay	—	10	—	15	—	20	ns	16
t _{BYDV}	Bypass data valid time from DSA	15	—	15	—	15	—	ns	16
t _{BYDV} ⁽³⁾	Bypass data valid time from DSb	3	—	3	—	3	—	ns	16
FLAG TIMING									
t _{REF}	Read clock edge to Empty Flag asserted	—	25	—	35	—	45	ns	14, 15, 20, 22
t _{WEF}	Write clock edge to Empty Flag not asserted	—	25	—	35	—	45	ns	14, 15, 20, 22
t _{RFF}	Read clock edge to Full Flag not asserted	—	25	—	35	—	45	ns	14, 15, 21, 23
t _{WFF}	Write clock edge to Full Flag asserted	—	25	—	35	—	45	ns	14, 15, 21, 23
t _{RAEF}	Read clock edge to Almost-Empty Flag asserted	—	40	—	50	—	60	ns	20, 22
t _{WAEF}	Write clock edge to Almost-Empty Flag not asserted	—	40	—	50	—	60	ns	20, 22
t _{RAFF}	Read clock edge to Almost-Full Flag not asserted	—	40	—	50	—	60	ns	21, 23
t _{WAFF}	Write clock edge to Almost-Full Flag asserted	—	40	—	50	—	60	ns	21, 23

NOTES:

2669 tbl 25

1. Read and Write are internal signals derived from $\overline{D}SA$, $R\overline{W}A$, $\overline{D}Sb$, $R\overline{W}b$, $\overline{R}b$, and $\overline{W}b$.
2. Although the flags, Empty, Almost-Empty, Almost-Full, and Full Flags are internal flags, the timing given is for those assigned to external pins.
3. Values guaranteed by design, not currently tested.

5



2669 drw 11

Figure 9. Hardware Reset Timing for IDT72510/520




Figure 10. Basic Port A Control Signal Timing (Applies to All Port A Timing)






Figure 11. Port A Command Timing (Write)

5

WRITE




READ



2669 drw 14

Figure 12. Read and Write Timing for Port A


WRITE



NOTES:

1. tb_{DS1} and tb_{DH1} are with parity checking or if parity is ignored, tb_{DS2} and tb_{DH2} are with parity generation.
2. $\overline{RB} = 1$

READ



NOTES:


1. tb_{A1} is with parity checking or if parity is ignored, tb_{A2} is with parity generation.
2. $\overline{RB} = 1$

Figure 13. Port B Read and Write Timing. Processor Interface Mode Only

5

2669 drw 15


A→B FIFO WRITE FLOW-THROUGH



NOTES:

1. Assume the flag pin is programmed active LOW.
2. t_{bA1} is with parity checking or if parity is ignored, t_{bA2} is with parity generation.
3. $R/\bar{W}A = 0$

B→A FIFO READ FLOW-THROUGH




2669 drw 16

NOTES:

1. Assume the flag pin is programmed active LOW.
2. t_{bDS1} & t_{bDH1} are with parity checking or if parity is ignored, t_{bDS2} & t_{bDH2} is with parity generation.
3. $R/\bar{W}A = 1$

Figure 14. Port A Read and Write Flow-Through Timing. Processor Interface Mode Only


B→A FIFO WRITE FLOW-THROUGH



NOTES:

1. Assume the flag pin is programmed active LOW.
2. t_{bDS1} & t_{bDH1} are with parity checking or if parity is ignored, t_{bDS2} & t_{bDH2} are with parity generation.
3. $R/\overline{W_A} = 1$

A→B FIFO READ FLOW-THROUGH




NOTES:

1. Assume the flag pin is programmed active LOW.
2. t_{bA1} is with parity checking or if parity is ignored, t_{bA2} is with parity generation.
3. $R/\overline{W_A} = 0$

2669 drw 17

Figure 15. Port B Read and Write Flow-Through Timing


B→A READ BYPASS



NOTES:

1. Once the bypass starts, any data changes on Port B bus (Byte 0 →Byte 1) will be passed to Port A bus.
2. $\overline{WB} = 1$.

A→B WRITE BYPASS




NOTES:

1. Once the bypass starts, any data changes on Port A bus (Byte 0 →Byte 1) will be passed to Port B bus.
2. $\overline{RB} = 1$.

2669 drw 18

Figure 16. Bypass Path Timing. BiFIFO Must be in Peripheral Interface Mode


SINGLE WORD DMA TRANSFER



5

NOTES:
 1. t_{ba1} , t_{bdS1} and t_{bdh1} are with parity checking or if parity is ignored, t_{ba2} & t_{bdS2} and t_{bdh2} are with parity.

BLOCK DMA TRANSFER



2669 drw 19

Figure 17. Port B Read and Write DMA Timing. Peripheral Interface Mode Only






Figure 18. Port B Reread and Rewrite Timing for Intelligent Retransmit

2669 drw 20

Set Parity Error: FLGA is assigned as the parity error pin



Clear Parity Error: Command written into Port A clears parity error on FLGA pin




NOTE:

1. FLGA is the only pin that can be assigned as a parity error output.

2669 drw 21

Figure 19. Port B Parity Error Timing




2669 drw 22

NOTES:

1. B→A FIFO is initially empty.
2. Assume the flag pins are programmed active LOW.
3. For stand-alone mode only; in a 36- to 9-bit configuration, Port B reads must be doubled.
4. $R/\overline{WA} = 1$

Figure 20. Empty and Almost-Empty Flag Timing for B→A FIFO. ($n =$ Programmed Offset)




2669 drw 23

NOTES:

1. B→A FIFO initially contains $D-(M+1)$ data words. $D = 512$ for IDT 72510; $D = 1024$ for IDT72520.
2. Assume the flag pins are programmed active LOW.
3. For stand-alone mode only; in a 36- to 9-bit configuration, Port B reads must be doubled.
4. $R/\overline{WA} = 1$

Figure 21. Full and Almost-Full Flag Timing for B→A FIFO. ($m =$ Programmed Offset)

5




2669 drw 24

NOTES:

1. A to B FIFO is initially empty.
2. Assume the flag pins are programmed active LOW.
3. For stand-alone mode only; in a 36- to 9-bit configuration, Port B reads must be doubled.
4. $R/\overline{WA} = 1$

Figure 22. Empty and Almost-Empty Flag Timing for A to B FIFO. (n = Programmed Offset)




2669 drw 25

NOTES:

1. A to B FIFO initially contains D-(M+1) data words. D = 512 for IDT 72510; D = 1024 for IDT72520.
2. Assume the flag pins are programmed active LOW.
3. For stand-alone mode only; in a 36- to 9-bit configuration, Port B reads must be doubled.
4. $R/\overline{WA} = 0$

Figure 23. Full and Almost-Full Flag Timing for A to B FIFO. (m = Programmed Offset)

ORDERING INFORMATION



2669 drw 26



FEATURES:

- Two side-by-side FIFO memory arrays for bidirectional data transfers
- 512 x 18-Bit - 512 x 18-Bit (IDT72511)
- 1024 x 18-Bit - 1024 x 18-Bit (IDT72521)
- 18-bit data buses on Port A side and Port B side
- Can be configured for 18-to-18-bit or 36-to-36-bit communication
- Fast 35ns access time
- Fully programmable standard microprocessor interface
- Built-in bypass path for direct data transfer between two ports
- Two fixed flags, Empty and Full, for both the A-to-B and the B-to-A FIFO
- Two programmable flags, Almost-Empty and Almost-Full for each FIFO
- Programmable flag offset can be set to any depth in the FIFO
- Any of the eight flags can be assigned to four external flag pins
- Flexible reread/rewrite capabilities
- Six general-purpose programmable I/O pins
- Standard DMA control pins for data exchange with peripherals
- 68-pin PGA and PLCC packages

DESCRIPTION:

The IDT72511 and IDT72521 are highly integrated first-in, first-out memories that enhance processor-to-processor and processor-to-peripheral communications. IDT BiFIFOs integrate two side-by-side memory arrays for data transfers in two directions.


The BiFIFOs have two ports, A and B, that both have standard microprocessor interfaces. All BiFIFO operations are controlled from the 18-bit wide Port A. Port B is also 18 bits wide and can be connected to another processor or a peripheral controller. The BiFIFOs have a 9-bit bypass path that allows the device connected to Port A to pass messages directly to the Port B device.

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.

The IDT BiFIFO has programmable flags. Each FIFO memory array has four internal flags, Empty, Almost-Empty, Almost-Full and Full, for a total of eight internal flags. The Almost-Empty and Almost-Full flag offsets can be set to any depth through the Configuration Registers. These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through one Configuration Register.


Port B has programmable I/O, reread/rewrite and DMA functions. Six programmable I/O pins are manipulated through

SIMPLIFIED BLOCK DIAGRAM




two Configuration Registers. The Reread and Rewrite controls will read or write Port B data blocks multiple times. The BiFIFO has three pins, REQ, ACK and CLK, to control DMA transfers from Port B devices.

PIN CONFIGURATIONS



2668 drw 02




2668 drw 03

PIN DESCRIPTION

Symbol	Name	I/O	Description
DA0-DA17	Data A	I/O	Data inputs and outputs for the 18-bit Port A bus.
\overline{CSA}	Chip Select A	I	Port A is accessed when Chip Select A is LOW.
\overline{DSA}	Data Strobe A	I	Data is written into Port A on the rising edge of Data Strobe when Chip Select is LOW. Data is read out of Port A on the falling edge of Data Strobe when Chip Select is LOW.
R/ \overline{WA}	Read/Write A	I	This pin controls the read or write direction of Port A. When \overline{CSA} is LOW and R/ \overline{WA} is HIGH, data is read from Port A on the falling edge of \overline{DSA} . When \overline{CSA} is LOW and R/ \overline{WA} is LOW, data is written into Port A on the rising edge of \overline{DSA} .
A0, A1	Addresses	I	When Chip Select A is asserted, A0, A1, and Read/Write A are used to select one of six internal resources.
DB0-DB17	Data B	I/O	Data inputs and outputs for the 18-bit Port B bus.
\overline{RB} (\overline{DSB})	Read B	I or O	If Port B is programmed to processor mode, this pin functions as an input. If Port B is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface (\overline{RB}) or as part of a Motorola-style interface (\overline{DSB}). As an Intel-style interface, data is read from Port B on a falling edge of \overline{RB} . As a Motorola-style interface, data is read on the falling edge of \overline{DSB} or written on the rising edge of \overline{DSB} through Port B. The default is Intel-style processor mode. (\overline{RB} as an input).
\overline{WB} (R/ \overline{WB})	Write B	I or O	If Port B is programmed to processor mode, this pin functions as an input. If Port B is programmed to peripheral mode this pin functions as an output. This pin can function as part of an Intel-style interface (\overline{WB}) or as part of a Motorola-style interface (R/ \overline{WB}). As an Intel-style interface, data is written to Port B on a rising edge of \overline{WB} . As a Motorola-style interface, data is read (R/ \overline{WB} = HIGH) or written (R/ \overline{WB} = LOW) to Port B in conjunction with a Data Strobe B falling or rising edge. The default is Intel-style processor mode (\overline{WB} as an input.)
\overline{RER}	Reread	I	Loads A→B FIFO Read Pointer with the value of the Reread Pointer when LOW.
\overline{REW}	Rewrite	I	Loads B→A FIFO Write Pointer with the value of the Rewrite Pointer when LOW.
LDREER	Load Reread	I	Loads the Reread Pointer with the value of the A→B FIFO Read Pointer when HIGH.
LDREW	Load Rewrite	I	Loads the Rewrite Pointer with the value of the B→A FIFO Write Pointer when HIGH.
REQ	Request	I	When Port B is programmed in peripheral mode, asserting this pin begins a data transfer. Request can be programmed either active HIGH or active LOW.
ACK	Acknowledge	O	When Port B is programmed in peripheral mode, Acknowledge is asserted in response to a Request signal. This confirms that a data transfer may begin. Acknowledge can be programmed either active HIGH or active LOW.
CLK	Clock	I	This pin is used to generate timing for ACK, \overline{RB} , \overline{WB} , \overline{DSB} and R/ \overline{WB} when Port B is in the peripheral mode.
FLGA-FLGD	Flags	O	These four outputs pins can be assigned any one of the eight internal flags in the BiFIFO. Each of the two internal FIFOs (A→B and B→A) has four internal flags: Empty, Almost-Empty, Almost-Full and Full.
PIO0-PIO5	Program- mable Inputs/ Outputs	I/O	Six general purpose I/O pins. The input or output direction of each pin can be set independently.
\overline{RS}	Reset	I	A LOW on this pin will perform a reset of all BiFIFO functions.
Vcc	Power		There are two +5V power pins.
GND	Ground		There are five Ground pins at 0V.

DETAILED BLOCK DIAGRAM



NOTES:

- (*) Can be programmed either active high or active low in internal configuration registers.
- (†) Can be programmed through an internal configuration register to be either an input or an output.

2668 drw 04

5

FUNCTIONAL DESCRIPTION

IDT's BiFIFO family is versatile for both multiprocessor and peripheral applications. Data can be sent through both FIFO memories concurrently, thus freeing both processors from laborious direct memory access (DMA) protocols and frequent interrupts.

Two full 18-bit wide FIFOs are integrated into the IDT BiFIFO, making simultaneous data exchange possible. Each FIFO is monitored by separate internal read and write pointers, so communication is not only bidirectional, it is also totally independent in each direction. The processor connected to Port A of the BiFIFO can send or receive messages directly to the Port B device using the BiFIFO's 9-bit bypass path.

The BiFIFO can be used in different bus configurations: 18 bits to 18 bits and 36 bits to 36 bits. One BiFIFO can be used for the 18- to 18-bit configuration, and two BiFIFOs are required for 36- to 36-bit configuration. This configuration can be extended to wider bus widths (54- to 54-bits, 72- to 72-bits, ...) by adding more BiFIFOs to the configuration.

The microprocessor or microcontroller connected to Port A controls all operations of the BiFIFO. Thus, all Port A interface pins are inputs driven by the controlling processor. Port B can be programmed to interface either with a second processor or a peripheral device. When Port B is programmed in processor interface mode, the Port B interface pins are inputs driven by the second processor. If a peripheral device

is connected to the BiFIFO, Port B is programmed to peripheral interface mode and the interface pins are outputs.

18- to 18-bit Configurations

A single BiFIFO can be configured to connect an 18-bit processor to another 18-bit processor or an 18-bit peripheral. The upper BiFIFO shown in each of the Figures 1 and 2 can be used in 18- to 18-bit configurations for processor and peripheral interface modes respectively.

36- to 36-bit Configurations

In a 36- to 36-bit configuration, two BiFIFOs operate in parallel. Both BiFIFOs are programmed simultaneously, 18 data bits to each device. Figures 1 and 2 show multiple BiFIFOs configured for processor and peripheral interface modes respectively.

Processor Interface Mode

When a microprocessor or microcontroller is connected to Port B, all BiFIFOs in the configuration must be programmed to processor interface mode. In this mode, all Port B interface controls are inputs. Both REQ and CLK pins should be pulled LOW to ensure that the setup and hold time requirements for these pins are met during reset. Figure 1 shows the BiFIFO in processor interface mode.




Figure 1. 36-Bit Processor to 36-Bit Processor Configuration

NOTE:

- 36- to 36-bit processor interface configuration. Upper BiFIFO only is used in 18- to 18-bit configuration. Note that *Cntl A* refers to \overline{CSA} , A_1 , A_0 , R/\overline{WA} , and \overline{DSA} ; *Cntl B* refers to R/\overline{WB} and \overline{DSB} or \overline{BB} and \overline{WB} .

Peripheral Interface Mode

If Port B is connected to a peripheral controller, all BiFIFOs in the configuration must be programmed in peripheral interface mode. In this mode, all the Port B interface pins are all outputs. To assure fixed high states for \overline{Rb} and \overline{Wb} before they are programmed into an output, these two pins should be pulled up to V_{cc} with 10K resistors. Of course, only one set of Port B interface pins should be used to control a single peripheral device, while the other interface pins are all ignored. Figure 2 shows a BiFIFO configuration connected to a peripheral.

Port A Interface

The BiFIFO is straightforward to use in microprocessor-based systems because each BiFIFO port has a standard microprocessor control set. Port A has access to six resources: the A→B FIFO, the B→A FIFO, the 9-bit direct data bus (bypass path), the configuration registers, status and command registers. The Port A Address and Read/Write pins determine the resource being accessed as shown in Table 1. Data Strobe is used to move data in and out of the BiFIFO.

When either of the internal FIFOs are accessed, 18 bits of data are transferred across Port A. Since the bypass path is only 9 bits wide, the least significant byte (DA0-DA7, DA16) is used on Port A. All of the registers are 16 bits wide which means only the data bits (DA0-DA15) are passed by Port A.

Bypass Path

The bypass path acts as a bidirectional bus transceiver directly between Port A and Port B. The direct connection requires that the Port A interface pins are inputs and the Port B interface pins are outputs. The bypass path is 9 bits wide in an 18- to 18-bit configuration or 18 bits wide in a 36- to 36-bit configuration.

During bypass operations, the BiFIFOs must be programmed into peripheral interface mode. Bit 10 of Configuration Register 5 (see Table 10) is set to **1** for peripheral interface mode.

Command Register

Ten registers are accessible through Port A, a Command Register, a Status Register, and eight Configuration Registers.




Figure 2. 36-Bit Processor to 36-Bit Peripheral Configuration

NOTE:

- 36- to 36-bit peripheral interface configuration. Upper BiFIFO only is used in 18- to 18-bit configuration. Note that *Cntl A* refers to \overline{CSA} , A1, A0, R/WA, and \overline{DSA} ; *Cntl B* refers to R/WB and \overline{DSB} or \overline{RB} and \overline{WB} .

The Command Register is written by setting $\overline{CSA} = 0$, $A_1 = 1$, $A_0 = 1$. Commands written into the BiFIFO have a 4-bit opcode (bit 8 – bit 11) and a 3-bit operand (bit 0 – bit 2) as shown in Figure 3. The commands can be used to reset the BiFIFO, to select the Configuration Register, to perform intelligent reread/rewrite, to set the Port B DMA direction, to set the Status Register format, and to modify the Port B Read and Write Pointers. The command opcodes are shown in Table 2.

The reset command initializes different portions of the BiFIFO depending on the command operand. Table 3 shows the reset command operands.

The configuration Register address is set directly by the

command operands shown in Table 4.

Intelligent reread/rewrite is performed by interchanging the Port B Read Pointer with the Reread Pointer or by interchanging the Port B Write Pointer with the Rewrite Pointer. No command operands are required to perform a reread/rewrite operation.

When Port B of the BiFIFO is in peripheral mode, the DMA direction is controlled by the Command Register. Table 5 shows the Port B read/write DMA direction operands.

Two commands are provided to increment the Port B Read and Write Pointers. No operands are required for these commands.

COMMAND FORMAT




Figure 3. Format for Commands Written Into Port A

2668 tbi 02

Reset

The IDT72511 and IDT72521 have a hardware reset pin (\overline{RS}) that resets all BiFIFO functions. A hardware reset requires the following four conditions: \overline{RB} and \overline{WB} must be HIGH, \overline{RER} and \overline{REW} must be HIGH, LDREER and LDREW must be LOW, and \overline{DSA} must be HIGH (Figure 9). After a hardware reset, the BiFIFO is in the following state: Configuration Registers 0-3 are **0000H**, Configuration Register 4 is set to **6420H**, and Configuration Registers 5, 6 and 7 are **0000H**. Additionally, all the pointers including the Reread and Rewrite Pointers are set to **0**, the DMA direction is set to B→A write, and the internal DMA request circuitry is cleared (set to its initial state).

A software reset command can reset A→B pointers and the B→A pointers to **0** independently or together. The internal

request DMA circuitry can also be reset independently. A software Reset All command resets all the pointers, the DMA request circuitry, and sets all the Configuration Registers to their default condition. Note that a hardware reset is **NOT** the same as a software Reset All command. Table 6 shows the BiFIFO state after the different hardware and software resets

Status Register

The Status Register reports the state of the programmable flags and the DMA read/write direction. The Status Register is read by setting $\overline{CSA} = 0$, $A1 = 1$, $A0 = 1$ (see Table 1). See Table 7 for the Status Register format.

Configuration Registers

The eight Configuration Register formats are shown in

PORT A RESOURCE SELECTION

\overline{CSA}	A1	A0	Read	Write
0	0	0	B→A FIFO	A→B FIFO
0	0	1	9-bit Bypass Path	9-bit Bypass Path
0	1	0	Configuration Registers	Configuration Registers
0	1	1	Status Register	Command Register
1	X	X	Disabled	Disabled

2668 tbl 03

Table 1. Accessing Port A Resources Using \overline{CSA} , A0 and A1

COMMAND OPERATIONS

Command Opcode	Function
0000	Reset BiFIFO (see Table 3)
0001	Select Configuration Register (see Table 4)
0010	Load Reread Pointer with Read Pointer Value
0011	Load Rewrite Pointer with Write Pointer Value
0100	Load Read Pointer with Reread Pointer Value
0101	Load Write Pointer with Rewrite Pointer Value
0110	Set DMA Transfer Direction (see Table 5)
0111	Reserved
1000	Increment A→B FIFO Read Pointer (Port B)
1001	Increment B→A FIFO Write Pointer (Port B)
1010	Reserved
1011	Reserved

2668 tbl 05

Table 2. Functions Performed by Port A Commands

RESET COMMAND FUNCTIONS

Reset Operands	Function
000	No Operation
001	Reset B→A FIFO (Read, Write, and Rewrite Pointers = 0)
010	Reset A→B FIFO (Read, Write, and Reread Pointers = 0)
011	Reset B→A and A→B FIFO
100	Reset Internal DMA Request Circuitry
101	No Operation
110	No Operation
111	Reset All

2668 tbl 04

Table 3. Reset Command Functions

SELECT CONFIGURATION REGISTER/COMMAND FUNCTIONS

Operands	Function
000	Select Configuration Register 0
001	Select Configuration Register 1
010	Select Configuration Register 2
011	Select Configuration Register 3
100	Select Configuration Register 4
101	Select Configuration Register 5
110	Select Configuration Register 6
111	Select Configuration Register 7

2668 tbl 06

Table 4. Select Configuration Register Functions.

DMA DIRECTION COMMAND FUNCTIONS

Operands	Function
XX0	Write B→A FIFO
XX1	Read A→B FIFO

2668 tbl 07

Table 5. Set DMA Direction Command Functions. Command Only Operates in Peripheral Interface Mode



STATE AFTER RESET

	Hardware Reset (RS asserted)	Software Reset				
		B→A(001)	A→B(010)	B→A and A→B(011)	Internal Request (100)	All(111)
Configuration Registers 0-3	0000H	—	—	—	—	0000H
Configuration Register 4	6420H	—	—	—	—	6420H
Configuration Register 5	0000H	—	—	—	—	0000H
Configuration Register 6-7	0000H	—	—	—	—	0000H
Status Register format	0	—	—	—	—	—
B→A Read, Write, Rewrite Pointers	0	0	—	0	—	0
A→B Read, Write, Reread Pointers	0	—	0	0	—	0
DMA direction	B→A write	—	—	—	—	—
DMA internal request	clear	—	—	—	clear	clear

2668 tbl 08

Table 6. The BIFIFO State After a Reset Command

Table 8. Configuration Registers 0-3 contain the programmable flag offsets for the Almost-Empty and Almost-Full flags. These offsets are set to 0 when a hardware reset or a software Reset All is applied. Note that Table 8 shows that Configuration Registers 0-3 are 10 bits wide to accommodate the 1024 locations in each FIFO memory of the IDT7252/520. Only 9 least significant bits are used for the 512 locations of the IDT7251/510; the most significant bit, bit 9, must be set to 0.

Configuration Register 4 is used to assign the internal flags to the external flag pins (FLGA-FLGD). Each external flag pin is assigned an internal flag based on the four bit codes shown in Table 9. The default condition for Configuration Register 4 is 6420H as shown in Table 6. The default flag assignments are: FLGD is assigned B→A Full, FLGC is assigned B→A Empty, FLGB is assigned A→B Full, FLGA is assigned A→B Empty.

Configuration Register 5 is a general control register. The format of Configuration Register 5 is shown in Table 10.

Bit 0 sets the Intel-style interface (\overline{Rb} , \overline{Wb}) or Motorola-style interface (\overline{DSb} , R/Wb) for Port B. Bits 2 and 3 redefine Full and Empty Flags for reread/rewrite data protection.

Bits 4-9 control the DMA interface and are only applicable in peripheral interface mode. In processor interface mode, these bits are don't care states. Bits 4 and 5 set the polarity of the DMA control pins REQ and ACK respectively. An internal clock controls all DMA operations. This internal clock is derived from the external clock (CLK). Bit 9 determines the internal clock frequency: the internal clock = CLK or the internal clock = CLK divided by 2. Bit 8 sets whether \overline{Rb} , \overline{Wb} , and \overline{DSb} are asserted for either one or two internal clocks. Bits 6 and 7 set the number of internal clocks between REQ assertion and ACK assertion. The timing can be from 2 to 5 cycles as shown in Figure 17.

Bit 10 controls Port B processor or peripheral interface mode. In processor mode, the Port B control pins (\overline{Rb} , \overline{Wb} , \overline{DSb} , R/Wb) are inputs and the DMA controls are ignored. In peripheral mode, the Port B control pins are outputs and the DMA controls are active.

Six PIO pins can be programmed as an input or output by the corresponding mask bits in Configuration Register 7. The format of Configuration Register 7 is shown in Figure 5. Each bit of the register set the I/O direction independently. A logic 1 indicates that the corresponding PIO pin is an output, while a logic 0 indicates that the PIO pin is an input. This I/O mask register can be read or written.

A programmed output PIO_i pin (i = 0, 1, . . . 5) displays the data latched in Bit i of Configuration Register 6. A programmed input PIO_i pin allows Port A bus to sample the data on DA_i by reading Configuration Register 6.

STATUS REGISTER FORMAT

Bit	Signal
0	Reserved
1	Reserved
2	Reserved
3	DMA Direction
4	A→B Empty Flag
5	A→B Almost-Empty Flag
6	B→A Full Flag
7	B→A Almost-Full Flag
8	Reserved
9	Reserved
10	Reserved
11	Reserved
12	A→B Full Flag
13	A→B Almost-Full Flag
14	B→A Empty Flag
15	B→A Almost-Empty Flag

2668 tbl 09

Table 7. The Status Register Format

CONFIGURATION REGISTER FORMATS

Config. Reg. 0	15	10	9	0					
	X	X	X	X	X	A→B FIFO Almost Empty Flag Offset			
Config. Reg. 1	15	10	9	0					
	X	X	X	X	X	A→B FIFO Almost Full Flag Offset			
Config. Reg. 2	15	10	9	0					
	X	X	X	X	X	B→A FIFO Almost Empty Flag Offset			
Config. Reg. 3	15	10	9	0					
	X	X	X	X	X	B→A FIFO Almost Full Flag Offset			
Config. Reg. 4	15	12	11	8	7	4	3	0	
	Flag D Pin Assignment			Flag C Pin Assignment		Flag B Pin Assignment		Flag A Pin Assignment	
Config. Reg. 5	15	0	General Control						
Config. Reg. 6	15	0	I/O Data						
Config. Reg. 7	15	0	I/O Direction Control						

NOTE: 1. Bit 9 of Configuration Registers 0-3 must be set to 0 on the IDT72511. 2668 tbl 10

Table 8. The BiFIFO Configuration Register Formats

Programmable Flags

The IDT BiFIFO has eight internal flags. Associated with each FIFO memory array are four internal flags, Empty, Almost-Empty, Almost-Full and Full, for the total of eight internal flags. The Almost-Empty and Almost-Full offsets can be set to any depth through the Configuration Registers 0-3 (see Table 8). The flags are asserted at the depths shown in Table 11. After a hardware reset or a software Reset All, the almost flag offsets are set to 0. Even though the offsets are equivalent, the Empty and Almost-Empty flags have different timing which means that the flags are not coincident. Similarly, the Full and Almost-Full flags are not coincident after reset because of timing.

These eight internal flags can be assigned to any of four external flag pins (FLGA-FLGD) through Configuration Register 4 (see Table 9). For the specific flag timings, see Figures 20-23.

The current state of all eight flags is available in the Status Register.

EXTERNAL FLAG ASSIGNMENT CODES

Assignment Code	Internal Flag Assigned to Flag Pin
0000	A→B Empty
0001	A→B Almost-Empty
0010	A→B Full
0011	A→B Almost-Full
0100	B→A Empty
0101	B→A Almost-Empty
0110	B→A Full
0111	B→A Almost-Full
1000	A→B Empty
1001	A→B Almost-Empty
1010	A→B Full
1011	A→B Almost-Full
1100	B→A Empty
1101	B→A Almost-Empty
1110	B→A Full
1111	B→A Almost-Full

2668 tbl 11

Table 9. Configuration Register 4 Internal Flag Assignments to External Flag Pins



CONFIGURATION REGISTER 5 FORMAT

Bit	Function		
0	Select Port B Interface $\overline{R}B$ and $\overline{W}B$ or $\overline{D}Sb$ and $R/\overline{W}b$	0	Pins are $\overline{R}B$ and $\overline{W}B$ (Intel-style interface)
		1	Pins are $\overline{D}Sb$ and $R/\overline{W}b$ (Motorola-style interface)
1	Unused		
2	Full Flag Definition	0	Write pointer meets read pointer
		1	Write pointer meets reread pointer
3	Empty Flag Definition	0	Read pointer meets write pointer
		1	Read pointer meets rewrite pointer
4	REQ Pin Polarity	0	REQ pin active HIGH
		1	REQ pin active LOW
5	ACK Pin Polarity	0	ACK pin active LOW
		1	ACK pin active HIGH
7-6	REQ / ACK Timing	00	2 internal clocks between REQ assertion and ACK assertion
		01	3 internal clocks between REQ assertion and ACK assertion
		10	4 internal clocks between REQ assertion and ACK assertion
		11	5 internal clocks between REQ assertion and ACK assertion
8	Port B Read & Write Timing Control for Peripheral Mode	0	$\overline{R}B$, $\overline{W}B$, and $\overline{D}Sb$ are asserted for 1 internal clock
		1	$\overline{R}B$, $\overline{W}B$, and $\overline{D}Sb$ are asserted for 2 internal clocks
9	Internal Clock Frequency Control	0	Internal clock = CLK
		1	Internal clock = CLK divided by 2
10	Port B Interface Mode Control	0	Processor interface mode (Port B controls are inputs)
		1	Peripheral interface mode (Port B controls are outputs)
11	Unused		
12	Unused		
13	Unused		
14	Unused		
15	Unused		

2668 tbi 12

Table 10. BiFIFO Configuration Register 5 Format

CONFIGURATION REGISTER 6 FORMAT

15	6	5	4	3	2	1	0
Unused		PIO5	PIO4	PIO3	PIO2	PIO1	PIO0

2668 tbi 13

Figure 4. BiFIFO Configuration Register 6 Format for Programmable I/O Data

CONFIGURATION REGISTER 7 FORMAT

15	6	5	4	3	2	1	0
Unused		MIO5	MIO4	MIO3	MIO2	MIO1	MIO0

2668 tbi 14

Figure 5. BiFIFO Configuration Register 7 Format for Programmable I/O Direction Mask

Port B Interface

Port B has reread/rewrite and DMA functions. Port B can be configured to interface to either Intel-style (\overline{Rb} , \overline{Wb}) or Motorola-style (\overline{DSb} , R/\overline{Wb}) devices in Configuration Register 5 (see Table 10). Port B can also be configured to talk to a processor or a peripheral device through Configuration Register 5. In processor interface mode, the Port B interface controls are inputs. In peripheral interface mode, the Port B interface controls are outputs. After a hardware reset or a software Reset All command, Port B defaults to an Intel-style processor interface; the controls are inputs.

DMA Control Interface

The BiFIFO has DMA control to simplify data transfers with peripherals. For the BiFIFO DMA controls (REQ, ACK and CLK) to operate, the BiFIFO must be in peripheral interface mode (Configuration Register 5, Table 10).

DMA timing is controlled by the external clock input, CLK. An internal clock is derived from this CLK signal to generate the \overline{Rb} , \overline{Wb} , \overline{DSb} and R/\overline{Wb} output signals. The internal clock also determines the timing between REQ assertion and ACK assertion. Bit 9 of Configuration Register 5 determines whether the internal clock is the same as CLK or whether the internal clock is CLK divided by 2.

Bit 8 of Configuration Register 5 set whether \overline{Rb} , \overline{Wb} and \overline{DSb} are asserted for 1 or 2 internal clocks. Bits 6 and 7 of Configuration Register 5 set the number of clocks between REQ assertion and ACK assertion can be 2, 3, 4 or 5.

Bits 4 and 5 of Configuration Register 5 set the polarity of the REQ and ACK pins respectively.

A DMA transfer command sets the Port B read/write direction (see Table 5). The timing diagram for DMA transfers is shown in Figure 17. The basic DMA transfer starts with REQ assertion. After 2 to 5 internal clocks, ACK is asserted by the BiFIFO. ACK will not be asserted if a read is attempted on an empty A→B FIFO or if a write is attempted on a full B→A FIFO. If the BiFIFO is in Motorola-style interface mode, R/\overline{Wb} is set

at the same time that ACK is asserted. One internal clock later, \overline{DSb} is asserted. If the BiFIFO is in Intel-style interface mode, either \overline{Rb} or \overline{Wb} is asserted one internal clock after ACK assertion. These read/write controls stay asserted for 1 or 2 internal clocks, then ACK, \overline{DSb} , \overline{Rb} and \overline{Wb} are made inactive. This completes the transfer of one 9-bit word.

On the next rising edge of CLK, REQ is sampled. If REQ is still asserted, another DMA transfer starts with the assertion of ACK. Data transfers will continue as long as REQ is asserted.

Intelligent Reread/Rewrite

Intelligent reread/rewrite is a method the BiFIFO uses to help assure data integrity. Port B of the BiFIFO has two extra pointers, the Reread Pointer and the Rewrite Pointer. The Reread Pointer is associated with the A→B FIFO Read Pointer, while the Rewrite Pointer is associated with the B→A FIFO Write Pointer. The Reread Pointer holds the start address of a data block in the A→B FIFO RAM, and the Read Pointer is the current address of the same FIFO RAM array. By loading the Read Pointer with the value held in the Reread Pointer (RER asserted), reads will start over at the beginning of the data block. In order to mark the beginning of a data block, the Reread Pointer should be loaded with the Read Pointer value (LDRER asserted) before the first read is performed on this data block. Figure 6 shows a Reread operation.

Similarly, the Rewrite Pointer holds the start address of a data block in the B→A FIFO RAM, while the Write Pointer is the current address within the RAM array. The operation of the REW and LDREW is identical to the RER and LDRER discussed above. Figure 7 shows a Rewrite operation.

For the reread data protection, Bit 2 of Configuration Register 5 can be set to 1 to prevent the data block from being overwritten. In this way, the assertion of A→B full flag will occur when the write pointer meets the reread pointer instead of the read pointer as in the normal definition. For the rewrite data protection, Bit 3 of Configuration Register 5 can be set to 1 to

5

INTERNAL FLAG TRUTH TABLE

Number of Words in FIFO		Empty Flag	Almost-Empty Flag	Almost-Full Flag	Full Flag
From	To				
0	0	Asserted	Asserted	Not Asserted	Not Asserted
1	n	Not Asserted	Asserted	Not Asserted	Not Asserted
n + 1	D - (m + 1)	Not Asserted	Not Asserted	Not Asserted	Not Asserted
D - m	D - 1	Not Asserted	Not Asserted	Asserted	Not Asserted
D	D	Not Asserted	Not Asserted	Asserted	Asserted

NOTE: 2668 tbl 15
 1. BiFIFO flags must be assigned to external flag pins to be observed. D = FIFO depth (IDT72511 = 512, IDT72521 = 1024), n = Almost-Empty flag offset, m = Almost-Full flag offset.

Table 11. Internal Flag Truth Table

prevent the data block from being read. In this case the assertion of B->A empty flag will occur when the read pointer meets the rewrite pointer instead of the write pointer.


In conclusion, Bit 2 and 3 of Configuration Register 5 are used to redefine Full & Empty flags for data block partition. Although it can serve the purpose of data protection, the setting of these 2 bits is independent of the functions caused by RER/REW, or LDRE/LDREW assertions.

Programmable Input/Output

The BiFIFO has six programmable I/O pins (PIO₀ - PIO₅) which are controlled by Port A through Configuration Registers 6 and 7. Data from the programmable I/O pins is mapped directly to the six least significant bits of Configuration Register 6. Figure 4 shows the format of Configuration Register 6. This data is read or written by Port A on the data pins (DA₀- DA₅). A programmed output PIO_i pin ($i = 0, 1, \dots, 5$) displays the data latched in Bit i of Configuration Register 6. A programmed input PIO_i pin allows Port A bus to sample its data on DA_i by reading Configuration Register 6. The read and write timing for the programmable I/O pins is shown in Figure 19. The direction of each programmable I/O pin can be set independently by programming the mask in Configuration Register 7. Each P10 pin has a corresponding input/output direction mask bit in Configuration Register 7. Figure 5 shows the format of Configuration Register 7. Setting a mask bit to a logic 1 makes the corresponding I/O pin an output. Mask bits set to logic 0 force the corresponding I/O pin to an input.

ter 6. Figure 4 shows the format of Configuration Register 6. This data is read or written by Port A on the data pins (DA₀- DA₅). A programmed output PIO_i pin ($i = 0, 1, \dots, 5$) displays the data latched in Bit i of Configuration Register 6. A programmed input PIO_i pin allows Port A bus to sample its data on DA_i by reading Configuration Register 6. The read and write timing for the programmable I/O pins is shown in Figure 19. The direction of each programmable I/O pin can be set independently by programming the mask in Configuration Register 7. Each P10 pin has a corresponding input/output direction mask bit in Configuration Register 7. Figure 5 shows the format of Configuration Register 7. Setting a mask bit to a logic 1 makes the corresponding I/O pin an output. Mask bits set to logic 0 force the corresponding I/O pin to an input.

REREAD OPERATIONS (1,2)




2668 drw 08

NOTES:

1. If bit 2 is set to 1,
 Empty flag asserted if Read = Write
 Full flag asserted if Reread + FIFO size = Write
2. If bit 2 is set to 0,
 Empty flag asserted if Read = Write
 Full flag asserted if Read + FIFO size = Write

Figure 6. BiFIFO Reread Operations

REWRITE OPERATIONS (3,4)



2668 drw 09

NOTES:

1. If bit 3 is set to 1,
 Empty flag asserted if Read = Rewrite
 Full flag asserted if Read + FIFO size = Write
2. If bit 3 is set to 0,
 Empty flag asserted if Read = Write
 Full flag asserted if Read + FIFO size = Write

Figure 7. BiFIFO Rewrite Operations

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage With Respect To Ground	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +155	°C
IOUT	DC Output Current	50	50	mA

NOTE: 2668 tbl 16

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCCM	Military Supply Voltage	4.5	5.0	5.5	V
VCC	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input HIGH Voltage Commercial	2.0	—	—	V
V _{IH}	Input HIGH Voltage Military	2.2	—	—	V
V _{IL} ⁽¹⁾	Input LOW Voltage Commercial and Military	—	—	0.8	V

NOTE: 2668 tbl 17

- 1.5V undershoots are allowed for 10ns once per cycle.

DC ELECTRICAL CHARACTERISTICS

(Commercial: V_{CC} = 5V ± 10%, T_A = 0°C to +70°C; Military: V_{CC} = 5V ± 10%, T_A = -55°C to +125°C)

Symbol	Parameter	IDT72511L IDT72521L Commercial t _A = 25, 35, 50ns			IDT72521L Military t _A = 40, 50ns			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
I _{IL} ⁽¹⁾	Input Leakage Current (Any Input)	-1	—	1	-10	—	10	μA
I _{OL} ⁽²⁾	Output Leakage Current	-10	—	10	-10	—	10	μA
V _{OH}	Output Logic "1" Voltage I _{OUT} = -1mA	2.4	—	—	2.4	—	—	V
V _{OL}	Output Logic "0" Voltage I _{OUT} = 4mA	—	—	0.4	—	—	0.4	V
I _{CC1} ⁽³⁾⁽⁴⁾	Average VCC Power Supply Current	—	150	230	—	180	250	mA
I _{CC2} ⁽³⁾	Average Standby Current ($\overline{R_B} = \overline{W_B} = \overline{D_S A} = V_{IH}$)	—	16	30	—	24	50	mA

NOTES: 2668 tbl 18

- Measurements with 0.4V ≤ V_{IN} ≤ V_{CC}, $\overline{D_S A} = \overline{D_S B} ≥ V_{IH}$
- Measurements with 0.4V ≤ V_{OUT} ≤ V_{CC}, $\overline{D_S A} = \overline{D_S B} ≥ V_{IH}$
- Measurements are made with outputs open.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 8


2668 tbl 19

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
C _{IN} ⁽²⁾	Input Capacitance	V _{IN} = 0V	8	pF
C _{OUT} ^(1,2)	Output Capacitance	V _{OUT} = 0V	12	pF

NOTES: 2668 tbl 20

- With output deselected.
- Characterized values, not currently tested.



2668 drw 09

or equivalent circuit

Figure 8. Output Load
 *Includes jig and scope capacitances

5

AC ELECTRICAL CHARACTERISTICS

(Commercial: $V_{CC} = 5V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$; Military: $V_{CC} = 5V \pm 10\%$, $T_A = -55^\circ C$ to $+125^\circ C$)

Symbol	Parameter	Commercial				Military		Com'l & Mil. ⁽²⁾		Unit	Timing Figure
		IDT72511L25		IDT72511L35		IDT72521L40		IDT72511L50			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
RESET TIMING (Port A and Port B)											
tRSC	Reset cycle time	35	—	45	—	50	—	65	—	ns	9
tRS	Reset pulse width	25	—	35	—	40	—	50	—	ns	9
tRSS	Reset set-up time	25	—	35	—	40	—	50	—	ns	9
tRSR	Reset recovery time	10	—	10	—	10	—	15	—	ns	9
tRSF	Reset to flag time	—	35	—	45	—	50	—	65	ns	9
PORT A TIMING											
taA	Port A access time	—	25	—	35	—	40	—	50	ns	12, 14, 15
taLZ	Read or write pulse LOW to data bus at Low-Z	5	—	5	—	5	—	5	—	ns	12, 15, 16
taHZ	Read or write pulse HIGH to data bus at High-Z	—	15	—	20	—	25	—	30	ns	12, 14, 15, 16
tadv	Data valid from read pulse HIGH	5	—	5	—	5	—	5	—	ns	12, 14, 16
taRC	Read cycle time	35	—	45	—	50	—	65	—	ns	12
taRPW	Read pulse width	25	—	35	—	40	—	50	—	ns	12, 14, 15
taRR	Read recovery time	10	—	10	—	10	—	15	—	ns	12
taS	\overline{CS}_A , A ₀ , A ₁ , R/\overline{WA} set-up time	5	—	5	—	5	—	5	—	ns	10, 12, 16
taH	\overline{CS}_A , A ₀ , A ₁ , R/\overline{WA} hold time	5	—	5	—	5	—	5	—	ns	10, 12
taDS	Data set-up time	15	—	18	—	20	—	30	—	ns	11, 12, 14, 15
taDH ⁽¹⁾	Data hold time	0	—	2	—	5	—	5	—	ns	11, 12, 14, 15
taWC	Write cycle time	35	—	45	—	50	—	65	—	ns	12
taWPW	Write pulse width	25	—	35	—	40	—	50	—	ns	11, 12, 14
taWR	Write recovery time	10	—	10	—	10	—	15	—	ns	12
taWRCOM	Write recovery time after a command	25	—	35	—	40	—	50	—	ns	11

NOTE:

1. The minimum data hold time is 5ns (10ns for the 80ns speed grade) when writing to the Command or Configuration registers.
2. IDT72511 not available in military.

2668 tbl 21

AC ELECTRICAL CHARACTERISTICS(Commercial: $V_{CC} = 5V \pm 10\%$, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$; Military: $V_{CC} = 5V \pm 10\%$, $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$)

Symbol	Parameter	Commercial				Military		Com'l & Mil. ⁽¹⁾		Unit	Timing Figure
		IDT72511L25		IDT72511L35		IDT72521L40		IDT72511L50			
		Min.	Max.	Min.	Max.			Min.	Max.		
PORT B PROCESSOR INTERFACE TIMING											
tbA	Port B access time	—	25	—	35	—	40	—	50	ns	13, 14, 15
tbLZ	Read or write pulse LOW to data bus at Low-Z	5	—	5	—	5	—	5	—	ns	13, 14, 15
tbHZ	Read or write pulse HIGH to data bus at High-Z	—	15	—	20	—	25	—	30	ns	14, 13, 15
tbdV	Data valid from read pulse HIGH	5	—	5	—	5	—	5	—	ns	13, 14, 15, 16
tbrC	Read cycle time	35	—	45	—	50	—	65	—	ns	13
tbrPW	Read pulse width	25	—	35	—	40	—	50	—	ns	13
tbrR	Read recovery time	10	—	10	—	10	—	15	—	ns	13
tbs	R/Wb set-up time	5	—	5	—	5	—	5	—	ns	13
tbH	R/Wb hold time	5	—	5	—	5	—	5	—	ns	13
tbdS	Data set-up time	15	—	18	—	20	—	30	—	ns	13, 14, 15
tbdH	Data hold time	0	—	2	—	5	—	5	—	ns	13, 14, 15
tbWC	Write cycle time	35	—	45	—	50	—	65	—	ns	13
tbWPW	Write pulse width	25	—	35	—	40	—	50	—	ns	13, 15
tbWR	Write recovery time	10	—	10	—	10	—	15	—	ns	13
PORT B PERIPHERAL INTERFACE TIMING											
tbA	Port B access time	—	25	—	40	—	45	—	55	ns	17
tbCKC	Clock cycle time	15	—	20	—	20	—	25	—	ns	17
tbCKH	Clock pulse HIGH time	6	—	6	—	8	—	10	—	ns	17
tbCKL	Clock pulse LOW time	6	—	6	—	8	—	10	—	ns	17
tbREQS	Request set-up time	5	—	5	—	5	—	10	—	ns	17
tbREQH	Request hold time	5	—	5	—	5	—	5	—	ns	17
tbACKL	Delay from a rising clock edge to ACK switching	—	15	—	18	—	20	—	25	ns	17

NOTE:

1. IDT72511 not available in military.

2668-tbl 22

AC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5V ± 10%, TA = 0°C to + 70°C; Military: Vcc = 5V ± 10%, TA = -55°C to + 125°C)

Symbol	Parameter	Commercial				Military		Com'l & Mil. ⁽⁴⁾		Unit	Timing Figure
		IDT72511L25		IDT72511L35		IDT72521L40		IDT72511L50			
		Min.	Max.	Min.	Max.			Min.	Max.		
PORT B RETRANSMIT TIMING											
tbDSBH	\overline{RER} , \overline{REW} , LDREER, LDREW set-up and recovery time	10	—	10	—	10	—	15	—	ns	9, 18
PROGRAMMABLE I/O TIMING											
tPIOA	Programmable I/O access time	—	20	—	25	—	25	—	30	ns	19
tPIOS	Programmable I/O set-up time	8	—	10	—	10	—	15	—	ns	19
tPIOH	Programmable I/O hold time	8	—	10	—	10	—	15	—	ns	19
BYPASS TIMING											
tBYA	Bypass access time	—	18	—	20	—	25	—	30	ns	16
tBYD	Bypass delay	—	10	—	15	—	20	—	20	ns	16
tBYDV	Bypass data valid time from DSA	15	—	15	—	15	—	15	—	ns	16
tbBYDV ⁽³⁾	Bypass data valid time from DSB	3	—	3	—	3	—	3	—	ns	16
FLAG TIMING^{(1) (2)}											
tREF	Read clock edge to Empty Flag asserted	—	25	—	35	—	40	—	45	ns	14, 15, 20, 22
tWEF	Write clock edge to Empty Flag not asserted	—	25	—	35	—	40	—	45	ns	14, 15, 20, 22
tRFF	Read clock edge to Full Flag not asserted	—	25	—	35	—	40	—	45	ns	14, 15, 21, 23
tWFF	Write clock edge to Full Flag asserted	—	25	—	35	—	40	—	45	ns	14, 15, 21, 23
tRAEF	Read clock edge to Almost-Empty Flag asserted	—	40	—	50	—	55	—	60	ns	20, 22
tWAEF	Write clock edge to Almost-Empty Flag not asserted	—	40	—	50	—	55	—	60	ns	20, 22
tRAFF	Read clock edge to Almost-Full Flag not asserted	—	40	—	50	—	55	—	60	ns	21, 23
tWAFF	Write clock edge to Almost-Full Flag asserted	—	40	—	50	—	55	—	60	ns	21, 23

NOTES:

1. Read and write are internal signals derived from \overline{DSA} , \overline{RWA} , \overline{DSe} , \overline{RWa} , \overline{Re} , and \overline{Wa} .
2. Although the flags, Empty, Almost-Empty, Almost-Full, and Full Flags are internal flags, the timing given is for those assigned to external pins.
3. Values guaranteed by design, not currently tested.
4. IDT72511 not available in military.

2668 tbl 23




Figure 9. Hardware Reset Timing

2668 drw 10

5




Figure 10. Basic Port A Control Signal Timing (Applies to All Port A Timing)

2668 drw 11





Figure 11. Port A Command Timing (write).

WRITE



READ





Figure 12. Read and Write Timing for Port A


WRITE



NOTE:

1. $\overline{R}_B = 1$

READ



NOTE:


1. $\overline{W}_B = 1$

Figure 13. Port B Read and Write Timing, Processor Interface Mode Only

5


2668 drw 14

A→B FIFO WRITE FLOW-THROUGH



- NOTES:**
 1. Assume the flag pin is programmed active LOW.
 2. $R/\overline{W}A = 0$

B→A FIFO READ FLOW-THROUGH




2668 drw 15

- NOTES:**
 1. Assume the flag pin is programmed active LOW.
 2. $R/\overline{W}A = 1$

Figure 14. Port A Read and Write Flow-Through Timing, Processor Interface Mode Only


A→B FIFO WRITE FLOW-THROUGH



NOTES:

1. Assume the flag pin is programmed active LOW.
2. $R/\overline{W}_A = 1$

A→B FIFO READ FLOW-THROUGH



NOTES:


1. Assume the flag pin is programmed active LOW.
2. $R/\overline{W}_A = 0$

2668 dhw 16

Figure 15. Port B Read and Write Flow-Through Timing, Processor Interface Mode Only

5


B→A READ BYPASS



NOTES:

1. Once the bypass mode starts, any data change on Port B bus (Byte 0→Byte 1) will be passed to Port A bus.
2. $\bar{W}_B = 1$

A→B WRITE BYPASS




NOTES:

1. Once the bypass mode starts, any data change on Port A bus (Byte 0→Byte 1) will be passed to Port B bus.
2. $\bar{R}_B = 1$

2668 drw 17

Figure 16. Bypass Path Timing, BIFIFO Must Be in Peripheral Interface Mode

SINGLE WORD DMA TRANSFER



5

BLOCK DMA TRANSFER




Figure 17. Port B Read and Write DMA timing. Peripheral Interface Mode Only

2668 drw 18






Figure 18. Port B Reread and Rewrite Timing for Intelligent Reread/Rewrite

2668 drw 19

Port A → PIO WRITE




PIO → Port A READ



2668 drw 20

Figure 19. Programmable I/O Timing




2668 drw 21

NOTES:

1. B→A FIFO is initially empty.
2. Assume the flag pins are programmed active LOW.
3. R/WA = 1.

Figure 20. Empty and Almost-Empty Flag Timing for B→A FIFO, (n = programmed offset)




2668 drw 22

NOTES:

1. B→A FIFO initially contains $D - (M + 1)$ data words. $D = 512$ for IDT72511; $D = 1024$ for IDT72521.
2. Assume the flag pins are programmed active LOW.
3. R/WA = 1.

Figure 21. Full and Almost-Full Flag Timing for B→A FIFO, (m = programmed offset)

5




2668 drw 23

NOTES:

1. A \rightarrow B FIFO is initially empty.
2. Assume the flag pins are programmed active LOW.
3. $R\overline{W}A = 1$.

Figure 22. Empty and Almost-Empty Flag Timing for A \rightarrow B FIFO, (n = programmed offset)




2668 drw 24

NOTES:

1. B \rightarrow A FIFO initially contains D - (M + 1) data words. D = 512 for IDT72511; D = 1024 for IDT72521.
2. Assume the flag pins are programmed active LOW.
3. $R\overline{W}A = 1$.

Figure 23. Full and Almost-Full Flag Timing for A \rightarrow B FIFO, (m = programmed offset)


ORDERING INFORMATION



2668 drw 25

- * 40 Military Only, IDT72521
- * 50 Commercial and Military, IDT72511 available in commercial only





Integrated Device Technology, Inc.

CMOS SyncFIFO™
16,384 x 9, 32,768 x 9

ADVANCED INFORMATION
IDT72261
IDT72271

FEATURES:

- 16,384 x 9-bit organization (IDT72261)
- 32,768 x 9-bit organization (IDT72271)
- 10ns read/write cycle time
- Retransmit Capability
- Auto power down reduces power consumption
- Master Reset clears entire FIFO, Partial Reset clears data, but retains programmable settings
- Empty, Full and Half-full flags signal FIFO status
- Programmable Almost-Empty and Almost-Full flags
- First Word Fall-through Mode with Output Ready (OR) and Input Ready (IR) functions
- Easily expandable in depth and width
- Read and write clocks can be independent
- Available in the 64-pin Thin Quad Flat Pack (TQFP).
- Enable puts data outputs into high impedance state
- High-performance submicron CMOS technology

Both FIFOs have 9-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and a data input enable pin (\overline{WEN}). Data is read into the synchronous FIFO on every clock when \overline{WEN} is asserted. The output port is controlled by another clock pin (RCLK) and another enable pin (\overline{REN}). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronously of one another for dual clock operation. An output enable pin (\overline{OE}) is provided on the read port for three-state control of the output.

The IDT72261/72271 have two modes of operation: In the *IDT Standard Mode*, the first word written to the FIFO is deposited into the memory array. A read operation is required to access that word. In the *First word Fall Through Mode*, the first word written to an empty FIFO appears automatically on the outputs, no read operation required. The state of the FWFT (First-word Fall Through) pin determines the mode in use.


Both FIFOs have five fixed flag functions, $\overline{EF}/\overline{OR}$ (Empty Flag or Output Ready), $\overline{FF}/\overline{IR}$ (Full Flag or Input Ready), and HF (Half-full Flag). The EF and FF functions are selected in the IDT Standard Mode.

The \overline{IR} and \overline{OR} functions are active in the First Word Fall Through Mode. \overline{IR} indicates that the FIFO is ready to receive

DESCRIPTION:

The IDT72261/72271 are very high speed, low-power first-in, first-out (FIFO) memories with clocked read and write controls. These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, local area networks (LANs), and inter-processor communication.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark and SyncFIFO is a trademark of Integrated Device Technology, Inc.

3036 drw 01

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

data-space is available. \overline{OR} indicates that data contained in the FIFO is available for reading.

Two programmable flags, Almost-Empty (\overline{PAE}) and Almost-Full (\overline{PAF}), are always available for use, irrespective of mode. The programmable offsets can be loaded by either parallel or serial means. \overline{WEN} together with \overline{LD} can be used to load the offset registers in parallel fashion. \overline{SEN} together with \overline{LD} can be used to load the offset registers in serial fashion.

The IDT72261/72271 are depth expandable. The addition of external components is unnecessary. The \overline{IR} and \overline{OR} pins, together with \overline{REN} and \overline{WEN} , are used to expand the total FIFO memory capacity.

The Master Reset (\overline{MRS}) initializes the entire FIFO to a known state, so that the read and write pointers point to the first location of the FIFO and the read and write offset register pointers point to the lower Empty Offset (LSB) register. The

Offset registers are set to their default values.

The Partial Reset (\overline{PRS}) performs the same initialization as the Master Reset, with the exception that the contents of the offset registers and the position of the read and write offset register pointers will remain unchanged.


The Retransmit function allows the read pointer to be reset to the first location in the RAM array (when \overline{RT} is pulsed low).

If, at any time, the FIFO is not actively performing a function, the chip will automatically power down. This occurs if neither a read nor a write occurs for more than 10 cycles.

The FS line ensures optimal data flow through the FIFO. It is tied to either GND, if the RCLK frequency is higher than the WCLK frequency, or V_{CC} , if the RCLK frequency is lower than the WCLK frequency.

The IDT72261/72271 is fabricated using IDT's high speed submicron CMOS technology.

PIN CONFIGURATIONS



3036 drw 02

TQFP
TOP VIEW

5

PIN DESCRIPTION


Symbol	Name	I/O	Description
D ₀ -D ₈	Data Inputs	I	Data inputs for a 9-bit bus.
\overline{MRS}	Master Reset	I	When \overline{MRS} is set LOW, a Master Reset occurs. In this case, internal read and write pointers are set to the first location of the RAM array and the offset registers are set to the binary equivalent of 127 (the default value provided $\overline{LD} = 0$). \overline{PAE} goes LOW, \overline{PAF} goes HIGH, and \overline{HF} goes HIGH. If FWFT is LOW, then the IDT Standard Mode (along with \overline{EF} and \overline{FF}) is selected. \overline{FF} will go HIGH and \overline{EF} will go LOW. If FWFT is HIGH, then the First Word Fall Through Mode (along with \overline{IR} and \overline{OR}) are selected. \overline{OR} will go HIGH and \overline{IR} will go LOW. \overline{MRS} is asynchronous.
WCLK	Write Clock	I	When \overline{WEN} is LOW, data is written into the FIFO on a LOW-to-HIGH transition of WCLK, if the FIFO is not full.
\overline{WEN}	Write Enable	I	When \overline{WEN} is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. When \overline{WEN} is HIGH, writing to the FIFO is disabled. Attempts to write data into a full FIFO (\overline{FF} is LOW or \overline{IR} is HIGH) will be ignored.
RCLK	Read Clock	I	When \overline{REN} is LOW, data is read from the FIFO on a LOW-to-HIGH transition of RCLK, if the FIFO is not empty.
\overline{PRS}	Partial Reset	I	When \overline{PRS} is LOW, a Partial Reset occurs. As in the case of the Master Reset, the internal read and write pointers are set to the first location of the RAM array; \overline{PAE} goes LOW, \overline{PAF} goes HIGH, and \overline{HF} goes HIGH. However, values previously programmed in the offset registers are retained. Whichever mode is active at the time of Partial Reset (IDT Standard Mode, or First Word Fall Through Mode), that mode will be retained. If the IDT Standard Mode is active, then \overline{FF} will go HIGH, and \overline{EF} will go LOW. If the First Word Fall Through Mode is active, then \overline{OR} will go HIGH, and \overline{IR} will go LOW. \overline{PRS} is asynchronous.
\overline{REN}	Read Enable	I	When \overline{REN} is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. When \overline{REN} is HIGH, the output register holds the last data read on the outputs. Attempts to read data from an empty FIFO (\overline{EF} is LOW or \overline{OR} is HIGH) will be ignored.
\overline{OE}	Output Enable	I	When \overline{OE} is LOW, the data output bus is active. If \overline{OE} is HIGH, the output data bus will be in a high-impedance state.
$\overline{EF}/\overline{OR}$	Empty Flag/ Output Ready	O	In the IDT Standard Mode, the \overline{EF} (Empty Flag) function is selected. When \overline{EF} is LOW, the FIFO is empty and further data reads are inhibited. When \overline{EF} is HIGH, the FIFO is not empty. In the First Word Fall Through Mode, the \overline{OR} (Output Ready) function is selected. \overline{OR} goes LOW at the same time that the first word written to an empty FIFO appears on the outputs. \overline{OR} goes HIGH one read clock cycle after the last word of data has been placed on the outputs. Then further data reads are inhibited. $\overline{EF}/\overline{OR}$ is synchronized to the RCLK.
\overline{PAE}	Programmable Almost Empty Flag	O	When \overline{PAE} is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. If $\overline{LD} = \text{LOW}$ during the rising edge of \overline{MRS} , then the default offset at reset is 127 from empty for both FIFOs. If $\overline{LD} = \text{HIGH}$ during the rising edge of \overline{MRS} , then the default offset at reset is 1023 from empty for both FIFOs. \overline{PAE} is synchronized to RCLK.
\overline{PAF}	Programmable Almost Full Flag	O	When \overline{PAF} is LOW, the FIFO is almost full based on the offset programmed into the FIFO. If $\overline{LD} = \text{LOW}$ during the rising edge of \overline{MRS} , then the default offset at reset is 127 from full for both FIFOs. If $\overline{LD} = \text{HIGH}$ during the rising edge of \overline{MRS} , then the default offset at reset is 1023 from full for both FIFOs. \overline{PAF} is synchronized to WCLK.
$\overline{FF}/\overline{IR}$	Full Flag Input Ready	O	In the IDT Standard Mode, the \overline{FF} (Full Flag) function is selected. When \overline{FF} is LOW, the FIFO is full and further writing of data is inhibited. When \overline{FF} is HIGH, the FIFO is not full. In the First Word Fall Through Mode, the \overline{IR} (Input Ready) function is selected. \overline{IR} goes LOW when space is available for writing in data. \overline{IR} goes HIGH when the FIFO is full; then, further writing of data is inhibited. $\overline{FF}/\overline{IR}$ is synchronized to WCLK.
\overline{HF}	Half-full Flag	O	In the single device or width expansion configuration, \overline{HF} is LOW when the device is more than half-full. \overline{HF} is asynchronous.

PIN DESCRIPTION (Cont.)

Symbol	Name	I/O	Description
\overline{LD}	Load	I	<p>When \overline{LD} is LOW during the rising edge of \overline{MRS}, then parallel loading of the programmable offset registers is selected. After Master Reset, if \overline{LD} and \overline{WEN} are LOW, data on D0 - D7 can be written to the four offset registers consecutively, one register for each rising edge of WCLK.</p> <p>When \overline{LD} is HIGH during the rising edge of \overline{MRS}, then serial loading of the programmable offset registers is selected. After Master Reset, when \overline{LD} and \overline{SEN} are LOW, serial data on the SI line can be written to the offset registers, one bit for each rising edge of WCLK.</p> <p>After Master Reset, if \overline{LD} and \overline{REN} are LOW, the four offset registers can be accessed on Q0 - Q7 consecutively, one register for each rising edge of RCLK.</p>
Q0-Q8	Data Outputs	O	Data outputs for a 9-bit bus.
FS	Frequency Select	I	The FS setting optimizes data flow through the FIFO. FS is tied to Vcc if the RCLK is running at a lower frequency than the WCLK. FS is tied to GND if the RCLK is running at a higher frequency than the WCLK.
FWFT/SI	First Word Fall Through/ Serial Data In	I	<p>During Master Reset, on the rising edge of \overline{MRS}, a LOW on this pin selects IDT Standard Mode. During this mode, a read operation is required to access the first word written to an empty FIFO. The \overline{EF} and \overline{FF} functions will be active.</p> <p>During Master Reset, on the rising edge of \overline{MRS}, a HIGH on this pin selects First Word Fall Through Mode. During this mode, the first word written to an empty FIFO appears directly on the outputs-no read operation necessary. The \overline{OR} and \overline{IR} functions will be active.</p> <p>Following Master Reset, this pin functions as a serial input for loading programmable flag settings into the offset registers. Writing to SI is synchronized to WCLK and enabled when \overline{SEN} and \overline{LD} are LOW.</p>
\overline{SEN}	Serial Enable	I	When \overline{SEN} and \overline{LD} are LOW, serial data on the SI line can be written to the offset registers one bit for every rising edge of WCLK.
\overline{RT}	Retransmit	I	Retransmit sets the read pointer to the first location of the RAM array. A LOW on \overline{RT} , once sampled by RCLK, sets \overline{EF} LOW (or \overline{OR} HIGH). Then, a read operation may take place after \overline{EF} returns HIGH (\overline{OR} LOW). A write operation may take place after \overline{EF} returns HIGH (\overline{OR} LOW) or after 14 cycles of the faster clock (RCLK or WCLK) have elapsed (as measured from the point that \overline{RT} LOW was sampled by RCLK). \overline{RT} must not be brought low during a read or write operation. From the time a LOW on \overline{RT} is sampled by RCLK until \overline{EF} returns HIGH, ignore the status of all flags except \overline{EF} (\overline{OR}). \overline{RT} is synchronized to the RCLK.
VCC	Power		+5 volt power supply pins.
GND	Ground		Ground pins.

5

3036 tbl 02



Integrated Device Technology, Inc.

CMOS SyncFIFO™
8,192 x 18, 16,384 x 18

ADVANCED INFORMATION
IDT72255
IDT72265

FEATURES:


- 8,192 x 18-bit organization (IDT72255)
- 16,384 x 18-bit organization (IDT722651)
- 10ns read/write cycle time
- Retransmit Capability
- Auto power down reduces power consumption
- Master Reset clears entire FIFO, Partial Reset clears data, but retains programmable settings
- Empty, Full and Half-full flags signal FIFO status
- Programmable Almost-Empty and Almost-Full flags
- First Word Fall-through Mode with Output Ready (OR) and Input Ready (IR) functions
- Easily expandable in depth and width
- Read and write clocks can be independent
- Available in the 64-pin Thin Quad Flat Pack (TQFP).
- Enable puts data outputs into high-impedance state
- High-performance submicron CMOS technology

DESCRIPTION:

The IDT72255/72265 are very high-speed, low-power first-in, first-out (FIFO) memories with clocked read and write controls. These FIFOs are applicable for a wide variety of data buffering needs, such as optical disk controllers, local area networks (LANs), and inter-processor communication.

Both FIFOs have 18-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and a data input enable pin (WEN). Data is read into the synchronous FIFO on every clock when WEN is asserted. The output port is controlled by another clock pin (RCLK) and another enable pin (REN). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronously of one another for dual clock operation. An output enable pin (OE) is provided on the read port for three-state control of the output.

FUNCTIONAL BLOCK DIAGRAM



3037 drw 01

The IDT logo is a registered trademark and SyncFIFO is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

OCTOBER 1993

The IDT72255/72265 have two modes of operation: In the *IDT Standard Mode*, the first word written to the FIFO is deposited into the memory array. A read operation is required to access that word. In the *First word Fall Through Mode*, the first word written to an empty FIFO appears automatically on the outputs, no read operation required. The state of the FWFT (First-word Fall Through) pin determines the mode in use.

Both FIFOs have five fixed flag functions, $\overline{EF}/\overline{OR}$ (Empty Flag or Output Ready), $\overline{FF}/\overline{IR}$ (Full Flag or Input Ready), and HF (Half-full Flag). The \overline{EF} and \overline{FF} functions are selected in the IDT Standard Mode.

The \overline{IR} and \overline{OR} functions are active in the First Word Fall Through Mode. \overline{IR} indicates that the FIFO is ready to receive data--space is available. \overline{OR} indicates that data contained in the FIFO is available for reading.

Two programmable flags, Almost-Empty (\overline{PAE}) and Almost-Full (\overline{PAF}), are always available for use, irrespective of mode. The programmable offsets can be loaded by either parallel or serial means. \overline{WEN} together with \overline{LD} can be used to load the offset registers in parallel fashion. \overline{SEN} together with \overline{LD} can be used to load the offset registers in serial fashion.

The IDT72255/72265 are depth expandable. The addition of external components is unnecessary. The \overline{IR} and \overline{OR} pins, together with \overline{REN} and \overline{WEN} , are used to expand the total FIFO memory capacity.

The Master Reset (\overline{MRS}) initializes the entire FIFO to a known state, so that the read and write pointers point to the first location of the FIFO and the read and write offset register pointers point to the lower Empty Offset (LSB) register. The Offset registers are set to their default values.

The Partial Reset (\overline{PRS}) performs the same initialization as the Master Reset, with the exception that the contents of the offset registers and the position of the read and write offset register pointers will remain unchanged.


The Retransmit function allows the read pointer to be reset to the first location in the RAM array (when \overline{RT} is pulsed low).

If, at any time, the FIFO is not actively performing a function, the chip will automatically power down. This occurs if neither a read nor a write occurs for more than 10 cycles.

The FS line ensures optimal data flow through the FIFO. It is tied to either GND, if the RCLK frequency is higher than the WCLK frequency, or Vcc, if the RCLK frequency is lower than the WCLK frequency

The IDT72255/72265 is fabricated using IDT's high-speed submicron CMOS technology.

PIN CONFIGURATIONS



3037 drw 02

TQFP
TOP VIEW

PIN DESCRIPTION

Symbol	Name	I/O	Description
Do-D17	Data Inputs	I	Data inputs for a 18-bit bus.
MRS	Master Reset	I	When \overline{MRS} is set LOW , a Master Reset occurs. In this case, internal read and write pointers are set to the first location of the RAM array and the offset registers are set to the binary equivalent of 127 (the default value provided $\overline{LD} = 0$). \overline{PAE} goes LOW, \overline{PAF} goes HIGH, and \overline{HF} goes HIGH. If FWFT is LOW, then the IDT Standard Mode (along with \overline{EF} and \overline{FF}) is selected. \overline{FF} will go HIGH and \overline{EF} will go LOW. If FWFT is HIGH, then the First Word Fall Through Mode (along with \overline{IR} and \overline{OR}) are selected. \overline{OR} will go HIGH and \overline{IR} will go LOW. \overline{MRS} is asynchronous.
WCLK	Write Clock	I	When \overline{WEN} is LOW, data is written into the FIFO on a LOW-to-HIGH transition of WCLK, if the FIFO is not full.
\overline{WEN}	Write Enable	I	When \overline{WEN} is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. When \overline{WEN} is HIGH, writing to the FIFO is disabled. Attempts to write data into a full FIFO (\overline{FF} is LOW or \overline{IR} is HIGH) will be ignored.
RCLK	Read Clock	I	When \overline{REN} is LOW, data is read from the FIFO on a LOW-to-HIGH transition of RCLK, if the FIFO is not empty.
PRS	Partial Reset	I	When \overline{PRS} is LOW, a Partial Reset occurs. As in the case of the Master Reset, the internal read and write pointers are set to the first location of the RAM array; \overline{PAE} goes LOW, \overline{PAF} goes HIGH, and \overline{HF} goes HIGH. However, values previously programmed in the offset registers are retained. Whichever mode is active at the time of Partial Reset (IDT Standard Mode, or First Word Fall Through Mode), that mode will be retained. If the IDT Standard Mode is active, then \overline{FF} will go HIGH, and \overline{EF} will go LOW. If the First Word Fall Through Mode is active, then \overline{OR} will go HIGH, and \overline{IR} will go LOW. \overline{PRS} is asynchronous.
\overline{REN}	Read Enable	I	When \overline{REN} is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. When \overline{REN} is HIGH, the output register holds the last data read on the outputs. Attempts to read data from an empty FIFO (\overline{EF} is LOW or \overline{OR} is HIGH) will be ignored.
\overline{OE}	Output Enable	I	When \overline{OE} is LOW, the data output bus is active. If \overline{OE} is HIGH, the output data bus will be in a high impedance state.
$\overline{EF}/\overline{OR}$	Empty Flag/ Output Ready	O	In the IDT Standard Mode, the \overline{EF} (Empty Flag) function is selected. When \overline{EF} is LOW, the FIFO is empty and further data reads are inhibited. When \overline{EF} is HIGH, the FIFO is not empty. In the First Word Fall Through Mode, the \overline{OR} (Output Ready) function is selected. \overline{OR} goes LOW at the same time that the first word written to an empty FIFO appears on the outputs. \overline{OR} goes HIGH one read clock cycle after the last word of data has been placed on the outputs. Then further data reads are inhibited. $\overline{EF}/\overline{OR}$ is synchronized to the RCLK.
\overline{PAE}	Programmable Almost Empty Flag	O	When \overline{PAE} is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. If $\overline{LD} = \text{LOW}$ during the rising edge of \overline{MRS} , then the default offset at reset is 127 from empty for both FIFOs. If $\overline{LD} = \text{HIGH}$ during the rising edge of \overline{MRS} , then the default offset at reset is 1023 from empty for both FIFOs. \overline{PAE} is synchronized to RCLK.
\overline{PAF}	Programmable Almost Full Flag	O	When \overline{PAF} is LOW, the FIFO is almost full based on the offset programmed into the FIFO. If $\overline{LD} = \text{LOW}$ during the rising edge of \overline{MRS} , then the default offset at reset is 127 from full for both FIFOs. If $\overline{LD} = \text{HIGH}$ during the rising edge of \overline{MRS} , then the default offset at reset is 1023 from full for both FIFOs. \overline{PAF} is synchronized to WCLK.
$\overline{FF}/\overline{IR}$	Full Flag Input Ready	O	In the IDT Standard Mode, the \overline{FF} (Full Flag) function is selected. When \overline{FF} is LOW, the FIFO is full and further writing of data is inhibited. When \overline{FF} is HIGH, the FIFO is not full. In the First Word Fall Through Mode, the \overline{IR} (Input Ready) function is selected. \overline{IR} goes LOW when space is available for writing in data. \overline{IR} goes HIGH when the FIFO is full; then, further writing of data is inhibited. $\overline{FF}/\overline{IR}$ is synchronized to WCLK.
\overline{HF}	Half-full Flag	O	In the single device or width expansion configuration, \overline{HF} is LOW when the device is more than half-full. \overline{HF} is asynchronous.

PIN DESCRIPTION (Cont.)

Symbol	Name	I/O	Description
\overline{LD}	Load	I	<p>When \overline{LD} is LOW during the rising edge of \overline{MRS}, then parallel loading of the programmable offset registers is selected. After Master Reset, if \overline{LD} and \overline{WEN} are LOW, data on D0 - D14 can be written to the two offset registers consecutively, one register for each rising edge of WCLK.</p> <p>When \overline{LD} is HIGH during the rising edge of \overline{MRS}, then serial loading of the programmable offset registers is selected. After Master Reset, when \overline{LD} and \overline{SEN} are LOW, serial data on the SI line can be written to the offset registers, one bit for each rising edge of WCLK.</p> <p>After Master Reset, if \overline{LD} and \overline{REN} are LOW, the two offset registers can be accessed on Q0 - Q14 consecutively, one register for each rising edge of RCLK.</p>
Q0-Q17	Data Outputs	O	Data outputs for a 18-bit bus.
FS	Frequency Select	I	The FS setting optimizes data flow through the FIFO. FS is tied to Vcc if the RCLK is running at a lower frequency than the WCLK. FS is tied to GND if the RCLK is running at a higher frequency than the WCLK.
FWFT/SI	First Word Fall Through/ Serial Data In	I	<p>During Master Reset, on the rising edge of \overline{MRS}, a LOW on this pin selects IDT Standard Mode. During this mode, a read operation is required to access the first word written to an empty FIFO. The EF and FF functions will be active.</p> <p>During Master Reset, on the rising edge of \overline{MRS}, a HIGH on this pin selects First Word Fall Through Mode. During this mode, the first word written to an empty FIFO appears directly on the outputs-no read operation necessary. The \overline{OR} and \overline{IR} functions will be active.</p> <p>Following Master Reset, this pin functions as a serial input for loading programmable flag settings into the offset registers. Writing to SI is synchronized to WCLK and enabled when \overline{SEN} and \overline{LD} are LOW.</p>
\overline{SEN}	Serial Enable	I	When \overline{SEN} and \overline{LD} are LOW, serial data on the SI line can be written to the offset registers one bit for every rising edge of WCLK.
\overline{RT}	Retransmit	I	Retransmit sets the read pointer to the first location of the RAM array. A LOW on \overline{RT} , once sampled by RCLK, sets \overline{EF} LOW (or \overline{OR} HIGH). Then, a read operation may take place after \overline{EF} returns HIGH (\overline{OR} LOW). A write operation may take place after \overline{EF} returns HIGH (\overline{OR} LOW) or after 14 cycles of the faster clock (RCLK or WCLK) have elapsed (as measured from the point that \overline{RT} LOW was sampled by RCLK). \overline{RT} must not be brought low during a read or write operation. From the time a low on \overline{RT} is sampled by RCLK until \overline{EF} returns HIGH, ignore the status of all flags except \overline{EF} (\overline{OR}). \overline{RT} is synchronized to the RCLK.
VCC	Power		+5 volt power supply pins.
GND	Ground		Ground pins.

3037 tbl 02

5



Integrated Device Technology, Inc.

64 x 36 CMOS SyncFIFO™ ADVANCED INFORMATION IDT723611

FEATURES:


- Free-running CLKA and CLKB may be asynchronous or coincident
- 64 x 36 Synchronous (clocked) FIFO buffering data from Port A to Port B
- Mailbox bypass register in each direction
- Programmable Almost-Full (\overline{AF}) and Almost-Empty (\overline{AE}) flags
- Microprocessor Interface Control Logic
- Full Flag (\overline{FF}) and Almost-Full (\overline{AF}) flags synchronized by CLKA
- Empty Flag (\overline{EF}) and Almost-Empty (\overline{AE}) flags synchronized by CLKB
- Passive parity checking on each Port
- Parity Generation can be selected for each Port
- Supports clock frequencies up to 67MHz
- Fast access times of 10ns

- Available in 132-pin Plastic Quad Flatpack (PQF) or space-saving 120-pin Thin Quad Flatpack (PF)

DESCRIPTION:

The IDT723611 is a high-speed, low-power, CMOS Synchronous (clocked) FIFO memory which supports clock frequencies up to 67MHz and has read access times as fast as 10ns. The 64 x 36 Dual-Port FIFO buffers data from Port A to Port B. The FIFO has flags to indicate empty and full conditions, and two programmable flags, Almost-Full (\overline{AF}) and Almost-Empty (\overline{AE}), to indicate when a selected number of words is stored in memory. Communication between each port can take place through two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if not desired. Parity generation can be selected for

PIN CONFIGURATION



SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

AUGUST 1993

DESCRIPTION (CONTINUED)

data read from each port. Two or more devices may be used in parallel to create wider data paths.


The IDT723611 is a synchronous (clocked) FIFO, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide

a simple bidirectional interface between microprocessors and/or buses with synchronous control.


The Full-Flag (FF) and Almost-Full (AF) flag of the FIFO are two-stage synchronized to the port clock that writes data into its array (CLKA). The Empty Flag (EF) and Almost-Empty (AE) flag of the FIFO are two-stage synchronized to the port clock that reads data from its array.

The IDT723611 is characterized for operation from 0°C to 70°C.

PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM



3024 drw 03



Integrated Device Technology, Inc.

64 x 36 x 2 DUAL BiDIRECTIONAL CMOS SyncFIFO™

ADVANCED INFORMATION
IDT723612


FEATURES:

- Free-running CLKA and CLKB may be asynchronous or coincident
- Two independent 64 x 36 Synchronous (clocked) FIFOs buffering data in opposite directions
- Mailbox bypass register for each FIFO
- Programmable Almost-Full (AF) and Almost-Empty (AE) flags
- Microprocessor Interface Control Logic
- EFA, FFA, AEA, and AFA flags synchronized by CLKA
- EFB, FFB, AEB, and AFB flags synchronized by CLKB
- Passive parity checking on each Port
- Parity Generation can be selected for each Port
- Supports clock frequencies up to 67MHz
- Fast access times of 10ns
- Available in 132-pin Plastic Quad Flatpack (PQF) or space-saving 120-pin Thin Quad Flatpack (PF)

DESCRIPTION:

The IDT723612 is a dual high-speed, low-power, CMOS Bidirectional Synchronous (clocked) FIFO memory which supports clock frequencies up to 67MHz and has read access times as fast as 10ns. Two independent 64 x 36 Dual-Port FIFOs on the chip buffer data in opposite directions. Each FIFO has flags to indicate empty and full conditions, and two programmable flags, Almost-Full (AF) and Almost-Empty (AE), to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices may be used in parallel to create wider data paths.

PIN CONFIGURATION



3025 drw 01

SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

AUGUST 1993

5


DESCRIPTION (CONTINUED)

The IDT723612 is a synchronous (clocked) FIFO, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.


The Full Flag (\overline{FFA} , \overline{FFB}) and Almost-Full (\overline{AFA} , \overline{AFB}) flag of a FIFO are two-stage synchronized to the port clock that writes data into its array. The Empty Flag (\overline{EFA} , \overline{EFB}) and Almost-Empty (\overline{AEA} , \overline{AEB}) flag of a FIFO are two-stage synchronized to the port clock that reads data from its array.

The IDT723612 is characterized for operation from 0°C to 70°C.

PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM



3025 drw 03



Integrated Device Technology, Inc.

512 x 36 x 2 CMOS SyncBIFIFO™

IDT723632


FEATURES:

- Free-running CLKA and CLKB may be asynchronous or coincident
Two independent clocked FIFOs buffering data in opposite directions
Memory size: IDT723632—512 x 36 x 2
Mailbox bypass register for each FIFO
Programmable Almost-Full and Almost-Empty flags
Microprocessor Interface Control Logic
IRA, ORA, AEA, and AFA flags synchronized by CLKA
IRB, ORB, AEB, and AFB flags synchronized by CLKB
Supports clock frequencies up to 67MHz
Fast access times of 11ns
Available in 132-pin Plastic Quad Flatpack (PQF) or space-saving 120-pin Thin Quad Flatpack (PF)

DESCRIPTION:

The IDT723632 is a high-speed, low-power, CMOS Bidirectional Synchronous (clocked) FIFO memory which supports clock frequencies up to 67MHz and have read access times as fast as 11ns. Two independent 512 x 36 Dual-Port FIFOs on board each chip buffer data in opposite directions. Each FIFO has flags to indicate when a selected number of words is stored in memory. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices may be used in parallel to create wider data paths.
The IDT723632 is a synchronous (clocked) FIFO, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a

PIN CONFIGURATION



3022 drw 01

SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

OCTOBER 1993

DESCRIPTION (CONTINUED)


port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.

The Input Ready (IRA) and Almost-Full (AFA, AFB) flags of a FIFO are two-stage synchronized to the port clock that writes


data into its array. The Output Ready (ORA, ORB) and Almost-Empty (AEA, AEB) flags of a FIFO are two-stage synchronized to the port clock that reads data from its array. Offset values for the Almost-Full and Almost-Empty flags of both FIFOs can be programmed from Port A.

The 723632 is characterized for operation from 0°C to 70°C.

PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTIONS

Symbol	I/O	DESCRIPTION
AO-A35	I/O	Port-A data. 36-bit bidirectional data port for side A.
AEA	O (Port A)	Port-A almost-empty flag. Programmable almost-empty flag synchronized to CLKA. It is LOW when the number of words in FIFO2 is less than or equal to the value in the almost-empty A offset register, X2.
AEB	O (Port B)	Port-B almost-empty flag. Programmable almost-empty flag synchronized to CLKB. It is LOW when the number of words in FIFO1 is less than or equal to the value in the almost-empty B offset register, X1.
AFA	O (Port A)	Port-A almost-full flag. Programmable almost-full flag synchronized to CLKA. It is LOW when the number of empty locations in FIFO1 is less than or equal to the value in the almost-full A offset register, Y1.
AFB	O (Port B)	Port-B almost-full flag. Programmable almost-full flag synchronized to CLKB. It is LOW when the number of empty locations in FIFO2 is less than or equal to the value in the almost-full B offset register, Y2.
BO - B35	I/O	Port-B data. 36-bit bidirectional data port for side B.
CLKA	I	Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. IRA, ORA, AFA, and AEA are all synchronized to the LOW-to-HIGH transition of CLKA.
CLKB	I	Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. IRB, ORB, AFB, and AEB are synchronized to the LOW-to-HIGH transition of CLKB.
CSA	I	Port-A chip select. CSA must be LOW to enable a LOW-to-HIGH transition of CLKA to read or write data on port A. The AO-A35 outputs are in the high-impedance state when CSA is HIGH.
CSB	I	Port-B chip select. CSB must be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on port B. The BO-B35 outputs are in the high-impedance state when CSB is HIGH.
ENA	I	Port-A enable. ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on port A.
ENB	I	Port-B enable. ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on port B.
FSO, FS1	I	Flag offset selects. The LOW-to-HIGH transition of a FIFO's reset input latches the values of FSO or FS1. If either FSO or FS1 is HIGH when the reset input goes HIGH, one of three preset values is selected as the offset for the FIFOs almost-full and almost-empty flags. If both FIFOs are reset simultaneously and both FSO and FS1 are LOW when RST1 and RST2 go HIGH, the first four writes to FIFO program the almost-full and almost empty offsets for both FIFOs.
IRA	O (Port A)	Input-ready flag. IRA is synchronized to the LOW-to-HIGH transition of CLKA. When IRA is LOW, FIFO1 is full and writes to its array are disabled. IRA is set LOW when FIFO1 is reset and is set HIGH on the second LOW-to-HIGH transition of CLKA after reset.

5

PIN DESCRIPTIONS (CONT.)

Symbol	I/O	DESCRIPTION
IRB	O (Port B)	Input-ready flag. IRB is synchronized to the LOW-to-HIGH transition of CLKB. When IRB is LOW, FIFOs is full and writes to its array are disabled. IRB is set LOW when FIFO2 is reset and is set HIGH on the second LOW-to-HIGH transition of CLKB after reset.
MBA	I	Port-A mailbox select. A HIGH level on MBA chooses a mailbox register for a port-A read or write operation. When the AO-A35 outputs are active, a HIGH level on MBA selects data from the mail2 register for output and a LOW level selects FIFO2 output-register data for output.
MBB	I	Port-B mailbox select. A HIGH level on MBB chooses a mailbox register for a port-B read or write operation. When the BO-B35 outputs are active, a HIGH level on MBB selects data from the mail1 register for output and a LOW level selects FIFO1 output-register data for output.
MBF1	O	Mail1 register flag. MBF1 is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while MBF1 is LOW. MBF1 is set HIGH by a LOW-to-HIGH transition of CLKB when a port-B read is selected and MBB is HIGH. MBF1 is set HIGH when FIFO1 is reset.
MBF2	O	Mail2 register flag. MBF2 is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the mail2 register. Writes to the MBF2 register are inhibited while MBF2 is LOW. MBF2 is set HIGH by a LOW-to-HIGH transition of CLKA when a port-A read is selected and MBA is HIGH. MBF2 is also set HIGH when FIFO2 is reset.
ORA	O (Port A)	Output-ready flag. ORA is synchronized to the LOW-to-HIGH transition of CLKA. When ORA is LOW, FIFO2 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO2 when ORA is HIGH. ORA is forced LOW when FIFO2 is reset and goes HIGH on the third LOW-to-HIGH transition of CLKA after a word is loaded to empty memory.
ORB	O (Port B)	Output-ready flag. ORB is synchronized to the LOW-to-HIGH transition of CLKB. When ORB is LOW, FIFO1 is empty and reads from its memory are disabled. Ready data is present on the output register of FIFO1 when ORB is HIGH. ORB is forced LOW when FIFO1 is reset and goes HIGH on the third LOW-to-HIGH transition of CLKB after a word is loaded to empty memory.
RST1	I	FIFO1 reset. To reset FIFO1, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while RST1 is LOW. The LOW-to-HIGH transition of RST1 latches the status of FSO and FS1 for AFA and AEB offset selection. FIFO1 must be reset upon power up before data is written to its RAM.
RST2	I	FIFO2 reset. To reset FIFO2, four LOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while RST2 is LOW. The LOW-to-HIGH transition of RST2 latches the status of FSO and FS1 for AFB and AEA offset selection. FIFO2 must be reset upon power up before data is written to its RAM.
W/RA	I	Port-A write/read select. A HIGH selects a write operation and a LOW selects a read operation on port A for a LOW-to-HIGH transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/RA is HIGH.
W/RB	I	Port-B write/read select. A LOW selects a write operation and a HIGH selects a read operation on port B for a LOW-to-HIGH transition of CLKB. The BO-B35 outputs are in the high-impedance state when W/RB is LOW.

FUNCTIONAL DESCRIPTION

Reset

The FIFO memories of the IDT723632 are reset separately by taking their reset ($\overline{RST1}$, $\overline{RST2}$) inputs LOW for at least four port-A clock (CLKA) and four port-B clock (CLKB) LOW-to-HIGH transitions. The reset inputs can switch asynchronously to the clocks. A FIFO reset initializes the internal read and write pointers and forces the input-ready flag (IRA, IRB) LOW, the output-ready flag (ORA, ORB) LOW, the almost-empty flag (AEA, AEB) LOW, and the almost-full flag (AFA, AFB) HIGH. Resetting a FIFO also forces the mailbox flag (MBF1, MBF2) of the parallel mailbox register HIGH. After a FIFO is reset, its input-ready flag is set HIGH after two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.

A LOW-to-HIGH transition on a FIFO reset ($\overline{RST1}$, $\overline{RST2}$) input latches the value of the flag-select (FS0, FS1) inputs for choosing the almost-full and almost-empty offset programming method (see *almost-empty and almost-full flag offset programming* below).

Almost-empty flag and almost-full flag offset programming

Four registers in the IDT723632 are used to hold the offset values for the almost-empty and almost-full flags. The port-B almost-empty flag (AEB) offset register is labeled X1 and the port-A almost-empty flag (AEA) offset register is labeled X2. The port-A almost-full flag (AFA) offset register is labeled Y1 and the port-B almost-full flag (AFB) offset register is labeled Y2. The index of each register name corresponds to its FIFO number. The offset registers can be loaded with preset values during the reset of a FIFO or they can be programmed from port A (see Table 1).

To load a FIFO almost-empty flag and almost-full flag offset registers with one of the three preset values listed in Table 1, at least one of the flag-select inputs must be HIGH during the LOW-to-HIGH transition of its reset input. For example, to load the preset value of 64 into X1 and Y1, FS0 and FS1 must be HIGH when FIFO1 reset ($\overline{RST1}$) returns HIGH. Flag-offset registers associated with FIFO2 are loaded with one of the preset values in the same way with FIFO2 reset ($\overline{RST2}$). When using one of the preset values for the flag offsets, the FIFOs can be reset simultaneously or at different times.

To program the X1, X2, Y1, and Y2 registers from port A, both FIFOs should be reset simultaneously with FS0 and FS1 LOW during the LOW-to-HIGH transition of the reset inputs. After this reset is complete, the first four writes to FIFO1 do not store data in RAM but load the offset registers in the order Y1, X1, Y2, X2. Each offset register uses port-A (A8-A0) inputs, with A8 as the most significant bit. Each register value can be programmed from 1 to 508. After all the offset registers are programmed from port A, the port-B input-ready flag (IRB) is set HIGH and both FIFOs begin normal operation.

FIFO write/read operation

The state of the port-A data (A0-A35) outputs is controlled by port-A chip select (\overline{CSA}) and port-A write/read select ($\overline{W/RA}$). The A0-A35 outputs are in the high-impedance state when either \overline{CSA} or $\overline{W/RA}$ is HIGH. The A0-A35 outputs are active when both \overline{CSA} and $\overline{W/RA}$ are LOW.

Data is loaded into FIFO1 from the A0-A35 inputs on a LOW-to-HIGH transition of CLKA when \overline{CSA} is LOW, $\overline{W/RA}$ is HIGH, ENA is HIGH, MBA is LOW, and IRA is HIGH. Data is read from FIFO2 to the A0-A35 outputs by a LOW-to-HIGH transition of CLKA when \overline{CSA} is LOW, $\overline{W/RA}$ is LOW, ENA is HIGH, MBA is LOW, and ORA is HIGH (see Table 2). FIFO reads and writes on port A are independent of any concurrent port-B operation.

FS1	FS0	$\overline{RST1}$	$\overline{RST2}$	X1 AND Y1 REGISTERS ⁽¹⁾	X2 AND Y2 REGISTERS ⁽²⁾
H	H		X	64	X
H	H	X		X	64
H	L		X	16	X
H	L	X		X	16
L	H		X	8	X
L	H	X		X	8
L	L			Programmed from port A	Programmed from port A

NOTES

1. X1 register holds the offset for AEB; Y1 register holds the offset for AFA.
2. X2 register holds the offset for AEA; Y2 register holds the offset for AFB.

3022 tbi 03

Table 1. Flag Programming

The port-B control signals are identical to those of port A with the exception that the port-B write/read select ($\overline{W}/\overline{RB}$) is the inverse of the port-A write/read select ($\overline{W}/\overline{RA}$). The state of the port-B data (B0-B35) outputs is controlled by the port-B chip select (\overline{CSB}) and port-B write/read select ($\overline{W}/\overline{RB}$). The B0-B35 outputs are in the high-impedance state when either \overline{CSB} is HIGH or $\overline{W}/\overline{RB}$ is LOW. The B0-B35 outputs are active when \overline{CSB} is LOW and $\overline{W}/\overline{RB}$ is HIGH.

Data is loaded into FIFO2 from the B0-B35 inputs on a LOW-to-HIGH transition of CLKB when \overline{CSB} is LOW, $\overline{W}/\overline{RB}$ is LOW, ENB is HIGH, MBB is LOW, and IRB is HIGH. Data is read from FIFO1 to the B0-B35 outputs by a LOW-to-HIGH transition of CLKB when \overline{CSB} is LOW, $\overline{W}/\overline{RB}$ is HIGH, ENB is HIGH, MBB is LOW, and ORB is HIGH (see Table 3). FIFO reads and writes on port B are independent of any concurrent port-A operation.

The setup and hold time constraints to the port clocks for the

port chip selects and write/read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is LOW during a clock cycle, the port's chip select and write/read select may change states during the setup and hold time window of the cycle.

When a FIFO output-ready flag is LOW, the next data word is sent to the FIFO output register automatically by the LOW-to-HIGH transition of the port clock that sets the output-ready flag HIGH. When the output-ready flag is HIGH, an available data word is clocked to the FIFO output register only when a FIFO read is selected by the port's chip select, write/read select, enable, and mailbox select.

Synchronized FIFO flags

Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve flag-signal reliability

\overline{CSA}	$\overline{W}/\overline{RA}$	ENA	MBA	CLKA	A0-A35 OUTPUTS	PORT FUNCTION
H	X	X	X	X	In high-impedance state	None
L	H	L	X	X	In high-impedance state	None
L	H	H	L	≠	In high-impedance state	FIFO1 write
L	H	H	H	≠	In high-impedance state	Mail1 write
L	L	L	L	X	Active, FIFO2 output register	None
L	L	H	L	≠	Active, FIFO2 output register	FIFO2 read
L	L	L	H	X	Active, mail2 register	None
L	L	H	H	≠	Active, mail2 register	Mail2 read (set MBF2 HIGH)

3022 tbl 04

Table 2. Port-A Enable Function Table

\overline{CSB}	$\overline{W}/\overline{RB}$	ENB	MBB	CLKB	B0-B35 OUTPUTS	PORT FUNCTION
H	X	X	X	X	In high-impedance state	None
L	L	L	X	X	In high-impedance state	None
L	L	H	L	≠	In high-impedance state	FIFO2 write
L	L	H	H	≠	In high-impedance state	Mail2 write
L	H	L	L	X	Active, FIFO1 output register	None
L	H	H	L	≠	Active, FIFO1 output register	FIFO1 read
L	H	L	H	X	Active, mail1 register	None
L	H	H	H	≠	Active, mail1 register	Mail1 read (set MBF1 HIGH)

3022 tbl 05

Table 3. Port-B Enable Function Table

SYNCHRONIZED FIFO FLAGS

Each FIFO is synchronized to its port clock through at least two flip-flop stages. This is done to improve flag-signal reliability by reducing the probability of metastable events when CLKA and CLKB operate asynchronously to one another. ORA, AEA, IRA, and AFA are synchronized to CLKA. ORB, AEB, IRB, and AFB are synchronized to CLKB. Tables 4 and 5 show the relationship of each port flag to FIFO1 and FIFO2.

OUTPUT-READY FLAGS (ORA, ORB)

The output-ready flag of a FIFO is synchronized to the port clock that reads data from its array. When the output-ready flag is HIGH, new data is present in the FIFO output register. When the output-ready flag is LOW, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.

A FIFO read pointer is incremented each time a new word is clocked to its output register. The state machine that controls an output-ready flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is empty, empty+1, or empty+2. From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of the output-ready flag synchronizing clock. Therefore, an output-ready flag is LOW if a word in memory is the next data to be sent to the FIFO output register and three cycles of the port Clock that reads data from the FIFO have not elapsed since the time the word was written. The output-ready flag of the FIFO remains LOW until the third LOW-to-HIGH transition of the synchronizing clock occurs, simultaneously forcing the output-ready flag HIGH and shifting the word to the FIFO output register.

A LOW-to-HIGH transition on an output-ready flag synchronizing clock begins the first synchronization cycle of a write H the clock transition occurs at time tsk1 or greater after the

write. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 7 and 8).

INPUT-READY FLAGS (IRA, IRB)

The input-ready flag of a FIFO is synchronized to the port clock that writes data to its array. When the input-ready flag is HIGH, a memory location is free in the SRAM to receive new data. No memory locations are free when the input-ready flag is LOW and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, its write pointer is incremented. The state machine that controls an input-ready flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of two cycles of the input-ready flag synchronizing clock. Therefore, an input-ready flag is LOW if less than two cycles of the input-ready flag synchronizing clock have elapsed since the next memory write location has been read. The second LOW-to-HIGH transition on the input-ready flag synchronizing Clock after the read sets the input-ready flag HIGH.

A LOW-to-HIGH transition on an input-ready flag synchronizing clock begins the first synchronization cycle of a read if the clock transition occurs at time tsk1 or greater after the read. Otherwise, the subsequent clock cycle can be the first synchronization cycle (see Figures 9 and 10).

ALMOST-EMPTY FLAGS (AEA, AEB)

The almost-empty flag of a FIFO is synchronized to the port Clock that reads data from its array. The state machine that controls an almost-empty flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost empty, almost empty+1, or almost empty+2. The almost-empty state is defined by the contents of register X1 for AEB and register X2 for AEA. These registers are loaded with preset values during a FIFO reset or programmed from port A (see *almost-empty flag and almost-full flag offset*

NO. OF WORDS IN FIFO1 ^(1,2)	SYNC. TO CLKB		SYNC. TO CLKA	
	ORB	AEB	AFA	IRA
0	L	L	H	H
1 to X1	H	L	H	H
(X1 + 1) to (512 - (Y1 + 1))	H	H	H	H
(512 - Y1) - 511	H	H	L	H
512	H	H	L	L

Table 4. FIF01 Flag Operation

3022 tbl 06

NOTES:

1. X1 is the almost-empty offset for FIFO1 used by AEB. Y1 is the almost-full offset for FIFO1 used by AFA. Both X1 and Y1 are selected during a reset of FIFO 1 or programmed from port A.
2. When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.

NO. OF WORDS IN FIFO2 ^(1,2)	SYNC. TO CLKA		SYNC. TO CLKB	
	ORA	AEA	AFB	IRB
0	L	L	H	H
1 to X2	H	L	H	H
(X2 + 1) to (512 - (Y2 + 1))	H	H	H	H
(512 - Y2) - 511	H	H	L	H
512	H	H	L	L

Table 5. FIF02 Flag Operation

3022 tbl 07

NOTES:

1. X2 is the almost-empty offset for FIFO2 used by AEA. Y2 is the almost-full offset for FIFO2 used by AFB. Both X2 and Y2 are selected during a reset of FIFO2 or programmed from port A.
2. When a word loaded to an empty FIFO is shifted to the output register, its previous FIFO memory location is free.



programming above). An almost-empty flag is LOW when its FIFO contains X or less words and is HIGH when its FIFO contains $(X+1)$ or more words. A data word present in the FIFO output register has been read from memory.

Two LOW-to-HIGH transitions of the almost-empty flag synchronizing clock are required after a FIFO write for its almost-empty flag to reflect the new level of fill. Therefore, the almost-empty flag of a FIFO containing $(X + 1)$ or more words remains LOW if two cycles of its synchronizing clock have not elapsed since the write that filled the memory to the $(X + 1)$ level. An almost-empty flag is set HIGH by the second LOW-to-HIGH transition of its synchronizing clock after the FIFO write that fills memory to the $(X + 1)$ level. A LOW-to-HIGH transition of an almost-empty flag synchronizing clock begins the first synchronization cycle if it occurs at time $tsk2$ or greater after the write that fills the FIFO to $(X + 1)$ words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 11 and 12).

ALMOST-FULL FLAGS (\overline{AFA} , \overline{AFB})

The almost-full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an almost-full flag monitors a write pointer and read pointer comparator that indicates when the FIFO SRAM status is almost full, almost full-1, or almost full-2. The almost-full state is defined by the contents of register Y1 for \overline{AFA} and register Y2 for \overline{AFB} . These registers are loaded with preset values during a FIFO reset or programmed from port A (see *almost-empty flag and almost-full flag offset programming* above). An almost-full flag is LOW when its FIFO contains $(512 - Y)$ or more words and is HIGH when its FIFO contains $[512 - (Y + 1)]$ or less words. A data word present in the FIFO output register has been read from memory.

Two LOW-to-HIGH transitions of the almost-full flag synchronizing clock are required after a FIFO read for its almost-full flag to reflect the new level of fill. Therefore, the almost-full flag

of a FIFO containing $1512 - (y + 1)$ or less words remains LOW if two cycles of its synchronizing clock have not elapsed since the read that reduced the number of words in memory to $[512 - (Y + 1)]$. An almost-full flag is set HIGH by the second LOW-to-HIGH transition of its synchronizing clock after the FIFO read that reduces the number of words in memory to $(Y + 1)$. A LOW-to-HIGH transition of an almost-full flag synchronizing clock begins the first synchronization cycle if it occurs at time $tsk2$ or greater after the read that reduces the number of words in memory to $[512 - (Y + 1)]$. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figures 13 and 14).

MAILBOX REGISTERS

Each FIFO has a 36-bit bypass register to pass command and control information between port A and port B without putting it in queue. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A LOW-to-HIGH transition on CLKA writes AO-A35 data to the mail1 register when a port-A write is selected by \overline{CSA} , W/\overline{RA} , and ENA and with MBA HIGH. A LOW-to-HIGH transition on CLKB writes BO-B35 data to the mail2 register when a port-B write is selected by \overline{CSB} , \overline{W}/RB , and ENB and with MBB HIGH. Writing data to a mail register sets its corresponding flag ($\overline{MBF1}$ or $\overline{MBF2}$) LOW. Attempted writes to a mail register are ignored while the mail flag is LOW. When data outputs of a port are active, the data on the bus comes from the FIFO output register when the port mailbox select input is LOW and from the mail register when the port-mailbox select input is HIGH. The mail1 register flag ($\overline{MBF1}$) is set HIGH by a LOW-to-HIGH transition on \overline{CLKB} when a port-B read is selected by \overline{CSB} , \overline{W}/RB , and ENB and with MBB HIGH. The mail2 register flag ($\overline{MBF2}$) is set HIGH by a LOW-to-HIGH transition on CLKA when a port-A read is selected by \overline{CSA} , W/\overline{RA} , and ENA and with MBA HIGH. The data in a mail register remains intact after it is read and changes only when new data is written to the register.





Figure 1. FIFO1 Reset Loading X1 and Y1 With a Preset Value of Eight†

3022 drw 04

† FIFO2 is reset in the same manner to load X2 and Y2 with a preset value.

5




NOTE: $\overline{CSA} = L$, $W/\overline{RA} = H$, $MBA = L$. It is not necessary to program offset register on consecutive clock cycles.

† t_{sk1} is the minimum time between the rising CLKA edge and a rising CLKB edge for IRB to transition high in the next cycle. If the time between the rising edge of CLKA and rising edge of CLKB is less than t_{sk1} , then IRB may transition high one cycle later than shown.

Figure 2. Programming the Almost-Full Flag and Almost-Empty Flag Offset Values After Reset


3022 drw 05



† Written to FIFO1

3022 drw 06

Figure 3. Port-A Write Cycle Timing for FIFO1



† Written to FIFO2

3022 drw 07

Figure 4. Port-B Write Cycle Timing for FIFO2




Figure 5. Port-B Read Cycle Timing for FIFO1

3022 drw 08





Figure 6. Port-A Read Cycle Timing for FIFO2


3022 drw 09



† t_{sk1} is the minimum time between a rising CLKA edge and a rising CLKB edge for ORB to transition high and to clock the next word to the FIFO1 output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than t_{sk1} , then the transition of ORB high and load of the first word to the output register may occur one CLKB cycle later than shown.

Figure 7. ORB Flag Timing and First Data Word Fallthrough When FIFO1 Is Empty

3022 drw 10




5

† t_{sk1} is the minimum time between a rising CLKB edge and a rising CLKA edge for ORA to transition high and to clock the next word to the FIFO2 output register in three CLKA cycles. If the time between the rising CLKB edge and rising CLKA edge is less than t_{sk1} , then the transition of ORA high and load of the first word to the output register may occur one CLKA cycle later than shown.

Figure 8. ORA Flag Timing and First Data Word Fallthrough When FIFO2 Is Empty


3022 drw 11



† t_{sk1} is the minimum time between a rising CLKB edge and a rising CLKA edge for IRA to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t_{sk1} , then IRA may transition high one CLKA cycle later than shown.

Figure 9. IRA Flag Timing and First Available Write When FIFO1 Is Full

3022.drw 12




5

† t_{sk1} is the minimum time between a rising CLK A edge and a rising CLK B edge for IRB to transition high in the next CLK B cycle. If the time between the rising CLK A edge and rising CLK B edge is less than t_{sk1} , then IRB may transition high one CLK B cycle later than shown.

Figure 10. IRB Flag Timing and First Available Write When FIFO2 Is Full

3022 drw 13




NOTE: FIFO1 write ($\overline{CSA} = L, \overline{W/RA} = H, MBA = L$), FIFO1 read ($\overline{CSB} = L, \overline{W/RB} = H, MBB = L$). Data in the FIFO1 output register has been read from the FIFO.

† t_{sk2} is the minimum time between a rising CLKA edge and a rising CLKB edge for \overline{AEB} to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than t_{sk2} , then \overline{AEB} may transition high one CLKB cycle later than shown.

Figure 11. Timing for \overline{AEB} When FIFO1 Is Almost Empty

3022 drw 14




NOTE: FIFO2 write ($\overline{CSB} = L, \overline{W/RB} = L, MBB = L$), FIFO2 read ($\overline{CSA} = L, \overline{W/RA} = L, MBA = L$). Data in the FIFO2 output register has been read from the FIFO.

† t_{sk2} is the minimum time between a rising CLKB edge and a rising CLKA edge for \overline{AEA} to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t_{sk2} , then \overline{AEA} may transition high one CLKA cycle later than shown.

Figure 12. Timing for \overline{AEA} When FIFO2 Is Almost Empty

3022 drw 15




NOTE: FIFO1 write ($\overline{CSA} = L, \overline{WR/A} = H, MBA = L$), FIFO1 read ($\overline{CSB} = L, \overline{WR/B} = H, MBB = L$). Data in the FIFO1 output register has been read from the FIFO.

† t_{sk2} is the minimum time between a rising CLKA edge and a rising CLKB edge for \overline{AFA} to transition high in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than t_{sk2} , then \overline{AFA} may transition high one CLKB cycle later than shown.

Figure 13. Timing for \overline{AFA} When FIFO1 is Almost Full

3022 drw 16



NOTE: FIFO2 write ($\overline{CSB} = L, \overline{WR/B} = L, MBB = L$), FIFO2 read ($\overline{CSA} = L, \overline{WR/A} = L, MBA = L$). Data in the FIFO2 output register has been read from the FIFO.

† t_{sk2} is the minimum time between a rising CLKB edge and a rising CLKA edge for \overline{AFB} to transition high in the next CLKB cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t_{sk2} , then \overline{AFB} may transition high one CLKA cycle later than shown.

Figure 14. Timing for \overline{AFB} When FIFO2 is Almost Full

3022 drw 17

5




Figure 15. Timing for Mail1 Register and $\overline{MBF1}$ Flag

3022 drw 18




Figure 16. Timing for Mail2 Register and $\overline{MBF2}$ Flag

3022 drw 19

5

**ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE
(UNLESS OTHERWISE NOTED)***

Parameter	Rating
Supply voltage range, Vcc	-0.5 V to 7 V
Input voltage range, VI (see Note 1)	-0.5V to Vcc+0.5V
Output voltage range, VO (see Note 1)	-0.5V to Vcc+0.5V
Input clamp current, IIK (VI < 0 or VI > Vcc)	±20 mA
Output clamp current, 4K (Vo < 0 or Vo > Vcc)	±50 mA
Continuous output current, Io (Vo = 0 to Vcc)	±50mA
Continuous current through Vcc or GND pins	±400 mA
Storage temperature range	-65°C to 150°C

NOTES:

- *Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

3022 tbl 08

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
IOH	High-level output current		-4	V
IOL	Low-level output current		8	mA
TA	Operating free-air temperature	0	70	°C

3022 tbl 09

ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)

Symbol	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit	
VOH	VCC = 4.5, IOH = -4 mA	2.4			V	
VOL	VCC = 4.5, IOL = 8 mA			0.5	V	
II	VCC = 5.5, VI = VCC or 0			±5	µA	
IOZ	VCC = 5.5, VO = VCC or 0			±5	µA	
ICC	VCC = 5.5, VI = VCC - 0.2 V or 0			400	µA	
dlcc ⁽²⁾	VCC = 5.5, One input at 3.4 V, Other inputs at Vcc or GND	CSA = VIH	A0 - A35	0	mA	
		CSB = VIH	B0 - B35	0	mA	
		CSA = VIL	A0 - A35		1	mA
		CSB = VIL	B0 - B35		1	mA
	All other inputs			1	mA	
Ci	VI = 0 V, fS = 1 MHz		6		pF	
Co	VO = 0 V, fS = 1 MHz		8		pF	

- NOTES:**
1. All typical values are at Vcc = 5 V, TA = 25 C. 3022 tbl 10
 2. This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or Vcc.

TIMING REQUIREMENTS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE (SEE FIGURES 1 THROUGH 16)

Symbol	Parameter	723632-15		723632-20		723632-30		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
fclock	Clock frequency, CLKA or CLKB	66.7		50		33.4		MHz
tc	Clock cycle time, CLKA or CLKB	15		20		30		ns
tw(CLKH)	Pulse duration, CLKA and CLKB HIGH	6		8		10		ns
tw(CLKL)	Pulse duration, CLKA and CLKB LOW	6		8		10		ns
tsu(D)	Setup time, A0-A35 before CLKA↑ and B0-B35 before CLKB↑	4		5		6		ns
tsu(EN)	Setup time, CSA, W/RA, ENA, and MBA before CLKA↑, CSB, W/RB, ENB, and MBB before CLKB↑	4.5		5		6		ns
tsu(RS)	Setup time, RST1 or RST2 LOW before CLKA↑ or CLKB↑ ⁽¹⁾	5		6		7		ns
tsu(FS)	Setup time, FS0 and FS1 before RST1 and RST2 HIGH	7.5		8.5		9.5		ns
th(D)	Hold time, A0-A35 after CLKA↑ and B0-B35 after CLKB↑	1		1		1		ns
th(EN)	Hold time, CSA, W/RA, ENA, and MBA after CLKA↑; CSB, W/RB, ENB, and MBB after CLKB↑	1		1		1		ns
th(RS)	Hold time, RST1 or RST2 LOW after CLKA↑ or CLKB1↑ ⁽¹⁾	4		4		5		ns
th(FS)	Hold time, FS0 and FS1 after RST1 and RST2 HIGH	2		3		3		ns
t sk1 ⁽²⁾	Skew time, between CLKA1↑ and CLKB1↑ for ORA, ORB, IRA, and IRB	7.5		9		11		ns
tsk2 ⁽²⁾	Skew time, between CLKA↑ and CLKB↑ for AEA, AEB, AFA, and AFB	12		16		20		ns

- NOTES:**
1. Requirement to count the clock edge as one of at least four needed to reset a FIFO
 2. Skew time is not a timing constraint for proper device operation. 3022 tbl 11

5

SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE AIR TEMPERATURE, CL = 30 PF (SEE FIGURES 1 THROUGH 16)






Symbol	Parameter	723632-15		723632-20		723632-30		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
ta	Access time, CLKA↑ to A0-A35 and CLKB↑ to B0-B35	3	11	3	13	3	15	ns
tpd(C-IR)	Propagation delay time, CLKA↑ to IRA and CLKB↑ to IRB	2	8	2	10	2	12	ns
tpd(C-OR)	Propagation delay time, CLKA↑ to ORA and CLKB↑ to ORB	1	8	1	10	1	12	ns
tpd(C-AE)	Propagation delay time, CLKA↑ to AEA and CLKB↑ to AEB	1	8	1	10	1	12	ns
tod(C-AF)	Propagation delay time, CLKA↑ to AFA and CLKB↑ to AFB	1	8	1	10	1	12	ns
tpd(C-MF)	Propagation delay time, CLKA↑ to MBF1 LOW or MBF2 HIGH and CLKB↑ to MBF2 LOW or MBF1 HIGH	0	8	0	10	0	12	ns
tpd(C-MR)	Propagation delay time, CLKA↑ to B0-B35 and CLKB↑ to A0-A35 ⁽²⁾	3	13.5	3	15	3	17	ns
tpd(M-DV)	Propagation delay time, MBA to A0-A35 valid and MBB to B0-B35 valid	3	11	3	13	3	15	ns
tpd(R-F)	Propagation delay time, RST1 LOW to AEBLOW, AFA HIGH, and MBF1 HIGH, and RST2 LOW to AEA LOW, AFB HIGH, and MBF2 HIGH	1	15	1	20	1	30	ns
ten	Enable time, CSA↑ and W/RA low to A0-A35 active and CSB↑ LOW and W/RB HIGH to B0-B35 active	2	12	2	13	2	14	ns
tdis	Disable time, CSA↑ or W/RA HIGH to A0-A35 at high-impedance and CSB↑ HIGH or W/RB LOW to B0-B35 at high-impedance	1	8	1	10	1	11	ns

NOTES:

1. Writing data to the mail 1 register when the B0- B35 outputs are active and MBB is HIGH
2. Writing data to the mail 2 register when the A0-A35 outputs are active and MBA is HIGH

3022 tbl 12

PARAMETER MEASUREMENT INFORMATION




NOTE A: Includes probe and jig capacitance

Figure 17. Load Circuit and Voltage Waveforms

3022 drw 20

TYPICAL CHARACTERISTICS



3022 drw 21

CALCULATING POWER DISSIPATION

The ICC current for the graph in Figure 18 was taken while simultaneously reading and writing a FIFO on the IDT723632 with CLKA and CLKB set to fclock. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data output channel and the number of IDT723632 inputs driven by TTL high levels are known, the power dissipation can be calculated with the equation below.

With ICCF taken from Figure 18, the maximum power dissipation (Pt) of the IDT723632 can be calculated by:

$$P_t = V_{CC} \times [ICCF + (N \times \Delta I_{CC} \times dc)] + \Sigma(CL \times V_{CC}^2 \times f_o)$$

where:

N = number of inputs driven by TTL levels

ΔI_{CC} = increase in power supply current for each input at a TTL high level

dc = duty cycle of inputs at a TTL high level of 3.4 V


CL = output capacitive load

f o = switching frequency of an output

When no reads or write are occurring on the IDT723632, the power dissipated by a single clock input (CLKA or CLKB) running at frequency fclock is calculated by:

$$P_t = V_{CC} \times f_{clock} \times 0.184 \text{ mA/MHz}$$

ORDERING INFORMATION



3022 drw 22



Integrated Device Technology, Inc.

CMOS SyncBiFIFO™ 256 x 36 x 2, 1024 x 36 x 2

ADVANCED INFORMATION
IDT723622
IDT723642

FEATURES:


- Free-running CLKA and CLKB may be asynchronous or coincident
- Two independent clocked FIFOs buffering data in opposite directions
- Memory sizes:
IDT723622—256 x 36 x 2
IDT723642—1024 x 36 x 2
- Mailbox bypass register for each FIFO
- Programmable Almost-Full and Almost-Empty flags
- Microprocessor Interface Control Logic
- IRA, ORA, \overline{AEA} , and \overline{AFA} flags synchronized by CLKA
- IRB, ORB, \overline{AEB} , and \overline{AFB} flags synchronized by CLKB
- Supports clock frequencies up to 67MHz
- Fast access times of 11ns
- Available in 132-pin Plastic Quad Flatpack (PQF) or space-saving 120-pin Thin Quad Flatpack (PF)

DESCRIPTION:

The IDT723622/42 are high-speed, low-power, CMOS Bidirectional Synchronous (clocked) FIFO memories which support clock frequencies up to 67MHz and have read access times as fast as 11ns. Two independent 256/1024 x 36 dual-port FIFOs on board each chip buffer data in opposite directions. Each FIFO has flags to indicate when a selected number of words is stored in memory. Communication between each port may bypass the FIFOs via two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices may be used in parallel to create wider data paths.

The IDT723622/42 are Synchronous (clocked) FIFOs, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH

PIN CONFIGURATION



SyncFIFO and SyncBiFIFO are trademarks and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

OCTOBER 1993


DESCRIPTION (CONTINUED)

transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bidirectional interface between microprocessors and/or buses with synchronous control.


The Input Ready (IRA) and Almost-Full (\overline{AFA} , \overline{AFB}) flags of a FIFO are two-stage synchronized to the port clock that writes data into its array. The Output Ready (ORA, ORB) and

Almost-Empty (\overline{AEA} , \overline{AEB}) flags of a FIFO are two-stage synchronized to the port clock that reads data from its array. Offset values for the Almost-Full and Almost-Empty flags of both FIFOs can be programmed from Port A

PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM



3043 drw 03



Integrated Device Technology, Inc.

512/1024/2048 x 36 CMOS Dual-Port SyncFIFO™

ADVANCED INFORMATION

IDT723631
IDT723641
IDT723651

FEATURES:


- Free-running CLKA and CLKB may be asynchronous or coincident
- Clocked FIFO buffering data from Port A to Port B
- Memory sizes:
IDT723631—512 x 36
IDT723641—1024 x 36
IDT723651—2048 x 36
- Synchronous read retransmit capability
- Mailbox register in each direction
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- Input-Ready (IR) and Almost-Full (\overline{AF}) flags synchronized by CLKA
- Output-Ready (OR) and Almost-Empty (\overline{AE}) flags synchronized by CLKB

- Supports clock frequencies up to 67MHz
- Fast access times of 11ns
- Available in 132-pin Plastic Quad Flatpack (PQF) or space-saving 120-pin Thin Quad Flatpack (PF)

DESCRIPTION:

The IDT723631/41/51 are high-speed, low-power, CMOS synchronous (clocked) FIFO memories which support clock frequencies up to 67MHz and have read access times as fast as 11ns. The 512/1024/2048 x36 Dual-Port FIFO buffers data from Port A to Port B. The FIFO memory has retransmit capability, which allows previously read data to be accessed again. The FIFO has flags to indicate empty and full conditions, and two programmable flags (Almost-Full and Almost-Empty) to indicate when a selected number of words is stored in memory. Communication between each port may take

PIN CONFIGURATION



5

SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

AUGUST 1993

DESCRIPTION (CONTINUED)


place with two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices may be used in parallel to create wider data paths. Expansion is also possible in word depth.

The IDT723631/41/51 are Synchronous (clocked) FIFOs, meaning each port employs a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent


of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between the microprocessor and/or buses with synchronous control.

The Input Ready (IR) and Almost-Full (\overline{AF}) flags of the FIFO are two-stage synchronized to CLKA. The Output Ready (OR) and Almost-Empty (\overline{AE}) flags are synchronized to CLKB. Offset values for the \overline{AF} and \overline{AE} flags can be programmed from Port A or through a serial port.

PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM



GENERAL INFORMATION

1

TECHNOLOGY AND CAPABILITIES

2

QUALITY AND RELIABILITY

3

PACKAGE DIAGRAM OUTLINES

4

FIFO PRODUCTS

5

SPECIALITY MEMORY PRODUCTS

6

SUBSYSTEMS PRODUCTS

7

MULTI-PORT RAMS

Integrated Device Technology has emerged as the leading multi-port RAM supplier by combining CMOS/BiCMOS technology with innovative circuit design. With system performance advantages as a goal, we have brought system design expertise together with circuit and technology expertise in defining dual-port and four-port RAM products. Our dual-port memories are now industry standards. The synergistic relationship between advanced process technology, system expertise and unique design capability add value beyond that normally achieved. As an example, our dual-port memories provide arbitration along with a completely tested solution to the metastability problem. Various arbitration techniques are available to the designer to prevent contention and system wait states. On-chip hardware arbitration, "semaphore" token passing or software arbitration allow the most

efficient memory to be selected for each application. At IDT, innovation counts only when it provides system advantages to the user.

Both commercial and military versions of all IDT memories are available. Our military devices are manufactured and processed strictly in conformance with all the administrative processing and performance requirements of MIL-STD-883. Because we anticipated increased military radiation resistance requirements, all devices are also offered with special radiation resistant processing and guarantees. As the leading supplier of military specialty RAMs, IDT provides performance and quality levels second to none.

Our commercial dual-port and four-port memories, in fact, share most processing steps with military devices.

TABLE OF CONTENTS

	PAGE
SPECIALTY MEMORY PRODUCTS	
IDT7130SA/LA	8K (1K x 8) Dual-Port RAM (Master with Interrupts) 6.1
IDT7140SA/LA	8K (1K x 8) Dual-Port RAM (Slave with Interrupts) 6.1
IDT7132SA/LA	16K (2K x 8) Dual-Port RAM (Master) 6.2
IDT7142SA/LA	16K (2K x 8) Dual-Port RAM (Slave) 6.2
IDT71321SA/LA	16K (2K x 8) Dual-Port RAM (Master with Interrupts) 6.3
IDT71421SA/LA	16K (2K x 8) Dual-Port RAM (Slave with Interrupts) 6.3
IDT70121S/L	18K (2K x 9) Dual-Port RAM (Master with Busy and Interrupt) 6.4
IDT70125S/L	18K (2K x 9) Dual-Port RAM (Slave with Busy and Interrupt) 6.4
IDT7133SA/LA	32K (2K x 16) Dual-Port RAM (Master) 6.5
IDT7143SA/LA	32K (2K x 16) Dual-Port RAM (Slave) 6.5
IDT7134SA/LA	32K (4K x 8) Dual-Port RAM 6.6
IDT71342SA/LA	32K (4K x 8) Dual-Port RAM (with Semaphore) 6.7
IDT7014S	36K (4K x 9-Bit) Dual-Port RAM 6.8
IDT7005S/L	64K (8K x 8) Dual-Port RAM 6.9
IDT7024S/L	64K (4K x 16) Dual-Port RAM 6.10
IDT7006S/L	128K (16K x 8) Dual-Port RAM 6.11
IDT7025S/L	128K (8K x 16) Dual-Port RAM 6.12
IDT7007S/L	256K (32K x 8) Dual-Port RAM 6.13
IDT7026S/L	256K (16K x 16) Dual-Port RAM 6.14
IDT70261S/L	256K (16K x 16) Dual-Port RAM (with Interrupts) 6.15
IDT7052S/L	16K (2K x 8) FourPort Static RAM 6.16
IDT7099S	36K (4K x 9) Synchronous Dual-Port RAM 6.17
IDT70825S/L	128K (8K x 16) Sequential Access Random Access Memory (SARAM™) 6.18
IDT71V321S/L	16K (2K x 8) 3.3V Dual-Port RAM (with Interrupts) 6.19
IDT70V05S/L	64K (8K x 8) 3.3V Dual-Port RAM 6.20
IDT70V24S/L	64K (4K x 16) 3.3V Dual-Port RAM 6.21
IDT70V06S/L	128K (16K x 8) 3.3V Dual-Port RAM 6.22
IDT70V25S/L	128K (8K x 16) 3.3V Dual-Port RAM 6.23
IDT70V07S/L	256K (32K x 8) 3.3V Dual-Port RAM 6.24
IDT70V26S/L	256K (16K x 16) 3.3V Dual-Port RAM 6.25
IDT70V261S/L	256K (16K x 16) 3.3V Dual-Port RAM (with Interrupts) 6.26
SUBSYSTEMS PRODUCTS (Please refer to pages indicated in Section 7 of this book.)	
MULTI-PORT MODULES	
IDT7M1002	16K x 32 Dual-Port Static RAM Module 7.1
IDT7M1001	128K x 8 Dual-Port Static RAM Module 7.2
IDT7M1003	64K x 8 Dual-Port Static RAM Module 7.2
IDT7M1014	4K x 36 Dual-Port Static RAM Module 7.3
IDT7M1024	4K x 36 Synchronous Dual-Port Static RAM Module 7.4



Integrated Device Technology, Inc.

CMOS DUAL-PORT RAM 8K (1K x 8-BIT)

IDT7130SA/LA
IDT7140SA/LA

FEATURES

- High-speed access
 - Military: 25/35/55/100ns (max.)
 - Commercial: 25/35/55/100ns (max.)
 - Commercial: 20ns in PLCC only for 7130
- Low-power operation
 - IDT7130/IDT7140SA
 - Active: 325mW (typ.)
 - Standby: 5mW (typ.)
 - IDT7130/IDT7140LA
 - Active: 325mW (typ.)
 - Standby: 1mW (typ.)
- MASTER IDT7130 easily expands data bus width to 16-or-more-bits using SLAVE IDT7140
- On-chip port arbitration logic (IDT7130 Only)
- $\overline{\text{BUSY}}$ output flag on IDT7130; $\overline{\text{BUSY}}$ input on IDT7140
- $\overline{\text{INT}}$ flag for port-to-port communication
- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL-compatible, single 5V $\pm 10\%$ power supply
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing #5962-86875
- Industrial temperature range (-40°C to $+85^{\circ}\text{C}$) is available, tested to military electrical specifications

DESCRIPTION

The IDT7130/IDT7140 are high-speed 1K x 8 Dual-Port Static RAMs. The IDT7130 is designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7140 "SLAVE" Dual-Port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


Both devices provide two independent ports with separate control, address, and I/O pins that permit independent asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{\text{CE}}$, permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 325mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200 μW from a 2V battery.

The IDT7130/IDT7140 devices are packaged in 48-pin sidebraze or plastic DIPs, LCCs, or flatpacks, 52-pin PLCCs and 64-pin TQFPs. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

6

FUNCTIONAL BLOCK DIAGRAM




- NOTES:
1. IDT7130 (MASTER): $\overline{\text{BUSY}}$ is open drain output and requires pullup resistor. IDT7140 (SLAVE): $\overline{\text{BUSY}}$ is input.
 2. Open drain output: requires pullup resistor.




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES NOVEMBER 1993

PIN CONFIGURATIONS



2689 drw 02



* Index Indicator is PIN 1 ID in package outline.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
I _{OUT}	DC Output Current	50	50	mA

2689 tbl 01

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{TERM} must not exceed V_{CC} + 0.5V.

RECOMMENDED

DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

- V_{IL} (min.) = -3.0V for pulse width less than 20ns.
- V_{TERM} must not exceed V_{CC} + 0.5V.

2689 tbl 02

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2689 tbl 03

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (V_{CC} = 5.0V ± 10%)

Symbol	Parameter	Test Conditions	7130SA 7140SA		7130LA 7140LA		Unit
			Min.	Max.	Max.	Max.	
I _L	Input Leakage Current ⁽¹⁾	2.0 ≤ V _{CC} ≤ 5.5V, V _{IN} = 0V to V _{CC}	—	10	—	5	μA
I _{LO}	Output Leakage Current ⁽¹⁾	2.0 ≤ V _{CC} ≤ 5.5V, CE = V _{IH} , V _{OUT} = 0V to V _{CC}	—	10	—	5	μA
V _{OL}	Output Low Voltage (I _{OO} -I _{O7})	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OL}	Open Drain Output Low Voltage (BUSY, INT)	I _{OL} = 16mA	—	0.5	—	0.5	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

NOTES:

- At V_{CC} < 2.0V leakages are undefined.

2689 tbl 04

6

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1,6) (V_{CC} = 5.0V ± 10%)

Symbol	Parameter	Test Conditions	Version	7130x20 ⁽²⁾		7130x25 ⁽³⁾ 7140x25 ⁽³⁾		7130x35 7140x35		7130x55 7140x55		7130x100 7140x100		Unit	
				Typ.	Max.	Typ.	Max.	Typ.	Max.	Typ.	Max.	Typ.	Max.		
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$, Outputs open, $f = f_{MAX}^{(4)}$	MIL.	SA	—	—	125	300	125	290	65	230	65	190	mA
				LA	—	—	125	240	125	230	65	185	65	155	
			COM'L.	SA	125	265	125	260	75	195	65	180	65	180	
				LA	125	215	125	210	75	155	65	140	65	130	
I _{SB1}	Standby Current (Both Ports - TTL Level Inputs)	\overline{CE}_L and $\overline{CE}_R \geq V_{IH}$, $f = f_{MAX}^{(4)}$	MIL.	SA	—	—	30	80	30	80	25	65	25	65	mA
				LA	—	—	30	60	30	60	25	55	25	45	
			COM'L.	SA	30	65	30	65	25	65	25	65	25	55	
				LA	30	45	30	45	25	45	25	45	25	35	
I _{SB2}	Standby Current (One Port - TTL Level Inputs)	\overline{CE}_L or $\overline{CE}_R \geq V_{IH}$ Active Port Outputs Open, $f = f_{MAX}^{(4)}$	MIL.	SA	—	—	80	195	80	185	40	135	40	125	mA
				LA	—	—	80	160	80	150	40	110	40	100	
			COM'L.	SA	80	180	80	175	40	130	40	115	40	110	
				LA	80	145	80	140	40	95	40	85	40	75	
I _{SB3}	Full Standby Current (Both Ports - All CMOS Level Inputs)	\overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$, $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(5)}$	MIL.	SA	—	—	1.0	30	1.0	30	1.0	30	1.0	30	mA
				LA	—	—	0.2	10	0.2	10	0.2	10	0.2	10	
			COM'L.	SA	1.0	15	1.0	15	1.0	15	1.0	15	1.0	15	
				LA	0.2	5	0.2	5	0.2	4	0.2	4	0.2	4	
I _{SB4}	Full Standby Current (One Port - All CMOS Level Inputs)	\overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$, $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, Active Port Outputs Open, $f = f_{MAX}^{(4)}$	MIL.	SA	—	—	70	185	70	175	40	120	40	110	mA
				LA	—	—	70	150	70	140	35	90	35	80	
			COM'L.	SA	70	175	70	170	40	115	40	100	40	95	
				LA	70	140	70	135	35	90	35	75	35	70	

NOTES:

2689 tbl 05

- x in part numbers indicates power rating (SA or LA).
- 0°C to +70°C temperature range only, PLCC package only.
- Not available in DIP packages..
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/t_{RC}, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- V_{CC}=5V, T_A=+25°C for Typ.

DATA RETENTION CHARACTERISTICS (LA Version Only)


Symbol	Parameter	Test Conditions	IDT7130LA/IDT7140LA			Unit	
			Min.	Typ. ⁽¹⁾	Max.		
V _{DR}	V _{CC} for Data Retention	V _{CC} = 2.0V, $\overline{CE} \geq V_{CC} - 0.2V$ V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V	2.0	—	—	V	
I _{CCDR}	Data Retention Current		Mil.	—	100	4000	μA
			Com'l.	—	100	1500	μA
t _{CDR} ⁽³⁾	Chip Deselect to Data Retention Time		0	—	—	ns	
t _R ⁽³⁾	Operation Recovery Time	t _{RC} ⁽²⁾	—	—	ns		

NOTES:

2689 tbl 06

- V_{CC} = 2V, T_A = +25°C
- t_{RC} = Read Cycle Time
- This parameter is guaranteed but not tested.

DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2, and 3

2689 tbl 07




Figure 1. Output Load




Figure 2. Output Load
(for t_{HZ} , t_{LZ} , t_{WZ} , and t_{OW})




Figure 3. $\overline{\text{BUSY}}$ and $\overline{\text{INT}}$
Output Load

2689 drw 07

* Including scope and jig

6

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽³⁾


Symbol	Parameter	7130x20 ⁽²⁾	7130x25 ⁽⁵⁾	7130x35	7130x55	7130x100	Unit
		Min. Max.	Min. Max.	Min. Max.	Min. Max.	Min. Max.	
Read Cycle							
t _{RC}	Read Cycle Time	20 —	25 —	35 —	55 —	100 —	ns
t _{AA}	Address Access Time	— 20	— 25	— 35	— 55	— 100	ns
t _{ACE}	Chip Enable Access Time	— 20	— 25	— 35	— 55	— 100	ns
t _{AOE}	Output Enable Access Time	— 11	— 12	— 25	— 35	— 40	ns
t _{OH}	Output Hold From Address Change	0 —	0 —	0 —	0 —	10 —	ns
t _{LZ}	Output Low-Z Time ^(1,4)	0 —	0 —	0 —	5 —	5 —	ns
t _{HZ}	Output High-Z Time ^(1,4)	— 10	— 10	— 15	— 25	— 40	ns
t _{PU}	Chip Enable to Power Up Time ⁽⁴⁾	0 —	0 —	0 —	0 —	0 —	ns
t _{PD}	Chip Disable to Power Down Time ⁽⁴⁾	— 50	— 50	— 50	— 50	— 50	ns

NOTES:

1. Transition is measured ±500mV from low or high impedance voltage load (Figure 2).
2. 0°C to +70°C temperature range only, PLCC package only.
3. "X" in part numbers indicates power rating (SA or LA).
4. This parameter is guaranteed but not tested.
5. Not available in DIP packages.

2689 tbl 08

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE^(1,2,4)




NOTES:

1. R/\bar{W} is high for Read Cycles.
2. Device is continuously enabled, $\overline{CE} = V_{IL}$.
3. Addresses valid prior to or coincident with \overline{CE} transition low.
4. $\overline{OE} = V_{IL}$.

2689 drw 08

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE^(1,3)



NOTES:

1. R/W is high for Read Cycles.
2. Device is continuously enabled, $\overline{CE} = V_{IL}$.
3. Addresses valid prior to or coincident with \overline{CE} transition low.
4. $\overline{OE} = V_{IL}$.

2689 drw 09

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁵⁾

Symbol	Parameter	7130x20 ⁽²⁾		7130x25 ⁽⁶⁾ 7140x25 ⁽⁶⁾		7130x35 7140x35		7130x55 7140x55		7130x100 7140x100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle												
tWC	Write Cycle Time ⁽³⁾	20	—	25	—	35	—	55	—	100	—	ns
tEW	Chip Enable to End-of-Write	15	—	20	—	30	—	40	—	90	—	ns
tAW	Address Valid to End-of-Write	15	—	20	—	30	—	40	—	90	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width ⁽⁴⁾	15	—	15	—	25	—	30	—	55	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
tDW	Data Valid to End-of-Write	10	—	12	—	15	—	20	—	40	—	ns
tHZ	Output High-Z Time ⁽¹⁾	—	10	—	10	—	15	—	25	—	40	ns
tDH	Data Hold Time	0	—	0	—	0	—	0	—	0	—	ns
tWZ	Write Enabled to Output in High-Z ⁽¹⁾	—	10	—	10	—	15	—	30	—	40	ns
tOW	Output Active From End-of-Write ⁽¹⁾	0	—	0	—	0	—	0	—	0	—	ns

NOTES:

1. Transition is measured $\pm 500\text{mV}$ from low or high impedance voltage with load (Figure 2). This parameter guaranteed but not tested.
2. 0°C to $+70^\circ\text{C}$ temperature range only, PLCC package only.
3. For MASTER/SLAVE combination, $t_{WC} = t_{BAA} + t_{WP}$.
4. Specified for \overline{OE} at high (Refer to "Timing Waveform of Write Cycle", Note 6)
5. "x" in part numbers indicates power rating (SA or LA).
6. Not available in DIP packages.

2689 tbl 09

6

CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)


Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0\text{V}$	11	pF
C _{OUT}	Output Capacitance	$V_{IN} = 0\text{V}$	11	pF

2689 tbl 10

NOTE:


1. This parameter is determined by device characterization but is not production tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, ($\overline{R/\overline{W}}$ CONTROLLED TIMING)^(1,2,3,6)



2689 drw 10

TIMING WAVEFORM OF WRITE CYCLE NO. 2, (\overline{CE} CONTROLLED TIMING)^(1,2,3,5)



2689 drw 11

NOTES:

1. Either $\overline{R/\overline{W}}$ or \overline{CE} must be high during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of a low \overline{CE} and a low $\overline{R/\overline{W}}$.
3. t_{WR} is measured from the earlier of \overline{CE} or $\overline{R/\overline{W}}$ going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the \overline{CE} low transition occurs simultaneously with or after the $\overline{R/\overline{W}}$ low transition, the outputs remain in the high impedance state.
6. If \overline{OE} is low during a $\overline{R/\overline{W}}$ controlled write cycle, the write pulse width must be larger of t_{WP} or $(t_{WZ} + t_{OW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is high during an $\overline{R/\overline{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

**AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁷⁾**


Symbol	Parameter	7130x20 ⁽¹⁾	7130x25 ⁽⁹⁾	7130x35	7130x55	7130x100	Unit
		Min. Max.	7140x25 ⁽⁹⁾ Min. Max.	7140x35 Min. Max.	7140x55 Min. Max.	7140x100 Min. Max.	
Busy Timing (For Master IDT7130 Only)							
tBAA	$\overline{\text{BUSY}}$ Access Time from Address	— 25	— 25	— 35	— 45	— 50	ns
tBDA	$\overline{\text{BUSY}}$ Disable Time from Address	— 20	— 20	— 30	— 40	— 50	ns
tBAC	$\overline{\text{BUSY}}$ Access Time from Chip Enable	— 20	— 20	— 30	— 35	— 50	ns
tBDC	$\overline{\text{BUSY}}$ Disable Time from Chip Enable	— 20	— 20	— 25	— 30	— 50	ns
tWDD	Write Pulse to Data Delay ⁽²⁾	— 50	— 50	— 60	— 80	— 120	ns
tDDD	Write Data Valid to Read Data Delay ⁽²⁾	— 35	— 35	— 35	— 55	— 100	ns
tAPS	Arbitration Priority Set-up Time ⁽³⁾	5 —	5 —	5 —	5 —	5 —	ns
tBDD	$\overline{\text{BUSY}}$ Disable to Valid Data ⁽⁴⁾	— Note 4	— Note 4	— Note 4	— Note 4	— Note 4	ns
Busy Timing (For Slave IDT7140 Only)							
tWB	Write to $\overline{\text{BUSY}}$ Input ⁽⁵⁾	— —	0 —	0 —	0 —	0 —	ns
tWH	Write Hold After $\overline{\text{BUSY}}$ ⁽⁶⁾	— —	15 —	20 —	20 —	20 —	ns
tWDD	Write Pulse to Data Delay ⁽⁸⁾	— —	— 50	— 60	— 80	— 120	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁸⁾	— —	— 35	— 35	— 55	— 100	ns

NOTES:

2689 tbl 11

- 0°C to +70°C temperature range only, PLCC package only.
- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With $\overline{\text{BUSY}}$ (For Master IDT7130 only)".
- To ensure that the earlier of the two ports wins.
- tBDD is a calculated parameter and is the greater of 0, tWDD-tWP (actual) or tDDD - tW (actual)
- To ensure that the write cycle is inhibited during contention.
- To ensure that a write cycle is completed after contention.
- "x" in part numbers indicates power rating (SA or LA).
- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With Port-to-Port Delay (For Slave IDT7140 Only)".
- Not available in DIP packages .

TIMING WAVEFORM OF READ WITH $\overline{\text{BUSY}}^{(1,2,3)}$ (FOR MASTER IDT7130 ONLY)




NOTES:

1. To ensure that the earlier of the two ports wins.
2. Write Cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.
4. $\overline{\text{OE}}$ at LO for the reading port.

2689 drw 12

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY $(1,2,3)$ (FOR SLAVE IDT7140 ONLY)




NOTES:

1. Assume $\overline{\text{BUSY}}$ input at HI for the writing port, and $\overline{\text{OE}}$ at LO for the reading port.
2. Write Cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.

2689 drw 13


TIMING WAVEFORM OF WRITE WITH BUSY INPUT (FOR SLAVE IDT7140 ONLY)



2689 drw 14


**TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, \overline{CE} ARBITRATION
(FOR MASTER IDT7130 ONLY)**

\overline{CE}_L VALID FIRST:



\overline{CE}_R VALID FIRST:


2689 drw 15



2689 drw 16


**TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION⁽¹⁾
(FOR MASTER IDT7130 ONLY)**

LEFT ADDRESS VALID FIRST:



RIGHT ADDRESS VALID FIRST:

2689 drw 17



NOTE: 1. $\overline{CE}_L = \overline{CE}_R = V_{IL}$

2689 drw 18

6

**AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽²⁾**


Symbol	Parameter	7130x20 ⁽¹⁾		7130x25 ⁽³⁾ 7140x25 ⁽³⁾		7130x35 7140x35		7130x55 7140x55		7130x100 7140x100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Interrupt Timing												
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
tINS	Interrupt Set Time	—	25	—	25	—	35	—	45	—	60	ns
tINR	Interrupt Reset Time	—	25	—	25	—	35	—	45	—	60	ns

NOTES:

- 0°C to +70°C temperature range only, PLCC package only.
- "x" in part numbers indicates power rating (SA or LA).
- Not available in DIP packages .


TIMING WAVEFORM OF INTERRUPT MODE

LEFT SIDE SETS \overline{INT}_R :⁽¹⁾



2689 drw 19

RIGHT SIDE CLEAR \overline{INT}_R :⁽²⁾




2689 drw 20

NOTES:

- \overline{CE}_L = Low, \overline{BUS}_L = High.
- \overline{CE}_R = Low, \overline{BUS}_R = High.


TIMING WAVEFORM OF INTERRUPT MODE

RIGHT SIDE SETS \overline{INTL} :(1)



2689 drw 21

LEFT SIDE CLEAR \overline{INTL} :(2)




2691 drw 22

NOTES:

1. $\overline{CE_R}$ = Low, $\overline{BUSY_R}$ = High
2. $\overline{CE_L}$ = Low, $\overline{BUSY_L}$ = High



16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



NOTE:

1. In IDT7140 (SLAVE), $\overline{BUSY-IN}$ inhibits write - there is no arbitration.

2689 drw 23

FUNCTIONAL DESCRIPTION:

The IDT7130/IDT7140 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any locations in memory. The IDT7130/IDT7140 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (\overline{OE}). In the read mode, the port's \overline{OE} turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

The interrupt flag (\overline{INT}) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INTL}) is set when the right port writes to memory location 3FE (HEX). The left port clears the interrupt by reading address location 3FE. Likewise, the right port interrupt flag (\overline{INTR}) is set when the left port writes to memory location 3FF (HEX) and to clear the interrupt flag (\overline{INTR}), the right port must read the memory location 3FF. The message (8-bits) at 3FE or 3FF is user defined. If the interrupt function is not used, address locations 3FE or 3FF are not used as mailboxes, but as part of the random access memory. Refer to Table II for the interrupt operation.

ARBITRATION LOGIC

FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active \overline{BUSY} flag will be set for the delayed port.

The \overline{BUSY} flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's \overline{BUSY} flag. \overline{BUSY} is set at speeds that permit the processor to hold the operation and its respective address data. It is important to note that the write operation is invalid for the port that has \overline{BUSY} set LOW. The delayed port will have access when \overline{BUSY} goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before \overline{CE} , on-chip control logic arbitrates between \overline{CEL} and \overline{CER} for access; or (2) if the \overline{CE} s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's \overline{BUSY} flag is set and will reset when the port granted access completes its operation and ADDR/ \overline{CE} conditions which produced the contention state are removed.

DATA BUS WIDTH EXPANSION MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to sixteen-or-more-bits in a Dual-Port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its \overline{BUSYL} while another activates its \overline{BUSYR} signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one arbitrator, in the MASTER, is used. The SLAVE has \overline{BUSY} inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding Dual-Port RAMs in width, the writing of the SLAVE RAMs must be delayed, until after the \overline{BUSY} input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past \overline{BUSY} to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all Dual-Port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to \overline{BUSY} from the MASTER.

TRUTH TABLES

TABLE I – NON-CONTENTION
READ/WRITE CONTROL⁽⁴⁾

Left Or Right Port ⁽¹⁾				Function
R/W	\overline{CE}	\overline{OE}	D0-7	
X	H	X	Z	Port Disabled and in Power Down Mode ISB2 or ISB4
X	H	X	Z	$\overline{CE} = \overline{OE} = H$, Power Down Mode, ISB1 or ISB3
L	L	X	DATA _{IN}	Data on Port Written into Memory ⁽²⁾
H	L	L	DATA _{OUT}	Data in Memory Output on Port ⁽³⁾
H	L	H	Z	High Impedance Outputs

- NOTES:
2689 tbl 13
1. A0L-A10L ≠ A0R-A10R
 2. If $\overline{BUSY} = L$, data is not written.
 3. If $\overline{BUSY} = L$, data may not be valid, see twdd and tadd timing.
 4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

TABLE II – INTERRUPT FLAG^(1,4)

Left Port					Right Port					Function
R/WL	\overline{CE}	\overline{OE}	A0L-A10L	INTL	R/WR	\overline{CE}	\overline{OE}	A0L-A10R	INTR	
L	L	X	3FF	X	X	X	X	X	L ⁽²⁾	Set Right \overline{INTR} Flag
X	X	X	X	X	X	L	L	3FF	H ⁽³⁾	Reset Right \overline{INTR} Flag
X	X	X	X	L ⁽³⁾	L	L	X	3FE	X	Set Left \overline{INTL} Flag
X	L	L	3FE	H ⁽²⁾	X	X	X	X	X	Reset Left \overline{INTL} Flag


- NOTES:
2689 tbl 14
1. Assumes $\overline{BUSYL} = \overline{BUSYR} = H$.
 2. If $\overline{BUSYL} = L$, then NC.
 3. If $\overline{BUSYR} = L$, then NC.
 4. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE.

TABLE III – ARBITRATION^(1,2)

Left Port		Right Port		Flags		Function ⁽³⁾
\overline{CE}	A0L-A9L	\overline{CE}	A0R-A9R	\overline{BUSYL}	\overline{BUSYR}	
H	X	H	X	H	H	No Contention
L	X	H	X	H	H	No Contention
H	X	L	X	H	H	No Contention
L	≠ A0R-A9R	L	≠ A0L-A9L	H	H	No Contention
Address Arbitration With \overline{CE} Low Before Address Match						
L	LV5R	L	LV5R	H	L	L-Port Wins
L	RV5L	L	RV5L	L	H	R-Port Wins
L	Same	L	Same	H	L	Arbitration Resolved
L	Same	L	Same	L	H	Arbitration Resolved
\overline{CE} Arbitration With Address Match Before \overline{CE}						
LL5R	= A0R-A9R	LL5R	= A0L-A9L	H	L	L-Port Wins
RL5L	= A0R-A9R	RL5L	= A0L-A9L	L	H	R-Port Wins
LW5R	= A0R-A9R	LW5R	= A0L-A9L	H	L	Arbitration Resolved
LW5R	= A0R-A9R	LW5R	= A0L-A9L	L	H	Arbitration Resolved

- NOTES:
2689 tbl 15
1. \overline{INT} Flags Don't Care.
 2. X = DON'T CARE, L = LOW, H = HIGH
LV5R = Left Address Valid ≥ 5ns before right address.
RV5L = Right Address Valid ≥ 5ns before left address.
Same = Left and Right Addresses match within 5ns of each other.
LL5R = Left $\overline{CE} = LOW$ ≥ 5ns before Right \overline{CE} .
RL5L = Right $\overline{CE} = LOW$ ≥ 5ns before Left \overline{CE} .
LW5R = Left and Right $\overline{CE} = LOW$ within 5ns of each other.
 3. Arbitration Resolved = Contention resolved arbitrarily; if specified tAPS is not observed, then either \overline{BUSYL} Or \overline{BUSYR} will go Low (active), but which one goes Low cannot be predicted.

ORDERING INFORMATION



2689 drw 24



Integrated Device Technology, Inc.

CMOS DUAL-PORT RAM 16K (2K x 8-BIT)

IDT7132SA/LA
IDT7142SA/LA

FEATURES:

- High-speed access
 - Military: 25/35/55/100ns (max.)
 - Commercial: 25/35/55/100ns (max.)
 - Commercial: 20ns only in PLCC for 7132
- Low-power operation
 - IDT7132/42SA
 - Active: 325mW (typ.)
 - Standby: 5mW (typ.)
 - IDT7132/42LA
 - Active: 325mW (typ.)
 - Standby: 1mW (typ.)
- Fully asynchronous operation from either port
- MASTER IDT7132 easily expands data bus width to 16-or-more bits using SLAVE IDT7142
- On-chip port arbitration logic (IDT7132 only)
- BUSY output flag on IDT7132; BUSY input on IDT7142
- Battery backup operation —2V data retention
- TTL-compatible, single 5V ±10% power supply
- Available in popular hermetic and plastic packages
- Military product compliant to MIL-STD, Class B
- Standard Military Drawing # 5962-87002
- Industrial temperature range (−40°C to +85°C) is available, tested to military electrical specifications

DESCRIPTION:

The IDT7132/IDT7142 are high-speed 2K x 8 Dual-Port Static RAMs. The IDT7132 is designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7142 "SLAVE" Dual-Port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 325mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200µW from a 2V battery.

The IDT7132/7142 devices are packaged in a 48-pin sidebraze or plastic DIPs, 48-pin LCCs, 52-pin PLCCs, and 48-lead flatpacks. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

6

FUNCTIONAL BLOCK DIAGRAM



NOTE:
1. IDT7132 (MASTER): \overline{BUSY} is open drain output and requires pullup resistor.
IDT7142 (SLAVE): \overline{BUSY} is input.


2692 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.


MILITARY AND COMMERCIAL TEMPERATURE RANGES

NOVEMBER 1993

PIN CONFIGURATIONS



2692 drw 02



2692 drw 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

NOTE: 2692 tbl 01

- Stresses greater than those listed under ABSOLUTEMAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.5V.


RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE: 2692 tbl 02

- V_{IL} (min.) = -3.0V for pulse width less than 20ns.
- VTERM must not exceed Vcc + 0.5V.

* Index indicator is PIN 1 ID in package outline.



2692 drw 04

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2692 tbl 03

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	7132SA 7142SA		7132LA 7142LA		Unit
			Min.	Max.	Max.	Max.	
I _{II}	Input Leakage Current ⁽⁷⁾	$2.0 \leq V_{CC} \leq 5.5V$, $V_{IN} = 0V$ to V_{CC}	—	10	—	5	μA
I _{LO}	Output Leakage Current ⁽⁷⁾	$2.0 \leq V_{CC} \leq 5.5V$, $\overline{CE} = V_{IH}$, $V_{OUT} = 0V$ to V_{CC}	—	10	—	5	μA
V _{OL}	Output Low Voltage (I/O0-I/O7)	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OL}	Open Drain Output Low Voltage (BUSY)	I _{OL} = 16mA	—	0.5	—	0.5	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

2692 tbl 04

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1,6) ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	Version	7132x20 ⁽²⁾		7132x25 ⁽³⁾ 7142x25 ⁽³⁾		7132x35 7142x35		7132x55 7142x55		7132x100 7142x100		Unit		
				Typ.	Max.	Typ.	Max.	Typ.	Max.	Typ.	Max.	Typ.	Max.			
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$, Outputs open, $f = f_{MAX}^{(4)}$	MIL.	SA	—	—	125	300	125	290	65	230	65	190	mA	
				LA	—	—	125	240	125	230	65	185	65	155		
			COM'L.	SA	125	265	125	260	75	195	65	180	65	180		mA
				LA	125	215	125	210	75	155	65	140	65	130		
I _{SB1}	Standby Current (Both Ports - TTL Level Inputs)	\overline{CE}_L and $\overline{CE}_R \geq V_{IH}$, $f = f_{MAX}^{(4)}$	MIL.	SA	—	—	30	80	30	80	25	65	25	65	mA	
				LA	—	—	30	60	30	60	25	55	25	45		
			COM'L.	SA	30	65	30	65	25	65	25	65	25	55		mA
				LA	30	45	30	45	25	45	25	45	25	35		
I _{SB2}	Standby Current (One Port - TTL Level Inputs)	\overline{CE}_L or $\overline{CE}_R \geq V_{IH}$ Active Port Outputs Open, $f = f_{MAX}^{(4)}$	MIL.	SA	—	—	80	195	80	185	40	135	40	125	mA	
				LA	—	—	80	160	80	150	40	110	40	100		
			COM'L.	SA	80	180	80	175	40	130	40	115	40	110		mA
				LA	80	145	80	140	40	95	40	85	40	75		
I _{SB3}	Full Standby Current (Both Ports - All CMOS Level Inputs)	\overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$, $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, $f = 0^{(5)}$	MIL.	SA	—	—	1.0	30	1.0	30	1.0	30	1.0	30	mA	
				LA	—	—	0.2	10	0.2	10	0.2	10	0.2	10		
			COM'L.	SA	1.0	15	1.0	15	1.0	15	1.0	15	1.0	15		mA
				LA	0.2	5	0.2	5	0.2	4	0.2	4	0.2	4		
I _{SB4}	Full Standby Current (One Port - All CMOS Level Inputs)	\overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$, $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, Active Port Outputs Open, $f = f_{MAX}^{(4)}$	MIL.	SA	—	—	70	185	70	175	40	120	40	110	mA	
				LA	—	—	70	150	70	140	35	90	35	80		
			COM'L.	SA	70	175	70	170	40	115	40	100	40	95		mA
				LA	70	140	70	135	35	90	35	75	35	70		

NOTES:

- x in part numbers indicates power rating (SA or LA).
- 0°C to +70°C temperature range only, Only available in PLCC package.
- Not available in DIP packages..
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/t_{rc}, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
- V_{CC}=5V, T_A=+25°C for Typ.
- At V_{CC}<2.0V leakages are undefined.

2692 tbl 05



DATA RETENTION CHARACTERISTICS (LA Version Only)


Symbol	Parameter	Test Conditions	IDT7132LA/IDT7142LA			Unit	
			Min.	Typ.	Max.		
VDR	V _{CC} for Data Retention	V _{CC} = 2.0V, \overline{CE} V _{CC} -0.2V V _{IN} V _{CC} -0.2V or V _{IN} 0.2V	2.0	—	—	V	
I _{CCDR}	Data Retention Current		Mil.	—	100	4000	μA
			Com'l.	—	100	1500	μA
t _{CDR} ⁽³⁾	Chip Deselect to Data Retention Time		0	—	—	ns	
t _R ⁽³⁾	Operation Recovery Time	t _{RC} ⁽²⁾	—	—	—	ns	

NOTES:

- V_{CC} = 2V, T_A = +25°C
- t_{RC} = Read Cycle Time
- This parameter is guaranteed but not tested.

2692 tbl 06

DATA RETENTION WAVEFORM



2692 drw 05

AC TEST CONDITIONS

Input Pulse Levels	GND TO 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2, & 3

2692 tbl 07




Figure 1. Output Load




Figure 2. Output Load
(for tHZ, tLZ, tWZ, and tOW)




Figure 3. Busy Output Load
(IDT7132 only)

* Including scope and jig

2692 drw 06

**AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽³⁾**


Symbol	Parameter	7132x20 ⁽²⁾		7132x25 ⁽⁵⁾ 7142x25 ⁽⁵⁾		7132x35 7142x35		7132x55 7142x55		7132x100 7142x100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle												
t _{RC}	Read Cycle Time	20	—	25	—	35	—	55	—	100	—	ns
t _{AA}	Address Access Time	—	20	—	25	—	35	—	55	—	100	ns
t _{ACE}	Chip Enable Access Time	—	20	—	25	—	35	—	55	—	100	ns
t _{AOE}	Output Enable Access Time	—	11	—	12	—	25	—	35	—	40	ns
t _{OH}	Output Hold From Address Change	0	—	0	—	0	—	0	—	10	—	ns
t _{LZ}	Output Low Z Time ^(1,4)	0	—	0	—	0	—	5	—	5	—	ns
t _{HZ}	Output High Z Time ^(1,4)	—	10	—	10	—	15	—	25	—	30	ns
t _{PU}	Chip Enable to Power Up Time ⁽⁴⁾	0	—	0	—	0	—	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ⁽⁴⁾	—	50	—	50	—	50	—	50	—	50	ns

NOTES:

1. Transition is measured ±500mV from low to high impedance voltage (Figure 2).
2. 0°C to +70°C temperature range only, PLCC package only.
3. "X" in part numbers indicates power rating (SA or LA).
4. This parameter is guaranteed but not tested.
5. Not available in DIP packages.

2692 tbl 08

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE^(1,2,4)




NOTES:

1. R/ \overline{W} is high for Read Cycles.
2. Device is continuously enabled, $\overline{CE} = V_{IL}$.
3. Addresses valid prior to or coincident with \overline{CE} transition low.
4. $\overline{OE} = V_{IL}$.

2692 drw 07

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (1,3)



NOTES:

1. R/W is high for Read Cycles.
2. Device is continuously enabled, $\overline{CE} = V_{IL}$.
3. Addresses valid prior to or coincident with \overline{CE} transition low.
4. $\overline{OE} = V_{IL}$.

2692 drw 09

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁵⁾

Symbol	Parameter	7132x20 ⁽²⁾		7132x25 ⁽⁶⁾ 7142x25 ⁽⁶⁾		7132x35 7142x35		7132x55 7142x55		7132x100 7142x100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle												
tWC	Write Cycle Time ⁽³⁾	20	—	25	—	35	—	55	—	100	—	ns
tEW	Chip Enable to End of Write	15	—	20	—	30	—	40	—	90	—	ns
tAW	Address Valid to End of Write	15	—	20	—	30	—	40	—	90	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width ⁽⁴⁾	15	—	15	—	25	—	30	—	55	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
tDW	Data Valid to End of Write	10	—	12	—	15	—	20	—	40	—	ns
tHZ	Output High Z Time ⁽¹⁾	—	10	—	10	—	15	—	25	—	40	ns
tDH	Data Hold Time	0	—	0	—	0	—	0	—	0	—	ns
twZ	Write Enabled to Output in High Z ⁽¹⁾	—	10	—	10	—	15	—	30	—	40	ns
tOW	Output Active From End of Write ⁽¹⁾	0	—	0	—	0	—	0	—	0	—	ns

NOTES:

1. Transition is measured $\pm 500\text{mV}$ from low or high impedance voltage with load (Figure 2). This parameter guaranteed but not tested.
2. 0°C to $+70^\circ\text{C}$ temperature range only, PLCC package only.
3. For MASTER/SLAVE combination, $t_{WC} = t_{BAA} + t_{WP}$.
4. Specified for \overline{OE} at high (Refer to "Timing Waveform of Write Cycle", Note 6)
5. "x" in part numbers indicates power rating (SA or LA).
6. Not available in DIP packages.

2692 tbl 09

CAPACITANCE ($T_A = +25^\circ\text{C}, f = 1.0\text{MHz}$)


Symbol	Parameter (1)	Conditions	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 0\text{V}$	11	pF
COUT	Output Capacitance	$V_{IN} = 0\text{V}$	11	pF

NOTE:

1. This parameter is sampled and not 100% tested.


2692 tbl 10

TIMING WAVEFORM OF WRITE CYCLE NO. 1, ($\overline{R/\overline{W}}$ CONTROLLED TIMING) (1,2,3,6)



2692 drw 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2, (\overline{CE} CONTROLLED TIMING) (1,2,3,5)



NOTES:

1. Either $\overline{R/\overline{W}}$ or \overline{CE} must be high during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of a low \overline{CE} and a low $\overline{R/\overline{W}}$.
3. t_{WR} is measured from the earlier of \overline{CE} or $\overline{R/\overline{W}}$ going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the \overline{CE} low transition occurs simultaneously with or after the $\overline{R/\overline{W}}$ low transition, the outputs remain in the high impedance state.
6. If \overline{OE} is low during a $\overline{R/\overline{W}}$ controlled write cycle, the write pulse width must be larger of t_{WP} or $(t_{WZ} + t_{OW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW} . If \overline{OE} is high during an $\overline{R/\overline{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

2692 drw 10

6

**AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁷⁾**


Symbol	Parameter	7132x20 ⁽¹⁾		7132x25 ⁽⁹⁾ 7142x25 ⁽⁹⁾		7132x35 7142x35		7132x55 7142x55		7132x100 7142x100		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Busy Timing (For Master IDT7132 Only)												
tBAA	BUSY Access Time from Address	—	25	—	25	—	35	—	45	—	50	ns
tBDA	BUSY Disable Time from Address	—	20	—	20	—	30	—	40	—	50	ns
tBAC	BUSY Access Time from Chip Enable	—	20	—	20	—	30	—	35	—	50	ns
tBDC	BUSY Disable Time from Chip Enable	—	20	—	20	—	25	—	30	—	50	ns
tWDD	Write Pulse to Data Delay ⁽²⁾	—	50	—	50	—	60	—	80	—	120	ns
tDDD	Write Data Valid to Read Data Delay ⁽²⁾	—	35	—	35	—	35	—	55	—	100	ns
tAPS	Arbitration Priority Set-up Time ⁽³⁾	5	—	5	—	5	—	5	—	5	—	ns
tBDD	BUSY Disable to Valid Data ⁽⁴⁾	—	Note 4	—	Note 4	—	Note 4	—	Note 4	—	Note 4	ns
Busy Timing (For Slave IDT7142 Only)												
tWB	Write to BUSY Input ⁽⁵⁾	—	—	0	—	0	—	0	—	0	—	ns
tWH	Write Hold After BUSY ⁽⁶⁾	—	—	15	—	20	—	20	—	20	—	ns
tWDD	Write Pulse to Data Delay ⁽⁶⁾	—	—	—	50	—	60	—	80	—	120	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁶⁾	—	—	—	35	—	35	—	55	—	100	ns

NOTES:

2692 tbl 11

1. 0°C to +70°C temperature range only, PLCC package only.
2. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With $\overline{\text{BUSY}}$ (For Master IDT7132 only)".
3. To ensure that the earlier of the two ports wins.
4. tBDD is a calculated parameter and is the greater of 0, twdd-twP (actual) or tBDD - tw (actual)
5. To ensure that the write cycle is inhibited during contention.
6. To ensure that a write cycle is completed after contention.
7. "x" in part numbers indicates power rating (SA or LA).
8. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With Port-to-Port Delay (For Slave IDT7142 Only)".
9. Not available in DIP packages .

TIMING WAVEFORM OF READ WITH $\overline{\text{BUSY}}^{(1,2,3)}$ (FOR MASTER IDT7132 ONLY)




NOTES:

1. To ensure that the earlier of the two ports wins.
2. Write Cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.
4. $\overline{\text{OE}}$ at LO for the reading port.

2692 drw 11

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY $^{(1,2,3)}$ (FOR SLAVE IDT7142 ONLY)




NOTES:

1. Assume $\overline{\text{BUSY}}$ input at HI for the writing port, and $\overline{\text{OE}}$ at LO for the reading port.
2. Write Cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.

2692 drw 12


TIMING WAVEFORM OF WRITE WITH $\overline{\text{BUSY}}$ (FOR SLAVE, IDT7142, ONLY)



2692 drw 13


**TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, \overline{CE} ARBITRATION
(FOR MASTER IDT7132 ONLY)**

\overline{CE}_L VALID FIRST:



2692 drw 14


\overline{CE}_R VALID FIRST:



2692 drw 15


**TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION⁽¹⁾
(FOR MASTER IDT7132 ONLY)**

LEFT ADDRESS VALID FIRST:



2692 drw 16


RIGHT ADDRESS VALID FIRST:



NOTE:
1. $\overline{CE}_L = \overline{CE}_R = V_L$

2692 drw 17

16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



NOTE:
1. In IDT7142 (SLAVE), $\overline{\text{BUSY}}$ -IN inhibits write - there is no arbitration.

FUNCTIONAL DESCRIPTION:

The IDT7132/42 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any locations in memory. These devices have an automatic power-down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ($\overline{\text{OE}}$). In the read mode, the port's $\overline{\text{OE}}$ turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active $\overline{\text{BUSY}}$ flag will be set for the delayed port.

The $\overline{\text{BUSY}}$ flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's $\overline{\text{BUSY}}$ flag. $\overline{\text{BUSY}}$ is set at speeds that permit the processor to hold the operation and its respective address data. It is important to note that the write operation is invalid for the port that has $\overline{\text{BUSY}}$ set LOW. The delayed port will have access when $\overline{\text{BUSY}}$ goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before $\overline{\text{CE}}$, on-chip control logic arbitrates between $\overline{\text{CE}}$ L

and $\overline{\text{CE}}$ R for access; or (2) if the $\overline{\text{CE}}$ s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's $\overline{\text{BUSY}}$ flag is set and will reset when the port granted access completes its operation and the ADDR/ $\overline{\text{CE}}$ conditions which produced contention state are removed.

DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to sixteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its $\overline{\text{BUSY}}$ L while another activates its $\overline{\text{BUSY}}$ R signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one arbitrator, in the MASTER, is used. The SLAVE has $\overline{\text{BUSY}}$ inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed, until after the $\overline{\text{BUSY}}$ input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past $\overline{\text{BUSY}}$ to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to $\overline{\text{BUSY}}$ from the MASTER.

6

TRUTH TABLES

TABLE I – NON-CONTENTION
READ/WRITE CONTROL ⁽⁴⁾

Left Or Right Port ⁽¹⁾				Function
R/W	\overline{CE}	\overline{OE}	D0-7	
X	H	X	Z	Port Disabled and in Power Down Mode ISB2 or ISB4
X	H	X	Z	$\overline{CE}_R = \overline{CE}_L = H$, Power Down Mode, ISB1 or ISB3
L	L	X	DATAIN	Data on Port Written into Memory ⁽²⁾
H	L	L	DATAOUT	Data in Memory Output on Port ⁽³⁾
H	L	H	Z	High Impedance

2692 tbl 12

NOTES:

1. $A_{0L} - A_{10L} \neq A_{0R} - A_{10R}$
2. If $\overline{BUSY} = L$, data is not written
3. If $\overline{BUSY} = L$, data may not be valid, see t_{WDD} and t_{DD} timing.
4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

TABLE II – ARBITRATION ^(1,2) (FOR MASTER ONLY, IDT7132)


Left Port		Right Port		Flags		Function ⁽³⁾
\overline{CE}_L	$A_{0L} - A_{10L}$	\overline{CE}_R	$A_{0R} - A_{10R}$	\overline{BUSY}_L	\overline{BUSY}_R	
H	X	H	X	H	H	No Contention
L	X	H	X	H	H	No Contention
H	X	L	X	H	H	No Contention
L	$\neq A_{0L} - A_{10R}$	L	$\neq A_{0L} - A_{10L}$	H	H	No Contention
Address Arbitration With \overline{CE} Low Before Address Match						
L	LV5R	L	LV5R	H	L	L-Port Wins
L	RV5L	L	RV5L	L	H	R-Port Wins
L	Same	L	Same	H	L	Arbitration Resolved
L	Same	L	Same	L	H	Arbitration Resolved
\overline{CE} Arbitration With Address Match Before \overline{CE}						
LL5R	$= A_{0R} - A_{10R}$	LL5R	$= A_{0L} - A_{10L}$	H	L	L-Port Wins
RL5L	$= A_{0R} - A_{10R}$	RL5L	$= A_{0L} - A_{10L}$	L	H	R-Port Wins
LW5R	$= A_{0R} - A_{10R}$	LW5R	$= A_{0L} - A_{10L}$	H	L	Arbitration Resolved
LW5R	$= A_{0R} - A_{10R}$	LW5R	$= A_{0L} - A_{10L}$	L	H	Arbitration Resolved

2692 tbl 13

NOTES:

1. X = DON'T CARE, L = LOW, H = HIGH
2. LV5R = Left Address Valid $\geq 5ns$ before right address.
RV5L = Right Address Valid $\geq 5ns$ before left address.
Same = Left and Right Addresses match within 5ns of each other.
LL5R = Left $\overline{CE} = LOW \geq 5ns$ before Right \overline{CE} .
RL5L = Right $\overline{CE} = LOW \geq 5ns$ before Left \overline{CE} .
LW5R = Left and Right $\overline{CE} = LOW$ within 5ns of each other.
3. Arbitration Resolved = Contention Resolved arbitrarily; if specified tAPS is not observed, then either \overline{BUSY}_L or \overline{BUSY}_R will go Low (active), but which goes Low cannot be predicted.

ORDERING INFORMATION



2692 drw 19



Integrated Device Technology, Inc.

CMOS DUAL-PORT RAM 16K (2K x 8-BIT) WITH INTERRUPTS

IDT71321SA/LA
IDT71421SA/LA

FEATURES:

- High-speed access
—Commercial: 25/35/45/55ns (max.)
- Low-power operation
—IDT71321/IDT71421SA
Active: 325mW (typ.)
Standby: 5mW (typ.)
—IDT71321/421LA
Active: 325mW (typ.)
Standby: 1mW (typ.)
- Two \overline{INT} flags for port-to-port communications
- MASTER IDT71321 easily expands data bus width to 16-or-more-bits using SLAVE IDT71421
- On-chip port arbitration logic (IDT71321 only)
- \overline{BUSY} output flag on IDT71321; \overline{BUSY} input on IDT71421
- Fully asynchronous operation from either port
- Battery backup operation —2V data retention
- TTL-compatible, single 5V $\pm 10\%$ power supply
- Available in popular hermetic and plastic packages

DESCRIPTION:


The IDT71321/IDT71421 are high-speed 2K x 8 Dual-Port Static RAMs with internal interrupt logic for interprocessor communications. The IDT71321 is designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT71421 "SLAVE" Dual-Port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-or-more-bit memory system applications results in full speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by \overline{CE} , permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 325mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200 μ W from a 2V battery.

The IDT71321/IDT71421 devices are packaged in 52-pin PLCCs and 64-pin TQFPs.

FUNCTIONAL BLOCK DIAGRAM



NOTES:



1. IDT71321 (MASTER): \overline{BUSY} is open drain output and requires pullup resistor. IDT71421 (SLAVE) \overline{BUSY} is input.
2. Open drain output: requires pullup resistor.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGES

NOVEMBER 1993

PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

- NOTE:**
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
 - V_{TERM} must not exceed V_{CC} + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	5.0V ± 10%

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

- NOTE:**
- V_{IL} (min.) = -3.0V for pulse width less than 20ns.
 - V_{TERM} must not exceed V_{CC} + 0.5V.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (V_{CC} = 5.0V ± 10%)

Symbol	Parameter	Test Conditions	IDT71321SA IDT71421SA		IDT71321LA IDT71421LA		Unit
			Min.	Max.	Min.	Max.	
I _{IL}	Input Leakage Current ⁽¹⁾	2.0 ≤ V _{CC} ≤ 5.5V, V _{IN} = 0V to V _{CC}	—	10	—	5	μA
I _{OL}	Output Leakage Current ⁽¹⁾	$\overline{CE} = V_{IH}$, V _{OUT} = 0V to V _{CC} 2.0 ≤ V _{CC} ≤ 5.5V	—	10	—	5	μA
V _{OL}	Output Low Voltage (I/O ₀ -I/O ₇)	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OL}	Open Drain Output Low Voltage (BUSY/INT)	I _{OL} = 16mA	—	0.5	—	0.5	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

- NOTE:** 1. At V_{CC} < 2.0V leakages are undefined.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1, 4) ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version		71321x25		71321x35		Unit
					71421x25		71421x35		
					Typ.	Max.	Typ.	Max.	
ICC	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$, Outputs Open $f = f_{MAX}^{(2)}$	COM'L.	SA	125	260	75	195	mA
				LA	125	210	75	155	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	\overline{CE}_L and $\overline{CE}_R \geq V_{IH}$ $f = f_{MAX}^{(2)}$	COM'L.	SA	30	65	25	65	mA
				LA	30	45	25	45	
ISB2	Standby Current (One Port - TTL Level Inputs)	\overline{CE}_L or $\overline{CE}_R \geq V_{IH}$ Active Port Outputs Open, $f = f_{MAX}^{(2)}$	COM'L.	SA	80	175	40	130	mA
				LA	80	140	40	95	
ISB3	Full Standby Current (Both Ports - All CMOS Level Inputs)	\overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$, $f = 0^{(3)}$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	COM'L.	SA	1.0	15	1.0	15	mA
				LA	0.2	5.0	0.2	4.0	
ISB4	Full Standby Current (One Port - All CMOS Level Inputs)	\overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(2)}$	COM'L.	SA	70	170	40	115	mA
				LA	70	135	35	90	

2691 tbl 05

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1, 4) ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version		71321x45		71321x55		Unit
					71421x45		71421x55		
					Typ.	Max.	Typ.	Max.	
ICC	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$, Outputs Open $f = f_{MAX}^{(2)}$	COM'L.	SA	75	190	65	180	mA
				LA	75	145	65	140	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	\overline{CE}_L and $\overline{CE}_R \geq V_{IH}$ $f = f_{MAX}^{(2)}$	COM'L.	SA	25	65	25	65	mA
				LA	25	45	25	45	
ISB2	Standby Current (One Port - TTL Level Inputs)	\overline{CE}_L or $\overline{CE}_R \geq V_{IH}$ Active Port Outputs Open, $f = f_{MAX}^{(2)}$	COM'L.	SA	40	120	40	115	mA
				LA	40	85	40	85	
ISB3	Full Standby Current (Both Ports - All CMOS Level Inputs)	\overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$, $f = 0^{(3)}$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	COM'L.	SA	1.0	15	1.0	15	mA
				LA	0.2	4.0	0.2	4.0	
ISB4	Full Standby Current (One Port - All CMOS Level Inputs)	\overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(2)}$	COM'L.	SA	40	115	40	100	mA
				LA	35	80	35	75	

NOTES:

- "x" in part numbers indicates power rating (SA or LA).
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency of read cycle of $1/t_{RC}$, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- $f = 0$ means no address or control lines change. Applies only to inputs at CMOS level standby.
- $V_{CC} = 5V$, $T_A = +25^\circ C$ for Typ.

2691 tbl 06

DATA RETENTION CHARACTERISTICS (LA Version Only)

Symbol	Parameter	Test Conditions	71321LA/71421LA			Unit
			Min.	Typ. ⁽¹⁾	Max.	
VDR	VCC for Data Retention		2.0	—	0	V
ICCDR	Data Retention Current	VCC = 2.0V, $\overline{CE} \geq V_{CC} - 0.2V$	COM'L.	100	1500	μA
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	VIN $\geq V_{CC} - 0.2V$ or VIN $\leq 0.2V$	0	—	—	ns
tR ⁽³⁾	Operation Recovery Time		tRC ⁽²⁾	—	—	ns

NOTES:

- VCC = 2V, TA = +25°C
- tRC = Read Cycle Time
- This parameter is guaranteed but not tested.

2691 tbl 07

DATA RETENTION WAVEFORM





Figure 1. Output Load

* Including scope and jig.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2691 tbl 08




Figure 2. BUSY and INT Output Load

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽³⁾


Symbol	Parameter	71321x25		71321x35		71321x45		71321x55		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle										
tRC	Read Cycle Time	25	—	35	—	45	—	55	—	ns
tAA	Address Access Time	—	25	—	35	—	45	—	55	ns
tACE	Chip Enable Access Time	—	25	—	35	—	45	—	55	ns
tAOE	Output Enable Access Time	—	12	—	25	—	30	—	35	ns
tOH	Output Hold From Address Change	0	—	0	—	0	—	0	—	ns
tLZ	Output Low-Z Time ^(1,2)	0	—	0	—	5	—	5	—	ns
tHZ	Output High-Z Time ^(1,2)	—	10	—	15	—	20	—	25	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	0	—	0	—	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	—	50	—	50	ns

NOTES:

- Transition is measured $\pm 500mV$ from low or high impedance voltage with load (Figure 1)
- This parameter guaranteed but not tested.
- "x" in part numbers indicates power rating (SA or LA).


2691 tbl 09

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE (1,2,4)



2691 drw 06

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (1,3)



2691 drw 07

NOTES:

1. R/W is high for Read Cycles.
2. Device is continuously enabled, $\overline{CE} = V_{IL}$.
3. Addresses valid prior to or coincident with \overline{CE} transition low.
4. $\overline{OE} = V_{IL}$.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(5)


Symbol	Parameter	71321x25		71321x35		71321x45		71321x55		Unit
		71421x25	71421x35	71421x35	71421x45	71421x45	71421x55	71421x55		
Write Cycle										
tWC	Write Cycle Time ⁽³⁾	25	—	35	—	45	—	55	—	ns
tEW	Chip Enable to End-of-Write	20	—	30	—	35	—	40	—	ns
tAW	Address Valid to End-of-Write	20	—	30	—	35	—	40	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width ⁽⁴⁾	15	—	25	—	30	—	30	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	ns
tDW	Data Valid to End-of-Write	12	—	15	—	20	—	20	—	ns
tHZ	Output High-Z Time ^(1,2)	—	10	—	15	—	20	—	25	ns
tDH	Data Hold Time	0	—	0	—	0	—	0	—	ns
tWZ	Write Enabled to Output in High-Z ^(1,2)	—	10	—	15	—	20	—	30	ns
tOW	Output Active From End-of-Write ^(1,2)	0	—	0	—	0	—	0	—	ns

NOTES:

1. Transition is measured $\pm 500mV$ from low or high impedance voltage with load (Figure 1).
2. This parameter guaranteed but not tested.
3. For MASTER/SLAVE combination, $tWC = tBAA + tWP$.
4. Specified for \overline{OE} at high (Refer to "Timing Waveform of Write Cycle", Note 6).
5. "x" in part numbers indicates power rating (SA or LA).


2691 tbl 10

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/\overline{W} CONTROLLED TIMING^(1,2,3,6)



2691 drw 08

TIMING WAVEFORM OF WRITE CYCLE NO. 2, \overline{CE} CONTROLLED TIMING^(1,2,3,5)



2691 drw 09

NOTES:

1. Either R/\overline{W} or \overline{CE} must be high during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of a low \overline{CE} and a low R/\overline{W} .
3. t_{WR} is measured from the earlier of \overline{CE} or R/\overline{W} going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the \overline{CE} low transition occurs simultaneously with or after the R/\overline{W} low transition, the outputs remain in the high impedance state.
6. If \overline{OE} is low during a R/\overline{W} controlled write cycle, the write pulse width must be larger of t_{WP} or $(t_{WZ} + t_{OW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is high during an R/\overline{W} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾


Symbol	Parameter	71321x25 71421x25		71321x35 71421x35		71321x45 71421x45		71321x55 71421x55		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Busy Timing (For Master IDT71321 Only)										
tBAA	BUS \bar{Y} Access Time from Address	—	25	—	35	—	35	—	45	ns
tBDA	BUS \bar{Y} Disable Time from Address	—	20	—	30	—	35	—	40	ns
tBAC	BUS \bar{Y} Access Time from Chip Enable	—	20	—	30	—	30	—	35	ns
tBDC	BUS \bar{Y} Disable Time from Chip Enable	—	20	—	25	—	25	—	30	ns
tWDD	Write Pulse to Data Delay ⁽¹⁾	—	50	—	60	—	70	—	80	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	35	—	35	—	45	—	55	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	5	—	5	—	ns
tBDD	BUS \bar{Y} Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	—	Note 3	—	Note 3	ns
Busy Timing (For Slave IDT71421 Only)										
tWB	Write to BUS \bar{Y} Input ⁽⁴⁾	0	—	0	—	0	—	0	—	ns
tWH	Write Hold After BUS \bar{Y} ⁽⁵⁾	15	—	20	—	20	—	20	—	ns
tWDD	Write Pulse to Data Delay ⁽⁷⁾	—	50	—	60	—	70	—	80	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁷⁾	—	35	—	35	—	45	—	55	ns

NOTES:

2691 tbl 11

- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For Master IDT71321 only)".
- To ensure that the earlier of the two ports wins.
- tBDD is a calculated parameter and is the greater of 0, tWDD-tWP (actual) or tDDD - tOW (actual).
- To ensure that the write cycle is inhibited during contention.
- To ensure that a write cycle is completed after contention.
- "x" in part numbers indicates power rating (SA or LA).
- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With Port-to-Port Delay (For Slave IDT71421 Only)".

TIMING WAVEFORM OF READ WITH BUS \bar{Y} (FOR MASTER IDT71321 ONLY)^(1,2,3)




NOTES:

2691 drw 10

- To ensure that the earlier of the two ports wins.
- Write Cycle parameters should be adhered to in order to ensure proper writing.
- Device is continuously enabled for both ports.
- $\bar{O}E$ at LO for the reading port.

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY(FOR SLAVE IDT71421 ONLY)^(1,2,3)




2691 drw 11

NOTES:

1. Assume $\overline{\text{BUSY}}$ input at HI for the writing port, and $\overline{\text{OE}}$ at LO for the reading port.
2. Write Cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.


TIMING WAVEFORM OF WRITE WITH BUSY (FOR SLAVE IDT71421)



2691 drw 12


**TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, \overline{CE} ARBITRATION
 (FOR MASTER IDT71321 ONLY)**

\overline{CEL} VALID FIRST:



2691 drw 13


\overline{CER} VALID FIRST:



2691 drw 14


**TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION
 (FOR MASTER IDT71321 ONLY)⁽¹⁾**

LEFT ADDRESS VALID FIRST:



2691 drw 15

RIGHT ADDRESS VALID FIRST:



2691 drw 16

NOTE: 1. $\overline{CEL} = \overline{CER} = \text{VIL}$

**AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾**

Symbol	Parameter	71321x25		71321x35		71321x45		71321x55		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Interrupt Timing										
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	ns
tINS	Interrupt Set Time	—	25	—	35	—	40	—	45	ns
tINR	Interrupt Reset Time	—	25	—	35	—	40	—	45	ns


NOTES:

1. "x" in part numbers indicates power rating (SA or LA).

2691 tbl 12


TIMING WAVEFORM OF INTERRUPT MODE

LEFT SIDE SETS $\overline{\text{INTR}}$:⁽¹⁾



2691 drw 17

RIGHT SIDE CLEARS $\overline{\text{INTR}}$:⁽²⁾



2691 drw 18


NOTES:

1. $\overline{\text{CE}}_L = V_{IL}$, $\overline{\text{BUSY}}_L = V_{IH}$
2. $\overline{\text{CE}}_R = V_{IL}$, $\overline{\text{BUSY}}_R = V_{IH}$

6


TIMING WAVEFORM OF INTERRUPT MODE

RIGHT SIDE SETS $\overline{\text{INTL}}$:(1)



2691 drw 19

LEFT SIDE CLEARS $\overline{\text{INTL}}$:(2)




2691 drw 20

NOTES:

1. $\overline{\text{CE}}_R = V_{IL}$, $\overline{\text{BUSY}}_R = V_{IH}$
2. $\overline{\text{CE}}_L = V_{IL}$, $\overline{\text{BUSY}}_L = V_{IH}$

16-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



2691 drw 21

NOTE:

1. In IDT71421 (SLAVE) $\overline{\text{BUSY}}\text{-IN}$ inhibits write - there is no arbitration.

FUNCTIONAL DESCRIPTION

The IDT71321/IDT71421 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any locations in memory. These devices have an automatic power-down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (\overline{OE}). In the read mode, the port's \overline{OE} turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

The interrupt flag (\overline{INT}) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INTL}) is set when the right port writes to memory location 7FE (HEX). The left port clears the interrupt by reading address location 7FE. Likewise, the right port interrupt flag (\overline{INTR}) is set when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag (\overline{INTR}), the right port must read the memory location 7FF. The message (8 bits) at 7FE or 7FF is user-defined. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes but as part of the random access memory. Refer to Table II for the interrupt operation.

ARBITRATION LOGIC FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active \overline{BUSY} flag will be set for the delayed port.

The \overline{BUSY} flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's \overline{BUSY} flag. \overline{BUSY} is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has \overline{BUSY} set LOW. The delayed port will have access when \overline{BUSY} goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before \overline{CE} , on-chip control logic arbitrates between \overline{CEL} and \overline{CER} for access; or (2) if the \overline{CE} s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table III). In either mode of arbitration, the delayed port's \overline{BUSY} flag is set and will reset when the port granted access completes its operation and the $\overline{ADDR}/\overline{CE}$ conditions which produced the contention state are removed.

DATA BUS WIDTH EXPANSION MASTER/SLAVE DESCRIPTION

Expanding the data bus width to sixteen-or-more-bits in a Dual-Port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its \overline{BUSYL} while another activates its \overline{BUSYR} signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one arbitrator, in the MASTER, is used. The SLAVE has \overline{BUSY} inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding Dual-Port RAMS in width, the writing of the SLAVE RAMs must be delayed, until after the \overline{BUSY} input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past \overline{BUSY} to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all Dual-Port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to \overline{BUSY} from the MASTER.



TRUTH TABLES

TABLE I – NON-CONTENTION
READ/WRITE CONTROL⁽⁴⁾

Left Or Right Port ⁽¹⁾				Function
R/W	\overline{CE}	\overline{OE}	Do-7	
X	H	X	Z	Port Disabled and in Power Down Mode ISB2 or ISB4
X	H	X	Z	$\overline{CE_R} = \overline{CE_L} = H$, Power Down Mode, ISB1 or ISB3
L	L	X	DATA _{IN}	Data on Port Written into Memory ⁽²⁾
H	L	L	DATA _{OUT}	Data in Memory Output on Port ⁽³⁾
H	L	H	Z	High Impedance Outputs

NOTES:

1. A0L-A10L ≠ A0R-A10R
2. If $\overline{BUSY}_L = L$, data is not written.
3. If $\overline{BUSY}_L = L$, data may not be valid, see t_{WDD} and t_{DD} timing.
4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

2691 tbl 13

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	11	pF
C _{OUT}	Output Capacitance	V _{IN} = 0V	11	pF

2691 tbl 14

NOTE:

1. This parameter is determined by device characterization but is not 100% tested.

TABLE II – INTERRUPT FLAG^(1,4)

Left Port					Right Port					Function	
R/W _L	\overline{CE}_L	\overline{OE}_L	A0L-A10L	INT _L	R/W _R	\overline{CE}_R	\overline{OE}_R	A0L-A10R	INT _R		
X	L	X	7FF	X	X	X	X	X	X	L ⁽²⁾	Set Right INT _R Flag
X	X	X	X	X	X	L	L	7FF	H ⁽³⁾		Reset Right INT _R Flag
X	X	X	X	L ⁽³⁾	L	L	X	7FE	X		Set Left INT _L Flag
X	L	L	7FE	H ⁽²⁾	X	X	X	X	X		Reset Left INT _L Flag

NOTES:

1. Assumes $\overline{BUSY}_L = \overline{BUSY}_R = H$.
2. If $\overline{BUSY}_L = L$, then NC.
3. If $\overline{BUSY}_R = L$, then NC.
4. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE.

2691 tbl 15

TABLE III – ARBITRATION^(1,2)


Left Port		Right Port		Flags		Function ⁽³⁾
\overline{CE}_L	A0L-A10L	\overline{CE}_R	A0R-A10R	\overline{BUSY}_L	\overline{BUSY}_R	
H	X	H	X	H	H	No Contention
L	X	H	X	H	H	No Contention
H	X	L	X	H	H	No Contention
L	≠ A0R-A10R	L	≠ A0L-A10L	H	H	No Contention
Address Arbitration With \overline{CE} Low Before Address Match						
L	LV5R	L	LV5R	H	L	L-Port Wins
L	RV5L	L	RV5L	L	H	R-Port Wins
L	Same	L	Same	H	L	Arbitration Resolved
L	Same	L	Same	L	H	Arbitration Resolved
\overline{CE} Arbitration With Address Match Before \overline{CE}						
LL5R	= A0R-A10R	LL5R	= A0L-A10L	H	L	L-Port Wins
RL5L	= A0R-A10R	RL5L	= A0L-A10L	L	H	R-Port Wins
LW5R	= A0R-A10R	LW5R	= A0L-A10L	H	L	Arbitration Resolved
LW5R	= A0R-A10R	LW5R	= A0L-A10L	L	H	Arbitration Resolved

NOTES:

1. INT Flags Don't Care.
2. X = DON'T CARE, L = LOW, H = HIGH
LV5R = Left Address Valid ≥ 5ns before right address.
RV5L = Right Address Valid ≥ 5ns before left address.
Same = Left and Right Addresses match within 5ns of each other.
LL5R = Left $\overline{CE} = LOW$ ≥ 5ns before Right \overline{CE} .
RL5L = Right $\overline{CE} = LOW$ ≥ 5ns before Left \overline{CE} .
LW5R = Left and Right $\overline{CE} = LOW$ within 5ns of each other.
3. Arbitration Resolved = Contention Resolved arbitrarily; if specified taps is not observed, then either \overline{BUSY}_L or \overline{BUSY}_R will go Low (active), but which one goes Low cannot be predicted.

2691 tbl 16

ORDERING INFORMATION



2691 drw 22





Integrated Device Technology, Inc.

HIGH-SPEED 2K x 9 DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT

IDT70121S/L
IDT70125S/L

FEATURES:

- High-speed access
 - Commercial: 25/35/45/55ns (max.)
- Low-power operation
 - IDT70121/70125S
 - Active: 400mW (typ.)
 - Standby: 7mW (typ.)
 - IDT70121/70125L
 - Active: 400mW (typ.)
 - Standby: 2mW (typ.)
- Fully asynchronous operation from either port
- MASTER IDT70121 easily expands data bus width to 18 bits or more using SLAVE IDT70125 chip
- On-chip port arbitration logic (IDT70121 only)
- $\overline{\text{BUSY}}$ output flag on Master; $\overline{\text{BUSY}}$ input on Slave
- $\overline{\text{INT}}$ flag for port-to-port communication
- Battery backup operation—2V data retention
- TTL-compatible, signal 5V ($\pm 10\%$) power supply
- Available in 52-pin PLCC


DESCRIPTION:

The IDT70121/IDT70125 are high-speed 2K x 9 Dual-Port Static RAMs. The IDT70121 is designed to be used as a stand-alone 9-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT70125 "SLAVE" Dual-Port in 18-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 18-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power-down feature, controlled by $\overline{\text{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70121/IDT70125 utilizes a 9-bit wide data path to allow for Data/Control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

FUNCTIONAL BLOCK DIAGRAM



- NOTES:
1. 70121 (MASTER): $\overline{\text{BUSY}}$ is totem-pole output.
70125 (SLAVE): $\overline{\text{BUSY}}$ is input.
 2. $\overline{\text{INT}}$ is totem-pole output.

2854 dw 01

COMMERCIAL TEMPERATURE RANGES

NOVEMBER 1993


DESCRIPTION (Continued):

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 400mW of power. Low-power (L) versions offer battery backup data

retention capability with each port typically consuming 200µW from a 2V battery.

The IDT70121/IDT70125 devices are packaged in a 52-pin PLCC.

PIN CONFIGURATIONS



2654 drw 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

- NOTE:** 2654 tbl 01
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
 - V_{TERM} must not exceed V_{CC} + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	5.0V ± 10%

2654 tbl 02

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0.0	V
V _{IH}	Input High Voltage	2.2	-	6.0 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	-	0.8	V

- NOTE:** 2654 tbl 03
- V_{IL} = -3.0V for pulse width less than 20ns.
 - V_{TERM} must not exceed V_{CC} + 0.5V.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	70121S 70125S		70121L 70125L		Unit
			Min.	Max.	Min.	Max.	
I _{LI}	Input Leakage Current ⁽⁵⁾	$2.0 \leq V_{CC} \leq 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
I _{LO}	Output Leakage Current ⁽⁵⁾	$2.0 \leq V_{CC} \leq 5.5V, \overline{CE} = V_{IH}$ $V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V _{OL}	Output Low Voltage	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

2654 tbl 04

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1,4) ($V_{CC} = 5V \pm 10\%$)

Symbol	Parameter	Test Condition	Version	70121 x 25		70121 x 35		70121 x 45		70121 x 55		Unit
				Typ.	Max.	Typ.	Max.	Typ.	Max.	Typ.	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}, \text{Outputs Open, } f = f_{MAX}^{(2)}$	Com'l. S L	125	260	125	250	125	245	125	240	mA
				125	220	125	210	125	205	125	200	
I _{SB1}	Standby Current (Both Ports—TTL Level Inputs)	$\overline{CE} \text{ and } \overline{CE}_R \geq V_{IH}, f = f_{MAX}^{(2)}$	Com'l. S L	30	65	30	65	30	65	30	65	mA
				30	45	30	45	30	45	30	45	
I _{SB2}	Standby Current (One Port—TTL Level Inputs)	$\overline{CE} \text{ or } \overline{CE}_R \geq V_{IH}, \text{Active Port Outputs Open, } f = f_{MAX}^{(2)}$	Com'l. S L	80	175	80	165	80	160	80	155	mA
				80	145	80	135	80	130	80	125	
I _{SB3}	Full Standby Current (Both Ports CMOS Level Inputs)	$\overline{CE}_R \text{ and } \overline{CE} \geq V_{CC} - 0.2V, V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(3)}$	Com'l. S L	1.0	15	1.0	15	1.0	15	1.0	15	mA
				0.2	5	0.2	5	0.2	5	0.2	5	
I _{SB4}	Full Standby Current (One Port CMOS Level Inputs)	$\overline{CE} \text{ or } \overline{CE}_R \geq V_{CC} - 0.2V, V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, \text{Active Port Outputs Open, } f = f_{MAX}^{(2)}$	Com'l. S L	70	170	70	160	70	155	70	150	mA
				70	140	70	130	70	125	70	120	

NOTES:

- "x" in part numbers indicates power rating (S or L).
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/t_{RC}, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- $f = 0$ means no address or control lines change. Applies only to inputs at CMOS level standby.
- $V_{CC} = 5V, T_A = +25^\circ C$ for Typ.
- At $V_{CC} < 2.0V$ leakages are undefined.

2654 tbl 05

DATA RETENTION CHARACTERISTICS (L Version Only)


Symbol	Parameter	Test Condition	70121L/70125L			Unit
			Min.	Typ. ⁽¹⁾	Max.	
V _{DR}	V _{CC} for Data Retention	V _{CC} = 2.0V, $\overline{\text{CE}}$ V _{CC} - 0.2V V _{IN} V _{CC} - 0.2V or V _{IN} 0.2V	2	—	—	V
I _{CCDR}	Data Retention Current		Com'l.	100	1500	μA
t _{CDR} ⁽³⁾	Chip Deselect to Data Retention Time		0	—	—	ns
t _R ⁽³⁾	Operation Recovery Time		t _{RC} ⁽²⁾	—	—	ns

NOTES:

1. V_{CC} = 2V, T_A = +25°C.
2. t_{RC} = Read Cycle Time.
3. This parameter is guaranteed but not tested.

2654 tbl 06

DATA RETENTION WAVEFORM




2654 drw 03

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2654 tbl 07

6



2654 drw 04

* Including scope and jig.

Figure 1. Equivalent Output Load
 (5pF for t_{HZ}, t_{LZ}, t_{wz}, and t_{ow})

**AC ELECTRICAL CHARACTERISTICS OVER THE
 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽³⁾**


Symbol	Parameter	70121 x 25		70121 x 35		70121 x 45		70121 x 55		Unit
		70125 x 25	70125 x 35	70125 x 45	70125 x 55					
Read Cycle										
t _{RC}	Read Cycle Time	25	—	35	—	45	—	55	—	ns
t _{AA}	Address Access Time	—	25	—	35	—	45	—	55	ns
t _{ACE}	Chip Enable Access Time	—	25	—	35	—	45	—	55	ns
t _{AOE}	Output Enable Access Time	—	12	—	25	—	30	—	35	ns
t _{OH}	Output Hold from Address Change	0	—	0	—	0	—	0	—	ns
t _{LZ}	Output Low-Z Time ^(1,2)	0	—	0	—	0	—	0	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	10	—	15	—	20	—	30	ns
t _{PU}	Chip Enable to Power-Up Time ⁽²⁾	0	—	0	—	0	—	0	—	ns
t _{PD}	Chip Disable to Power-Down Time ⁽²⁾	—	50	—	50	—	50	—	50	ns

NOTES:

1. Transition is measured ±200mV from low or high impedance voltage with load (Figure 1).
2. This parameter guaranteed but not tested.
3. "x" in part numbers indicates power rating (S or L).


2654 tbl 08

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE^(1,2,4)



2654 drw 05

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE^(1,3)



NOTES:

1. R/W is high for Read Cycles.
2. Device is continuously enabled, $\overline{CE} = V_{IL}$.
3. Addresses valid prior to, or coincident with, \overline{CE} transition low.
4. $\overline{OE} = V_{IL}$.


2654 drw 06

**AC ELECTRICAL CHARACTERISTICS OVER THE
 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾**

Symbol	Parameter	70121 x 25 70125 x 25		70121 x 35 70125 x 35		70121 x 45 70125 x 45		70121 x 55 70125 x 55		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle										
twc	Write Cycle Time ⁽³⁾	25	—	35	—	45	—	55	—	ns
teW	Chip Enable to End-of-Write	20	—	30	—	35	—	40	—	ns
tAW	Address Valid to End-of-Write	20	—	30	—	35	—	40	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width ⁽⁵⁾	20	—	30	—	35	—	40	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	ns
tdW	Data Valid to End-of-Write	12	—	20	—	20	—	20	—	ns
thZ	Output High-Z Time ^(1,2)	—	10	—	15	—	20	—	30	ns
tdH	Data Hold Time	0	—	0	—	0	—	0	—	ns
twZ	Write Enabled to Output in High-Z ^(1,2)	—	10	—	15	—	20	—	30	ns
tow	Output Active from End-of-Write ^(1,2)	0	—	0	—	0	—	0	—	ns


- NOTES:** 2654 tbl 09
1. Transition is measured $\pm 200\text{mV}$ from low or high impedance voltage with load (Figure 1).
 2. This parameter guaranteed but not tested.
 3. For MASTER/SLAVE combination, $t_{wc} = t_{BAA} + t_{WP}$.
 4. "x" in part numbers indicates power rating (S or L).
 5. Specified for OE at high (Refer to "Timing Waveform of Write Cycle", Note 6).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING^(1,2,3,6)



2654 drw 07

TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING^(1,2,3,5)



2654 drw 08

NOTES:

1. Either R/W or CE must be high during all address transitions.
2. A write occurs during the overlap (tew or twp) of a low CE and a low R/W.
3. twr is measured from the earlier of CE or R/W going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
6. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is high during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.


**AC ELECTRICAL CHARACTERISTICS OVER THE
 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾**

Symbol	Parameter	70121 x 25 70125 x 25		70121 x 35 70125 x 35		70121 x 45 70125 x 45		70121 x 55 70125 x 55		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Busy Timing (For Master IDT70121 Only)										
tbAA	BUSY Access Time from Address	—	25	—	35	—	35	—	45	ns
tbDA	BUSY Disable Time from Address	—	20	—	30	—	35	—	40	ns
tbAC	BUSY Access Time from Chip Enable	—	20	—	30	—	30	—	35	ns
tbDC	BUSY Disable Time from Chip Enable	—	20	—	25	—	25	—	30	ns
twDD	Write Pulse to Data Delay ⁽¹⁾	—	50	—	60	—	70	—	80	ns
tdDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	35	—	45	—	55	—	65	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	5	—	5	—	ns
tbDD	BUSY Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	—	Note 3	—	Note 3	ns
Busy Timing (For Slave IDT70125 Only)										
twB	Write to BUSY Input ⁽⁴⁾	0	—	0	—	0	—	0	—	ns
tWH	Write Hold After BUSY ⁽⁵⁾	15	—	20	—	20	—	20	—	ns
twDD	Write Pulse to Data Delay ⁽⁷⁾	—	50	—	60	—	70	—	80	ns
tdDD	Write Data Valid to Read Data Delay ⁽⁷⁾	—	35	—	45	—	55	—	65	ns

- NOTES:** 2654 tbl 10
- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For Master IDT70121 Only)."
 - To ensure that the earlier of the two ports wins.
 - tbDD is a calculated parameter and is the greater of 0, twDD – twP (actual) or tdDD – tw (actual).
 - To ensure that a write cycle is inhibited during contention.
 - To ensure that a write cycle is completed after contention.
 - "x" in part numbers indicates power rating (S or L).
 - Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY Port-to-Port Delay (For SLAVE IDT70125 Only)."



TIMING WAVEFORM OF READ WITH $\overline{\text{BUSY}}^{(1,2,3)}$ (FOR MASTER IDT70121)




NOTES:

1. To ensure that the earlier of the two ports wins.
2. Write Cycle parameters should be adhered to, to ensure proper writing.
3. Device is continuously enabled for both ports.
4. $\overline{\text{OE}}$ at LOW for the reading port.

2654 drw 09

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY^(1,2,3) (FOR SLAVE IDT70125 ONLY)




NOTES:

1. Assume $\overline{\text{BUSY}}$ input at HIGH for the writing port, and $\overline{\text{OE}}$ at LOW for the reading port.
2. Write Cycle parameters should be adhered to, to ensure proper writing.
3. Device is continuously enabled for both ports.


2654 drw 10

TIMING WAVEFORM OF WRITE WITH $\overline{\text{BUSY}}$ (FOR SLAVE ONLY, IDT70125)




TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, $\overline{\text{CE}}$ ARBITRATION (FOR MASTER IDT70121 ONLY)

$\overline{\text{CEL}}$ VALID FIRST:




$\overline{\text{CE}_R}$ VALID FIRST:



6


**TIMING WAVEFORM OF CONTENTION CYCLE NO. 2,
 ADDRESS VALID ARBITRATION (FOR MASTER IDT70121 ONLY)⁽¹⁾**

LEFT ADDRESS VALID FIRST:



2654 drw 14

RIGHT ADDRESS VALID FIRST:



2654 drw 15

NOTE:

1. $\overline{CE}_L = \overline{CE}_R = V_{IL}$.

**AC ELECTRICAL CHARACTERISTICS OVER THE
 OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾**

Symbol	Parameter	70121 x 25		70121 x 35		70121 x 45		70121 x 55		Unit
		70125 x 25		70125 x 35		70125 x 45		70125 x 55		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Interrupt Timing										
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	ns
tINS	Interrupt Set Time	—	25	—	35	—	40	—	45	ns
tINR	Interrupt Reset Time	—	25	—	35	—	40	—	45	ns


NOTES:

1. "X" in part numbers indicates power rating (S or L).

2654 tbl 11


TIMING WAVEFORM OF INTERRUPT MODE

LEFT SIDE SETS $\overline{\text{INTR}}$:⁽¹⁾



2654 drw 16

RIGHT SIDE CLEARS $\overline{\text{INTR}}$:⁽²⁾



2654 drw 17


NOTES:

1. $\overline{\text{CE}}_L = \text{VIL}$, $\overline{\text{BUSY}}_L = \text{VIH}$.
2. $\overline{\text{CE}}_R = \text{VIL}$, $\overline{\text{BUSY}}_R = \text{VIH}$.




TIMING WAVEFORM OF INTERRUPT MODE

RIGHT SIDE SETS $\overline{\text{INTL}}$:(1)



2654 drw 18

LEFT SIDE CLEARS $\overline{\text{INTL}}$:(2)




2654 drw 19

NOTES:

1. $\overline{\text{CE}}_R = V_{IL}$, $\overline{\text{BUSY}}_R = V_{IH}$.
3. $\overline{\text{CE}}_L = V_{IL}$, $\overline{\text{BUSY}}_L = V_{IH}$.

18-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



2654 drw 20

NOTE:

1. In IDT70125 (SLAVE), $\overline{\text{BUSY}}_{IN}$ inhibits write - there is no arbitration.

FUNCTIONAL DESCRIPTION

The IDT70121/IDT70125 provide two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power-down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (\overline{OE}). In the read mode, the port's \overline{OE} turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table I.

The interrupt flag (\overline{INT}) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INTL}) is set when the right port writes to memory location 7FE (HEX). The left port clears the interrupt by reading address location 7FE. Likewise, the right port interrupt flag (\overline{INTR}) is set when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag (\overline{INTR}), the right port must read the memory location 7FF. The message (9 bits) at 7FE or 7FF is user-defined. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes but as part of the random access memory. Refer to Table II for the interrupt operation.

ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active \overline{BUSY} flag will be set for the delayed port.

The \overline{BUSY} flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's \overline{BUSY} flag. \overline{BUSY} is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the write operation is invalid for the port that has \overline{BUSY} set LOW. The delayed port will have access when \overline{BUSY} goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before \overline{CE} , on-chip logic arbitrates between \overline{CEL} and \overline{CER} for access; or (2) if the \overline{CE} s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table III). In either mode of arbitration, the delayed port's \overline{BUSY} flag is set and will reset when the port granted access completes its operation and the $\overline{ADDR}/\overline{CE}$ conditions which produced the contention state are removed.

DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION

Expanding the data bus width to eighteen-or-more-bits in a Dual-Port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its \overline{BUSYL} while another activates its \overline{BUSYR} signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid this "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has \overline{BUSY} inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding Dual-Port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the \overline{BUSY} input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past \overline{BUSY} to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all Dual-Port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to \overline{BUSY} from the MASTER.

TRUTH TABLES

TABLE I. NON-CONTENTION
READ/WRITE CONTROL⁽⁴⁾

Left or Right Port ⁽¹⁾				Function
R/W	CE	OE	Do-8	
X	H	X	Z	Port Disabled and in Power-Down Mode, ISB2 or ISB4
X	H	X	Z	CE _R = CE _L = H, Power-Down Mode, ISB1 or ISB3
L	L	X	DATA _{IN}	Data on Port Written Into Memory ⁽²⁾
H	L	L	DATA _{OUT}	Data in Memory Output on Port ⁽³⁾
H	L	H	Z	High Impedance Outputs

NOTES:

- A0L – A10L ≠ A0R – A10R.
- If BUSY = L, data is not written.
- If BUSY = L, data may not be valid, see t_{WDD} and t_{WDD} timing.
- H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

2654 tbl 12

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	11	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	11	pF

NOTE:

- This parameter is determined by device characterization but is not production tested.

2654 tbl 13

TABLE II. INTERRUPT FLAG^(1,4)

Left Port					Right Port					Function
R/W	CE	OE	A0L – A10L	INTL	R/W	CE	OE	A0R – A10R	INTR	
L	L	X	7FF	X	X	X	X	X	L ⁽²⁾	Set Right INT _R Flag
X	X	X	X	X	X	L	L	7FF	H ⁽³⁾	Reset Right INT _R Flag
X	X	X	X	L ⁽³⁾	L	L	X	7FE	X	Set Left INT _L Flag
X	L	L	7FE	H ⁽²⁾	X	X	X	X	X	Reset Left INT _L Flag

NOTES:

- Assumes BUSYL = BUSYR = H.
- If BUSYL = L, then NC.
- If BUSYR = L, then NC.
- H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE

2654 tbl 14

TABLE III. ARBITRATION⁽²⁾

Left Port		Right Port		Flags ⁽¹⁾		Function ⁽³⁾
CE	A0L – A10L	CE _R	A0R – A10R	BUSYL	BUSYR	
H	X	H	X	H	H	No Contention
L	X	H	X	H	H	No Contention
H	X	L	X	H	H	No Contention
L	≠ A0R – A10R	L	≠ A0L – A10L	H	H	No Contention
Address Arbitration With CE Low Before Address Match						
L	LV5R	L	LV5R	H	L	L-Port Wins
L	RV5L	L	RV5L	L	H	R-Port Wins
L	Same	L	Same	H	L	Arbitration Resolved
L	Same	L	Same	L	H	Arbitration Resolved
CE Arbitration With Address Match Before CE						
LL5R	= A0R – A10R	LL5R	= A0L – A10L	H	L	L-Port Wins
RL5L	= A0R – A10R	RL5L	= A0L – A10L	L	H	R-Port Wins
LW5R	= A0R – A10R	LW5R	= A0L – A10L	H	L	Arbitration Resolved
LW5R	= A0R – A10R	LW5R	= A0L – A10L	L	H	Arbitration Resolved

NOTES:


- INT Flags Don't
- X = DON'T CARE, L = LOW, H = HIGH
LV5R = Left Address Valid ≥ 5ns before right address.
RV5L = Right Address Valid ≥ 5ns before left address.
Same = Left and Right Addresses match within 5ns of each other.

LL5R = Left CE = LOW ≥ 5ns before Right CE
RL5L = Right CE = LOW ≥ 5ns before Left CE
LW5R = Left and right CE = LOW within 5ns of each other.

- Arbitration Resolved = Contention resolved arbitrarily; if specified TAPS is not observed then either BUSYL or BUSYR will go Low but which goes Low cannot be predicted.

2654 tbl 15

ORDERING INFORMATION



2654 drw 21



Integrated Device Technology, Inc.

CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

IDT7133SA/LA
IDT7143SA/LA

FEATURES:

- High-speed access
 - Military: 35/45/55/70/90ns (max.)
 - Commercial: 25/35/45/55/70/90ns (max.)
- Low-power operation
 - IDT7133/43SA
 - Active: 500 mW (typ.)
 - Standby: 5mW (typ.)
 - IDT7133/43LA
 - Active: 500mW (typ.)
 - Standby: 1mW (typ.)
- Versatile control for write: separate write control for lower and upper byte of each port
- MASTER IDT7133 easily expands data bus width to 32 bits or more using SLAVE IDT7143
- On-chip port arbitration logic (IDT7133 only)
- **BUSY** output flag on IDT7133; **BUSY** input on IDT7143
- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL-compatible; single 5V ($\pm 10\%$) power supply
- Available in 68-pin ceramic PGA, Flatpack, and PLCC
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range (-40°C to $+85^{\circ}\text{C}$) is available, tested to military electrical specifications

DESCRIPTION:


The IDT7133/7143 are high-speed 2K x 16 Dual-Port Static RAMs. The IDT7133 is designed to be used as a stand-alone 16-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7143 "SLAVE" Dual-Port in 32-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{\text{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 500mW of power. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming 200 μW for a 2V battery.

The IDT7133/7143 devices have identical pinouts. Each is packed in a 68-pin ceramic PGA, 68-pin flatpack, and 68-pin PLCC. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



NOTES:

1. IDT7133 (MASTER): **BUSY** is open drain output and requires pull-up resistor. IDT7143 (SLAVE): **BUSY** is input.
2. LB = LOWER BYTE
3. UB = UPPER BYTE



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

2748 drw 01

MILITARY AND COMMERCIAL TEMPERATURE RANGES

NOVEMBER 1993

PIN CONFIGURATIONS^(1,2,3)



- NOTES:**
1. Both Vcc pins must be connected to the supply to assure reliable operation.
 2. Both GND pins must be connected to the supply to assure reliable operation.
 3. UB = Upper Byte, LB = Lower Byte

6

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T ⁽³⁾	Power Dissipation	2.0	2.0	W
I _{OUT}	DC Output Current	50	50	mA

NOTE:

2746 tbl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{TERM} must not exceed V_{CC} + 0.5V.
3. V_{TERM} = 5.5V.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	11	pF
C _{OUT}	Input/Output Capacitance	V _{I/O} = 0V	11	pF

NOTE:

2746 tbl 02

1. This parameter is determined by device characterization but is not production tested.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2746 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

2746 tbl 04

1. V_{IL} (min.) = -3.0V for pulse width less than 20ns.
2. V_{TERM} must not exceed V_{CC} + 0.5V.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Either port, $V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	IDT7133SA IDT7143SA		IDT7133LA IDT7143LA		Unit
			Min.	Max.	Min.	Max.	
I _L	Input Leakage Current ⁽⁶⁾	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
I _O	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V _{OL}	Output Low Voltage (I/O ₀ -I/O ₁₅)	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OL}	Open Drain Output Low Voltage (BUSY)	I _{OL} = 16mA	—	0.5	—	0.5	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

2746 tbl 05

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽³⁾ ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version	7133x25 ⁽¹⁾ 7143x25 ⁽¹⁾		7133x35 7143x35		7133x45 7143x45		7133x55 7143x55		7133x70/90 7143x70/90		Unit	
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.		
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}$ Outputs Open $f = f_{MAX}^{(4)}$	MIL.	S	—	—	325	—	320	—	315	—	310	mA	
				L	—	—	295	—	290	—	285	—	280		
			COM'L.	S	—	300	—	295	—	290	—	285	—	280	
				L	—	270	—	265	—	260	—	255	—	250	
I _{SB1}	Standby Current (Both Ports — TTL Level Inputs)	\overline{CE}_L and $\overline{CE}_R \geq V_{IH}$ $f = f_{MAX}^{(4)}$	MIL.	S	—	—	25	85	25	80	25	80	25	75	mA
				L	—	—	25	75	25	70	25	70	25	65	
			COM'L.	S	25	80	25	75	25	75	25	70	25	70	
				L	25	70	25	65	25	65	25	60	25	60	
I _{SB2}	Standby Current (One Port — TTL Level Inputs)	\overline{CE}_L or $\overline{CE}_R \geq V_{IH}$ $f = f_{MAX}^{(4)}$ Active Port Outputs Open	MIL.	S	—	—	—	220	—	210	—	210	—	200	mA
				L	—	—	—	200	—	190	—	190	—	180	
			COM'L.	S	—	200	—	190	—	190	—	180	—	180	
				L	—	180	—	170	—	170	—	160	—	160	
I _{SB3}	Full Standby Current (Both Ports — CMOS Level Inputs)	Both Ports \overline{CE}_L & $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(5)}$	MIL.	S	—	—	1	30	1	30	1	30	1	30	mA
				L	—	—	0.2	10	0.2	10	0.2	10	0.2	10	
			COM'L.	S	1	15	1	15	1	15	1	15	1	15	
				L	0.2	4	0.2	4	0.2	4	0.2	4	0.2	4	
I _{SB4}	Full Standby Current (One Port — All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(4)}$	MIL.	S	—	—	—	210	—	200	—	200	—	190	mA
				L	—	—	—	190	—	180	—	180	—	170	
			COM'L.	S	—	190	—	180	—	180	—	170	—	170	
				L	—	170	—	160	—	160	—	150	—	150	

NOTES:

- 0°C to +70°C temperature range only.
- $V_{CC} = 5V, T_A = +25^\circ C$.
- "X" in part number indicates power rating (SA or LA).
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/t_{RC}, and using "AC Test Conditions" of input levels of GND to 3V.
- $f = 0$ means no address or control lines change. Applies only to inputs at CMOS level standby.
- At $V_{CC} \leq 2.0V$ input leakages are undefined.

2746 tbl 05

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES⁽¹⁾
 (LA Version Only) $V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$


Symbol	Parameter	Test Condition	IDT7133LA/IDT7143LA		Unit
			Min.	Max.	
V _{DR}	V _{CC} for Data Retention	V _{CC} = 2V	2.0	—	V
I _{CCDR}	Data Retention Current	\overline{CE} V _{HC} V _{IN} V _{HC} or V _{LC}	MIL.	4000	μA
			COM'L.	1500	
t _{CDR} ⁽³⁾	Chip Deselect to Data Retention Time		0	—	ns
t _R ⁽³⁾	Operation Recovery Time		t _{RC} ⁽²⁾	—	ns

NOTES:

- V_{CC} = 2V, T_A = +25°C
- t_{RC} = Read Cycle Time
- This parameter is guaranteed but not tested.

2746 tbl 07

LOW V_{CC} DATA RETENTION WAVEFORM



2746 drw 05

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 & 3

2746 tbl 08




Figure 1. Output Load
 *Including scope and jig




Figure 2. Output Load
 (for t_{LZ}, t_{HZ}, t_{WZ}, t_{OW})
 *Including scope and jig




Figure 3. \overline{BUSY} Output Load
 (IDT7133 only)

2746 drw 06

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁴⁾


Symbol	Parameter	IDT7133x25 ⁽²⁾ IDT7143x25 ⁽²⁾		IDT7133x35 IDT7143x35		IDT7133x45 IDT7143x45		IDT7133x55 IDT7143x55		IDT7133x70/90 IDT7143x70/90		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE												
t _{RC}	Read Cycle Time	25	—	35	—	45	—	55	—	70/90	—	ns
t _{AA}	Address Access Time	—	25	—	35	—	45	—	55	—	70/90	ns
t _{ACE}	Chip Enable Access Time	—	25	—	35	—	45	—	55	—	70/90	ns
t _{AOE}	Output Enable Access Time	—	15	—	20	—	25	—	30	—	40/40	ns
t _{OH}	Output Hold from Address Change	0	—	0	—	0	—	0	—	0/0	—	ns
t _{LZ}	Output Low-Z Time ^(1, 3)	0	—	0	—	0	—	5	—	5/5	—	ns
t _{HZ}	Output High-Z Time ^(1, 3)	—	15	—	20	—	20	—	20	—	25/25	ns
t _{PU}	Chip Enable to Power Up Time ⁽³⁾	0	—	0	—	0	—	0	—	0/0	—	ns
t _{PD}	Chip Disable to Power Down Time ⁽³⁾	—	50	—	50	—	50	—	50	—	50/50	ns

NOTES:

1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2, and 3).
2. 0°C to +70°C temperature range only.
3. This parameter is guaranteed but not tested.
4. "x" in part number indicates power rating (SA or LA).


2746 tbl09

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE^(1, 2, 4)



2746 drw 07

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE^(1, 3)



2746 drw 08

NOTES:

1. R/W is high for Read Cycles.
2. Device is continuously enabled, $\overline{CE} = V_{IL}$.
3. Addresses valid prior to or coincident with \overline{CE} transition LOW.
4. $\overline{OE} = V_{IL}$.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁷⁾

Symbol	Parameter	IDT7133x25 ⁽²⁾		IDT7133x35		IDT7133x45		IDT7133x55		IDT7133x70/90		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE												
tWC	Write Cycle Time ⁽⁴⁾	25	—	35	—	45	—	55	—	70/90	—	ns
tEW	Chip Enable to End-of-Write	20	—	25	—	30	—	40	—	50/50	—	ns
tAW	Address Valid to End-of-Write	20	—	25	—	30	—	40	—	50/50	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	0/0	—	ns
tWP	Write Pulse Width ⁽⁶⁾	20	—	25	—	30	—	40	—	50/50	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0/0	—	ns
tDW	Data Valid to End-of-Write	15	—	20	—	20	—	25	—	30/30	—	ns
tHZ	Output High-Z Time ^(1,3)	—	15	—	20	—	20	—	20	—	25/25	ns
tDH	Data Hold Time ⁽⁵⁾	0	—	0	—	5	—	5	—	5/5	—	ns
tWZ	Write Enable to Output in High-Z ^(1,3)	—	15	—	20	—	20	—	20	—	25/25	ns
tOW	Output Active from End-of-Write ^(1,3,5)	0	—	0	—	5	—	5	—	5/5	—	ns

NOTES:

1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2, and 3).
2. 0°C to +70°C temperature range only.
3. This parameter is guaranteed but not tested.
4. For MASTER/SLAVE combination, tWC = tBAA + tWR + tWP.
5. The specification for tDH must be met by the device supplying write data to the RAM under all operation conditions. Although tDH and tOW values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tOW.
6. Specified for OE at high (refer to "Timing Waveform of Write Cycle", Note 7).
7. "x" in part number indicates power rating (SA or LA).

2746 tbl 10

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁸⁾


Symbol	Parameter	IDT7133x25 ⁽¹⁾		IDT7133x35		IDT7133x45		IDT7133x55		IDT7133x70/90		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
BUSY TIMING (For MASTER IDT7133)												
tBAA	BUSY Access Time from Address	—	25	—	35	—	45	—	50	—	55/55	ns
tBDA	BUSY Disable Time from Address	—	20	—	30	—	40	—	40	—	45/45	ns
tBAC	BUSY Access Time from Chip Enable	—	20	—	25	—	30	—	35	—	35/35	ns
tBDC	BUSY Disable Time from Chip Enable	—	20	—	20	—	25	—	30	—	30/30	ns
tWDD	Write Pulse to Data Delay ⁽²⁾	—	50	—	60	—	80	—	80	—	90/90	ns
tDDD	Write Data Valid to Read Data Delay ⁽²⁾	—	35	—	45	—	55	—	55	—	70/70	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	—	Note 3	—	Note 3	—	Note 3	ns
tAPS	Arbitration Priority Set Up Time ⁽⁴⁾	5	—	5	—	5	—	5	—	5/5	—	ns
BUSY INPUT TIMING (For SLAVE IDT7143)												
tWB	Write to BUSY ⁽⁵⁾	0	—	0	—	0	—	0	—	0/0	—	ns
tWH	Write Hold After BUSY ⁽⁶⁾	20	—	25	—	30	—	30	—	30/30	—	ns
tWDD	Write Pulse to Data Delay ⁽⁷⁾	—	50	—	60	—	80	—	80	—	90/90	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁷⁾	—	35	—	45	—	55	—	55	—	70/70	ns

NOTES:

1. 0°C to +70°C temperature range only.
2. Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORM OF READ WITH BUSY (For Master IDT7133)"
3. tBDD is calculated parameter and is greater of 0, tWDD - tWP (actual) or tDDD - tOW (actual).
4. To ensure that the earlier of the two ports wins.
5. To ensure that the write cycle is inhibited during contention.
6. To ensure that a write cycle is completed after contention.
7. Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY (For Slave IDT7143)"
8. "x" in part number indicates power rating (SA or LA).


2746 tbl 11

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ($\overline{R/\overline{W}}$ CONTROLLED TIMING)^(1, 2, 3, 7)



2746 drw 09

WRITE CYCLE NO. 2 (\overline{CE} CONTROLLED TIMING)^(1, 2, 3, 5)




2746 drw 10

NOTES:

1. $\overline{R/\overline{W}}$ or \overline{CE} must be high during all address transitions.
2. A write occurs during the overlap (t_{ew} or t_{wp}) of a low \overline{CE} and a low $\overline{R/\overline{W}}$.
3. t_{wr} is measured from the earlier of \overline{CE} or $\overline{R/\overline{W}}$ going high to the end-of-write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the \overline{CE} low transition occurs simultaneously with or after the $\overline{R/\overline{W}}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500\text{mV}$ from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
7. If \overline{OE} is low during a $\overline{R/\overline{W}}$ controlled write cycle, the write pulse width must be the larger of t_{wp} or ($t_{wz} + t_{ow}$) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{ow} . If \overline{OE} is high during an $\overline{R/\overline{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{wp} .
8. $\overline{R/\overline{W}}$ for either upper or lower byte.

TIMING WAVEFORM OF READ WITH $\overline{\text{BUSY}}^{(1, 2, 3)}$ (For MASTER IDT7133)




2746 drw 11

NOTES:

1. To ensure that the earlier of the two ports wins.
2. Write cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.
4. $\overline{\text{OE}}$ at LO for the reading port.

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY^(1, 2, 3) (For SLAVE IDT7143)




2746 drw 12

NOTES:

1. Assume $\overline{\text{BUSY}}$ input at HI for the writing port, and $\overline{\text{OE}}$ at LO for the reading port.
2. Write cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.

TIMING WAVEFORM OF WRITE WITH $\overline{\text{BUSY}}^{(1)}$





NOTES:

1. tWB only applies to slave, IDT7143.

2746 drw 13


TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, \overline{CE} ARBITRATION (For MASTER IDT7133)




TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION⁽¹⁾ (For MASTER IDT7133)

6

LEFT ADDRESS VALID FIRST:



RIGHT ADDRESS VALID FIRST:



NOTE: 1. $\overline{CE}_L = \overline{CE}_R = V_{IL}$

FUNCTIONAL DESCRIPTION:

The IDT7133/43 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. The devices have an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (\overline{OE}). In the read mode, the port's \overline{OE} turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active \overline{BUSY} flag will be set for the delayed port.

The \overline{BUSY} flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's \overline{BUSY} flag. \overline{BUSY} is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that a write operation is invalid for the port that has \overline{BUSY} set LOW. The delayed port will have access when \overline{BUSY} goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before \overline{CE} , on-chip control logic arbitrates between \overline{CEL} and \overline{CER} for

access; or (2) if the \overline{CE} s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's \overline{BUSY} flag is set and will reset when the port granted access completes its operation.

DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to 32 bits or more in a Dual-Port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its \overline{BUSYL} while another activates its \overline{BUSYR} signal. Both sides are now busy and the CPUs will await indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has \overline{BUSY} inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding Dual-Port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the \overline{BUSY} input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past \overline{BUSY} to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all Dual-Port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to \overline{BUSY} from the MASTER.

TABLE I – NON-CONTENTION READ/WRITE CONTROL (4)

LEFT OR RIGHT PORT ⁽¹⁾						Function
R/W _{LB}	R/W _{UB}	\overline{CE}	\overline{OE}	I/O ₀₋₇	I/O ₈₋₁₅	
X	X	H	X	Z	Z	Port Disabled and in Power Down Mode, ISB2, ISB4
X	X	H	X	Z	Z	$\overline{CER} = \overline{CEL} = H$, Power Down Mode, ISB1 or ISB3
L	L	L	X	DATA _{IN}	DATA _{IN}	Data on Lower Byte and Upper Byte Written into Memory ⁽²⁾
L	H	L	L	DATA _{IN}	DATA _{OUT}	Data on Lower Byte Written into Memory ⁽²⁾ , Data in Memory Output on Upper Byte ⁽³⁾
H	L	L	L	DATA _{OUT}	DATA _{IN}	Data in Memory Output on Lower Byte ⁽³⁾ , Data on Upper Byte Written into Memory ⁽²⁾
L	H	L	H	DATA _{IN}	Z	Data on Lower Byte Written into Memory ⁽²⁾
H	L	L	H	Z	DATA _{IN}	Data on Upper Byte Written into Memory ⁽²⁾
H	H	L	L	DATA _{OUT}	DATA _{OUT}	Data in Memory Output on Lower Byte and Upper Byte
H	H	L	H	Z	Z	High Impedance Outputs

NOTES:

1. A_{0L} - A_{10L} ≠ A_{0R} - A_{10R}
2. If $\overline{BUSY} = \text{LOW}$, data is not written.
3. If $\overline{BUSY} = \text{LOW}$, data may not be valid, see t_{WDD} and t_{DD} timing.
4. H = HIGH, L = LOW, X = Don't Care, Z = High Impedance, LB = Lower Byte, UB = Upper Byte

2746 tbl 12


TABLE II — ARBITRATION⁽¹⁾

LEFT PORT		RIGHT PORT		FLAGS		Function
\overline{CE}_L	A0L - A10L	\overline{CE}_R	A0R - A10R	\overline{BUSY}_L	\overline{BUSY}_R	
H	X	X	X	H	H	No Contention
X	X	H	X	H	H	No Contention
L	\neq A0R - A10R	L	\neq A0L - A10L	H	H	No Contention
ADDRESS ARBITRATION WITH \overline{CE} LOW BEFORE ADDRESS MATCH						
L	LV5R	L	LV5R	H	L	L-Port Wins
L	RV5L	L	RV5L	L	H	R-Port Wins
L	Same	L	Same	H	L	Arbitration Resolved
L	Same	L	Same	L	H	Arbitration Resolved
\overline{CE} ARBITRATION WITH ADDRESS MATCH BEFORE \overline{CE}						
LL5R	= A0R - A10R	LL5R	= A0L - A10L	H	L	L-Port Wins
RL5L	= A0R - A10R	RL5L	= A0L - A10L	L	H	R-Port Wins
LW5R	= A0R - A10R	LW5R	= A0L - A10L	H	L	Arbitration Resolved
LW5R	= A0R - A10R	LW5R	= A0L - A10L	L	H	Arbitration Resolved

NOTES:
 1. H = HIGH, L = LOW, X = Don't Care
 LV5R = Left Address Valid \geq 5ns before right address
 RV5L = Right Address Valid \geq 5ns before left address
 Same = Left and Right Address match within 5ns of each other
 LL5R = Left \overline{CE} = LOW \geq 5ns before Right \overline{CE}
 RL5L = Right \overline{CE} = LOW \geq 5ns before Left \overline{CE}
 LW5R = Left and Right \overline{CE} = LOW within 5ns of each other


2746 tbl 13

32-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



NOTES:
 1. No arbitration in IDT7143 (SLAVE). \overline{BUSY} -IN inhibits write in IDT7143 (SLAVE).

ORDERING INFORMATION



2746 drw 19



Integrated Device Technology, Inc.

CMOS DUAL-PORT RAM 32K (4K x 8-BIT)

IDT7134SA
IDT7134LA

FEATURES:

- High-speed access
 - Military: 35/45/55/70ns (max.)
 - Commercial: 25/35/45/55/70ns (max.)
- Low-power operation
 - IDT7134SA
 - Active: 500mW (typ.)
 - Standby: 5mW (typ.)
 - IDT7134LA
 - Active: 500mW (typ.)
 - Standby: 1mW (typ.)
- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL-compatible; single 5V ($\pm 10\%$) power supply
- Available in several popular hermetic and plastic packages
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range (-40°C to $+85^{\circ}\text{C}$) is available, tested to military electrical specifications

DESCRIPTION:

The IDT7134 is an extremely high-speed 4K x 8 Dual-Port Static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself


to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when both sides simultaneously access the same Dual-Port RAM location.

The IDT7134 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports. An automatic power down feature, controlled by $\overline{\text{CE}}$, permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these Dual-Port typically on only 500mW of power. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming 200 μW from a 2V battery.

The IDT7134 is packaged on either a sidebraze or plastic 48-pin DIP, 48-pin LCC, 52-pin PLCC and 48-pin Ceramic Flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM




2720 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.


MILITARY AND COMMERCIAL TEMPERATURE RANGES

NOVEMBER 1993

PIN CONFIGURATIONS



2720 drw 02



2720 drw 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to Ground	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT ⁽³⁾	Power Dissipation	1.5	1.5	W
IOUT	DC Output Current	50	50	mA

2720 tbl 01

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.5V.
- VTERM = 5.5V.


CAPACITANCE⁽¹⁾ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
COU	Output Capacitance	VOUT = 0V	11	pF

2720 tbl 02

NOTE:

- This parameter is determined by device characterization but is not production tested.



2720 drw 04

* Index Indicator is PIN 1 ID in package outline.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2720 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTES:

- V_{IL} (min.) = -3.0V for pulse width less than 20ns.
- V_{TERM} must not exceed Vcc + 0.5V.

2720 tbl 04

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Vcc = 5V ± 10%)

Symbol	Parameter	Test Conditions	IDT7134SA		IDT7134LA		Unit
			Min.	Max.	Min.	Max.	
I _{LI}	Input Leakage Current ⁽⁵⁾	Vcc = 5.5V, V _{IN} = 0V to Vcc	—	10	—	5	μA
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH}$, V _{OUT} = 0V to Vcc	—	10	—	5	μA
V _{OL}	Output Low Voltage	I _{OL} = 6mA	—	0.4	—	0.4	V
		I _{OL} = 8mA	—	0.5	—	0.5	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

2720 tbl 05

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (Vcc = 5.0V ± 10%)

Symbol	Parameter	Test Conditions	Version	7134X25 ⁽⁴⁾		7134X35		7134X45		7134X55		7134X70		Unit
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}$ Outputs Open f = f _{MAX} ⁽³⁾	MIL. S	—	—	—	300	—	280	—	270	—	270	mA
				L	—	—	—	260	—	240	—	220	—	
I _{SB1}	Standby Current (Both Ports—TTL Level Inputs)	\overline{CE}_L or $\overline{CE}_R \geq V_{IH}$ f = f _{MAX} ⁽³⁾	COM.L. S	—	280	—	260	—	240	—	240	—	240	mA
				L	—	240	—	220	—	200	—	200	—	
I _{SB1}	Standby Current (Both Ports—TTL Level Inputs)	\overline{CE}_L or $\overline{CE}_R \geq V_{IH}$ f = f _{MAX} ⁽³⁾	MIL. S	—	—	25	75	25	70	25	70	25	70	mA
				L	—	—	25	55	25	50	25	50	25	
I _{SB2}	Standby Current (One Port—TTL Level Inputs)	\overline{CE}_L or $\overline{CE}_R \geq V_{IH}$ Active Port Outputs Open, f = f _{MAX} ⁽³⁾	COM.L. S	25	80	25	75	25	70	25	70	25	70	mA
				L	25	50	25	45	25	40	25	40	25	
I _{SB2}	Standby Current (One Port—TTL Level Inputs)	\overline{CE}_L or $\overline{CE}_R \geq V_{IH}$ Active Port Outputs Open, f = f _{MAX} ⁽³⁾	MIL. S	—	—	—	200	—	190	—	180	—	180	mA
				L	—	—	—	170	—	160	—	150	—	
I _{SB3}	Full Standby Current (Both Ports—All CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{cc} - 0.2V$ V _{IN} ≥ Vcc - 0.2V or V _{IN} ≤ 0.2V, f = 0 ⁽³⁾	COM.L. S	1.0	15	1.0	15	1.0	15	1.0	15	1.0	15	mA
				L	0.2	4.0	0.2	4.0	0.2	4.0	0.2	4.0	0.2	
I _{SB4}	Full Standby Current (One Port—All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{cc} - 0.2V$ V _{IN} ≥ Vcc - 0.2V or V _{IN} ≤ 0.2V Active Port Outputs Open, f = f _{MAX} ⁽³⁾	MIL. S	—	—	—	190	—	180	—	170	—	170	mA
				L	—	—	—	160	—	150	—	140	—	
I _{SB4}	Full Standby Current (One Port—All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{cc} - 0.2V$ V _{IN} ≥ Vcc - 0.2V or V _{IN} ≤ 0.2V Active Port Outputs Open, f = f _{MAX} ⁽³⁾	COM.L. S	—	170	—	160	—	150	—	150	—	150	mA
				L	—	140	—	130	—	120	—	120	—	

NOTES:

- "X" in part number indicates power rating (SA or LA).
- Vcc = 5V, TA = +25°C.
- f_{MAX} = 1/TRC = All inputs cycling at f = 1/TRC (except Output Enable). f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby I_{SB3}.
- 0°C to +70°C temperature range.
- At Vcc ≤ 2.0V input leakages are undefined.

2720 tbl 06



DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(LA Version Only) $V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$


Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	VCC for Data Retention	$V_{CC} = 2V$	2.0	—	—	V
ICCDR	Data Retention Current	\overline{CE} V _{HC} V _{IN} V _{HC} or V _{LC}	MIL. — COM'L. —	100	4000	μA
t _{CDR} ⁽³⁾	Chip Deselect to Data Retention Time		0	—	—	ns
t _R ⁽³⁾	Operation Recovery Time		t _{RC} ⁽²⁾	—	—	ns

NOTES:

1. $V_{CC} = 2V$, $T_A = +25^\circ C$.
2. t_{RC} = Read Cycle Time.
3. This parameter is guaranteed but not tested.

2720 tbl 07

LOW V_{CC} DATA RETENTION WAVEFORM




2720 drw 05

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2720 tbl 08



2720 drw 06a

Figure 1. Output Load



2720 drw 06b

Figure 2. Output Load
(for t_{tz}, t_{hz}, t_{wz}, t_{ow})

*Including scope and jig

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁴⁾


Symbol	Parameter	7134X25 ⁽³⁾		7134X35		7134X45		7134X55		7134X70		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE												
trc	Read Cycle Time	25	—	35	—	45	—	55	—	70	—	ns
tAA	Address Access Time	—	25	—	35	—	45	—	55	—	70	ns
tACE	Chip Enable Access Time	—	25	—	35	—	45	—	55	—	70	ns
tAOE	Output Enable Access Time	—	15	—	20	—	25	—	30	—	40	ns
tOH	Output Hold from Address Change	0	—	0	—	0	—	0	—	0	—	ns
tLZ	Output Low-Z Time ^(1, 2)	0	—	0	—	5	—	5	—	5	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	15	—	20	—	20	—	25	—	30	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	0	—	0	—	0	—	ns
tpd	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	—	50	—	50	—	50	ns

NOTES:

1. Transition is measured $\pm 500\text{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. 0°C to +70°C temperature range only.
4. "X" in part number indicates power rating (SA or LA).


2720 tbl 09

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE^(1, 2, 4)



2720 drw 07

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE^(1, 3)



2720 drw 08

NOTES:

1. R/W is high for Read Cycles.
2. Device is continuously enabled, $\overline{\text{CE}} = \text{VIL}$.
3. Addresses valid prior to or coincident with $\overline{\text{CE}}$ transition low.
4. $\overline{\text{OE}} = \text{VIL}$.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁶⁾


Symbol	Parameter	7134X25 ⁽⁵⁾		7134X35		7134X45		7134X55		7134X70		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE												
tWC	Write Cycle Time	25	—	35	—	45	—	55	—	70	—	ns
tEW	Chip Enable to End-of-Write	20	—	30	—	40	—	50	—	60	—	ns
tAW	Address Valid to End-of-Write	20	—	30	—	40	—	50	—	60	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width	20	—	25	—	40	—	50	—	60	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
tDW	Data Valid to End-of-Write	15	—	20	—	20	—	25	—	30	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	15	—	20	—	20	—	25	—	30	ns
tDH	Data Hold Time ⁽³⁾	0	—	3	—	3	—	3	—	3	—	ns
twZ	Write Enabled to Output in High-Z ^(1, 2)	—	15	—	20	—	20	—	25	—	30	ns
tOW	Output Active from End-of-Write ^(1, 2, 3)	3	—	3	—	3	—	3	—	3	—	ns
twDD	Write Pulse to Data Delay ⁽⁴⁾	—	50	—	70	—	80	—	80	—	90	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁴⁾	—	35	—	55	—	55	—	65	—	70	ns

NOTES:

1. Transition is measured $\pm 500\text{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.
4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
5. 0°C to +70°C temperature range only.
6. "X" in part number indicates power rating (SA or LA).

2720 tbl 10

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY⁽¹⁾




2720 drw 09


NOTE:

1. Write cycle parameters should be adhered to, in order to ensure proper writing.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, $\overline{R/W}$ CONTROLLED TIMING^(1, 2, 3, 4, 6, 7)



TIMING WAVEFORM OF WRITE CYCLE NO. 2, \overline{CE} CONTROLLED TIMING^(1, 2, 3, 5)



- NOTES:**
1. Either $\overline{R/W}$ or \overline{CE} must be high during all address transitions.
 2. A write occurs during the overlap (t_{EW} or t_{WP}) of a low \overline{CE} and a $\overline{R/W}$.
 3. t_{WR} is measured from the earlier of \overline{CE} or $\overline{R/W}$ going high to the end-of-write cycle.
 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
 5. If the \overline{CE} low transition occurs simultaneously with or after the $\overline{R/W}$ low transition, the outputs remain in the high impedance state.
 6. Transition is measured $\pm 500\text{mV}$ from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
 7. If \overline{OE} is low during a $\overline{R/W}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or ($t_{WZ} + t_{OW}$) to allow the I/O drivers to turn off data to be placed on the bus for the required t_{OW} . If \overline{OE} is high during an $\overline{R/W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

FUNCTIONAL DESCRIPTION

The IDT7134 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (\overline{OE}). In the read mode, the port's \overline{OE} turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in the table below.

TABLE I – READ/WRITE CONTROL


Left or Right Port ⁽¹⁾				Function
R/W	\overline{CE}	\overline{OE}	D ₀₋₇	
X	H	X	Z	Port Disabled and in Power Down Mode, ISB2 or ISB4
X	H	X	Z	$\overline{CE}_R = \overline{CE}_L = H$, Power Down Mode, ISB1 or ISB3
L	L	X	DATAIN	Data on port written into memory
H	L	L	DATAOUT	Data in memory output on port
X	X	H	Z	High impedance outputs

2720 tbl 11

NOTE:

- AOL - A11L ≠ AOR - A11R
 H = HIGH, L = LOW, X = Don't Care, Z = High Impedance

ORDERING INFORMATION



2720 drw 12



Integrated Device Technology, Inc.

CMOS DUAL-PORT RAM 32K (4K x 8-BIT) WITH SEMAPHORE

IDT71342SA
IDT71342LA

FEATURES:

- High-speed access
 - Commercial: 25/35/45/55/70ns (max.)
- Low-power operation
 - IDT71342SA
 - Active: 500mW (typ.)
 - Standby: 5mW (typ.)
 - IDT71342LA
 - Active: 500mW (typ.)
 - Standby: 1mW (typ.)
- Fully asynchronous operation from either port
- Full on-chip hardware support of semaphore signalling between ports
- Battery backup operation—2V data retention
- TTL-compatible; single 5V ($\pm 10\%$) power supply
- Available in plastic packages


DESCRIPTION:

The IDT71342 is an extremely high-speed 4K x 8 Dual-Port Static RAM with full on-chip hardware support of semaphore signalling between the two ports.

The IDT71342 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. To assist in arbitrating between ports, a fully independent semaphore logic block is provided. This block contains unassigned flags which can be accessed by either side; however, only one side can control the flag at any time. An automatic power down feature, controlled by \overline{CE} and \overline{SEM} , permits the on-chip circuitry of each port to enter a very low standby power mode (both \overline{CE} and \overline{SEM} high).


Fabricated using IDT's CMOS high-performance technology, this device typically operates on only 500mW of power. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming 200 μ W from a 2V battery. The device is packaged in either a 64-pin TQFP, thin quad plastic flatpack, or a 52-pin PLCC.

FUNCTIONAL BLOCK DIAGRAM




2721 drw 01

PIN CONFIGURATIONS



2721 drw 02



2721 drw 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to Ground	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
Pr ⁽³⁾	Power Dissipation	1.5	1.5	W
IOUT	DC Output Current	50	50	mA

2721 tbl 01

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.5V.
- VTERM = 5.5V.

CAPACITANCE⁽¹⁾ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
COU	Output Capacitance	VOUT = 0V	11	pF

2721 tbl 02

NOTE:

- This parameter is determined by device characterization but is not production tested.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 10%

2721 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
VIH	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

2721 tbl 04

NOTE:

- VIL (min.) = -3.0V for pulse width less than 20ns.
- VTERM must not exceed Vcc + 0.5V.



DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ($V_{CC} = 5V \pm 10\%$)

Symbol	Parameter	Test Conditions	IDT71342SA		IDT71342LA		Unit
			Min.	Max.	Min.	Max.	
$ I_{L1} $	Input Leakage Current ⁽⁴⁾	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
$ I_{L0} $	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V_{OL}	Output Low Voltage	$I_{OL} = 6mA$	—	0.4	—	0.4	V
		$I_{OL} = 8mA$	—	0.5	—	0.5	V
V_{OH}	Output High Voltage	$I_{OH} = -4mA$	2.4	—	2.4	—	V

2721 tbl 05

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	Version	71342X25		71342X35		71342X45		71342X55		71342X70		Unit
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
icc	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}$ Outputs Open $\overline{SEM} = \text{Don't Care}$ $f = f_{MAX}^{(3)}$	COM'L. S	—	280	—	260	—	240	—	240	—	240	mA
			L	—	240	—	220	—	200	—	200	—	200	
icc1	Dynamic Operating Current (Semaphores Both Sides)	$\overline{CE} \geq V_{IH}$ Outputs Open $\overline{SEM} \leq V_L$ $f = f_{MAX}^{(3)}$	COM'L. S	—	200	—	185	—	170	—	170	—	170	mA
			L	—	170	—	155	—	140	—	140	—	140	
ISB1	Standby Current (Both Ports—TTL Level Inputs)	\overline{CE}_L and $\overline{CE}_R \geq V_{IH}$ $\overline{SEM}_L = \overline{SEM}_R \geq V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L. S	25	80	25	75	25	70	25	70	25	70	mA
			L	25	50	25	45	25	40	25	40	25	40	
ISB2	Standby Current (One Port—TTL Level Inputs)	\overline{CE}_L or $\overline{CE}_R \geq V_{IH}$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$ $\overline{SEM}_L = \overline{SEM}_R \geq V_{IH}$	COM'L. S	—	180	—	170	—	160	—	160	—	160	mA
			L	—	150	—	140	—	130	—	130	—	130	
ISB3	Full Standby Current (Both Ports—All CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ $\overline{SEM}_L = \overline{SEM}_R \geq V_{CC} - 0.2V, f = 0^{(3)}$	COM'L. S	1.0	15	1.0	15	1.0	15	1.0	15	1.0	15	mA
			L	0.2	4.0	0.2	4.0	0.2	4.0	0.2	4.0	0.2	4.0	
ISB4	Full Standby Current (One Port—All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ $\overline{SEM}_L = \overline{SEM}_R \geq V_{CC} - 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	COM'L. S	—	170	—	150	—	150	—	150	—	150	mA
			L	—	140	—	130	—	120	—	120	—	120	

2721 tbl 05

NOTES:

- "X" in part number indicates power rating (SA or LA).
- $V_{CC} = 5V, T_A = +25^\circ C$.
- $f_{MAX} = 1/T_{RC} =$ All inputs cycling at $f = 1/T_{RC}$ (except Output Enable). $f = 0$ means no address or control lines change. Applies only to inputs at CMOS level standby ISB3.
- At $V_{CC} \leq 2.0V$ input leakages are undefined.

DATA RETENTION CHARACTERISTICS

(LA Version Only) $V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$


Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit
V _{DR}	V _{CC} for Data Retention	—	2.0	—	—	V
I _{CCDR}	Data Retention Current	$V_{CC} = 2V$, $\overline{CE} = V_{HC}$ $\overline{SEM} > V_{HC}$	—	100	1500	μA
t _{CDR} ⁽³⁾	Chip Deselect to Data Retention Time	$V_{IN} = V_{HC}$ or V_{LC}	0	—	—	ns
t _R ⁽³⁾	Operation Recovery Time		t _{RC} ⁽²⁾	—	—	ns

2721 tbi 07

NOTES:

1. $V_{CC} = 2V$, $T_A = +25^\circ C$.
2. t_{rc} = Read Cycle Time.
3. This parameter is guaranteed but not tested.

DATA RETENTION WAVEFORM



2721 drw 04

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2721 tbi 08

6




Figure 1. Output Load




Figure 2. Output Load
 (for t_{LZ}, t_{HZ}, t_{WZ}, t_{OW})

*Including scope and jig

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾


Symbol	Parameter	71342X25		71342X35		71342X45		71342X55		71342X70		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE												
trc	Read Cycle Time	25	—	35	—	45	—	55	—	70	—	ns
tAA	Address Access Time	—	25	—	35	—	45	—	55	—	70	ns
tACE	Chip Enable Access Time ⁽³⁾	—	25	—	35	—	45	—	55	—	70	ns
tAOE	Output Enable Access Time	—	15	—	20	—	25	—	30	—	40	ns
toH	Output Hold from Address Change	0	—	0	—	0	—	0	—	0	—	ns
tlZ	Output Low-Z Time ^(1, 2)	0	—	0	—	5	—	5	—	5	—	ns
thZ	Output High-Z Time ^(1, 2)	—	15	—	20	—	20	—	25	—	30	ns
tpU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	0	—	0	—	0	—	ns
tpD	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	—	50	—	50	—	50	ns
tsOP	SEM Flag Update Pulse (\overline{OE} or \overline{SEM})	10	—	15	—	15	—	20	—	20	—	ns
twDD	Write Pulse to Data Delay ⁽⁴⁾	—	50	—	70	—	80	—	80	—	90	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁴⁾	—	35	—	55	—	55	—	65	—	70	ns
tsAA	Semaphore Address Access Time	—	30	—	35	—	45	—	55	—	70	ns

NOTES:

1. Transition is measured $\pm 500mV$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{CE} = V_{IL}$, $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CE} = V_{IH}$, $\overline{SEM} = V_{IL}$.
4. Port to Port delay through RAM cells from writing port to a reading port.
5. "X" in part number indicates power rating (SA or LA).


2721 tbl 09

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE^(1, 2, 4, 5)



2721 drw 07

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE^(1, 3)




2721 drw 08

NOTES:

1. R/W is high for Read Cycles.
2. tAA for RAM Address Access and tsAA for Semaphore Address Access.
3. Addresses valid prior to or coincident with \overline{CE} transition low.
4. $\overline{OE} = V_{IL}$.
5. To access RAM, $\overline{CE} = V_{IL}$, $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CE} = V_{IH}$, $\overline{SEM} = V_{IL}$.

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY^(1,2)



NOTES:

1. Write cycle parameters should be adhered to, in order to ensure proper writing.
2. Device is continuously enabled for both ports.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁶⁾


Symbol	Parameter	71342X25		71342X35		71342X45		71342X55		71342X70		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE												
tWC	Write Cycle Time	25	—	35	—	45	—	55	—	70	—	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	20	—	30	—	40	—	50	—	60	—	ns
tAW	Address Valid to End-of-Write	20	—	30	—	40	—	50	—	60	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width	20	—	25	—	40	—	50	—	60	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
tDW	Data Valid to End-of-Write	15	—	20	—	20	—	25	—	30	—	ns
tHZ	Output High-Z Time ^(1,2)	—	15	—	20	—	20	—	25	—	30	ns
tDH	Data Hold Time ⁽⁴⁾	0	—	3	—	3	—	3	—	3	—	ns
tWZ	Write Enabled to Output in High-Z ^(1,2)	—	15	—	20	—	20	—	25	—	30	ns
tOW	Output Active from End-of-Write ^(1,2,4)	3	—	3	—	3	—	3	—	3	—	ns
tSWR	SEM Flag Write to Read Time	10	—	10	—	10	—	10	—	10	—	ns
tSPS	SEM Flag Contention Window	10	—	10	—	10	—	10	—	10	—	ns

NOTES:

1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{CE} = V_{IL}$, $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CE} = V_{IH}$, $\overline{SEM} = V_{IL}$. This condition must be valid for the entire tEW time.
4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tOW values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tOW.
5. "X" in part number indicates power rating (SA or LA).




TIMING WAVEFORM OF WRITE CYCLE NO. 1, $\overline{R/\overline{W}}$ CONTROLLED TIMING^(1, 2, 3, 7)



2720 drw 10

TIMING WAVEFORM OF WRITE CYCLE NO. 2, \overline{CE} CONTROLLED TIMING^(1, 2, 3, 5)




2721 drw 11

NOTES:


1. Either $\overline{R/\overline{W}}$ or \overline{CE} must be high during all address transitions.
2. A write occurs during the overlap (t_{ew} or t_{wp}) of a low \overline{CE} or \overline{SEM} and a low $\overline{R/\overline{W}}$.
3. t_{wr} is measured from the earlier of \overline{CE} or $\overline{R/\overline{W}}$ (or \overline{SEM} or $\overline{R/\overline{W}}$) going high to the end-of-write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the \overline{CE} or \overline{SEM} low transition occurs simultaneously with or after the $\overline{R/\overline{W}}$ low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500\text{mV}$ from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
7. If \overline{OE} is low during a $\overline{R/\overline{W}}$ controlled write cycle, the write pulse width must be the larger of t_{wp} or $(t_{wz} + t_{ow})$ to allow the I/O drivers to turn off data to be placed on the bus for the required t_{ow} . If \overline{OE} is high during an $\overline{R/\overline{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{wp} .
8. To access RAM, $\overline{CE} = V_{IL}$, $\overline{SEM} = V_{IH}$. To access semaphore, $\overline{CE} = V_{IH}$, $\overline{SEM} = V_{IL}$. Either condition must be valid for the entire t_{ew} time.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE⁽¹⁾



NOTE:
1. $\overline{CE} = V_{IH}$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE CONTENTION^(1, 3, 4)



NOTES:
1. $D_{0R} = D_{0L} = V_{IH}$, $\overline{CE}_R = \overline{CE}_L = V_{IH}$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. Either side "A" = left and side "B" = right, or side "A" = right and side "B" = left.
3. This parameter is measured from the point where R/\overline{WA} or \overline{SEMA} goes high until R/\overline{WB} or \overline{SEMB} goes high.
4. If tSPS is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

6

FUNCTIONAL DESCRIPTION

The IDT71342 is an extremely fast Dual-Port 4K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAMs and can be read from or written to at the same time, with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by \overline{CE} , the Dual-Port RAM enable, and \overline{SEM} , the semaphore enable. The \overline{CE} and \overline{SEM} pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Table 1 where \overline{CE} and \overline{SEM} are both high.

Systems which can best use the IDT71342 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT71342's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT71342 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by

reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor had set the latch first, has the token and is using the shared resource: The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT71342 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the \overline{SEM} pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{OE} , and R/\overline{W}) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through the address pins A0-A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other (see Table II). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence of WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as a one, a fact which the processor will verify by the subsequent read (see Table II). As an example, assume a

processor writes a zero in the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during a subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 3. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to

the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first

TABLE I — NON-CONTENTION READ/WRITE CONTROL

Left or Right Port ⁽¹⁾					Function
R/W	CE	SEM	OE	D0-7	
X	H	H	X	Z	Port Disabled and in Power Down Mode
H	H	L	L	DATAOUT	Data in Semaphore Flag Output on Port
X	X	X	H	Z	Output Disabled
↗	H	L	X	DATAIN	Port Data Bit D0 Written Into Semaphore Flag
H	L	H	L	DATAOUT	Data in Memory Output on Port
L	L	H	X	DATAIN	Data on Port Written Into Memory
X	L	L	X	—	Not Allowed

2721 tbl 11

NOTE:

- AOL = A10L ≠ A0R - A10R
H = HIGH, L = LOW, X = Don't Care, Z = High Impedance
↗ = Low-to-High transition.



TABLE II — EXAMPLE SEMAPHORE PROCUREMENT SEQUENCE⁽¹⁾

Function	D0 - D7 Left	D0 - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left side has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

2721 tbl 12

NOTE:

- This table denotes a sequence of events for only one of the eight semaphores on the IDT71342.

side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen. Code integrity is of the utmost importance when semaphores are used instead of slower, more restrictive hardware intensive schemes.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—Some examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT71342's Dual-Port RAM. Say the 4K x 8 RAM was to be divided into two 2K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of the memory.

To take a resource, in this example the lower 2K of Dual-Port RAM, the processor on the left port could write and then read a zero into Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 2K. Meanwhile, the right processor would attempt to perform the same function. Since this processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 2K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write


a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 2K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices had determined which memory area was "off limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.


Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.



2721 drw 14

Figure 3. IDT71342 Semaphore Logic

ORDERING INFORMATION



2721 drw 15



Integrated Device Technology, Inc.

HIGH-SPEED 36K (4K x 9-BIT) DUAL-PORT RAM

IDT7014S

FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Military: 20/25/35ns (max.)
 - Commercial: 12/15/20/25ns (max.)
- Low-power operation
 - IDT7014S
 - Active: 900mW (typ.)
- IDT'S BiCMOS process
- Fully asynchronous operation from either port
- TTL-compatible; single 5V ($\pm 10\%$) power supply
- Available in 52-pin PLCC, 68-pin LCC, and a 64-pin TQFP
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT7014 is an extremely high-speed 4K x 9 Dual-Port Static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself

to high-speed applications which do not rely on BUSY signals to manage simultaneous access.


The IDT7014 provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. See functional description.

The IDT7014 utilizes a 9-bit wide data path to allow for parity at the user's option. This feature is especially useful in data communication applications where it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using IDT's BiCMOS high-performance technology, these Dual-Ports typically operate on only 900mW of power at maximum access times as fast as 12ns.

The IDT7014 is packaged in a 52-pin PLCC and 68-pin fine pitch LCC, and a 64-pin thin plastic quad flatpack, (TQFP). Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


FUNCTIONAL BLOCK DIAGRAM



2528 dnw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATION



PLCC
Top View

2528 drw 02

NOTES:

1. All V_{cc} pins must be connected to power supply.
2. All ground pins must be connected to ground supply.

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Rating	Commercial	Military	Unit
V _{TERM} (2)	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
V _{TERM} (3)	Terminal Voltage	-0.5 to V _{cc}	-0.5 to V _{cc}	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
I _{OUT}	DC Output Current	50	50	mA


NOTES: 2528 tbl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Inputs and V_{cc} terminals only.
3. I/O terminals only.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%


2528 tbl 02



IDT7014
L68-1

2528 drw 03

LCC
Top View



TQFP
Top View

2528 drw 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5(1)	—	0.8	V

NOTE: 2528 tbl 03

1. V_{IL} = -3.0V for pulse width less than 20ns.



DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	IDT7014S		Unit
			Min.	Max.	
I _{LI}	Input Leakage Current	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	μA
I _{LO}	Output Leakage Current	$V_{OUT} = 0V \text{ to } V_{CC}$	—	10	μA
V _{OL}	Output Low Voltage	I _{OL} = 4mA	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	V

2528 tbl 04

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 5V \pm 10\%$)

Symbol	Parameter	Test Condition	Version	IDT7014S12 ⁽¹⁾		IDT7014S15 ⁽¹⁾		IDT7014S20		IDT7014S25		IDT7014S35 ⁽²⁾		Unit
				Typ.	Max.	Typ.	Max.	Typ.	Max.	Typ.	Max.	Typ.	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	Outputs Open $f = f_{MAX}$ ⁽³⁾	Mil.	—	—	—	260	—	260	—	255	—	250	mA
			Com'l.	—	250	—	250	—	245	—	240	—	—	

NOTES:

- 0°C to +70°C temperature range only.
- 55°C to +125°C temperature range only.
- At $f = f_{MAX}$, address inputs are cycling at the maximum read cycle of 1/IRC using the "AC Test Conditions" input levels of GND to 3V.

2528 tbl 05

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2, and 3

2528 tbl 06





Figure 1. Output load.

2528 drw 05

CAPACITANCE ($T_A = +25^\circ C, f = 1.0MHz$)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$	11	pF
C _{OUT}	Output Capacitance	$V_{OUT} = 0V$	11	pF


2528 tbl 07



2582 drw 06

* Including scope and jig.

Figure 2. Output Load (for t_{HZ}, t_{WZ}, and t_{OW})



2528 drw 07

Figure 3. Lumped Capacitive Load, Typical Derating.

**AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE**


Symbol	Parameter	7014Sx12 ⁽³⁾		7014Sx15 ⁽³⁾		7014Sx20		7014Sx25		7014Sx35 ⁽⁴⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE												
t _{RC}	Read Cycle Time	12	—	15	—	20	—	25	—	35	—	ns
t _{AA}	Address Access Time	—	12	—	15	—	20	—	25	—	35	ns
t _{AOE}	Output Enable Access Time	—	8	—	8	—	10	—	12	—	20	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	3	—	3	—	3	—	ns
t _{LZ}	Output Low-Z Time ^(1,2)	0	—	0	—	0	—	0	—	3	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	7	—	7	—	9	—	11	—	15	ns

NOTES:

1. Transition is measured $\pm 500\text{mV}$ from low or high-impedance voltage with load (Figure 2).
2. This parameter is guaranteed but not tested.
3. 0°C to +70°C temperature range only.
4. -55°C to +125°C temperature range only.

2528 tbl 08


TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE^(1,2)



2528 drw 08



TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE^(1,3)



NOTES:

1. R/W is HIGH for Read Cycles.
2. OE = V_{IL}.
3. Addresses valid prior to OE transition LOW.

2528 drw 09

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE


Symbol	Parameter	7014S12 ⁽⁵⁾		7014S15 ⁽⁵⁾		7014S20		7014S25		7014S35 ⁽⁶⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE												
t _{WC}	Write Cycle Time	12	—	15	—	20	—	25	—	35	—	ns
t _{AW}	Address Valid to End-of-Write	10	—	14	—	15	—	20	—	30	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	10	—	12	—	15	—	20	—	30	—	ns
t _{WR}	Write Recovery Time	1	—	1	—	2	—	2	—	2	—	ns
t _{DW}	Data Valid to End-of-Write	8	—	10	—	12	—	15	—	25	—	ns
t _{HZ}	Output High-Z Time ^(1, 2)	—	7	—	7	—	9	—	11	—	15	ns
t _{DH}	Data Hold Time ⁽³⁾	0	—	0	—	0	—	0	—	0	—	ns
t _{WZ}	Write Enabled to Output in High-Z ^(1, 2)	—	7	—	7	—	9	—	11	—	15	ns
t _{OW}	Output Active from End-of-Write ^(1, 2, 3)	0	—	0	—	0	—	0	—	0	—	ns
t _{WDD}	Write Pulse to Data Delay ⁽⁴⁾	—	25	—	30	—	40	—	45	—	55	ns
t _{DDD}	Write Data Valid to Read Data Delay ⁽⁴⁾	—	22	—	25	—	30	—	35	—	45	ns

NOTES:

1. Transition is measured ±500mV from low or high-impedance voltage with load (Figure 2).
2. This parameter is guaranteed but not tested.
3. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.
4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
5. 0°C to +70°C temperature range only.
6. -55°C to +125°C temperature range only.


2528 tbl 09

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY



2528 drw 10

TIMING WAVEFORM OF WRITE CYCLE(1, 2, 3, 4, 5)



2528 drw 11

NOTES:

1. Either R/\bar{W} or \bar{OE} must be HIGH during all address transitions.
2. t_{WR} is measured from R/\bar{W} going HIGH to the end of write cycle.
3. During this period, the I/O pins are in the output state, and input signals must not be applied.
4. Transition is measured $\pm 500mV$ from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
5. If \bar{OE} is LOW during a R/\bar{W} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WZ} + t_{DW})$ to allow the I/O drivers to turn off data to be placed on the bus for the required t_{DW} . If \bar{OE} is HIGH during an R/\bar{W} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

FUNCTIONAL DESCRIPTION

The IDT7014 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. It lacks the chip enable feature of CMOS Dual Ports, thus it operates in active mode as soon as power is applied. Each port has its own Output Enable control (\bar{OE}). In the read mode, the port's \bar{OE} turns on the output drivers when set LOW. The user application should avoid simultaneous write operations to the same memory location. There is no on-chip arbitration circuitry to resolve write priority and partial data from both ports may be written. READ/WRITE conditions are illustrated in table 1.

TABLE I – READ/WRITE CONTROL

Left or Right Port ⁽¹⁾			Function
R/W	\bar{OE}	D _{0-s}	
L	X	DATA _{IN}	Data on port written into memory
H	L	DATA _{OUT}	Data in memory output on port
X	H	Z	High-impedance outputs


NOTE:

1. A_{0L} - A_{11L} ≠ A_{0R} - A_{11R}
H = HIGH, L = LOW, X = Don't Care, Z = High Impedance

2528 tbl 10



ORDERING INFORMATION



2528 drw 12



Integrated Device Technology, Inc.

HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM

IDT7005S/L

FEATURES:


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Military: 35/45/55/70ns (max.)
 - Commercial: 25/35/45/55ns (max.)
- Low-power operation
 - IDT7005S
 - Active: 750mW (typ.)
 - Standby: 5mW (typ.)
 - IDT7005L
 - Active: 750mW (typ.)
 - Standby: 1mW (typ.)
- IDT7005 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- $\overline{M/\overline{S}} = H$ for \overline{BUSY} output flag on Master
 $M/\overline{S} = L$ for \overline{BUSY} input on Slave

- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- Battery backup operation—2V data retention
- TTL-compatible, single 5V ($\pm 10\%$) power supply
- Available in 68-pin PGA, quad flatpack, and PLCC, a 68-pin fine pitch LCC, and a 64-pin TQFP
- Industrial temperature range (-40°C to $+85^{\circ}\text{C}$) is available, tested to military electrical specifications

DESCRIPTION:

The IDT7005 is a high-speed 8K x 8 Dual-Port Static RAM. The IDT7005 is designed to be used as a stand-alone 64K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-

FUNCTIONAL BLOCK DIAGRAM



- NOTES:
1. (MASTER): \overline{BUSY} is output; (SLAVE): \overline{BUSY} is input.
 2. \overline{BUSY} outputs and \overline{INT} outputs are non-tri-stated push-pull.

6

MILITARY AND COMMERCIAL TEMPERATURE RANGES

NOVEMBER 1993

Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.



This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low standby power mode.


Fabricated using IDT's CMOS high-performance technol-

ogy, these devices typically operate on only 750mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500 μ W from a 2V battery.

The IDT7005 is packaged in a ceramic 68-pin PGA, an 68-pin quad flatpack, a fine pitch LCC, a PLCC and a 64-pin thin plastic quad flatpack, (TQFP). Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN CONFIGURATIONS





2738 drw 04

6

PIN NAMES

Left Port	Right Port	Names
$\overline{CE}L$	$\overline{CE}R$	Chip Enable
$R\overline{W}L$	$R\overline{W}R$	Read/Write Enable
$\overline{OE}L$	$\overline{OE}R$	Output Enable
A0L – A12L	A0R – A12R	Address
I/O0L – I/O7L	I/O0R – I/O7R	Data Input/Output
$\overline{SE}ML$	$\overline{SE}MR$	Semaphore Enable
$\overline{INT}L$	$\overline{INT}R$	Interrupt Flag
$\overline{BUSY}L$	$\overline{BUSY}R$	Busy Flag
	M/S	Master or Slave Select
	VCC	Power
	GND	Ground

2738 tbl 18

NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

Inputs ⁽¹⁾				Outputs	Mode
\overline{CE}	R/W	\overline{OE}	\overline{SEM}	I/O ₀₋₇	
H	X	X	H	High-Z	Deselected: Power Down
L	L	X	H	DATAIN	Write to Memory
L	H	L	H	DATAOUT	Read Memory
X	X	H	X	High-Z	Outputs Disabled

NOTE:

1. A_{0L} — A_{12L} ≠ A_{0R} — A_{12R}

2738 tbl 01

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

Inputs				Outputs	Mode
\overline{CE}	R/W	\overline{OE}	\overline{SEM}	I/O ₀₋₇	
H	H	L	L	DATAOUT	Read Data in Semaphore Flag
H	\int	X	L	DATAIN	Write D _{IN} into Semaphore Flag
L	X	X	L	—	Not Allowed

2738 tbl 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
I _{OUT}	DC Output Current	50	50	mA

NOTES:

2738 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{TERM} must not exceed V_{CC} + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2738 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTES:

2738 tbl 05

- V_{IL} ≥ -3.0V for pulse width less than 20ns.
- V_{TERM} must not exceed V_{CC} + 0.5V.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	11	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	11	pF

NOTE:

2738 tbl 06

- This parameter is determined by device characterization but is not production tested.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	IDT7005S		IDT7005L		Unit
			Min.	Max.	Min.	Max.	
$ I_{L} $	Input Leakage Current ⁽⁵⁾	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
$ I_{L0} $	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
VOL	Output Low Voltage	$I_{OL} = 4mA$	—	0.4	—	0.4	V
VOH	Output High Voltage	$I_{OH} = -4mA$	2.4	—	2.4	—	V

2738 tbi 07

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version	7005X25 COM'L ONLY		7005X35		Unit	
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.		
ICC	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}, \text{Outputs Open}$ $\overline{SEM} \geq V_{IH}$ $f = f_{MAX}^{(3)}$	MIL.	S	—	—	160	400	mA
				L	—	—	160	340	
			COM'L.	S	170	360	160	340	
				L	170	310	160	290	
ISB1	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE}_R = \overline{CE} \geq V_{IH}$ $\overline{SEM}_R = \overline{SEM} \geq V_{IH}$ $f = f_{MAX}^{(3)}$	MIL.	S	—	—	20	85	mA
				L	—	—	20	65	
			COM'L.	S	25	70	20	70	
				L	25	50	20	50	
ISB2	Standby Current (One Port — TTL Level Inputs)	$\overline{CE}_L \text{ or } \overline{CE}_R \geq V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $\overline{SEM}_R = \overline{SEM} \geq V_{IH}$	MIL.	S	—	—	95	290	mA
				L	—	—	95	250	
			COM'L.	S	105	250	95	240	
				L	105	220	95	210	
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(4)}$ $\overline{SEM}_R = \overline{SEM} \geq V_{CC} - 0.2V$	MIL.	S	—	—	1.0	30	mA
				L	—	—	0.2	10	
			COM'L.	S	1.0	15	1.0	15	
				L	0.2	5	0.2	5	
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$ $\overline{SEM}_R = \overline{SEM} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open $f = f_{MAX}^{(3)}$	MIL.	S	—	—	90	216	mA
				L	—	—	90	215	
			COM'L.	S	100	230	90	220	
				L	100	190	90	180	

NOTES:

- X in part numbers indicates power rating (S or L)
- $V_{CC} = 5V, T_A = +25^\circ C$.
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/t_{RC}$, and using "AC Test Conditions" of input levels of GND to 3V.
- $f = 0$ means no address or control lines change.
- At $V_{CC} \leq 2.0V$ input leakages are undefined.

2738 tbi 08



DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾(Continued) ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version	7005X45		7005X55		7005X70 MIL ONLY		Unit
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$, Outputs Open $\overline{SEM} = V_{IH}$ $f = f_{MAX}^{(3)}$	MIL. S	155	400	150	395	140	390	mA
				L	155	340	150	335	140	
ISB1	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE} = \overline{CE} = V_{IH}$ $\overline{SEM} = \overline{SEM} = V_{IH}$ $f = f_{MAX}^{(3)}$	MIL. S	16	85	13	85	10	85	mA
				L	16	65	13	65	10	
ISB2	Standby Current (One Port — TTL Level Inputs)	$\overline{CE} = V_{IH}$ or $\overline{CE} = V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $\overline{SEM} = \overline{SEM} = V_{IH}$	MIL. S	90	290	85	290	80	290	mA
				L	90	250	85	250	80	
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports $\overline{CE} = V_{IH}$ and $\overline{CE} = V_{IH}$ $V_{CC} - 0.2V$ $V_{IN} = V_{CC} - 0.2V$ or $V_{IN} = 0.2V$, $f = 0^{(4)}$ $\overline{SEM} = \overline{SEM} = V_{CC} - 0.2V$	MIL. S	1.0	30	1.0	30	1.0	30	mA
				L	0.2	10	0.2	10	0.2	
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port $\overline{CE} = V_{IH}$ or $\overline{CE} = V_{IH}$ $V_{CC} - 0.2V$ $\overline{SEM} = \overline{SEM} = V_{CC} - 0.2V$ $V_{IN} = V_{CC} - 0.2V$ or $V_{IN} = 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	MIL. S	85	260	80	260	75	260	mA
				L	85	215	80	215	75	
			COM'L. S	155	290	150	285	—	—	
				L	155	290	150	285	—	

NOTES:

- X in part numbers indicates power rating (S or L)
- $V_{CC} = 5V$, $T_A = +25^\circ C$.
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/t_{RC}$, and using "AC Test Conditions" of input levels of GND to 3V.
- $f = 0$ means no address or control lines change.

2738 tbi 08

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)
($V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$)


Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit
V _{DR}	V _{CC} for Data Retention	$V_{CC} = 2V$	2.0	—	—	V
I _{CCDR}	Data Retention Current	$\overline{CE} = V_{HC}$ $V_{IN} = V_{HC}$ or V_{LC}	MIL. —	100	4000	μA
t _{CDR} ⁽³⁾	Chip Deselect to Data Retention Time	$\overline{SEM} = V_{HC}$	0	—	—	ns
t _R ⁽³⁾	Operation Recovery Time		t _{RC} ⁽²⁾	—	—	ns

NOTES:

- $T_A = +25^\circ C$, $V_{CC} = 2V$
- t_{RC} = Read Cycle Time
- This parameter is guaranteed but not tested.

2738 tbi 09

DATA RETENTION WAVEFORM




2738 dhw 05

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2738 tbl 10



2738 drw 06

Figure 1. Output Load
(5pF for tLZ, tHZ, tWZ, tOW)
* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾

Symbol	Parameter	IDT7005X25 COM'L ONLY		IDT7005X35		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
t _{RC}	Read Cycle Time	25	—	35	—	ns
t _{AA}	Address Access Time	—	25	—	35	ns
t _{ACE}	Chip Enable Access Time ⁽³⁾	—	25	—	35	ns
t _{AOE}	Output Enable Access Time	—	13	—	20	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	ns
t _{LZ}	Output Low-Z Time ^(1, 2)	3	—	3	—	ns
t _{HZ}	Output High-Z Time ^(1, 2)	—	15	—	15	ns
t _{PU}	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	ns
t _{SOP}	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	12	—	15	—	ns
t _{SAA}	Semaphore Address Access Time	—	30	—	40	ns

6


Symbol	Parameter	IDT7005X45		IDT7005X55		IDT7005X70 MIL ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t _{RC}	Read Cycle Time	45	—	55	—	70	—	ns
t _{AA}	Address Access Time	—	45	—	55	—	70	ns
t _{ACE}	Chip Enable Access Time ⁽³⁾	—	45	—	55	—	70	ns
t _{AOE}	Output Enable Access Time	—	25	—	30	—	35	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	3	—	ns
t _{LZ}	Output Low-Z Time ^(1, 2)	3	—	3	—	3	—	ns
t _{HZ}	Output High-Z Time ^(1, 2)	—	20	—	25	—	30	ns
t _{PU}	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	—	50	ns
t _{SOP}	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	15	—	15	—	15	—	ns
t _{SAA}	Semaphore Address Access Time	—	50	—	60	—	75	ns

NOTES:

1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{CE} = L$, $\overline{SEM} = H$.
4. X in part numbers indicates power rating (S or L).

2738 tbl 11

WAVEFORM OF READ CYCLES⁽⁵⁾




2738 drw 07

NOTES:

1. Timing depends on which signal is asserted last, \overline{OE} or \overline{CE} .
2. Timing depends on which signal is de-asserted first \overline{CE} or \overline{OE} .
3. t_{BDD} delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations \overline{BUSY} has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last t_{ACE} , t_{ACE} , t_{AA} or t_{BDD} .
5. SEM = H.

TIMING OF POWER-UP POWER-DOWN



2738 drw 08

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ⁽⁵⁾

Symbol	Parameter	IDT7005X25 COM'L ONLY		IDT7005X35		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE						
tWC	Write Cycle Time	25	—	35	—	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	20	—	30	—	ns
tAW	Address Valid to End-of-Write	20	—	30	—	ns
tAS	Address Set-up Time ⁽³⁾	0	—	0	—	ns
tWP	Write Pulse Width	20	—	30	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tDW	Data Valid to End-of-Write	15	—	25	—	ns5
tHZ	Output High-Z Time ^(1,2)	—	15	—	15	ns
tDH	Data Hold Time ⁽⁴⁾	0	—	0	—	ns
tWZ	Write Enable to Output in High-Z ^(1,2)	—	15	—	15	ns
tOW	Output Active from End-of-Write ^(1,2,4)	0	—	0	—	ns
tSWRD	SEM Flag Write to Read Time	10	—	10	—	ns
tSPS	SEM Flag Contention Window	10	—	10	—	ns

Symbol	Parameter	IDT7005X45		IDT7005X55		IDT7005X70 MIL. ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE								
tWC	Write Cycle Time	45	—	55	—	70	—	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	40	—	45	—	50	—	ns
tAW	Address Valid to End-of-Write	40	—	45	—	50	—	ns
tAS	Address Set-up Time ⁽³⁾	0	—	0	—	0	—	ns
tWP	Write Pulse Width	35	—	40	—	50	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tDW	Data Valid to End-of-Write	25	—	30	—	40	—	ns
tHZ	Output High-Z Time ^(1,2)	—	20	—	25	—	30	ns
tDH	Data Hold Time ⁽⁴⁾	0	—	0	—	0	—	ns
tWZ	Write Enable to Output in High-Z ^(1,2)	—	20	—	25	—	30	ns
tOW	Output Active from End-of-Write ^(1,2,4)	0	—	0	—	0	—	ns
tSWRD	SEM Flag Write to Read Time	10	—	10	—	10	—	ns
tSPS	SEM Flag Contention Window	10	—	10	—	10	—	ns


NOTES:

1. Transition is measured $\pm 500\text{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{\text{CE}} = \text{L}$, $\overline{\text{SEM}} = \text{H}$. To access semaphore, $\overline{\text{CE}} = \text{H}$ and $\overline{\text{SEM}} = \text{L}$. Either condition must be valid for the entire tEW time.
4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tOW values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tOW.
5. X in part numbers indicates power rating (S or L).

2738 tbl 12


6

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/\overline{W} CONTROLLED TIMING^(1,3,5,8)



2738 drw 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2, \overline{CE} CONTROLLED TIMING^(1,3,5,8)




2738 drw 10

NOTES:

1. R/\overline{W} or \overline{CE} must be high during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of a low \overline{CE} and a low R/\overline{W} for memory array writing cycle.
3. t_{WR} is measured from the earlier of \overline{CE} or R/\overline{W} (or \overline{SEM} or R/\overline{W}) going high to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the \overline{CE} or \overline{SEM} low transition occurs simultaneously with or after the R/\overline{W} low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, \overline{CE}_1 or R/\overline{W} .
7. Timing depends on which enable signal is de-asserted first, \overline{CE}_1 or R/\overline{W} .
8. If \overline{OE} is low during R/\overline{W} controlled write cycle, the write pulse width must be the larger of t_{WP} or ($t_{WZ} + t_{OW}$) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is high during an R/\overline{W} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE⁽¹⁾




2738 drw 11

NOTE:

1. $\overline{CE} = H$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION^(1,3,4)



2739 drw 12

NOTES:

1. $D_{OR} = D_{OL} = L$, $\overline{CE}_R = \overline{CE}_L = H$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from R/\overline{W}_A or \overline{SEM}_A going high to R/\overline{W}_B or \overline{SEM}_B going high.
4. If t_{SPS} is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

Symbol	Parameter	IDT7005X25 COM'L ONLY		IDT7005X35		Unit
		Min.	Max.	Min.	Max.	
BUSY TIMING (M\bar{S} = H)						
tBAA	$\overline{\text{BUSY}}$ Access Time from Address Match	—	25	—	35	ns
tBDA	$\overline{\text{BUSY}}$ Disable Time from Address Not Matched	—	20	—	30	ns
tBAC	$\overline{\text{BUSY}}$ Access Time from Chip Enable LOW	—	20	—	30	ns
tBDC	$\overline{\text{BUSY}}$ Disable Time from Chip Enable HIGH	—	17	—	25	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	ns
tBDD	$\overline{\text{BUSY}}$ Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	ns
BUSY TIMING (M\bar{S} = L)						
tWB	$\overline{\text{BUSY}}$ Input to Write ⁽⁴⁾	0	—	0	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}$ ⁽⁵⁾	17	—	25	—	ns
PORT-TO-PORT DELAY TIMING						
tWDD	Write Pulse to Data Delay ⁽¹⁾	—	50	—	60	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	35	—	45	ns


Symbol	Parameter	IDT7005X45		IDT7005X55		IDT7005X70 MIL. ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
BUSY TIMING (M\bar{S} = H)								
tBAA	$\overline{\text{BUSY}}$ Access Time from Address Match	—	35	—	45	—	45	ns
tBDA	$\overline{\text{BUSY}}$ Disable Time from Address Not Matched	—	30	—	40	—	40	ns
tBAC	$\overline{\text{BUSY}}$ Access Time from Chip Enable	—	30	—	40	—	40	ns
tBDC	$\overline{\text{BUSY}}$ Disable Time from Chip Enable	—	25	—	35	—	35	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	5	—	ns
tBDD	$\overline{\text{BUSY}}$ Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	—	Note 3	ns
BUSY TIMING (M\bar{S} = L)								
tWB	$\overline{\text{BUSY}}$ Input to Write ⁽⁴⁾	0	—	0	—	0	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}$ ⁽⁵⁾	25	—	25	—	25	—	ns
PORT-TO-PORT DELAY TIMING								
tWDD	Write Pulse to Data Delay ⁽¹⁾	—	70	—	80	—	95	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	55	—	65	—	80	ns

NOTES:

2738 tbl 13

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With $\overline{\text{BUSY}}$ (M \bar{S} = H) or "Timing Waveform of Write With Port-To-Port Delay (M \bar{S} =L)".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual) or tDDD – tDW (actual).
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.
6. "x" is part numbers indicates power rating (S or L).

TIMING WAVEFORM OF READ WITH $\overline{BUSY}^{(2)}$ ($M/\overline{S} = H$)




2738 drw 13

NOTES:

1. To ensure that the earlier of the two ports wins.
2. $\overline{CE}_L = \overline{CE}_R = L$
3. $\overline{OE} = L$ for the reading port.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY^(1,2) ($M/\overline{S} = L$)




2738 drw 14

NOTES:

1. \overline{BUSY} input equals H for the writing port.
2. $\overline{CE}_L = \overline{CE}_R = L$


TIMING WAVEFORM OF SLAVE WRITE ($M/\overline{S} = L$)




2738 drw 15

6

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING⁽¹⁾ ($M/\overline{S} = H$)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾ ($M/\overline{S} = H$)



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. If tAPS is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾

Symbol	Parameter	IDT7005X25 COM'L ONLY		IDT7005X35		Unit
		Min.	Max.	Min.	Max.	
INTERRUPT TIMING						
tAS	Address Set-up Time	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tINS	Interrupt Set Time	—	20	—	30	ns
tINR	Interrupt Reset Time	—	20	—	30	ns



Symbol	Parameter	IDT7005X45		IDT7005X55		IDT7005X70 MIL. ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
INTERRUPT TIMING								
tAS	Address Set-up Time	0	—	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tINS	Interrupt Set Time	—	35	—	40	—	50	ns
tINR	Interrupt Reset Time	—	35	—	40	—	50	ns

NOTE:

1. "x" in part numbers indicates power rating (S or L).

2738 tbl 14

WAVEFORM OF INTERRUPT TIMING⁽¹⁾



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.



TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG⁽¹⁾

Left Port					Right Port					Function
R/W _L	CE _L	OE _L	A0L-A12L	INT _L	R/W _R	CE _R	OE _R	A0R-A12R	INT _R	
L	L	X	1FFF	X	X	X	X	X	L ⁽²⁾	Set Right INT _R Flag
X	X	X	X	X	X	L	L	1FFF	H ⁽³⁾	Reset Right INT _R Flag
X	X	X	X	L ⁽³⁾	L	L	X	1FFE	X	Set Left INT _L Flag
X	L	L	1FFE	H ⁽²⁾	X	X	X	X	X	Reset Left INT _L Flag

NOTES:

1. Assumes $\overline{\text{BUSY}}_L = \overline{\text{BUSY}}_R = H$.
2. If $\overline{\text{BUSY}}_L = L$, then no change.
3. If $\overline{\text{BUSY}}_R = L$, then no change.

2738 tbl 15

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

Inputs			Outputs		Function
\overline{CE}_L	\overline{CE}_R	A0L-A12L A0R-A12R	$\overline{BUSY}_L^{(1)}$	$\overline{BUSY}_R^{(1)}$	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2738 tbl 16

1. Pins \overline{BUSY}_L and \overline{BUSY}_R are both outputs when the part is configured as a master. Both are inputs when configured as a slave. \overline{BUSY}_x outputs on the IDT7005 are push pull, not open drain outputs. On slaves the \overline{BUSY}_x input internally inhibits writes.
2. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If t_{APs} is not met, either \overline{BUSY}_L or \overline{BUSY}_R = Low will result. \overline{BUSY}_L and \overline{BUSY}_R outputs cannot be low simultaneously.
3. Writes to the left port are internally ignored when \overline{BUSY}_L outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when \overline{BUSY}_R outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE⁽¹⁾

Functions	D0 - D7 Left	D0 - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

2738 tbl 17

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7005.

FUNCTIONAL DESCRIPTION

The IDT7005 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7005 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INT}_L) is set when the right port writes to memory location 1FFE (HEX). The left port clears the interrupt by reading address location 1FFE. Likewise, the right port interrupt flag (\overline{INT}_R) is set when the left port writes to memory location 1FFF (HEX) and to clear the interrupt flag (\overline{INT}_R), the right port must read the memory location 1FFF.

The message (8 bits) at 1FFE or 1FFF is user-defined. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7005 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/\bar{S} pin. Once in slave mode the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the \overline{BUSY} pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7005 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7005 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7005 RAM the busy pin is an output if the part is used as a master (M/\bar{S} pin = H), and the busy pin is an input if the part used as a slave (M/\bar{S} pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the R/\bar{W} signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT7005 is an extremely fast Dual-Port 8K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by \overline{CE} , the Dual-Port RAM enable, and \overline{SEM} , the semaphore enable. The \overline{CE} and \overline{SEM} pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where \overline{CE} and \overline{SEM} are both high.

Systems which can best use the IDT7005 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7005's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7005 does not use its semaphore flags to control any resources through

6

hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7005 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the \overline{SEM} pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{OE} , and R/W) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin D₀ is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read

value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must

be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7005's Dual-Port RAM. Say the 8K x 8 RAM was to be divided into two 4K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two


processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.


Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.



2738 drw 21

Figure 4. IDT7005 Semaphore Logic

ORDERING INFORMATION



2738 drw 22



Integrated Device Technology, Inc.

HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM

IDT7024S/L

FEATURES:


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Military: 35/45/55/70ns (max.)
 - Commercial: 25/35/45/55ns (max.)
- Low-power operation
 - IDT7024S
 - Active: 750mW (typ.)
 - Standby: 5mW (typ.)
 - IDT7024L
 - Active: 750mW (typ.)
 - Standby: 1mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT7024 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading

- more than one device
- M/\overline{S} = H for \overline{BUSY} output flag on Master
- M/\overline{S} = L for \overline{BUSY} input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL-compatible, single 5V ($\pm 10\%$) power supply
- Available in 84-pin PGA, quad flatpack, PLCC, and 100-pin Thin Quad Plastic Flatpack
- Industrial temperature range (-40°C to $+85^{\circ}\text{C}$) is available, tested to military electrical specifications

DESCRIPTION:

The IDT7024 is a high-speed 4K x 16 Dual-Port Static

FUNCTIONAL BLOCK DIAGRAM



- NOTES:
1. (MASTER): \overline{BUSY} is output; (SLAVE): \overline{BUSY} is input.
 2. \overline{BUSY} outputs and \overline{INTR} outputs are non-tri-stated push-pull.

2740 drw 01

MILITARY AND COMMERCIAL TEMPERATURE RANGES

NOVEMBER 1993

6



RAM. The IDT7024 is designed to be used as a stand-alone 64K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500 μ W from a 2V battery.

The IDT7024 is packaged in a ceramic 84-pin PGA, an 84-pin quad flatpack, and PLCC, and a 100-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN CONFIGURATIONS





PIN NAMES

Left Port	Right Port	Names
\overline{CE}_L	\overline{CE}_R	Chip Enable
R/\overline{WL}	R/\overline{WR}	Read/Write Enable
\overline{OE}_L	\overline{OE}_R	Output Enable
A _{0L} – A _{11L}	A _{0R} – A _{11R}	Address
I/O _{0L} – I/O _{15L}	I/O _{0R} – I/O _{15R}	Data Input/Output
\overline{SEM}_L	\overline{SEM}_R	Semaphore Enable
\overline{UB}_L	\overline{UB}_R	Upper Byte Select
\overline{LB}_L	\overline{LB}_R	Lower Byte Select
\overline{INT}_L	\overline{INT}_R	Interrupt Flag
BUSYL	BUSYR	Busy Flag
	M/S	Master or Slave Select
	Vcc	Power
	GND	Ground

2740 tbl 18

NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.



TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

Inputs ⁽¹⁾						Outputs		Mode
\overline{OE}	R/W	\overline{OE}	\overline{UB}	\overline{LB}	\overline{SEM}	I/O ₈₋₁₅	I/O ₀₋₇	
H	X	X	X	X	H	High-Z	High-Z	Deselected: Power Down
X	X	X	H	H	H	High-Z	High-Z	Both Bytes Deselected: Power Down
L	L	X	L	H	H	DATA _{IN}	High-Z	Write to Upper Byte Only
L	L	X	H	L	H	High-Z	DATA _{IN}	Write to Lower Byte Only
L	L	X	L	L	H	DATA _{IN}	DATA _{IN}	Write to Both Bytes
L	H	L	L	H	H	DATA _{OUT}	High-Z	Read Upper Byte Only
L	H	L	H	L	H	High-Z	DATA _{OUT}	Read Lower Byte Only
L	H	L	L	L	H	DATA _{OUT}	DATA _{OUT}	Read Both Bytes
X	X	H	X	X	X	High-Z	High-Z	Outputs Disabled

NOTE:

1. A_{0L} — A_{11L} ≠ A_{0R} — A_{11R}

2740 tbl 01

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

Inputs						Outputs		Mode
\overline{OE}	R/W	\overline{OE}	\overline{UB}	\overline{LB}	\overline{SEM}	I/O ₈₋₁₅	I/O ₀₋₇	
H	H	L	X	X	L	DATA _{OUT}	DATA _{OUT}	Read Data in Semaphore Flag
X	H	L	H	H	L	DATA _{OUT}	DATA _{OUT}	Read Data in Semaphore Flag
H	↗	X	X	X	L	DATA _{IN}	DATA _{IN}	Write D ₁₀ into Semaphore Flag
X	↗	X	H	H	L	DATA _{IN}	DATA _{IN}	Write D ₁₀ into Semaphore Flag
L	X	X	L	X	L	—	—	Not Allowed
L	X	X	X	L	L	—	—	Not Allowed

2740 tbl 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
I _{OUT}	DC Output Current	50	50	mA

NOTE:

2740 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{TERM} must not exceed V_{CC} + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2740 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

2740 tbl 05

- V_{IL} ≥ -3.0V for pulse width less than 20ns.
- V_{TERM} must not exceed V_{CC} + 0.5V.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	11	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	11	pF

NOTE:

2740 tbl 06

- This parameter is determined by device characterization but is not production tested.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	IDT7024S		IDT7024L		Unit
			Min.	Max.	Min.	Max.	
I _{LI}	Input Leakage Current ⁽⁵⁾	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V _{OL}	Output Low Voltage	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

2740 tbi 07

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version		7024X25 COM'L ONLY		7024X35		Unit
					Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}, \text{Outputs Open}$ $\overline{SEM} \geq V_{IH}$ $f = f_{MAX}^{(3)}$	MIL.	S	—	—	160	400	mA
				L	—	—	160	340	
			COM'L.	S	170	360	160	340	
				L	170	310	160	290	
I _{SB1}	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE}_R = \overline{CE}_L \geq V_{IH}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$ $f = f_{MAX}^{(3)}$	MIL.	S	—	—	20	85	mA
				L	—	—	20	65	
			COM'L.	S	25	70	20	70	
				L	25	50	20	50	
I _{SB2}	Standby Current (One Port — TTL Level Inputs)	$\overline{CE}_L \text{ or } \overline{CE}_R \geq V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$	MIL.	S	—	—	95	290	mA
				L	—	—	95	250	
			COM'L.	S	105	250	95	240	
				L	105	220	95	210	
I _{SB3}	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(4)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$	MIL.	S	—	—	1.0	30	mA
				L	—	—	0.2	10	
			COM'L.	S	1.0	15	1.0	15	
				L	0.2	5	0.2	5	
I _{SB4}	Full Standby Current (One Port — All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	MIL.	S	—	—	90	260	mA
				L	—	—	90	215	
				COM'L.	S	100	230	90	
L	100	190	90		180				

- NOTES:**
1. X in part numbers indicates power rating (S or L)
 2. $V_{CC} = 5V, T_A = +25^\circ C$.
 3. At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/t_{RC}$, and using "AC Test Conditions" of input levels of GND to 3V.
 4. $f = 0$ means no address or control lines change.
 5. At $V_{CC} \leq 2.0V$ input leakages are undefined.

2740 tbi 08

6

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾(Continued) ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version	7024X45		7024X55		7024X70 MIL ONLY		Unit
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$, Outputs Open $\overline{SEM} = V_{IH}$ $f = f_{MAX}^{(3)}$	MIL. S	155	400	150	395	140	390	mA
				L	155	340	150	335	140	
I _{SB1}	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE}_L = \overline{CE}_R = V_{IH}$ $\overline{SEM}_R = \overline{SEM}_L = V_{IH}$ $f = f_{MAX}^{(3)}$	MIL. S	16	85	13	85	10	85	mA
				L	16	65	13	65	10	
I _{SB2}	Standby Current (One Port — TTL Level Inputs)	\overline{CE}_R or $\overline{CE}_L = V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $\overline{SEM}_R = \overline{SEM}_L = V_{IH}$	MIL. S	90	290	85	290	80	290	mA
				L	90	250	85	250	80	
I _{SB3}	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R = V_{CC} - 0.2V$ $V_{IN} = V_{CC} - 0.2V$ or $V_{IN} = 0.2V$, $f = 0^{(4)}$ $\overline{SEM}_R = \overline{SEM}_L = V_{CC} - 0.2V$	MIL. S	1.0	30	1.0	30	1.0	30	mA
				L	0.2	10	0.2	10	0.2	
I _{SB4}	Full Standby Current (One Port — All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R = V_{CC} - 0.2V$ $\overline{SEM}_R = \overline{SEM}_L = V_{CC} - 0.2V$ $V_{IN} = V_{CC} - 0.2V$ or $V_{IN} = 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	MIL. S	85	260	80	260	75	260	mA
				L	85	215	80	215	75	
			COM'L. S	155	340	150	335	140	330	
				L	155	290	150	285	—	
			COM'L. S	16	70	13	70	—	—	
				L	16	50	13	50	—	
			COM'L. S	90	240	85	240	—	—	
				L	90	210	85	210	—	
			COM'L. S	1.0	30	1.0	30	1.0	30	
				L	0.2	10	0.2	10	0.2	
			COM'L. S	1.0	15	1.0	15	—	—	
				L	0.2	5	0.2	5	—	
			COM'L. S	85	220	80	220	—	—	
				L	85	180	80	180	—	

NOTES:

- X in part numbers indicates power rating (S or L)
- $V_{CC} = 5V$, $T_A = +25^\circ C$.
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/TC$, and using "AC Test Conditions" of input levels of GND to 3V.
- $f = 0$ means no address or control lines change.

2740 tbl 08

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)
($V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$)


Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit	
V _{DR}	V _{CC} for Data Retention	$V_{CC} = 2V$	2.0	—	—	V	
I _{CCDR}	Data Retention Current	$\overline{CE} = V_{HC}$ $V_{IN} = V_{HC}$ or V_{LC}	MIL.	—	100	4000	μA
			COM'L.	—	100	1500	
t _{CDR} ⁽³⁾	Chip Deselect to Data Retention Time	$\overline{SEM} = V_{HC}$	0	—	—	ns	
t _R ⁽³⁾	Operation Recovery Time		t _{RC} ⁽²⁾	—	—	ns	

NOTES:

- $T_A = +25^\circ C$, $V_{CC} = 2V$
- t_{RC} = Read Cycle Time
- This parameter is guaranteed but not tested.

2740 tbl 09

DATA RETENTION WAVEFORM




2740 drw 05

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2740 tbl 10



2740 drw 06

Figure 1. Output Load
(5pF for tLZ, tHZ, tWZ, tOW)
* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾

Symbol	Parameter	IDT7024X25 COM'L ONLY		IDT7024X35		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
tRC	Read Cycle Time	25	—	35	—	ns
tAA	Address Access Time	—	25	—	35	ns
tACE	Chip Enable Access Time ⁽³⁾	—	25	—	35	ns
tABE	Byte Enable Access Time ⁽³⁾	—	25	—	35	ns
tAOE	Output Enable Access Time	—	13	—	20	ns
tOH	Output Hold from Address Change	3	—	3	—	ns
tLZ	Output Low-Z Time ^(1, 2)	3	—	3	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	15	—	15	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	ns
tSOP	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	12	—	15	—	ns
tSAA	Semaphore Address Access	—	30	—	40	ns

6


Symbol	Parameter	IDT7024X45		IDT7024X55		IDT7024X70 MIL ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
tRC	Read Cycle Time	45	—	55	—	70	—	ns
tAA	Address Access Time	—	45	—	55	—	70	ns
tACE	Chip Enable Access Time ⁽³⁾	—	45	—	55	—	70	ns
tABE	Byte Enable Access Time ⁽³⁾	—	45	—	55	—	70	ns
tAOE	Output Enable Access Time	—	25	—	30	—	35	ns
tOH	Output Hold from Address Change	3	—	3	—	3	—	ns
tLZ	Output Low-Z Time ^(1, 2)	3	—	3	—	3	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	20	—	25	—	30	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	0	—	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	—	50	ns
tSOP	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	15	—	15	—	15	—	ns
tSAA	Semaphore Address Access	—	50	—	60	—	75	ns

NOTES:

1. Transition is measured ± 500 mV from low or high impedance voltage with load (figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{CE} = L$, \overline{UB} or $\overline{LB} = L$, $\overline{SEM} = H$.
4. X in part numbers indicates power rating (S or L).

2740 tbl 11

WAVEFORM OF READ CYCLES⁽⁵⁾




2740 drw 07

NOTES:

1. Timing depends on which signal is asserted last, \overline{CE} , \overline{OE} , \overline{LB} , or \overline{UB} .
2. Timing depends on which signal is de-asserted first \overline{CE} , \overline{OE} , \overline{LB} , or \overline{UB} .
3. t_{BDD} delay is required only in cases where opposite port is completing a write operation to the same address location. For simultaneous read operations \overline{BUSY} has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last t_{ABE} , t_{AOE} , t_{ACE} , t_{AA} or t_{BDD} .
5. $\overline{SEM} = H$.

TIMING OF POWER-UP POWER-DOWN



2740 drw 08

**AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE ⁽⁵⁾**

Symbol	Parameter	IDT7024X25 COM1 ONLY		IDT7024X35		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE						
tWC	Write Cycle Time	25	—	35	—	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	20	—	30	—	ns
tAW	Address Valid to End-of-Write	20	—	30	—	ns
tAS	Address Set-up Time ⁽³⁾	0	—	0	—	ns
tWP	Write Pulse Width	20	—	30	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tdW	Data Valid to End-of-Write	15	—	25	—	ns
thZ	Output High-Z Time ^(1, 2)	—	15	—	15	ns
tdH	Data Hold Time ⁽⁴⁾	0	—	0	—	ns
twZ	Write Enable to Output in High-Z ^(1, 2)	—	15	—	15	ns
tOW	Output Active from End-of-Write ^(1, 2, 4)	0	—	0	—	ns
tSWRD	$\overline{\text{SEM}}$ Flag Write to Read Time	10	—	10	—	ns
tSPS	$\overline{\text{SEM}}$ Flag Contention Window	10	—	10	—	ns

Symbol	Parameter	IDT7024X45		IDT7024X55		IDT7024X70 MIL. ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE								
tWC	Write Cycle Time	45	—	55	—	70	—	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	40	—	45	—	50	—	ns
tAW	Address Valid to End-of-Write	40	—	45	—	50	—	ns
tAS	Address Set-up Time ⁽³⁾	0	—	0	—	0	—	ns
tWP	Write Pulse Width	35	—	40	—	50	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tdW	Data Valid to End-of-Write	25	—	30	—	40	—	ns
thZ	Output High-Z Time ^(1, 2)	—	20	—	25	—	30	ns
tdH	Data Hold Time ⁽⁴⁾	0	—	0	—	0	—	ns
twZ	Write Enable to Output in High-Z ^(1, 2)	—	20	—	25	—	30	ns
tOW	Output Active from End-of-Write ^(1, 2, 4)	0	—	0	—	0	—	ns
tSWRD	$\overline{\text{SEM}}$ Flag Write to Read Time	10	—	10	—	10	—	ns
tSPS	$\overline{\text{SEM}}$ Flag Contention Window	10	—	10	—	10	—	ns


NOTES:

2740 tbl 12

1. Transition is measured $\pm 500\text{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{\text{CE}} = \text{L}$, $\overline{\text{UB}}$ or $\overline{\text{LB}} = \text{L}$, $\overline{\text{SEM}} = \text{H}$. To access semaphore, $\overline{\text{CE}} = \text{H}$ and $\overline{\text{SEM}} = \text{L}$. Either condition must be valid for the entire t_{EW} time.
4. The specification for t_{OH} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{OH} and t_{OW} values will vary over voltage and temperature, the actual t_{OH} will always be smaller than the actual t_{OW}.
5. X in part numbers indicates power rating (S or L).


6

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING^(1,3,5,8)



2740 drw 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE, UB, LB CONTROLLED TIMING^(1,3,5,8)




2740 drw 10

NOTES:

1. R/W or CE or UB & LB must be high during all address transitions.
2. A write occurs during the overlap (tew or twp) of a low UB or LB and a low CE and a low R/W for memory array writing cycle.
3. twr is measured from the earlier of CE or R/W (or SEM or R/W) going high to the end-of-write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, CE, R/W or byte control.
7. Timing depends on which enable signal is de-asserted first, CE, R/W or byte control.
8. If OE is low during R/W controlled write cycle, the write pulse width must be the larger of tWP or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tw. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tWP.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE⁽¹⁾




2740 drw 11

NOTE:

1. $\overline{CE} = H$ for \overline{UB} & $\overline{LB} = H$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION^(1,3,4)



2740 drw 12

NOTES:

1. $D_{0R} = D_{0L} = L$, $\overline{CE}_R = \overline{CE}_L = H$, or both $\overline{UB} \& \overline{LB} = H$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from R/\overline{WA} or \overline{SEMA} going high to R/\overline{WB} or \overline{SEMB} going high.
4. If t_{SPS} is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

Symbol	Parameter	IDT7024X25 COM'L ONLY		IDT7024X35		Unit
		Min.	Max.	Min.	Max.	
BUSY TIMING (M/\bar{S} = H)						
tBAA	$\bar{B}USY$ Access Time from Address Match	—	25	—	35	ns
tBDA	$\bar{B}USY$ Disable Time from Address Not Matched	—	20	—	30	ns
tBAC	$\bar{B}USY$ Access Time from Chip Enable LOW	—	20	—	30	ns
tBDC	$\bar{B}USY$ Disable Time from Chip Enable HIGH	—	17	—	25	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	ns
tBDD	$\bar{B}USY$ Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	ns
BUSY TIMING (M/\bar{S} = L)						
tWB	$\bar{B}USY$ Input to Write ⁽⁴⁾	0	—	0	—	ns
tWH	Write Hold After $\bar{B}USY$ ⁽⁵⁾	17	—	25	—	ns
PORT-TO-PORT DELAY TIMING						
tWDD	Write Pulse to Data Delay ⁽¹⁾	—	50	—	60	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	35	—	45	ns


Symbol	Parameter	IDT7024X45		IDT7024X55		IDT7024X70 MIL. ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
BUSY TIMING (M/\bar{S} = H)								
tBAA	$\bar{B}USY$ Access Time from Address Match	—	35	—	45	—	45	ns
tBDA	$\bar{B}USY$ Disable Time from Address Not Matched	—	30	—	40	—	40	ns
tBAC	$\bar{B}USY$ Access Time from Chip Enable LOW	—	30	—	40	—	40	ns
tBDC	$\bar{B}USY$ Disable Time from Chip Enable HIGH	—	25	—	35	—	35	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	5	—	ns
tBDD	$\bar{B}USY$ Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	—	Note 3	ns
BUSY TIMING (M/\bar{S} = L)								
tWB	$\bar{B}USY$ Input to Write ⁽⁴⁾	0	—	0	—	0	—	ns
tWH	Write Hold After $\bar{B}USY$ ⁽⁵⁾	25	—	25	—	25	—	ns
PORT-TO-PORT DELAY TIMING								
tWDD	Write Pulse to Data Delay ⁽¹⁾	—	70	—	80	—	95	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	55	—	65	—	80	ns

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With $\bar{B}USY$ (M/ \bar{S} = H)" or "Timing Waveform of Write With Port-To-Port Delay (M/ \bar{S} =L)".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual) or tDDD – tDW (actual).
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.
6. "x" in part numbers indicates power rating (S or L).

2740 tbl 13


TIMING WAVEFORM OF READ WITH $\overline{\text{BUSY}}^{(2)}$ ($\text{M}/\overline{\text{S}} = \text{H}$)



- NOTES:**
1. To ensure that the earlier of the two ports wins.
 2. $\overline{\text{CE}}_L = \overline{\text{CE}}_R = \text{L}$
 3. $\overline{\text{OE}} = \text{L}$ for the reading port.

2740 drw 13


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY^(1,2) ($\text{M}/\overline{\text{S}} = \text{L}$)



- NOTES:**
1. $\overline{\text{BUSY}}$ input equals H for the writing port.
 2. $\overline{\text{CE}}_L = \overline{\text{CE}}_R = \text{L}$

2740 drw 14


TIMING WAVEFORM OF SLAVE WRITE ($\text{M}/\overline{\text{S}} = \text{L}$)




2740 drw 15

6

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING⁽¹⁾ ($M/\overline{S} = H$)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾ ($M/\overline{S} = H$)



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. If tAPS is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾

Symbol	Parameter	IDT7024X25 COM'L ONLY		IDT7024X35		Unit
		Min.	Max.	Min.	Max.	
INTERRUPT TIMING						
tAS	Address Set-up Time	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tINS	Interrupt Set Time	—	20	—	30	ns
tINR	Interrupt Reset Time	—	20	—	30	ns



Symbol	Parameter	IDT7024X45		IDT7024X55		IDT7024X70 MIL. ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
INTERRUPT TIMING								
tAS	Address Set-up Time	0	—	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tINS	Interrupt Set Time	—	35	—	40	—	50	ns
tINR	Interrupt Reset Time	—	35	—	40	—	50	ns

NOTE:

1. "x" in part numbers indicates power rating (S or L).

2740 lbl 14

WAVEFORM OF INTERRUPT TIMING⁽¹⁾



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

6

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG⁽¹⁾

Left Port					Right Port					Function
R/W _L	CE _L	OE _L	A0 _L -A11 _L	INT _L	R/W _R	CE _R	OE _R	A0 _R -A11 _R	INT _R	
L	L	X	FFF	X	X	X	X	X	L ⁽²⁾	Set Right INT _R Flag
X	X	X	X	X	X	L	L	FFF	H ⁽³⁾	Reset Right INT _R Flag
X	X	X	X	L ⁽³⁾	L	L	X	FFE	X	Set Left INT _L Flag
X	L	L	FFE	H ⁽²⁾	X	X	X	X	X	Reset Left INT _L Flag

NOTES:

1. Assumes $\overline{\text{BUSYL}} = \overline{\text{BUSYR}} = \text{H}$.
2. If $\overline{\text{BUSYL}} = \text{L}$, then no change.
3. If $\overline{\text{BUSYR}} = \text{L}$, then no change.

2740 tbl 15

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

Inputs			Outputs		Function
\overline{CE}_L	\overline{CE}_R	A0L-A11L A0R-A11R	$\overline{BUSY}_L^{(1)}$	$\overline{BUSY}_R^{(1)}$	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2740 tbl 16

1. Pins \overline{BUSY}_L and \overline{BUSY}_R are both outputs when the part is configured as a master. Both are inputs when configured as a slave. \overline{BUSY}_X outputs on the IDT7024 are push pull, not open drain outputs. On slaves the \overline{BUSY}_X input internally inhibits writes.
2. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If t_{APS} is not met, either \overline{BUSY}_L or \overline{BUSY}_R = Low will result. \overline{BUSY}_L and \overline{BUSY}_R outputs cannot be low simultaneously.
3. Writes to the left port are internally ignored when \overline{BUSY}_L outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when \overline{BUSY}_R outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE⁽¹⁾

Functions	D0 - D15 Left	D0 - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Left port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

2740 tbl 17

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7024.

FUNCTIONAL DESCRIPTION

The IDT7024 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7024 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INT}_L) is set when the right port writes to memory location FFE (HEX). The left port clears the interrupt by reading address location FFE. Likewise, the right port interrupt flag (\overline{INT}_R) is set when the left port writes to memory location FFF (HEX) and to clear the interrupt flag (\overline{INT}_R), the right port must read the memory location FFF. The

message (16 bits) at FFE or FFF is user-defined. If the interrupt function is not used, address locations FFE and FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7024 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/\bar{S} pin. Once in slave mode the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the \overline{BUSY} pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7024 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7024 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7024 RAM the busy pin is an output if the part is used as a master (M/\bar{S} pin = H), and the busy pin is an input if the part used as a slave (M/\bar{S} pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/\bar{W} signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT7024 is an extremely fast Dual-Port 4K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by \overline{CE} , the Dual-Port RAM enable, and \overline{SEM} , the semaphore enable. The \overline{CE} and \overline{SEM} pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where \overline{CE} and \overline{SEM} are both high.

Systems which can best use the IDT7024 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7024's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7024 does not use its semaphore flags to control any resources through

hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7024 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the \overline{SEM} pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{OE} , and R/\overline{W}) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data

bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7024's Dual-Port RAM. Say the 4K x 16 RAM was to be divided into two 2K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 2K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 2K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 2K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two


processors to swap 2K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.


Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.



2740 drw 21

Figure 4. IDT7024 Semaphore Logic

ORDERING INFORMATION



2740 drw 22



Integrated Device Technology, Inc.

HIGH-SPEED 16K x 8 DUAL-PORT STATIC RAM

IDT7006S/L

FEATURES:


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Military: 35/45/55/70ns (max.)
 - Commercial: 25/35/45/55ns (max.)
- Low-power operation
 - IDT7006S
 - Active: 750mW (typ.)
 - Standby: 5mW (typ.)
 - IDT7006L
 - Active: 750mW (typ.)
 - Standby: 1mW (typ.)
- IDT7006 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- $M/\bar{S} = H$ for \bar{BUSY} output flag on Master

- $M/\bar{S} = L$ for \bar{BUSY} input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- Battery backup operation—2V data retention
- TTL-compatible, single 5V ($\pm 10\%$) power supply
- Available in 68-pin PGA, quad flatpack, and PLCC, a 68-pin fine pitch LCC, and a 64-pin TQFP
- Industrial temperature range (-40°C to $+85^{\circ}\text{C}$) is available, tested to military electrical specifications

DESCRIPTION:

The IDT7006 is a high-speed 16K x 8 Dual-Port Static

FUNCTIONAL BLOCK DIAGRAM



6

RAM. The IDT7006 is designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.



This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low


standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500 μ W from a 2V battery.

The IDT7006 is packaged in a ceramic 68-pin PGA, an 68-pin quad flatpack, a PLCC, a 68-pin fine pitch LCC and a 64-pin thin plastic quad flatpack, TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN CONFIGURATIONS





6

PIN NAMES

Left Port	Right Port	Names
CEL	CER	Chip Enable
R/WL	R/WR	Read/Write Enable
OEL	OER	Output Enable
A0L – A13L	A0R – A13R	Address
I/O0L – I/O7L	I/O0R – I/O7R	Data Input/Output
SEML	SEMR	Semaphore Enable
INTL	INTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
M/S		Master or Slave Select
VCC		Power
GND		Ground

NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.

2739 tbl 18

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

Inputs ⁽¹⁾				Outputs	Mode
OE	R/W	OE	SEM	I/O0-7	
H	X	X	H	High-Z	Deselected: Power Down
L	L	X	H	DATAIN	Write to Memory
L	H	L	H	DATAOUT	Read Memory
X	X	H	X	High-Z	Outputs Disabled

NOTE:

1. A0L — A13L ≠ A0R — A13R

2739 tbl 01

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

Inputs				Outputs	Mode
OE	R/W	OE	SEM	I/O0-7	
H	H	L	L	DATAOUT	Read Data in Semaphore Flag
H	✓	X	L	DATAIN	Write D1N0 into Semaphore Flag
L	X	X	L	—	Not Allowed

2739 tbl 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

NOTES:

2739 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2739 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTES:

2739 tbl 05

- VIL ≥ -3.0V for pulse width less than 20ns.
- VTERM must not exceed Vcc + 0.5V.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
COU	Output Capacitance	VOUT = 0V	11	pF

NOTE:

2739 tbl 06

- This parameter is determined by device characterization but is not production tested.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	IDT7006S		IDT7006L		Unit
			Min.	Max.	Min.	Max.	
$ I_{L1} $	Input Leakage Current ⁽⁵⁾	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
$ I_{LO} $	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V_{OL}	Output Low Voltage	$I_{OL} = 4mA$	—	0.4	—	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -4mA$	2.4	—	2.4	—	V

2739 tbl 07

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version	7006X25 COM'L ONLY		7006X35		Unit	
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.		
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}, \text{ Outputs Open}$ $SEM \geq V_{IH}$ $f = f_{MAX}^{(3)}$	MIL.	S	—	—	160	400	mA
				L	—	—	160	340	
			COM'L.	S	170	360	160	340	
				L	170	310	160	290	
I _{SB1}	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE}_R = \overline{CE} \geq V_{IH}$ $SEM_R = SEM \geq V_{IH}$ $f = f_{MAX}^{(3)}$	MIL.	S	—	—	20	85	mA
				L	—	—	20	65	
			COM'L.	S	25	70	20	70	
				L	25	50	20	50	
I _{SB2}	Standby Current (One Port — TTL Level Inputs)	\overline{CE}_L or $\overline{CE}_R \geq V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$	MIL.	S	—	—	95	290	mA
				L	—	—	95	250	
		$SEM_R = SEM \geq V_{IH}$	COM'L.	S	105	250	95	240	
				L	105	220	95	210	
I _{SB3}	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(4)}$ $SEM_R = SEM \geq V_{CC} - 0.2V$	MIL.	S	—	—	1.0	30	mA
				L	—	—	.02	10	
			COM'L.	S	1.0	15	1.0	15	
				L	0.2	5	0.2	5	
I _{SB4}	Full Standby Current (One Port — All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$ $SEM_R = SEM \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open $f = f_{MAX}^{(3)}$	MIL.	S	—	—	90	260	mA
				L	—	—	90	215	
			COM'L.	S	100	230	90	220	
				L	100	190	90	180	

NOTES:

- X in part numbers indicates power rating (S or L)
- $V_{CC} = 5V, T_A = +25^\circ C$.
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/t_{AC}$, and using "AC Test Conditions" of input levels of GND to 3V.
- $f = 0$ means no address or control lines change.
- At $V_{CC} \leq 2.0V$ input leakages are undefined.

2739 tbl 08

6

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾(Continued) ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version	7006X45		7006X55		7006X70 MIL ONLY		Unit	
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.		
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$, Outputs Open $\overline{SEM} = V_{IH}$ $f = f_{MAX}^{(3)}$	MIL. S	155	400	150	395	140	390	mA	
				L	155	340	150	335	140		330
			COM'L. S	155	340	150	335	—	—		
				L	155	290	150	285	—		
ISB1	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE} = \overline{CE} = V_{IH}$ $\overline{SEM} = \overline{SEM} = V_{IH}$ $f = f_{MAX}^{(3)}$	MIL. S	16	85	13	85	10	85	mA	
				L	16	65	13	65	10		65
			COM'L. S	—	70	13	70	—	—		
				L	—	50	13	50	—		
ISB2	Standby Current (One Port — TTL Level Inputs)	$\overline{CE} = \overline{CE} = V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $\overline{SEM} = \overline{SEM} = V_{IH}$	MIL. S	90	290	85	290	80	290	mA	
				L	90	250	85	250	80		250
			COM'L. S	90	240	85	240	—	—		
				L	90	210	85	210	—		
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports $\overline{CE} = L$ and $\overline{CE} = V_{CC} - 0.2V$ $V_{IN} = V_{CC} - 0.2V$ or $V_{IN} = 0.2V, f = 0^{(4)}$ $\overline{SEM} = \overline{SEM} = V_{CC} - 0.2V$	MIL. S	1.0	30	1.0	30	1.0	30	mA	
				L	0.2	10	0.2	10	0.2		10
			COM'L. S	1.0	15	1.0	15	—	—		
				L	0.2	5	0.2	5	—		
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port $\overline{CE} = L$ or $\overline{CE} = V_{CC} - 0.2V$ $\overline{SEM} = \overline{SEM} = V_{CC} - 0.2V$ $V_{IN} = V_{CC} - 0.2V$ or $V_{IN} = 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	MIL. S	85	260	80	260	75	260	mA	
				L	85	215	80	215	75		215
			COM'L. S	85	220	80	220	—	—		
				L	85	180	80	180	—		


- NOTES:
 1. X in part numbers indicates power rating (S or L)
 2. $V_{CC} = 5V, T_A = +25^\circ C$.
 3. At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/t_{RC}$, and using "AC Test Conditions" of input levels of GND to 3V.
 4. $f = 0$ means no address or control lines change.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)
($V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V$)

Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit	
V _{DR}	V _{CC} for Data Retention	$V_{CC} = 2V$	2.0	—	—	V	
I _{CCDR}	Data Retention Current	$\overline{CE} = V_{HC}$	MIL.	—	100	4000	μA
		$V_{IN} = V_{HC}$ or V_{LC}	COM'L.	—	100	1500	
t _{CDR} ⁽³⁾	Chip Deselect to Data Retention Time	$\overline{SEM} = V_{HC}$	0	—	—	ns	
t _R ⁽³⁾	Operation Recovery Time	t _{RC} ⁽²⁾	—	—	—	ns	

- NOTES:
 1. $T_A = +25^\circ C, V_{CC} = 2V$
 2. t_{RC} = Read Cycle Time
 3. This parameter is guaranteed but not tested.

DATA RETENTION WAVEFORM



2739 drw 05

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2739 tbl 10




Figure 1. Output Load
(5pF for tLZ, tHZ, tWZ, tOW)
* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾

Symbol	Parameter	IDT7006X25 COM'L ONLY		IDT7006X35		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
tRC	Read Cycle Time	25	—	35	—	ns
tAA	Address Access Time	—	25	—	35	ns
tACE	Chip Enable Access Time ⁽³⁾	—	25	—	35	ns
tAOE	Output Enable Access Time	—	13	—	20	ns
tOH	Output Hold from Address Change	3	—	3	—	ns
tLZ	Output Low-Z Time ^(1, 2)	3	—	3	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	15	—	15	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	ns
tSOP	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	12	—	15	—	ns
tSAA	Semaphore Address Access Time	—	30	—	40	ns

6


Symbol	Parameter	IDT7006X45		IDT7006X55		IDT7006X70 MIL ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
tRC	Read Cycle Time	45	—	55	—	70	—	ns
tAA	Address Access Time	—	45	—	55	—	70	ns
tACE	Chip Enable Access Time ⁽³⁾	—	45	—	55	—	70	ns
tAOE	Output Enable Access Time	—	25	—	30	—	35	ns
tOH	Output Hold from Address Change	3	—	3	—	3	—	ns
tLZ	Output Low-Z Time ^(1, 2)	3	—	3	—	3	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	20	—	25	—	30	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	0	—	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	—	50	ns
tSOP	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	15	—	15	—	15	—	ns
tSAA	Semaphore Address Access Time	—	50	—	60	—	75	ns

NOTES:

1. Transition is measured $\pm 500mV$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{CE} = L$, $\overline{SEM} = H$.
4. X in part numbers indicates power rating (S or L).

2739 tbl 11

WAVEFORM OF READ CYCLES⁽⁵⁾




2739 drw 07

NOTES:

1. Timing depends on which signal is asserted last, \overline{OE} or \overline{CE} .
2. Timing depends on which signal is de-asserted first \overline{CE} or \overline{OE} .
3. t_{BDD} delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations $\overline{BUSYOUT}$ has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last t_{AOE} , t_{ACE} , t_{AA} or t_{BDD} .
5. SEM = H.

TIMING OF POWER-UP POWER-DOWN



2739 drw 08

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾

Symbol	Parameter	IDT7006X25 COM'L ONLY		IDT7006X35		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE						
tWC	Write Cycle Time	25	—	35	—	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	20	—	30	—	ns
tAW	Address Valid to End-of-Write	20	—	30	—	ns
tAS	Address Set-up Time ⁽³⁾	0	—	0	—	ns
tWP	Write Pulse Width	20	—	30	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tDW	Data Valid to End of Write	15	—	25	—	ns5
tHZ	Output High-Z Time ^(1, 2)	—	15	—	15	ns
tDH	Data Hold Time ⁽⁴⁾	0	—	0	—	ns
twZ	Write Enable to Output in High-Z ^(1, 2)	—	15	—	15	ns
tOW	Output Active from End-of-Write ^(1, 2, 4)	0	—	0	—	ns
tSWRD	$\overline{\text{SEM}}$ Flag Write to Read Time	10	—	10	—	ns
tSPS	$\overline{\text{SEM}}$ Flag Contention Window	10	—	10	—	ns


Symbol	Parameter	IDT7006X45		IDT7006X55		IDT7006X70 MIL. ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE								
tWC	Write Cycle Time	45	—	55	—	70	—	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	40	—	45	—	50	—	ns
tAW	Address Valid to End-of-Write	40	—	45	—	50	—	ns
tAS	Address Set-up Time ⁽³⁾	0	—	0	—	0	—	ns
tWP	Write Pulse Width	35	—	40	—	50	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tDW	Data Valid to End-of-Write	25	—	30	—	40	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	20	—	25	—	30	ns
tDH	Data Hold Time ⁽⁴⁾	0	—	0	—	0	—	ns
twZ	Write Enable to Output in High-Z ^(1, 2)	—	20	—	25	—	30	ns
tOW	Output Active from End-of-Write ^(1, 2, 4)	0	—	0	—	0	—	ns
tSWRD	$\overline{\text{SEM}}$ Flag Write to Read Time	10	—	10	—	10	—	ns
tSPS	$\overline{\text{SEM}}$ Flag Contention Window	10	—	10	—	10	—	ns

NOTES:

1. Transition is measured $\pm 500\text{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{\text{CE}} = \text{L}$, $\overline{\text{SEM}} = \text{H}$. To access semaphore, $\overline{\text{CE}} = \text{H}$ and $\overline{\text{SEM}} = \text{L}$. Either condition must be valid for the entire t_{EW} time.
4. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.
5. X in part numbers indicates power rating (S or L).


2739 tbl 12

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING^(1,3,5,8)



2739 drw 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING^(1,3,5,8)




2739 drw 10

NOTES:

1. R/W or CE must be high during all address transitions.
2. A write occurs during the overlap (tEW or tWP) of a low CE and a low R/W for memory array writing cycle.
3. tWR is measured from the earlier of CE or R/W (or SEM or R/W) going high to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, CE, or R/W.
7. Timing depends on which enable signal is de-asserted first, CE, or R/W.
8. If OE is low during R/W controlled write cycle, the write pulse width must be the larger of tWP or (tWZ + tOW) to allow the I/O drivers to turn off and data to be placed on the bus for the required tOW. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tWP.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE⁽¹⁾




2739 drw 11

NOTE:

1. $\overline{CE} = H$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION^(1,3,4)



2739 drw 12

NOTES:

1. $D_{OR} = D_{OL} = L$, $\overline{CE}_R = \overline{CE}_L = H$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from R/\overline{W}_A or \overline{SEMA} going high to R/\overline{W}_B or \overline{SEMB} going high.
4. If t_{SPS} is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

Symbol	Parameter	IDT7006X25 COM'L ONLY		IDT7006X35		Unit
		Min.	Max.	Min.	Max.	
BUSY TIMING (M/\overline{S} = H)						
tBAA	\overline{BUSY} Access Time from Address Match	—	25	—	35	ns
tBDA	\overline{BUSY} Disable Time from Address Not Matched	—	20	—	30	ns
tBAC	\overline{BUSY} Access Time from Chip Enable LOW	—	20	—	30	ns
tBDC	\overline{BUSY} Disable Time from Chip Enable HIGH	—	17	—	25	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	ns
tBDD	\overline{BUSY} Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	ns
BUSY TIMING (M/\overline{S} = L)						
tWB	\overline{BUSY} Input to Write ⁽⁴⁾	0	—	0	—	ns
tWH	Write Hold After \overline{BUSY} ⁽⁵⁾	17	—	25	—	ns
PORT-TO-PORT DELAY TIMING						
tWDD	Write Pulse to Data Delay ⁽¹⁾	—	50	—	60	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	35	—	45	ns


Symbol	Parameter	IDT7006X45		IDT7006X55		IDT7006X70 MIL. ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
BUSY TIMING (M/\overline{S} = H)								
tBAA	\overline{BUSY} Access Time from Address Match	—	35	—	45	—	45	ns
tBDA	\overline{BUSY} Disable Time from Address Not Matched	—	30	—	40	—	40	ns
tBAC	\overline{BUSY} Access Time from Chip Enable LOW	—	30	—	40	—	40	ns
tBDC	\overline{BUSY} Disable Time from Chip Enable HIGH	—	25	—	35	—	35	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	5	—	ns
tBDD	\overline{BUSY} Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	—	Note 3	ns
BUSY TIMING (M/\overline{S} = L)								
tWB	\overline{BUSY} Input to Write ⁽⁴⁾	0	—	0	—	0	—	ns
tWH	Write Hold After \overline{BUSY} ⁽⁵⁾	25	—	25	—	25	—	ns
PORT-TO-PORT DELAY TIMING								
tWDD	Write Pulse to Data Delay ⁽¹⁾	—	70	—	80	—	95	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	55	—	65	—	80	ns

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With \overline{BUSY} (M/ \overline{S} = H)" or "Timing Waveform of Write With Port-To-Port Delay (M/ \overline{S} =L)".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual) or tDDD – tDW (actual).
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.
6. "x" is part numbers indicates power rating (S or L).

2739 tbl 13


TIMING WAVEFORM OF READ WITH $\overline{\text{BUSY}}^{(2)}$ ($M/\overline{\text{S}} = \text{H}$)



- NOTES:**
1. To ensure that the earlier of the two ports wins.
 2. $\overline{\text{CE}}_L = \overline{\text{CE}}_R = \text{L}$
 3. $\overline{\text{OE}} = \text{L}$ for the reading port.

2739 drw 13


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY^(1,2) ($M/\overline{\text{S}} = \text{L}$)



- NOTES:**
1. $\overline{\text{BUSY}}$ input equals H for the writing port.
 2. $\overline{\text{CE}}_L = \overline{\text{CE}}_R = \text{L}$

2739 drw 14


TIMING WAVEFORM OF SLAVE WRITE ($M/\overline{\text{S}} = \text{L}$)




2739 drw 15

6

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING⁽¹⁾ ($M/\overline{S} = H$)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾ ($M/\overline{S} = H$)



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. If t_{APS} is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾

Symbol	Parameter	IDT7006X25 COM'L ONLY		IDT7006X35		Unit
		Min.	Max.	Min.	Max.	
INTERRUPT TIMING						
tAS	Address Set-up Time	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tINS	Interrupt Set Time	—	20	—	30	ns
tINR	Interrupt Reset Time	—	20	—	30	ns


Symbol	Parameter	IDT7006X45		IDT7006X55		IDT7006X70 MIL. ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
INTERRUPT TIMING								
tAS	Address Set-up Time	0	—	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tINS	Interrupt Set Time	—	35	—	40	—	50	ns
tINR	Interrupt Reset Time	—	35	—	40	—	50	ns

NOTE:


1. "x" in part numbers indicates power rating (S or L).

2739 tbl 14

WAVEFORM OF INTERRUPT TIMING⁽¹⁾



2739 drw 18



2739 drw 19

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

6

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG⁽¹⁾

Left Port					Right Port					Function
R/W _L	CE _L	OE _L	A _{0L} -A _{13L}	INT _L	R/W _R	CE _R	OE _R	A _{0R} -A _{13R}	INT _R	
L	L	X	3FFF	X	X	X	X	X	L ⁽²⁾	Set Right INT _R Flag
X	X	X	X	X	X	L	L	3FFF	H ⁽³⁾	Reset Right INT _R Flag
X	X	X	X	L ⁽³⁾	L	L	X	3FFE	X	Set Left INT _L Flag
X	L	L	3FFE	H ⁽²⁾	X	X	X	X	X	Reset Left INT _L Flag

NOTES:

1. Assumes BUS_{YL} = BUS_{YR} = H.
2. If BUS_{YL} = L, then no change.
3. If BUS_{YR} = L, then no change.

2739 tbl 15

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

Inputs			Outputs		Function
\overline{CE}_L	\overline{CE}_R	A0L-A13L A0R-A13R	$\overline{BUSY}_L^{(1)}$	$\overline{BUSY}_R^{(1)}$	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2739 tbl 16

1. Pins \overline{BUSY}_L and \overline{BUSY}_R are both outputs when the part is configured as a master. Both are inputs when configured as a slave. \overline{BUSY}_x outputs on the IDT7006 are push pull, not open drain outputs. On slaves the \overline{BUSY}_x input internally inhibits writes.
2. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either \overline{BUSY}_L or \overline{BUSY}_R = Low will result. \overline{BUSY}_L and \overline{BUSY}_R outputs cannot be low simultaneously.
3. Writes to the left port are internally ignored when \overline{BUSY}_L outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when \overline{BUSY}_R outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE⁽¹⁾

Functions	D0 - D7 Left	D0 - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

2739 tbl 17

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7006.

FUNCTIONAL DESCRIPTION

The IDT7006 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7006 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted.

The message (8 bits) at 3FFE or 3FFF is user-defined. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory. Refer to Table 1 for the interrupt operation.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INT}_L) is set when the right port writes to memory location 3FFE (HEX). The left port clears the interrupt by reading address location 3FFE. Likewise, the right port interrupt flag (\overline{INT}_R) is set when the left port writes to memory location 3FFF (HEX) and to clear the interrupt flag (\overline{INT}_R), the right port must read the memory location 3FFF.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7006 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/\bar{S} pin. Once in slave mode the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the \overline{BUSY} pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7006 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7006 RAM array in width while using busy logic, one master part is used to decide which side of the RAMs array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7006 RAM the busy pin is an output if the part is used as a master (M/\bar{S} pin = H), and the busy pin is an input if the part used as a slave (M/\bar{S} pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the R/\bar{W} signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT7006 is an extremely fast Dual-Port 16K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by \overline{CE} , the Dual-Port RAM enable, and \overline{SEM} , the semaphore enable. The \overline{CE} and \overline{SEM} pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where \overline{CE} and \overline{SEM} are both high.

Systems which can best use the IDT7006 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7006s hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7006 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in

system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7006 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the \overline{SEM} pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{OE} , and R/\overline{W}) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read

value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7006's Dual-Port RAM. Say the 16K x 8 RAM was to be divided into two 8K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero into Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two

processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT7006 Semaphore Logic

ORDERING INFORMATION



2738 drw 22



Integrated Device Technology, Inc.

HIGH-SPEED 8K x 16 DUAL-PORT STATIC RAM

IDT7025S/L

FEATURES:


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Military: 35/45/55/70ns (max.)
 - Commercial: 25/35/45/55ns (max.)
- Low-power operation
 - IDT7025S
Active: 750mW (typ.)
Standby: 5mW (typ.)
 - IDT7025L
Active: 750mW (typ.)
Standby: 1mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT7025 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading

- more than one device
- M/S = H for $\overline{\text{BUSY}}$ output flag on Master
M/S = L for $\overline{\text{BUSY}}$ input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL-compatible, single 5V ($\pm 10\%$) power supply
- Available in 84-pin PGA, quad flatpack and PLCC, and 100-pin Thin Quad Plastic Flatpack
- Industrial temperature range (-40°C to $+85^{\circ}\text{C}$) is available, tested to military electrical specifications

DESCRIPTION:

The IDT7025 is a high-speed 8K x 16 Dual-Port Static

FUNCTIONAL BLOCK DIAGRAM



- NOTES:**
1. (MASTER): $\overline{\text{BUSY}}$ is output; (SLAVE): $\overline{\text{BUSY}}$ is input.
 2. $\overline{\text{BUSY}}$ outputs and $\overline{\text{INT}}$ outputs are non-tri-stated push-pull.

2683 drw 01

6

MILITARY AND COMMERCIAL TEMPERATURE RANGES

NOVEMBER 1993

RAM. The IDT7025 is designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.



This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low


standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500 μ W from a 2V battery.

The IDT7025 is packaged in a ceramic 84-pin PGA, an 84-pin quad flatpack, and PLCC, and a 100-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN CONFIGURATIONS





PIN NAMES

Left Port	Right Port	Names
\overline{CE}_L	\overline{CE}_R	Chip Enable
R/\overline{WL}	R/\overline{WR}	Read/Write Enable
\overline{OE}_L	\overline{OE}_R	Output Enable
A _{0L} – A _{12L}	A _{0R} – A _{12R}	Address
I/O _{0L} – I/O _{15L}	I/O _{0R} – I/O _{15R}	Data Input/Output
\overline{SEM}_L	\overline{SEM}_R	Semaphore Enable
\overline{UB}_L	\overline{UB}_R	Upper Byte Select
\overline{LB}_L	\overline{LB}_R	Lower Byte Select
\overline{INT}_L	\overline{INT}_R	Interrupt Flag
\overline{BUSY}_L	\overline{BUSY}_R	Busy Flag
$\overline{M/S}$		Master or Slave Select
V _{cc}		Power
GND		Ground

- NOTES:
1. All V_{cc} pins must be connected to power supply.
 2. All GND pins must be connected to ground supply.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

Inputs ⁽¹⁾						Outputs		Mode
\overline{CE}	R/W	\overline{OE}	\overline{UB}	\overline{LB}	\overline{SEM}	I/O ₈₋₁₅	I/O ₀₋₇	
H	X	X	X	X	H	High-Z	High-Z	Deselected: Power Down
X	X	X	H	H	H	High-Z	High-Z	Both Bytes Deselected: Power Down
L	L	X	L	H	H	DATA _{IN}	High-Z	Write to Upper Byte Only
L	L	X	H	L	H	High-Z	DATA _{IN}	Write to Lower Byte Only
L	L	X	L	L	H	DATA _{IN}	DATA _{IN}	Write to Both Bytes
L	H	L	L	H	H	High-Z	High-Z	Read Upper Byte Only
L	H	L	H	L	H	High-Z	DATA _{OUT}	Read Lower Byte Only
L	H	L	L	L	H	DATA _{OUT}	DATA _{OUT}	Read Both Bytes
X	X	H	X	X	X	High-Z	High-Z	Outputs Disabled

NOTE:

1. A_{0L} — A_{12L} ≠ A_{0R} — A_{12R}

2683 tbl 01

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

Inputs						Outputs		Mode
\overline{CE}	R/W	\overline{OE}	\overline{UB}	\overline{LB}	\overline{SEM}	I/O ₈₋₁₅	I/O ₀₋₇	
H	H	L	X	X	L	DATA _{OUT}	DATA _{OUT}	Read Data in Semaphore Flag
X	H	L	H	H	L	DATA _{OUT}	DATA _{OUT}	Read Data in Semaphore Flag
H	/	X	X	X	L	DATA _{IN}	DATA _{IN}	Write D _{IN0} into Semaphore Flag
X	/	X	H	H	L	DATA _{IN}	DATA _{IN}	Write D _{IN0} into Semaphore Flag
L	X	X	L	X	L	—	—	Not Allowed
L	X	X	X	L	L	—	—	Not Allowed

2683 tbl 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
I _{OUT}	DC Output Current	50	50	mA

NOTES:

2683 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{TERM} must not exceed V_{CC} + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2683 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTES:

2683 tbl 05

- V_{IL} ≥ -3.0V for pulse width less than 20ns.
- V_{TERM} must not exceed V_{CC} + 0.5V.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	11	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	11	pF

NOTE:

2683 tbl 06

- This parameter is determined by device characterization but is not production tested.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	IDT7025S		IDT7025L		Unit
			Min.	Max.	Min.	Max.	
I _{LI}	Input Leakage Current ⁽⁵⁾	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V _{OL}	Output Low Voltage	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

2683 tbl 07

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version		7025X25 COM'L ONLY		7025X35		Unit
					Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}, \text{ Outputs Open}$ $\overline{SEM} \geq V_{IH}$ $f = f_{MAX}^{(3)}$	MIL.	S L	—	—	160	400	mA
					COM'L.	S L	170 170	360 310	
I _{SB1}	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE}_R = \overline{CE}_L \geq V_{IH}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$ $f = f_{MAX}^{(3)}$	MIL.	S L	—	—	20	85	mA
					COM'L.	S L	25 25	70 50	
I _{SB2}	Standby Current (One Port — TTL Level Inputs)	$\overline{CE}_L \text{ or } \overline{CE}_R \geq V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$	MIL.	S L	—	—	95	290	mA
					COM'L.	S L	105 105	250 220	
I _{SB3}	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(4)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$	MIL.	S L	—	—	1.0	30	mA
					COM'L.	S L	1.0 0.2	15 5	
I _{SB4}	Full Standby Current (One Port — All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	MIL.	S L	—	—	90	260	mA
					COM'L.	S L	100 100	230 190	

- NOTES:**
- X in part numbers indicates power rating (S or L)
 - $V_{CC} = 5V, T_A = +25^\circ C$.
 - At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc, and using "AC Test Conditions" of input levels of GND to 3V.
 - $f = 0$ means no address or control lines change.
 - At $V_{CC} \leq 2.0V$ input leakages are undefined.

2683 tbl 08

6

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾(Continued) ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version	7025X45		7025X55		7025X70 MIL ONLY		Unit
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$, Outputs Open $SEM = V_{IH}$ $f = f_{MAX}^{(3)}$	MIL. S	155	400	150	395	140	390	mA
				L	155	340	150	335	140	
I _{SB1}	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CEL} = \overline{CER} = V_{IH}$ $SEMR = SEML = V_{IH}$ $f = f_{MAX}^{(3)}$	MIL. S	16	85	13	85	10	85	mA
				L	16	65	13	65	10	
I _{SB2}	Standby Current (One Port — TTL Level Inputs)	\overline{CER} or $\overline{CEL} = V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $SEMR = SEML = V_{IH}$	MIL. S	90	290	85	290	80	290	mA
				L	90	250	85	250	80	
I _{SB3}	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports \overline{CEL} and $\overline{CER} = V_{CC} - 0.2V$ $V_{IN} = V_{CC} - 0.2V$ or $V_{IN} = 0.2V, f = 0^{(4)}$ $SEMR = SEML = V_{CC} - 0.2V$	MIL. S	1.0	30	1.0	30	1.0	30	mA
				L	0.2	10	0.2	10	0.2	
I _{SB4}	Full Standby Current (One Port — All CMOS Level Inputs)	One Port \overline{CEL} or $\overline{CER} = V_{CC} - 0.2V$ $SEMR = SEML = V_{CC} - 0.2V$ $V_{IN} = V_{CC} - 0.2V$ or $V_{IN} = 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	MIL. S	85	260	80	260	75	260	mA
				L	85	215	80	215	75	
			COM'L. S	155	340	150	335	—	—	
				L	155	290	150	285	—	
			COM'L. S	16	70	13	70	—	—	
				L	16	50	13	50	—	
			COM'L. S	90	240	85	240	—	—	
				L	90	210	85	210	—	
			COM'L. S	1.0	15	1.0	15	—	—	
				L	0.2	5	0.2	5	—	
			COM'L. S	85	220	80	220	—	—	
				L	85	180	80	180	—	

- NOTES:
 1. X in part numbers indicates power rating (S or L)
 2. $V_{CC} = 5V, T_A = +25^\circ C$.
 3. At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/t_{RC}$, and using "AC Test Conditions" of input levels of GND to 3V.
 4. $f = 0$ means no address or control lines change.

2683 tbl 08

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)


($V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V$)

Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit	
V _{DR}	V _{CC} for Data Retention	$V_{CC} = 2V$	2.0	—	—	V	
I _{CCDR}	Data Retention Current	$\overline{CE} = V_{HC}$ $V_{IN} = V_{HC}$ or V_{LC}	MIL.	—	100	4000	μA
			COM'L.	—	100	1500	
t _{CDR} ⁽³⁾	Chip Deselect to Data Retention Time	$SEM = V_{HC}$	0	—	—	ns	
t _R ⁽³⁾	Operation Recovery Time		t _{RC} ⁽²⁾	—	—	ns	

- NOTES:
 1. $T_A = +25^\circ C, V_{CC} = 2V$
 2. t_{RC} = Read Cycle Time
 3. This parameter is guaranteed but not tested.

2683 tbl 09

DATA RETENTION WAVEFORM




2683 drw 05

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2683 tbl 10



2683 drw 06

Figure 1. Output Load (5pF for tLZ, tHZ, tWZ, tOW)
* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾

Symbol	Parameter	IDT7025X25 COM'L ONLY		IDT7025X35		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
tRC	Read Cycle Time	25	—	35	—	ns
tAA	Address Access Time	—	25	—	35	ns
tACE	Chip Enable Access Time ⁽³⁾	—	25	—	35	ns
tABE	Byte Enable Access Time ⁽³⁾	—	25	—	35	ns
tAOE	Output Enable Access Time	—	13	—	20	ns
tOH	Output Hold from Address Change	3	—	3	—	ns
tLZ	Output Low-Z Time ^(1, 2)	3	—	3	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	15	—	15	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	ns
tSOP	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	12	—	15	—	ns
tSAA	Semaphore Address Access Time	—	30	—	40	ns

6


Symbol	Parameter	IDT7025X45		IDT7025X55		IDT7025X70 MIL ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
tRC	Read Cycle Time	45	—	55	—	70	—	ns
tAA	Address Access Time	—	45	—	55	—	70	ns
tACE	Chip Enable Access Time ⁽³⁾	—	45	—	55	—	70	ns
tABE	Byte Enable Access Time ⁽³⁾	—	45	—	55	—	70	ns
tAOE	Output Enable Access Time	—	25	—	30	—	35	ns
tOH	Output Hold from Address Change	3	—	3	—	3	—	ns
tLZ	Output Low-Z Time ^(1, 2)	3	—	3	—	3	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	20	—	25	—	30	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	0	—	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	—	50	ns
tSOP	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	15	—	15	—	15	—	ns
tSAA	Semaphore Address Access Time	—	50	—	60	—	75	ns

NOTES:

1. Transition is measured $\pm 50mV$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{CE} = L$, \overline{UB} or $\overline{LB} = L$, $\overline{SEM} = H$.
4. X in part numbers indicates power rating (S or L).

2683 tbl 11

WAVEFORM OF READ CYCLES⁽⁵⁾




2683 drw 07

NOTES:

1. Timing depends on which signal is asserted last, \overline{OE} , \overline{CE} , \overline{LB} , or \overline{UB} .
2. Timing depends on which signal is de-asserted first, \overline{CE} , \overline{OE} , \overline{LB} , or \overline{UB} .
3. t_{top} delay is required only in case where opposite port is completing a write operation to the same address location for simultaneous read operations. \overline{BUSY} has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last t_{ABE}, t_{AOE}, t_{ACE}, t_{AA} or t_{BDD}.
5. SEM = H.

TIMING OF POWER-UP POWER-DOWN



2683 drw 08

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾


Symbol	Parameter	IDT7025X25 COM'L ONLY		IDT7025X35		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE						
t _{WC}	Write Cycle Time	25	—	35	—	ns
t _{EW}	Chip Enable to End-of-Write ⁽³⁾	20	—	30	—	ns
t _{AW}	Address Valid to End-of-Write	20	—	30	—	ns
t _{AS}	Address Set-up Time ⁽³⁾	0	—	0	—	ns
t _{WP}	Write Pulse Width	20	—	30	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	ns
t _{DW}	Data Valid to End-of-Write	15	—	25	—	ns
t _{HZ}	Output High-Z Time ^(1, 2)	—	15	—	15	ns
t _{DH}	Data Hold Time ⁽⁴⁾	0	—	0	—	ns
t _{WZ}	Write Enable to Output in High-Z ^(1, 2)	—	15	—	15	ns
t _{OW}	Output Active from End-of-Write ^(1, 2, 4)	0	—	0	—	ns
t _{SWRD}	\overline{SEM} Flag Write to Read Time	10	—	10	—	ns
t _{SPS}	\overline{SEM} Flag Contention Window	10	—	10	—	ns

Symbol	Parameter	IDT7025X45		IDT7025X55		IDT7025X70 MIL. ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE								
t _{WC}	Write Cycle Time	45	—	55	—	70	—	ns
t _{EW}	Chip Enable to End-of-Write ⁽³⁾	40	—	45	—	50	—	ns
t _{AW}	Address Valid to End-of-Write	40	—	45	—	50	—	ns
t _{AS}	Address Set-up Time ⁽³⁾	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	35	—	40	—	50	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	ns
t _{DW}	Data Valid to End-of-Write	25	—	30	—	40	—	ns
t _{HZ}	Output High-Z Time ^(1, 2)	—	20	—	25	—	30	ns
t _{DH}	Data Hold Time ⁽⁴⁾	0	—	0	—	0	—	ns
t _{WZ}	Write Enable to Output in High-Z ^(1, 2)	—	20	—	25	—	30	ns
t _{OW}	Output Active from End-of-Write ^(1, 2, 4)	0	—	0	—	0	—	ns
t _{SWRD}	\overline{SEM} Flag Write to Read Time	10	—	10	—	10	—	ns
t _{SPS}	\overline{SEM} Flag Contention Window	10	—	10	—	10	—	ns

- NOTES:**
1. Transition is measured ± 500 mV from low or high impedance voltage with load (Figures 1 and 2).
 2. This parameter is guaranteed but not tested.
 3. To access RAM, $\overline{CE} = L$, \overline{UB} or $\overline{LB} = L$, $\overline{SEM} = H$. To access semaphore, $\overline{CE} = H$ and $\overline{SEM} = L$. Either condition must be valid for the entire t_{EW} time.
 4. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.
 5. X in part numbers indicates power rating (S or L).
- 2683 tbl 12


6

TIMING WAVEFORM OF WRITE CYCLE NO. 1, $\overline{R/W}$ CONTROLLED TIMING^(1,3,5,8)



2683 drw 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2, \overline{CE} , \overline{UB} , \overline{LB} CONTROLLED TIMING^(1,3,5,8)




2683 drw 10

NOTES:

1. $\overline{R/W}$ or \overline{CE} or \overline{UB} & \overline{LB} must be high during all address transitions.
2. A write occurs during the overlap (t_{ew} or t_{wp}) of a low \overline{UB} or \overline{LB} and a low \overline{CE} and a low $\overline{R/W}$ for memory array writing cycle.
3. t_{wr} is measured from the earlier of \overline{CE} or $\overline{R/W}$ (or \overline{SEM} or $\overline{R/W}$) going high to the end-of-write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the \overline{CE} or \overline{SEM} low transition occurs simultaneously with or after the $\overline{R/W}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, \overline{CE} , $\overline{R/W}$ or byte control.
7. Timing depends on which enable signal is de-asserted first, \overline{CE} , $\overline{R/W}$ or byte control.
8. If \overline{OE} is low during $\overline{R/W}$ controlled write cycle, the write pulse width must be the larger of t_{wp} or ($t_{wz} + t_{ow}$) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{ow} . If \overline{OE} is high during an $\overline{R/W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{wp} .

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE⁽¹⁾




2683 drw 11

NOTE:

1. $\overline{CE} = H$ or $\overline{UB} \& \overline{LB} = H$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION^(1,3,4)



2683 drw 12

NOTES:

1. $D_{OR} = D_{OL} = L$, $\overline{CE}_R = \overline{CE}_L = H$, or both $\overline{UB} \& \overline{LB} = H$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from R/\overline{W}_A or \overline{SEMA} going high to R/\overline{W}_B or \overline{SEMB} going HIGH.
4. If tSPS is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

6

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

Symbol	Parameter	IDT7025X25 COM'L ONLY		IDT7025X35		Unit
		Min.	Max.	Min.	Max.	
BUSY TIMING (M/S = H)						
tBAA	$\overline{\text{BUSY}}$ Access Time from Address Match	—	25	—	35	ns
tBDA	$\overline{\text{BUSY}}$ Disable Time from Address Not Matched	—	20	—	30	ns
tBAC	$\overline{\text{BUSY}}$ Access Time from Chip Enable LOW	—	20	—	30	ns
tBDC	$\overline{\text{BUSY}}$ Disable Time from Chip Enable HIGH	—	17	—	25	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	ns
tBDD	$\overline{\text{BUSY}}$ Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	ns
BUSY TIMING (M/S = L)						
tWB	$\overline{\text{BUSY}}$ Input to Write ⁽⁴⁾	0	—	0	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}$ ⁽⁵⁾	17	—	25	—	ns
PORT-TO-PORT DELAY TIMING						
twDD	Write Pulse to Data Delay ⁽¹⁾	—	50	—	60	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	35	—	45	ns


Symbol	Parameter	IDT7025X45		IDT7025X55		IDT7025X70 MIL. ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
BUSY TIMING (M/S = H)								
tBAA	$\overline{\text{BUSY}}$ Access Time from Address Match	—	35	—	45	—	45	ns
tBDA	$\overline{\text{BUSY}}$ Disable Time from Address Not Matched	—	30	—	40	—	40	ns
tBAC	$\overline{\text{BUSY}}$ Access Time from Chip Enable LOW	—	30	—	40	—	40	ns
tBDC	$\overline{\text{BUSY}}$ Disable Time from Chip Enable HIGH	—	25	—	35	—	35	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	5	—	ns
tBDD	$\overline{\text{BUSY}}$ Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	—	Note 3	ns
BUSY TIMING (M/S = L)								
tWB	$\overline{\text{BUSY}}$ Input to Write ⁽⁴⁾	0	—	0	—	0	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}$ ⁽⁵⁾	25	—	25	—	25	—	ns
PORT-TO-PORT DELAY TIMING								
twDD	Write Pulse to Data Delay ⁽¹⁾	—	70	—	80	—	95	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	55	—	65	—	80	ns

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With $\overline{\text{BUSY}}$ (M/S = H)" or "Timing Waveform of Write With Port-To-Port Delay (M/S=L)".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0, twDD – tWP (actual) or tDDD – tDW (actual).
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.
6. "x" is part numbers indicates power rating (S or L).


2683 tbl 13

TIMING WAVEFORM OF READ WITH $\overline{\text{BUSY}}^{(2)}$ ($\text{M}\overline{\text{S}} = \text{H}$)




- NOTES:**
1. To ensure that the earlier of the two ports wins.
 2. $\overline{\text{C}}\text{EL} = \overline{\text{C}}\text{ER} = \text{L}$
 3. $\overline{\text{O}}\text{E} = \text{L}$ for the reading port.
- 2683 drw 13

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY^(1,2) ($\text{M}\overline{\text{S}} = \text{L}$)




- NOTES:**
1. $\overline{\text{BUSY}}$ input equals H for the writing port.
 2. $\overline{\text{C}}\text{EL} = \overline{\text{C}}\text{ER} = \text{L}$
- 2683 drw 14

TIMING WAVEFORM OF SLAVE WRITE ($\text{M}\overline{\text{S}} = \text{L}$)




2683 drw 15

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING⁽¹⁾ ($M/\overline{S} = H$)



2683 drw 16

WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾ ($M/\overline{S} = H$)



2683 drw 17

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. If tAPS is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾

Symbol	Parameter	IDT7025X25 COM'L ONLY		IDT7025X35		Unit
		Min.	Max.	Min.	Max.	
INTERRUPT TIMING						
tAS	Address Set-up Time	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tINS	Interrupt Set Time	—	20	—	30	ns
tINR	Interrupt Reset Time	—	20	—	30	ns


Symbol	Parameter	IDT7025X45		IDT7025X55		IDT7025X70 MIL. ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
INTERRUPT TIMING								
tAS	Address Set-up Time	0	—	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tINS	Interrupt Set Time	—	35	—	40	—	50	ns
tINR	Interrupt Reset Time	—	35	—	40	—	50	ns

NOTE:


1. "x" in part numbers indicates power rating (S or L).

2683 tbl 14

WAVEFORM OF INTERRUPT TIMING⁽¹⁾



2683 drw 18



2683 drw 19

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

6

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG⁽¹⁾

Left Port					Right Port					Function
R/W _L	CE _L	OE _L	A0L-A12L	INTL	R/W _R	CE _R	OE _R	A0R-A12R	INTR	
L	L	X	1FFF	X	X	X	X	X	L ⁽²⁾	Set Right $\overline{\text{INTR}}$ Flag
X	X	X	X	X	X	L	L	1FFF	H ⁽³⁾	Reset Right $\overline{\text{INTR}}$ Flag
X	X	X	X	L ⁽³⁾	L	L	X	1FFE	X	Set Left $\overline{\text{INTL}}$ Flag
X	L	L	1FFE	H ⁽²⁾	X	X	X	X	X	Reset Left $\overline{\text{INTL}}$ Flag

NOTES:

1. Assumes $\overline{\text{BUSYL}} = \overline{\text{BUSYR}} = \text{H}$.
2. If $\overline{\text{BUSYL}} = \text{L}$, then no change.
3. If $\overline{\text{BUSYR}} = \text{L}$, then no change.

2683 tbl 15

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

Inputs			Outputs		Function
\overline{CE}_L	\overline{CE}_R	A0L-A12L A0R-A12R	BUSYL ⁽¹⁾	BUSYR ⁽¹⁾	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2683 tbl 16

1. Pins \overline{BUSYL} and \overline{BUSYR} are both outputs when the part is configured as a master. Both are inputs when configured as a slave. \overline{BUSYx} outputs on the IDT7025 are push pull, not open drain outputs. On slaves the \overline{BUSYx} input internally inhibits writes.
2. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If t_{APs} is not met, either \overline{BUSYL} or \overline{BUSYR} = Low will result. \overline{BUSYL} and \overline{BUSYR} outputs cannot be low simultaneously.
3. Writes to the left port are internally ignored when \overline{BUSYL} outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when \overline{BUSYR} outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE⁽¹⁾

Functions	D0 - D15 Left	D0 - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

2683 tbl 17

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7025.

FUNCTIONAL DESCRIPTION

The IDT7025 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7025 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mailbox or message center) is assigned to each port. The left port interrupt flag (\overline{INTL}) is set when the right port writes to memory location 1FFE (HEX). The left port clears the interrupt by reading address location 1FFE. Likewise, the right port interrupt flag (\overline{INTR}) is set when the left port writes to memory location 1FFF (HEX) and to clear the interrupt flag (\overline{INTR}), the right port must read the memory location 1FFF.

The message (16 bits) at 1FFE or 1FFF is user-defined. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7025 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/\bar{S} pin. Once in slave mode the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the \overline{BUSY} pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 7025 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7025 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7025 RAM the busy pin is an output if the part is used as a master (M/\bar{S} pin = H), and the busy pin is an input if the part used as a slave (M/\bar{S} pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/\bar{W} signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT7025 is an extremely fast Dual-Port 8K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by \overline{CE} , the Dual-Port RAM enable, and \overline{SEM} , the semaphore enable. The \overline{CE} and \overline{SEM} pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where \overline{CE} and \overline{SEM} are both high.

Systems which can best use the IDT7025 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7025's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7025 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in

system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7025 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the \overline{SEM} pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{OE} , and R/\overline{W}) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read

value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7025's Dual-Port RAM. Say the 8K x 16 RAM was to be divided into two 4K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two


processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.


Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.



2683 drw 21

Figure 4. IDT7025 Semaphore Logic

ORDERING INFORMATION



2683 drw 22



Integrated Device Technology, Inc.

HIGH-SPEED 32K x 8 DUAL-PORT STATIC RAM


PRELIMINARY
IDT7007S/L

FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Military: 35/45/55/70ns (max.)
 - Commercial: 25/35/45/55ns (max.)
- Low-power operation
 - IDT7007S
Active: 750mW (typ.)
Standby: 5mW (typ.)
 - IDT7007L
Active: 750mW (typ.)
Standby: 1mW (typ.)
- IDT7007 easily expands data bus width to 16 bits or

- more using the Master/Slave select when cascading more than one device
- $M/\overline{S} = H$ for \overline{BUSY} output flag on Master
 $M/\overline{S} = L$ for \overline{BUSY} input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- TTL-compatible, single 5V ($\pm 10\%$) power supply
- Available in 68-pin PGA and PLCC and a 64-pin TQFP
- Industrial temperature range (-40°C to $+85^{\circ}\text{C}$) is available, tested to military electrical specifications

FUNCTIONAL BLOCK DIAGRAM



NOTES:

1. (MASTER): \overline{BUSY} is output; (SLAVE): \overline{BUSY} is input.
2. \overline{BUSY} and \overline{INTR} outputs are non-tri-stated push-pull.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

NOVEMBER 1993

DESCRIPTION:

The IDT7007 is a high-speed 32K x 8 Dual-Port Static RAM. The IDT7007 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in

memory. An automatic power down feature controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low standby power mode.


Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power.


The IDT7007 is packaged in a 64-pin pin quad flatpack, a 64-pin PLCC, and a 80-pin thin plastic quad flatpack, TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN CONFIGURATIONS



PIN CONFIGURATIONS (Continued)





2940 drw 04

PIN NAMES

Left Port	Right Port	Names
$\overline{CE}L$	$\overline{CE}R$	Chip Enable
R/\overline{WL}	R/\overline{WR}	Read/Write Enable
$\overline{OE}L$	$\overline{OE}R$	Output Enable
A0L – A14L	A0R – A14R	Address
I/O0L – I/O7L	I/O0R – I/O7R	Data Input/Output
$\overline{SE}ML$	$\overline{SE}MR$	Semaphore Enable
$\overline{INT}L$	$\overline{INT}R$	Interrupt Flag
$\overline{BUSY}L$	$\overline{BUSY}R$	Busy Flag
	M/S	Master or Slave Select
	VCC	Power
	GND	Ground

2940 tbi 01

NOTES:

1. All VCC pins must be connected to power supply.
2. All GND pins must be connected to ground supply.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

Inputs ⁽¹⁾				Outputs	Mode
\overline{CE}	R/W	\overline{OE}	\overline{SEM}	I/O ₀₋₇	
H	X	X	H	High-Z	Deselected: Power Down
L	L	X	H	DATAIN	Write to Memory
L	H	L	H	DATAOUT	Read Memory
X	X	H	X	High-Z	Outputs Disabled

NOTE: 2940 tbl 02

1. A_{0L} — A_{14L}, A_{0R} — A_{14R}

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

Inputs				Outputs	Mode
\overline{CE}	R/W	\overline{OE}	\overline{SEM}	I/O ₀₋₇	
H	H	L	L	DATAOUT	Read Data in Semaphore Flag
H	\overline{L}	X	L	DATAIN	Write D ₁₀ into Semaphore Flag
L	X	X	L	—	Not Allowed

2940 tbl 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
I _{OUT}	DC Output Current	50	50	mA

NOTE: 2940 tbl 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{TERM} must not exceed V_{CC} + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2940 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTES: 2940 tbl 06

- V_{IL} ≥ -3.0V for pulse width less than 20ns.
- V_{TERM} must not exceed V_{CC} + 0.3V.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	11	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	11	pF

NOTE: 2940 tbl 07

- This parameter is determined by device characterization but is not production tested.



DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	IDT7007S		IDT7007L		Unit
			Min.	Max.	Min.	Max.	
I _{LI}	Input Leakage Current ⁽⁵⁾	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V _{OL}	Output Low Voltage	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

2940 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version	7007X25 COM'L ONLY		7007X35		Unit	
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.		
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}, \text{ Outputs Open}$ $SEM \geq V_{IH}$ $f = f_{MAX}^{(3)}$	MIL.	S	—	—	—	480	mA
				L	—	—	—	410	
			COM'L.	S	170	430	160	420	
				L	170	370	160	360	
I _{SB1}	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE}_R = \overline{CE}_L \geq V_{IH}$ $SEM_R = SEM_L \geq V_{IH}$ $f = f_{MAX}^{(3)}$	MIL.	S	—	—	—	100	mA
				L	—	—	—	80	
			COM'L.	S	25	85	20	85	
				L	25	60	20	60	
I _{SB2}	Standby Current (One Port — TTL Level Inputs)	$\overline{CE}_L \text{ or } \overline{CE}_R \geq V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $SEM_R = SEM_L \geq V_{IH}$	MIL.	S	—	—	—	350	mA
				L	—	—	—	300	
			COM'L.	S	105	300	95	290	
				L	105	265	95	255	
I _{SB3}	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(4)}$ $SEM_R = SEM_L \geq V_{CC} - 0.2V$	MIL.	S	—	—	—	35	mA
				L	—	—	—	12	
			COM'L.	S	1.0	18	1.0	18	
				L	0.2	6	0.2	6	
I _{SB4}	Full Standby Current (One Port — All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$ $SEM_R = SEM_L \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open $f = f_{MAX}^{(3)}$	MIL.	S	—	—	—	310	mA
				L	—	—	—	260	
			COM'L.	S	100	275	90	265	
				L	100	230	90	215	

NOTES:

- X in part numbers indicates power rating (S or L)
- $V_{CC} = 5V, T_A = +25^\circ C$.
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 / t_{RC}$, and using "AC Test Conditions" of input levels of GND to 3V.
- $f = 0$ means no address or control lines change.

2940 tbl 09

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾(Continued) ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version	7007X45		7007X55		7007X70 MIL ONLY		Unit
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}$, Outputs Open $\overline{SEM} \geq V_{IH}$ $f = f_{MAX}^{(3)}$	MIL. S	155	480	150	475	140	470	mA
				L	155	410	150	400	140	
			COM.L.	S	155	410	150	400	—	
			L	155	350	150	340	—	—	
I _{SB1}	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE} = \overline{CE}_R \geq V_{IH}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$ $f = f_{MAX}^{(3)}$	MIL. S	16	100	13	100	10	100	mA
				L	16	80	13	80	10	
			COM.L.	S	—	85	13	85	—	
			L	—	60	13	60	—	—	
I _{SB2}	Standby Current (One Port — TTL Level Inputs)	\overline{CE}_R or $\overline{CE}_L \geq V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$	MIL. S	90	350	85	350	80	350	mA
				L	90	300	85	300	80	
			COM.L.	S	90	290	85	290	—	
			L	90	250	85	250	—	—	
I _{SB3}	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, $f = 0^{(4)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$	MIL. S	1.0	35	1.0	35	1.0	35	mA
				L	0.2	12	0.2	12	0.2	
			COM.L.	S	1.0	185	1.0	18	—	
			L	0.2	6	0.2	6	—	—	
I _{SB4}	Full Standby Current (One Port — All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	MIL. S	85	310	80	310	75	310	mA
				L	85	260	80	260	75	
			COM.L.	S	85	265	80	265	—	
			L	85	215	80	215	—	—	

2940 tbl 10

NOTES:


1. X in part numbers indicates power rating (S or L)
2. $V_{CC} = 5V$, $T_A = +25^\circ C$.
3. At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/TRC$, and using "AC Test Conditions" of input levels of GND to 3V.
4. $f = 0$ means no address or control lines change.



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2940 tbl 12



2940 drw 06

Figure 1. Output Load
(5pF for tLZ, tHZ, tWZ, tOW)
* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾

Symbol	Parameter	IDT7007X25 COM'L ONLY		IDT7007X35 COM'L ONLY		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
tRC	Read Cycle Time	25	—	35	—	ns
tAA	Address Access Time	—	25	—	35	ns
tACE	Chip Enable Access Time ⁽³⁾	—	25	—	35	ns
tAOE	Output Enable Access Time	—	13	—	20	ns
tOH	Output Hold from Address Change	3	—	3	—	ns
tLZ	Output Low-Z Time ^(1, 2)	3	—	3	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	15	—	15	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	ns
tSOP	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	12	—	15	—	ns
tSAA	Semaphore Address Access Time	—	30	—	40	ns


Symbol	Parameter	IDT7007X45		IDT7007X55		IDT7007X70 MIL ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
tRC	Read Cycle Time	45	—	55	—	70	—	ns
tAA	Address Access Time	—	45	—	55	—	70	ns
tACE	Chip Enable Access Time ⁽³⁾	—	45	—	55	—	70	ns
tAOE	Output Enable Access Time	—	25	—	30	—	35	ns
tOH	Output Hold from Address Change	3	—	3	—	3	—	ns
tLZ	Output Low-Z Time ^(1, 2)	3	—	3	—	3	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	20	—	25	—	30	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	0	—	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	—	50	ns
tSOP	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	15	—	15	—	15	—	ns
tSAA	Semaphore Address Access Time	—	50	—	60	—	75	ns

NOTES:

1. Transition is measured $\pm 500mV$ from low- or high-impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, \overline{CE} = LOW, \overline{SEM} = HIGH.
4. X in part numbers indicates power rating (S or L).

2940 tbl 13

WAVEFORM OF READ CYCLES⁽⁵⁾




2940 drw 07

NOTES:

1. Timing depends on which signal is asserted last, \overline{OE} or \overline{CE} .
2. Timing depends on which signal is de-asserted first \overline{CE} or \overline{OE} .
3. t_{BDD} delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations $\overline{BUSYout}$ has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last t_{AOE} , t_{ACE} , t_{AA} or t_{BDD} .
5. $\overline{SEM} = \text{HIGH}$.

TIMING OF POWER-UP POWER-DOWN



2940 drw 08

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾

Symbol	Parameter	IDT7007X25 COM'L ONLY		IDT7007X35 COM'L ONLY		Unit
		Min.	Max	Min.	Max.	
WRITE CYCLE						
tWC	Write Cycle Time	25	—	35	—	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	20	—	30	—	ns
tAW	Address Valid to End-of-Write	20	—	30	—	ns
tAS	Address Set-up Time ⁽³⁾	0	—	0	—	ns
tWP	Write Pulse Width	20	—	30	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tdW	Data Valid to End-of-Write	15	—	25	—	ns5
thZ	Output High-Z Time ^(1, 2)	—	15	—	15	ns
tdH	Data Hold Time ⁽⁴⁾	0	—	0	—	ns
twZ	Write Enable to Output in High-Z ^(1, 2)	—	15	—	15	ns
tOW	Output Active from End-of-Write ^(1, 2, 4)	0	—	0	—	ns
tSWRD	$\overline{\text{SEM}}$ Flag Write to Read Time	10	—	10	—	ns
tSPS	$\overline{\text{SEM}}$ Flag Contention Window	10	—	10	—	ns


Symbol	Parameter	IDT7007X45		IDT7007X55		IDT7007X70 MIL. ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE								
tWC	Write Cycle Time	45	—	55	—	70	—	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	40	—	45	—	50	—	ns
tAW	Address Valid to End-of-Write	40	—	45	—	50	—	ns
tAS	Address Set-up Time ⁽³⁾	0	—	0	—	0	—	ns
tWP	Write Pulse Width	35	—	40	—	50	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tdW	Data Valid to End-of-Write	25	—	30	—	40	—	ns
thZ	Output High-Z Time ^(1, 2)	—	20	—	25	—	30	ns
tdH	Data Hold Time ⁽⁴⁾	0	—	0	—	0	—	ns
twZ	Write Enable to Output in High-Z ^(1, 2)	—	20	—	25	—	30	ns
tOW	Output Active from End-of-Write ^(1, 2, 4)	0	—	0	—	0	—	ns
tSWRD	$\overline{\text{SEM}}$ Flag Write to Read Time	10	—	10	—	10	—	ns
tSPS	$\overline{\text{SEM}}$ Flag Contention Window	10	—	10	—	10	—	ns

NOTES:

2940 tbl 14


1. Transition is measured $\pm 500\text{mV}$ from low- or high-impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{\text{CE}} = \text{LOW}$, $\overline{\text{SEM}} = \text{HIGH}$. To access semaphore, $\overline{\text{CE}} = \text{HIGH}$ and $\overline{\text{SEM}} = \text{LOW}$. Either condition must be valid for the entire t_{EW} time.
4. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.
5. X in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/\overline{W} CONTROLLED TIMING^(1,3,5,8)



2940 drw 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2, \overline{CE} CONTROLLED TIMING^(1,3,5,8)




2940 drw 10

- NOTES:**
1. R/\overline{W} or \overline{CE} must be HIGH during all address transitions.
 2. A write occurs during the overlap (t_{EW} or t_{WP}) of a LOW \overline{CE} and a LOW R/\overline{W} for memory array writing cycle.
 3. t_{WR} is measured from the earlier of \overline{CE} or R/\overline{W} (or \overline{SEM} or R/\overline{W}) going HIGH to the end of write cycle.
 4. During this period, the I/O pins are in the output state and input signals must not be applied.
 5. If the \overline{CE} or \overline{SEM} LOW transition occurs simultaneously with or after the R/\overline{W} LOW transition, the outputs remain in the high-impedance state.
 6. Timing depends on which enable signal is asserted last, \overline{CE} , or R/\overline{W} .
 7. Timing depends on which enable signal is de-asserted first, \overline{CE} , or R/\overline{W} .
 8. If \overline{OE} is LOW during R/\overline{W} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WZ} + t_{OW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is HIGH during an R/\overline{W} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

6

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE⁽¹⁾




2940 drw 11

NOTE:

1. $\overline{CE} = H$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION^(1,3,4)



2940 drw 12

NOTES:

1. $D_{OR} = D_{OL} = L$, $\overline{CE}_R = \overline{CE}_L = H$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from R/\overline{W}_A or \overline{SEMA} going HIGH to R/\overline{W}_B or \overline{SEMB} going HIGH.
4. If t_{SPS} is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

**AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾**

Symbol	Parameter	IDT7007X25 COM'L ONLY		IDT7007X35		Unit
		Min.	Max.	Min.	Max.	
BUSY TIMING (M/\bar{S} = H)						
tBAA	$\overline{\text{BUSY}}$ Access Time from Address Match	—	25	—	35	ns
tBDA	$\overline{\text{BUSY}}$ Disable Time from Address Not Matched	—	20	—	30	ns
tBAC	$\overline{\text{BUSY}}$ Access Time from Chip Enable LOW	—	20	—	30	ns
tBDC	$\overline{\text{BUSY}}$ Disable Time from Chip Enable HIGH	—	17	—	25	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	ns
tBDD	$\overline{\text{BUSY}}$ Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	ns
BUSY TIMING (M/\bar{S} = L)						
tWB	$\overline{\text{BUSY}}$ Input to Write ⁽⁴⁾	0	—	0	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}$ ⁽⁵⁾	17	—	25	—	ns
PORT-TO-PORT DELAY TIMING						
tWDD	Write Pulse to Data Delay ⁽¹⁾	—	50	—	60	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	35	—	45	ns

Symbol	Parameter	IDT7007X45		IDT7007X55		IDT7007X70 MIL. ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
BUSY TIMING (M/\bar{S} = H)								
tBAA	$\overline{\text{BUSY}}$ Access Time from Address Match	—	35	—	45	—	45	ns
tBDA	$\overline{\text{BUSY}}$ Disable Time from Address Not Matched	—	30	—	40	—	40	ns
tBAC	$\overline{\text{BUSY}}$ Access Time from Chip Enable LOW	—	30	—	40	—	40	ns
tBDC	$\overline{\text{BUSY}}$ Disable Time from Chip Enable HIGH	—	25	—	35	—	35	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	5	—	ns
tBDD	$\overline{\text{BUSY}}$ Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	—	Note 3	ns
BUSY TIMING (M/\bar{S} = L)								
tWB	$\overline{\text{BUSY}}$ Input to Write ⁽⁴⁾	0	—	0	—	0	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}$ ⁽⁵⁾	25	—	25	—	25	—	ns
PORT-TO-PORT DELAY TIMING								
tWDD	Write Pulse to Data Delay ⁽¹⁾	—	70	—	80	—	95	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	55	—	65	—	80	ns


NOTES:

2940 tbl 15

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With $\overline{\text{BUSY}}$ (M/ \bar{S} = H)" or "Timing Waveform of Write With Port-To-Port Delay (M/ \bar{S} =L)".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual) or tDDD – tDW (actual).
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.
6. "x" is part numbers indicates power rating (S or L).

6

TIMING WAVEFORM OF READ WITH $\overline{\text{BUSY}}^{(2)}$ ($\text{M}/\overline{\text{S}} = \text{H}$)




NOTES:

1. To ensure that the earlier of the two ports wins.
2. $\overline{\text{C}}\overline{\text{E}}_{\text{L}} = \overline{\text{C}}\overline{\text{E}}_{\text{R}} = \text{LOW}$
3. $\overline{\text{O}}\overline{\text{E}} = \text{LOW}$ for the reading port.

2940 drw 13

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY^(1,2) ($\text{M}/\overline{\text{S}} = \text{L}$)




NOTES:

1. $\overline{\text{BUSY}}$ input equals HIGH for the writing port.
2. $\overline{\text{C}}\overline{\text{E}}_{\text{L}} = \overline{\text{C}}\overline{\text{E}}_{\text{R}} = \text{LOW}$


2940 drw 14

TIMING WAVEFORM OF SLAVE WRITE ($\text{M}/\overline{\text{S}} = \text{L}$)




2940 drw 15

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING⁽¹⁾ ($M/\overline{S} = H$)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾ ($M/\overline{S} = H$)



- NOTES:
 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
 2. If tAPS is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾

Symbol	Parameter	IDT7007X25 COM'L ONLY		IDT7007X35		Unit
		Min.	Max.	Min.	Max.	
INTERRUPT TIMING						
tAS	Address Set-up Time	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tINS	Interrupt Set Time	—	20	—	30	ns
tINR	Interrupt Reset Time	—	20	—	30	ns


Symbol	Parameter	IDT7007X45		IDT7007X55		IDT7007X70 MIL. ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
INTERRUPT TIMING								
tAS	Address Set-up Time	0	—	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tINS	Interrupt Set Time	—	35	—	40	—	50	ns
tINR	Interrupt Reset Time	—	35	—	40	—	50	ns

- NOTE:
 1. "x" in part numbers indicates power rating (S or L).


2739 tbl 16

6

WAVEFORM OF INTERRUPT TIMING⁽¹⁾



2739 drw 18



2739 drw 19

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG⁽¹⁾

Left Port					Right Port					Function
R/W _L	CE _L	OE _L	A0L-A14L	INT _L	R/W _R	CE _R	OE _R	A0R-A14R	INT _R	
L	L	X	3FFF	X	X	X	X	X	L ⁽²⁾	Set Right INT _R Flag
X	X	X	X	X	X	L	L	3FFF	H ⁽³⁾	Reset Right INT _R Flag
X	X	X	X	L ⁽³⁾	L	L	X	3FFE	X	Set Left INT _L Flag
X	L	L	3FFE	H ⁽²⁾	X	X	X	X	X	Reset Left INT _L Flag

NOTES:

1. Assumes $\overline{\text{BUSY}}_L = \overline{\text{BUSY}}_R = \text{HIGH}$.
2. If $\overline{\text{BUSY}}_L = \text{LOW}$, then no change.
3. If $\overline{\text{BUSY}}_R = \text{LOW}$, then no change.

2739 tbl 17

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

Inputs			Outputs		Function
\overline{CE}_L	\overline{CE}_R	A0L-A14L A0R-A14R	$\overline{BUSY}_L^{(1)}$	$\overline{BUSY}_R^{(1)}$	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES: 2940 tbl 18

1. Pins \overline{BUSY}_L and \overline{BUSY}_R are both outputs when the part is configured as a master. Both are inputs when configured as a slave. \overline{BUSY}_x outputs on the IDT7007 are push pull, not open drain outputs. On slaves the \overline{BUSY}_x input internally inhibits writes.
2. LOW if the inputs to the opposite port were stable prior to the address and enable inputs of this port. HIGH if the inputs to the opposite port became stable after the address and enable inputs of this port. If t_{APS} is not met, either \overline{BUSY}_L or \overline{BUSY}_R = LOW will result. \overline{BUSY}_L and \overline{BUSY}_R outputs cannot be LOW simultaneously.
3. Writes to the left port are internally ignored when \overline{BUSY}_L outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when \overline{BUSY}_R outputs are driving LOW regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE⁽¹⁾

Functions	D0 - D7 Left	D0 - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE: 2940 tbl 19
1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7007.

FUNCTIONAL DESCRIPTION

The IDT7007 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7007 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} HIGH). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INT}_L) is set when the right port writes to memory location 7FFE (HEX). The left port clears the interrupt by reading address location 7FFE. Likewise, the right port interrupt flag (\overline{INT}_R) is set when the left port writes to memory location 7FFF (HEX) and to clear the interrupt flag (\overline{INT}_R), the right port must read the memory location 7FFF. The message (8 bits) at 7FFE or 7FFF is user-defined. If the interrupt function is not used, address locations 7FFE and

7FFF are not used as mail boxes, but as part of the random access memory. Refer to Table 1 for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $\overline{M}/\overline{S}$ pin. Once in slave mode the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal opera-



tion can be programmed by tying the $\overline{\text{BUSY}}$ pins HIGH. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port LOW.

The busy outputs on the IDT 7007 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7007 RAM array in width while using busy logic, one master part is used to decide which side of the RAMs array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7007 RAM the busy pin is an output if the part is used as a master (M/\overline{S} pin = H), and the busy pin is an input if the part used as a slave (M/\overline{S} pin = L) as shown in Figure 3.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7007 RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the R/\overline{W} signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT7007 is an extremely fast Dual-Port 16K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from

accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\text{CE}}$, the Dual-Port RAM enable, and $\overline{\text{SEM}}$, the semaphore enable. The $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ are both HIGH.

Systems which can best use the IDT7007 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7007s hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7007 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7007 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{OE} , and R/\overline{W}) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written to the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (SEM) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (SEM or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in

Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.




Figure 4. IDT7007 Semaphore Logic

2940 drw 21

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7007's Dual-Port RAM. Say the 16K x 8 RAM was to be divided into two 8K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were



successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.


The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

ORDERING INFORMATION





Integrated Device Technology, Inc.

HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM


PRELIMINARY
IDT7026S/L

FEATURES:

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Military: 35/45/55/70ns (max.)
 - Commercial: 25/35/45/55ns (max.)
- Low-power operation
 - IDT7026S
 - Active: 750mW (typ.)
 - Standby: 5mW (typ.)
 - IDT7026L
 - Active: 750mW (typ.)
 - Standby: 1mW (typ.)
- Separate upper-byte and lower-byte control for

- multiplexed bus compatibility
- IDT7026 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device
- $\overline{M/S} = H$ for \overline{BUSY} output flag on Master
- $\overline{M/S} = L$ for \overline{BUSY} input on Slave
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- TTL-compatible, single 5V ($\pm 10\%$) power supply
- Available in 84-pin PGA, and PLCC
- Industrial temperature range (-40°C to $+85^{\circ}\text{C}$) is available, tested to military electrical specifications

FUNCTIONAL BLOCK DIAGRAM



- NOTES:
1. (MASTER): \overline{BUSY} is output; (SLAVE): \overline{BUSY} is input.
 2. \overline{BUSY} outputs are non-tri-stated push-pull.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

NOVEMBER 1993

DESCRIPTION:

The IDT7026 is a high-speed 16K x 16 Dual-Port Static RAM. The IDT7026 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in


memory. An automatic power down feature controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power.

The IDT7026 is packaged in a ceramic 84-pin PGA, an 84-pin quad flatpack, and PLCC. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN CONFIGURATIONS





6

PIN NAMES

Left Port	Right Port	Names
$\overline{CE}L$	$\overline{CE}R$	Chip Enable
R/WL	R/WR	Read/Write Enable
$\overline{OE}L$	$\overline{OE}R$	Output Enable
A0L – A13L	A0R – A13R	Address
I/O0L – I/O15L	I/O0R – I/O15R	Data Input/Output
$\overline{SEM}L$	$\overline{SEM}R$	Semaphore Enable
$\overline{UB}L$	$\overline{UB}R$	Upper Byte Select
$\overline{LB}L$	$\overline{LB}R$	Lower Byte Select
$\overline{BUSY}L$	$\overline{BUSY}R$	Busy Flag
M/S		Master or Slave Select
Vcc		Power
GND		Ground

NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.

2939 tol 01

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

Inputs ⁽¹⁾						Outputs		Mode
\overline{CE}	R/W	\overline{OE}	\overline{UB}	\overline{LB}	\overline{SEM}	I/O ₈₋₁₅	I/O ₀₋₇	
H	X	X	X	X	H	High-Z	High-Z	Deselected: Power Down
X	X	X	H	H	H	High-Z	High-Z	Both Bytes Deselected: Power Down
L	L	X	L	H	H	DATA _{IN}	High-Z	Write to Upper Byte Only
L	L	X	H	L	H	High-Z	DATA _{IN}	Write to Lower Byte Only
L	L	X	L	L	H	DATA _{IN}	DATA _{IN}	Write to Both Bytes
L	H	L	L	H	H	DATA _{OUT}	High-Z	Read Upper Byte Only
L	H	L	H	L	H	High-Z	DATA _{OUT}	Read Lower Byte Only
L	H	L	L	L	H	DATA _{OUT}	DATA _{OUT}	Read Both Bytes
X	X	H	X	X	X	High-Z	High-Z	Outputs Disabled

NOTE:

1. A_{0L} — A_{13L} ≠ A_{0R} — A_{13R}

2939 tbl 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

Inputs						Outputs		Mode
\overline{CE}	R/W	\overline{OE}	\overline{UB}	\overline{LB}	\overline{SEM}	I/O ₈₋₁₅	I/O ₀₋₇	
H	H	L	X	X	L	DATA _{OUT}	DATA _{OUT}	Read Data in Semaphore Flag
X	H	L	H	H	L	DATA _{OUT}	DATA _{OUT}	Read Data in Semaphore Flag
H	$\overline{\text{f}}$	X	X	X	L	DATA _{IN}	DATA _{IN}	Write D _{IN0} into Semaphore Flag
X	$\overline{\text{f}}$	X	H	H	L	DATA _{IN}	DATA _{IN}	Write D _{IN0} into Semaphore Flag
L	X	X	L	X	L	—	—	Not Allowed
L	X	X	X	L	L	—	—	Not Allowed

2939 tbl 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
I _{OUT}	DC Output Current	50	50	mA

NOTE:

2939 tbl 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{TERM} must not exceed V_{CC} + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2939 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

2939 tbl 06

- V_{IL} ≥ -3.0V for pulse width less than 20ns.
- V_{TERM} must not exceed V_{CC} + 0.3V.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	11	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	11	pF

NOTE:

2939 tbl 07

- This parameter is determined by device characterization but is not production tested.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	IDT7026S		IDT7026L		Unit
			Min.	Max.	Min.	Max.	
I _{LI}	Input Leakage Current ⁽⁵⁾	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V _{OL}	Output Low Voltage	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

2939 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version		7026X25 COM'L ONLY		7026X35		Unit
					Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}, \text{ Outputs Open}$ $\overline{SEM}_R \geq V_{IH}$ $f = f_{MAX}^{(3)}$	MIL.	S	—	—	160	480	mA
				L	—	—	160	410	
			COM'L.	S	170	430	160	410	
				L	170	370	160	350	
I _{SB1}	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE}_R = \overline{CE}_L \geq V_{IH}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$ $f = f_{MAX}^{(3)}$	MIL.	S	—	—	20	100	mA
				L	—	—	20	80	
			COM'L.	S	25	85	20	85	
				L	25	60	20	60	
I _{SB2}	Standby Current (One Port — TTL Level Inputs)	$\overline{CE}_L \text{ or } \overline{CE}_R \geq V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$	MIL.	S	—	—	95	350	mA
				L	—	—	95	300	
			COM'L.	S	105	300	95	290	
				L	105	265	95	255	
I _{SB3}	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(4)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$	MIL.	S	—	—	1.0	35	mA
				L	—	—	0.2	12	
			COM'L.	S	1.0	18	1.0	18	
				L	0.2	6	0.2	6	
I _{SB4}	Full Standby Current (One Port — All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	MIL.	S	—	—	90	310	mA
				L	—	—	90	260	
			COM'L.	S	100	275	90	265	
				L	100	230	95	215	

- NOTES:**
- X in part numbers indicates power rating (S or L)
 - $V_{CC} = 5V, T_A = +25^\circ C.$
 - At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc, and using "AC Test Conditions" of input levels of GND to 3V.
 - $f = 0$ means no address or control lines change.

2939 tbl 09



DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾(Continued) (V_{CC} = 5.0V ± 10%)

Symbol	Parameter	Test Condition	Version	7026X45		7026X55		7026X70 MIL ONLY		Unit
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}$, Outputs Open $SE_M \geq V_{IH}$ $f = f_{MAX}^{(3)}$	MIL. S	155	480	150	475	140	470	mA
			L	155	410	150	400	140	395	
ISB1	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE} = \overline{CE} \geq V_{IH}$ $SE_{MR} = SE_{ML} \geq V_{IH}$ $f = f_{MAX}^{(3)}$	MIL. S	16	100	13	100	10	100	mA
			L	16	80	13	80	10	80	
ISB2	Standby Current (One Port — TTL Level Inputs)	\overline{CE}_R or $\overline{CE} \geq V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $SE_{MR} = SE_{ML} \geq V_{IH}$	MIL. S	90	350	85	350	80	350	mA
			L	90	300	85	300	80	300	
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, $f = 0^{(4)}$ $SE_{MR} = SE_{ML} \geq V_{CC} - 0.2V$	MIL. S	1.0	35	1.0	35	1.0	35	mA
			L	0.2	12	0.2	12	0.2	12	
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$ $SE_{MR} = SE_{ML} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	MIL. S	85	310	80	310	75	310	mA
			L	85	260	80	260	75	260	
			COM'L. S	155	410	150	400	—	—	
			L	155	350	150	340	—	—	
			COM'L. S	16	85	13	85	—	—	
			L	16	60	13	60	—	—	
			COM'L. S	90	290	85	290	—	—	
			L	90	250	85	250	—	—	
			COM'L. S	1.0	18	1.0	18	—	—	
			L	0.2	6	0.2	6	—	—	
			COM'L. S	85	265	80	265	—	—	
			L	85	215	80	215	—	—	

NOTES:


- X in part numbers indicates power rating (S or L)
- V_{CC} = 5V, T_A = +25°C.
- At f = f_{MAX}, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/TRC, and using "AC Test Conditions" of input levels of GND to 3V.
- f = 0 means no address or control lines change.

2939 tbl 10

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2939 tbl 12



2939 drw 05

Figure 1. Output Load
(5pF for tLZ, tHZ, tWZ, tOW)
* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾

Symbol	Parameter	IDT7026X25 COM'L ONLY		IDT7026X35		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
tRC	Read Cycle Time	25	—	35	—	ns
tAA	Address Access Time	—	25	—	35	ns
tACE	Chip Enable Access Time ⁽³⁾	—	25	—	35	ns
tABE	Byte Enable Access Time ⁽³⁾	—	25	—	35	ns
tAOE	Output Enable Access Time	—	13	—	20	ns
tOH	Output Hold from Address Change	3	—	3	—	ns
tLZ	Output Low-Z Time ^(1, 2)	3	—	3	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	15	—	15	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	ns
tpd	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	ns
tsOP	Semaphore Flag Update Pulse (<u>OE</u> or <u>SEM</u>)	12	—	15	—	ns
tsAA	Semaphore Address Access Time	—	30	—	40	ns

6

Symbol	Parameter	IDT7026X45		IDT7026X55		IDT7026X70 MIL ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
tRC	Read Cycle Time	45	—	55	—	70	—	ns
tAA	Address Access Time	—	45	—	55	—	70	ns
tACE	Chip Enable Access Time ⁽³⁾	—	45	—	55	—	70	ns
tABE	Byte Enable Access Time ⁽³⁾	—	45	—	55	—	70	ns
tAOE	Output Enable Access Time	—	25	—	30	—	35	ns
tOH	Output Hold from Address Change	3	—	3	—	3	—	ns
tLZ	Output Low-Z Time ^(1, 2)	3	—	3	—	3	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	20	—	25	—	30	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	0	—	ns
tpd	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	—	50	ns
tsOP	Semaphore Flag Update Pulse (<u>OE</u> or <u>SEM</u>)	15	—	15	—	15	—	ns
tsAA	Semaphore Address Access Time	—	50	—	60	—	75	ns

NOTES:

1. Transition is measured ±500mV from low- or high-impedance voltage with load (Figures 1 and 2).


2. This parameter is guaranteed but not tested.

2939 tbl 13

3. To access RAM, CE = LOW, UB or LB = LOW, SEM = HIGH.

4. X in part numbers indicates power rating (S or L).

WAVEFORM OF READ CYCLES⁽⁵⁾




2939 drw 06

NOTES:

1. Timing depends on which signal is asserted last, \overline{OE} , \overline{CE} , \overline{LB} , or \overline{UB} .
2. Timing depends on which signal is de-asserted first \overline{CE} , \overline{OE} , \overline{LB} , or \overline{UB} .
3. t_{BDD} delay is required only in case where opposite port is completing a write operation to the same address location for simultaneous read operations \overline{BUSY} has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last t_{ABE} , t_{AOE} , t_{ACE} , t_{AA} or t_{BDD} .
5. \overline{SEM} = HIGH.

TIMING OF POWER-UP POWER-DOWN



2939 drw 07

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ⁽⁵⁾

Symbol	Parameter	IDT7026X25 COM'L ONLY		IDT7026X35		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE						
tWC	Write Cycle Time	25	—	35	—	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	20	—	30	—	ns
tAW	Address Valid to End-of-Write	20	—	30	—	ns
tAS	Address Set-up Time ⁽³⁾	0	—	0	—	ns
tWP	Write Pulse Width	20	—	30	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tDW	Data Valid to End-of-Write	15	—	25	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	15	—	15	ns
tDH	Data Hold Time ⁽⁴⁾	0	—	0	—	ns
tWZ	Write Enable to Output in High-Z ^(1, 2)	—	15	—	15	ns
tOW	Output Active from End-of-Write ^(1, 2, 4)	0	—	0	—	ns
tSWRD	SEM Flag Write to Read Time	10	—	10	—	ns
tSPS	SEM Flag Contention Window	10	—	10	—	ns


Symbol	Parameter	IDT7026X45		IDT7026X55		IDT7026X70 MIL. ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE								
tWC	Write Cycle Time	45	—	55	—	70	—	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	40	—	45	—	50	—	ns
tAW	Address Valid to End-of-Write	40	—	45	—	50	—	ns
tAS	Address Set-up Time ⁽³⁾	0	—	0	—	0	—	ns
tWP	Write Pulse Width	35	—	40	—	50	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tDW	Data Valid to End-of-Write	25	—	30	—	40	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	20	—	25	—	30	ns
tDH	Data Hold Time ⁽⁴⁾	0	—	0	—	0	—	ns
tWZ	Write Enable to Output in High-Z ^(1, 2)	—	20	—	25	—	30	ns
tOW	Output Active from End-of-Write ^(1, 2, 4)	0	—	0	—	0	—	ns
tSWRD	SEM Flag Write to Read Time	10	—	10	—	10	—	ns
tSPS	SEM Flag Contention Window	10	—	10	—	10	—	ns

NOTES: 2939 tbl 13

1. Transition is measured ±500mV from low- or high-impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, \overline{CE} = LOW, \overline{UB} or \overline{LB} = LOW, \overline{SEM} = HIGH. To access semaphore, \overline{CE} = HIGH and \overline{SEM} = LOW. Either condition must be valid for the entire t_{EW} time.
4. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.
5. X in part numbers indicates power rating (S or L).


6

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING^(1,3,5,8)



2939 drw 08

TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE, UB, LB CONTROLLED TIMING^(1,3,5,8)




2939 drw 09

NOTES:

1. R/W or CE or UB & LB must be HIGH during all address transitions.
2. A write occurs during the overlap (tew or twp) of a LOW UB or LB and a LOW CE and a LOW R/W for memory array writing cycle.
3. twr is measured from the earlier of CE or R/W (or SEM or R/W) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
6. Timing depends on which enable signal is asserted last, CE, R/W or byte control.
7. Timing depends on which enable signal is de-asserted first, CE, R/W or byte control.
8. If OE is LOW during R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE⁽¹⁾




2939 drw 10

NOTE:

1. $\overline{CE} = \text{HIGH}$ or $\overline{UB} \& \overline{LB} = \text{HIGH}$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION^(1,3,4)



2939 drw 11

NOTES:

1. $DOR = DOL = \text{LOW}$, $\overline{CE}_R = \overline{CE}_L = \text{HIGH}$, or both $\overline{UB} \& \overline{LB} = \text{HIGH}$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from R/\overline{W}_A or \overline{SEM}_A going HIGH to R/\overline{W}_B or \overline{SEM}_B going HIGH.
4. If $tSPS$ is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

Symbol	Parameter	IDT7026X25 COM'L ONLY		IDT7026X35		Unit
		Min.	Max.	Min.	Max.	
BUSY TIMING (M\bar{S} = H)						
tBAA	$\overline{\text{BUSY}}$ Access Time from Address Match	—	25	—	35	ns
tBDA	$\overline{\text{BUSY}}$ Disable Time from Address Not Matched	—	20	—	30	ns
tBAC	$\overline{\text{BUSY}}$ Access Time from Chip Enable LOW	—	20	—	30	ns
tBDC	$\overline{\text{BUSY}}$ Disable Time from Chip Enable HIGH	—	17	—	25	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	ns
tBDD	$\overline{\text{BUSY}}$ Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	ns
BUSY TIMING (M\bar{S} = L)						
twB	$\overline{\text{BUSY}}$ Input to Write ⁽⁴⁾	0	—	0	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}$ ⁽⁵⁾	17	—	25	—	ns
PORT-TO-PORT DELAY TIMING						
twDD	Write Pulse to Data Delay ⁽¹⁾	—	50	—	60	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	35	—	45	ns


Symbol	Parameter	IDT7026X45		IDT7026X55		IDT7026X70 MIL. ONLY		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
BUSY TIMING (M\bar{S} = H)								
tBAA	$\overline{\text{BUSY}}$ Access Time from Address Match	—	35	—	45	—	45	ns
tBDA	$\overline{\text{BUSY}}$ Disable Time from Address Not Matched	—	30	—	40	—	40	ns
tBAC	$\overline{\text{BUSY}}$ Access Time from Chip Enable LOW	—	30	—	40	—	40	ns
tBDC	$\overline{\text{BUSY}}$ Disable Time from Chip Enable HIGH	—	25	—	35	—	35	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	5	—	ns
tBDD	$\overline{\text{BUSY}}$ Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	—	Note 3	ns
BUSY TIMING (M\bar{S} = L)								
twB	$\overline{\text{BUSY}}$ Input to Write ⁽⁴⁾	0	—	0	—	0	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}$ ⁽⁵⁾	25	—	25	—	25	—	ns
PORT-TO-PORT DELAY TIMING								
twDD	Write Pulse to Data Delay ⁽¹⁾	—	70	—	80	—	95	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	55	—	65	—	80	ns

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With $\overline{\text{BUSY}}$ (M \bar{S} = HIGH)" or "Timing Waveform of Write With Port-To-Port Delay (M \bar{S} =LOW)".
2. To ensure that the earlier of the two ports wins.
3. tDD is a calculated parameter and is the greater of 0, twDD – twP (actual) or tDDD – twW (actual).
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.
6. "x" is part numbers indicates power rating (S or L).


2939 tbl 15

TIMING WAVEFORM OF READ WITH $\overline{\text{BUSY}}^{(2)}$ ($\text{M}\overline{\text{S}} = \text{H}$)




- NOTES:**
1. To ensure that the earlier of the two ports wins.
 2. $\overline{\text{CE}}_{\text{L}} = \overline{\text{CE}}_{\text{R}} = \text{LOW}$
 3. $\overline{\text{OE}} = \text{LOW}$ for the reading port.
- 2939 drw 12

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY^(1,2) ($\text{M}\overline{\text{S}} = \text{L}$)



- NOTES:**
1. $\overline{\text{BUSY}}$ input equals HIGH for the writing port.
 2. $\overline{\text{CE}}_{\text{L}} = \overline{\text{CE}}_{\text{R}} = \text{LOW}$
- 2939 drw 13


TIMING WAVEFORM OF SLAVE WRITE ($\text{M}\overline{\text{S}} = \text{L}$)




2939 drw 14

6

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING⁽¹⁾ ($M/\overline{S} = H$)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾ ($M/\overline{S} = H$)



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. If tAPS is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

TRUTH TABLE I — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE⁽¹⁾

Functions	D0 - D15 Left	D0 - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7026.

2683 tbl 16

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

Inputs			Outputs		Function
\overline{CE}_L	\overline{CE}_R	A0L-A13L A0R-A13R	BUSYL ⁽¹⁾	BUSYR ⁽¹⁾	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES: 2683 tbl 17

1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT7026 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
2. LOW if the inputs to the opposite port were stable prior to the address and enable inputs of this port. HIGH if the inputs to the opposite port become stable after the address and enable inputs of this port. If TAPS is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs cannot be LOW simultaneously.
3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

FUNCTIONAL DESCRIPTION

The IDT7026 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7026 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} HIGH). When a port is enabled, access to the entire memory array is permitted.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins HIGH. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port LOW.

The busy outputs on the IDT 7026 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT7026 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7026 RAM the busy pin is an output if the part is used as a master (M/S pin = H), and the busy pin is an input if the part used as a slave (M/S pin = L) as shown in Figure 3.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7026 RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/W signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT7026 is an extremely fast Dual-Port 16K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard



CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non- semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non- semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by \overline{CE} , the Dual-Port RAM enable, and \overline{SEM} , the semaphore enable. The \overline{CE} and \overline{SEM} pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where \overline{CE} and \overline{SEM} are both HIGH.

Systems which can best use the IDT7026 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7026's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7026 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7026 in a separate memory space from the Dual-Port RAM. This

address space is accessed by placing a low input on the \overline{SEM} pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{OE} , and R/W) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin D₀ is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a




Figure 4. IDT7026 Semaphore Logic

2939 drw 18

one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7026's Dual-Port RAM. Say the 16K x 16 RAM was to be divided into two 8K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of

Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.


Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

6

ORDERING INFORMATION



2939 drw 19



Integrated Device Technology, Inc.

HIGH-SPEED 16K x 16 DUAL-PORT STATIC RAM

PRELIMINARY
IDT70261S/L

FEATURES:


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Commercial: 25/35/45/55ns (max.)
- Low-power operation
 - IDT70261S
 - Active: 750mW (typ.)
 - Standby: 5mW (typ.)
 - IDT70261L
 - Active: 750mW (typ.)
 - Standby: 1mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT70261 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device

- $\overline{M/\overline{S}} = H$ for \overline{BUSY} output flag on Master
- $\overline{M/\overline{S}} = L$ for \overline{BUSY} input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- TTL-compatible, single 5V ($\pm 10\%$) power supply
- Available in 100-pin Thin Quad Plastic Flatpack

DESCRIPTION:

The IDT70261 is a high-speed 16K x 16 Dual-Port Static RAM. The IDT70261 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-

FUNCTIONAL BLOCK DIAGRAM



3039 drw 01

COMMERCIAL TEMPERATURE RANGES

NOVEMBER 1993

6

32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low

standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500 μ W from a 2V battery.

The IDT70261 is packaged in a 100-pin TQFP.

PIN CONFIGURATIONS



PIN NAMES

Left Port	Right Port	Names
\overline{CE} L	\overline{CE} R	Chip Enable
R/ \overline{WL}	R/ \overline{WR}	Read/Write Enable
\overline{OE} L	\overline{OE} R	Output Enable
A0L – A13L	A0R – A13R	Address
I/O0L – I/O15L	I/O0R – I/O15R	Data Input/Output
\overline{SEML}	\overline{SEMR}	Semaphore Enable
\overline{UBL}	\overline{UBR}	Upper Byte Select
\overline{LBL}	\overline{LBR}	Lower Byte Select
\overline{BUSYL}	\overline{BUSYR}	Busy Flag
M/ \overline{S}		Master or Slave Select
Vcc		Power
GND		Ground

NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

Inputs ⁽¹⁾						Outputs		Mode
\overline{OE}	R/W	\overline{OE}	\overline{UB}	\overline{LB}	\overline{SEM}	I/O8-15	I/O0-7	
H	X	X	X	X	H	High-Z	High-Z	Deselected: Power Down
X	X	X	H	H	H	High-Z	High-Z	Both Bytes Deselected: Power Down
L	L	X	L	H	H	DATA _{IN}	High-Z	Write to Upper Byte Only
L	L	X	H	L	H	High-Z	DATA _{IN}	Write to Lower Byte Only
L	L	X	L	L	H	DATA _{IN}	DATA _{IN}	Write to Both Bytes
L	H	L	L	H	H	DATA _{OUT}	High-Z	Read Upper Byte Only
L	H	L	H	L	H	High-Z	DATA _{OUT}	Read Lower Byte Only
L	H	L	L	L	H	DATA _{OUT}	DATA _{OUT}	Read Both Bytes
X	X	H	X	X	X	High-Z	High-Z	Outputs Disabled

NOTE:
1. A0L — A13L, A0R — A13R

3039 tbl 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

Inputs						Outputs		Mode
\overline{OE}	R/W	\overline{OE}	\overline{UB}	\overline{LB}	\overline{SEM}	I/O8-15	I/O0-7	
H	H	L	X	X	L	DATA _{OUT}	DATA _{OUT}	Read Data in Semaphore Flag
X	H	L	H	H	L	DATA _{OUT}	DATA _{OUT}	Read Data in Semaphore Flag
H	\int	X	X	X	L	DATA _{IN}	DATA _{IN}	Write D _{IN0} into Semaphore Flag
X	\int	X	H	H	L	DATA _{IN}	DATA _{IN}	Write D _{IN0} into Semaphore Flag
L	X	X	L	X	L	—	—	Not Allowed
L	X	X	X	L	L	—	—	Not Allowed

3039 tbl 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{TERM} must not exceed V_{CC} + 0.5V.

3039 tbl 04

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	5.0V ± 10%

3039 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:
1. V_{IL} -3.0V for pulse width less than 20ns.
2. V_{TERM} must not exceed V_{CC} + 0.3V.

3039 tbl 06

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	11	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	11	pF

NOTE:
1. This parameter is determined by device characterization but is not production tested.

3039 tbl 07

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	IDT70261S		IDT70261L		Unit
			Min.	Max.	Min.	Max.	
I _{LI}	Input Leakage Current ⁽⁵⁾	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V _{OL}	Output Low Voltage	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

3039 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version		70261X25		70261X35		Unit
					Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}, \text{ Outputs Open}$ $\overline{SEM} \geq V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S L	170 170	430 370	160 160	410 350	mA
I _{SB1}	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE} = \overline{CE} \geq V_{IH}$ $\overline{SEM} = \overline{SEM} \geq V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S L	25 25	85 60	20 20	85 60	mA
I _{SB2}	Standby Current (One Port — TTL Level Inputs)	\overline{CE} or $\overline{CE} \geq V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $\overline{SEM} = \overline{SEM} \geq V_{IH}$	COM'L	S L	105 105	300 265	95 95	290 255	mA
I _{SB3}	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports \overline{CE} and $\overline{CE} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(4)}$ $\overline{SEM} = \overline{SEM} \geq V_{CC} - 0.2V$	COM'L	S L	1.0 0.2	18 6	1.0 0.2	18 6	mA
I _{SB4}	Full Standby Current (One Port — All CMOS Level Inputs)	One Port \overline{CE} or $\overline{CE} \geq V_{CC} - 0.2V$ $\overline{SEM} = \overline{SEM} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	COM'L	S L	100 100	275 230	90 95	265 215	mA

NOTES:

- X in part numbers indicates power rating (S or L)
- $V_{CC} = 5V, T_A = +25^\circ C$.
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1 / t_{RC}, and using "AC Test Conditions" of input levels of GND to 3V.
- $f = 0$ means no address or control lines change.

3039 tbl 09

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version		70261X45		70261X55		Unit
					Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}$, Outputs Open $\overline{SEM} \geq V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S L	155 155	410 350	150 150	400 340	mA
I _{SB1}	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE}_R = \overline{CE}_L \geq V_{IH}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S L	16 16	85 60	13 13	85 60	mA
I _{SB2}	Standby Current (One Port — TTL Level Inputs)	\overline{CE}_L or $\overline{CE}_R \geq V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$	COM'L	S L	90 90	290 250	85 85	290 250	mA
I _{SB3}	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, $f = 0^{(4)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$	COM'L	S L	1.0 0.2	18 6	1.0 0.2	18 6	mA
I _{SB4}	Full Standby Current (One Port — All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	COM'L	S L	85 85	265 215	90 80	265 215	mA


- NOTES:** 3039 tbl 10
- X in part numbers indicates power rating (S or L)
 - $V_{CC} = 5V$, $T_A = +25^\circ C$.
 - At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/IRC$, and using "AC Test Conditions" of input levels of GND to 3V.
 - $f = 0$ means no address or control lines change.



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

3039 tbl 12



3039 drw 04

Figure 1. Output Load
(5pF for tLZ, tHZ, tWZ, tOW)
* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾

Symbol	Parameter	IDT7025X25		IDT7025X35		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
tRC	Read Cycle Time	25	—	35	—	ns
tAA	Address Access Time	—	25	—	35	ns
tACE	Chip Enable Access Time ⁽³⁾	—	25	—	35	ns
tABE	Byte Enable Access Time ⁽³⁾	—	25	—	35	ns
tAOE	Output Enable Access Time	—	13	—	20	ns
tOH	Output Hold from Address Change	3	—	3	—	ns
tLZ	Output Low-Z Time ^(1, 2)	3	—	3	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	15	—	15	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	ns
tsOP	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	12	—	15	—	ns
tsAA	Semaphore Address Access Time	—	30	—	40	ns


Symbol	Parameter	IDT70261X45		IDT70261X55		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
tRC	Read Cycle Time	45	—	55	—	ns
tAA	Address Access Time	—	45	—	55	ns
tACE	Chip Enable Access Time ⁽³⁾	—	45	—	55	ns
tABE	Byte Enable Access Time ⁽³⁾	—	45	—	55	ns
tAOE	Output Enable Access Time	—	25	—	30	ns
tOH	Output Hold from Address Change	3	—	3	—	ns
tLZ	Output Low-Z Time ^(1, 2)	3	—	3	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	20	—	25	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	ns
tsOP	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	15	—	15	—	ns
tsAA	Semaphore Address Access Time	—	50	—	60	ns

NOTES:

1. Transition is measured $\pm 500\text{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{CE} = L$, \overline{UB} or $\overline{LB} = L$, $\overline{SEM} = H$.
4. X in part numbers indicates power rating (S or L).

3039 tbl 13

WAVEFORM OF READ CYCLES⁽⁵⁾




3039 drw 05

NOTES:

1. Timing depends on which signal is asserted last, \overline{OE} , \overline{CE} , \overline{LB} , or \overline{UB} .
2. Timing depends on which signal is de-asserted first \overline{CE} , \overline{OE} , \overline{LB} , or \overline{UB} .
3. t_{BDD} delay is required only in case where opposite port is completing a write operation to the same address location for simultaneous read operations. \overline{BUSY} has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last t_{ABE} , t_{AOE} , t_{ACE} , t_{AA} or t_{BDD} .
5. $\overline{SEM} = H$.

6

TIMING OF POWER-UP POWER-DOWN



3039 drw 06

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ⁽⁵⁾

Symbol	Parameter	IDT70261X25		IDT70261X35		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE						
tWC	Write Cycle Time	25	—	35	—	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	20	—	30	—	ns
tAW	Address Valid to End-of-Write	20	—	30	—	ns
tAS	Address Set-up Time ⁽³⁾	0	—	0	—	ns
tWP	Write Pulse Width	20	—	30	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tDW	Data Valid to End-of-Write	15	—	25	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	15	—	15	ns
tDH	Data Hold Time ⁽⁴⁾	0	—	0	—	ns
tWZ	Write Enable to Output in High-Z ^(1, 2)	—	15	—	15	ns
tOW	Output Active from End-of-Write ^(1, 2, 4)	0	—	0	—	ns
tSWRD	SEM Flag Write to Read Time	10	—	10	—	ns
tSPS	SEM Flag Contention Window	10	—	10	—	ns


Symbol	Parameter	IDT70261X45		IDT70261X55		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE						
tWC	Write Cycle Time	45	—	55	—	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	40	—	45	—	ns
tAW	Address Valid to End-of-Write	40	—	45	—	ns
tAS	Address Set-up Time ⁽³⁾	0	—	0	—	ns
tWP	Write Pulse Width	35	—	40	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tDW	Data Valid to End-of-Write	25	—	30	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	20	—	25	ns
tDH	Data Hold Time ⁽⁴⁾	0	—	0	—	ns
tWZ	Write Enable to Output in High-Z ^(1, 2)	—	20	—	25	ns
tOW	Output Active from End-of-Write ^(1, 2, 4)	0	—	0	—	ns
tSWRD	SEM Flag Write to Read Time	10	—	10	—	ns
tSPS	SEM Flag Contention Window	10	—	10	—	ns

NOTES:

1. Transition is measured $\pm 500\text{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{\text{CE}} = \text{L}$, $\overline{\text{UB}}$ or $\overline{\text{LB}} = \text{L}$, $\overline{\text{SEM}} = \text{H}$. To access semaphore, $\overline{\text{CE}} = \text{H}$ and $\overline{\text{SEM}} = \text{L}$. Either condition must be valid for the entire t_{ew} time.
4. The specification for t_{oh} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{oh} and t_{ow} values will vary over voltage and temperature, the actual t_{oh} will always be smaller than the actual t_{ow}.
5. X in part numbers indicates power rating (S or L).


3039 tbl 14

TIMING WAVEFORM OF WRITE CYCLE NO. 1, $\overline{R/\overline{W}}$ CONTROLLED TIMING^(1,3,5,8)



3039 drw 07

TIMING WAVEFORM OF WRITE CYCLE NO. 2, \overline{CE} , \overline{UB} , \overline{LB} CONTROLLED TIMING^(1,3,5,8)




6

3039 drw 08

NOTES:

1. $\overline{R/\overline{W}}$ or \overline{CE} or \overline{UB} & \overline{LB} must be high during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of a low \overline{UB} or \overline{LB} and a low \overline{CE} and a low $\overline{R/\overline{W}}$ for memory array writing cycle.
3. t_{WR} is measured from the earlier of \overline{CE} or $\overline{R/\overline{W}}$ (or \overline{SEM} or $\overline{R/\overline{W}}$) going high to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the \overline{CE} or \overline{SEM} low transition occurs simultaneously with or after the $\overline{R/\overline{W}}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, \overline{CE} , $\overline{R/\overline{W}}$ or byte control.
7. Timing depends on which enable signal is de-asserted first, \overline{CE} , $\overline{R/\overline{W}}$ or byte control.
8. If \overline{OE} is low during $\overline{R/\overline{W}}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or ($t_{WZ} + t_{OW}$) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is high during an $\overline{R/\overline{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE⁽¹⁾




3039 drw 09

NOTE:

1. $\overline{CE} = H$ or $\overline{UB} \& \overline{LB} = H$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION^(1,3,4)



3039 drw 10

NOTES:

1. $DOR = DOL = L$, $\overline{CE}_R = \overline{CE}_L = H$, or both $\overline{UB} \& \overline{LB} = H$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from R/\overline{W}_A or \overline{SEM}_A going high to R/\overline{W}_B or \overline{SEM}_B going high.
4. If t_{sps} is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾


Symbol	Parameter	IDT70261X25		IDT70261X35		Unit
		Min.	Max.	Min.	Max.	
BUSY TIMING (M\bar{S} = H)						
tBAA	\overline{BUSY} Access Time from Address Match	—	25	—	35	ns
tBDA	\overline{BUSY} Disable Time from Address Not Matched	—	20	—	30	ns
tBAC	\overline{BUSY} Access Time from Chip Enable LOW	—	20	—	30	ns
tBDC	\overline{BUSY} Disable Time from Chip Enable HIGH	—	17	—	25	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	ns
tBDD	\overline{BUSY} Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	ns
BUSY TIMING (M\bar{S} = L)						
tWB	\overline{BUSY} Input to Write ⁽⁴⁾	0	—	0	—	ns
tWH	Write Hold After \overline{BUSY} ⁽⁵⁾	17	—	25	—	ns
PORT-TO-PORT DELAY TIMING						
tWDD	Write Pulse to Data Delay ⁽¹⁾	—	50	—	60	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	35	—	45	ns
Symbol	Parameter	IDT70261X45		IDT70261X55		Unit
		Min.	Max.	Min.	Max.	
BUSY TIMING (M\bar{S} = H)						
tBAA	\overline{BUSY} Access Time from Address Match	—	35	—	45	ns
tBDA	\overline{BUSY} Disable Time from Address Not Matched	—	30	—	40	ns
tBAC	\overline{BUSY} Access Time from Chip Enable LOW	—	30	—	40	ns
tBDC	\overline{BUSY} Disable Time from Chip Enable HIGH	—	25	—	35	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	ns
tBDD	\overline{BUSY} Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	ns
BUSY TIMING (M\bar{S} = L)						
tWB	\overline{BUSY} Input to Write ⁽⁴⁾	0	—	0	—	ns
tWH	Write Hold After \overline{BUSY} ⁽⁵⁾	25	—	25	—	ns
PORT-TO-PORT DELAY TIMING						
tWDD	Write Pulse to Data Delay ⁽¹⁾	—	70	—	80	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	55	—	65	ns

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With \overline{BUSY} (M \bar{S} = H)" or "Timing Waveform of Write With Port-To-Port Delay (M \bar{S} =L)".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual) or tDDD – tDW (actual).
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.
6. "x" is part numbers indicates power rating (S or L).

3039 tbl 15


TIMING WAVEFORM OF READ WITH $\overline{\text{BUSY}}^{(2)}$ ($M/\overline{\text{S}} = \text{H}$)



- NOTES:**
1. To ensure that the earlier of the two ports wins.
 2. $\overline{\text{CE}}_L = \overline{\text{CE}}_R = \text{L}$
 3. $\overline{\text{OE}} = \text{L}$ for the reading port.

3039 drw 11


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY^(1,2) ($M/\overline{\text{S}} = \text{L}$)



- NOTES:**
1. $\overline{\text{BUSY}}$ input equals H for the writing port.
 2. $\overline{\text{CE}}_L = \overline{\text{CE}}_R = \text{L}$


3039 drw 12

TIMING WAVEFORM OF SLAVE WRITE ($M/\overline{\text{S}} = \text{L}$)




3039 drw 13

WAVEFORM OF $\overline{\text{BUSY}}$ ARBITRATION CONTROLLED BY $\overline{\text{CE}}$ TIMING⁽¹⁾ ($\text{M}/\overline{\text{S}} = \text{H}$)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾ ($\text{M}/\overline{\text{S}} = \text{H}$)



- NOTES:
 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
 2. If tAPS is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾

Symbol	Parameter	IDT7025X25		IDT7025X35		Unit
		Min.	Max.	Min.	Max.	
INTERRUPT TIMING						
tAS	Address Set-up Time	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tINS	Interrupt Set Time	—	20	—	30	ns
tINR	Interrupt Reset Time	—	20	—	30	ns
Symbol	Parameter	IDT7025X45		IDT7025X55		Unit
		Min.	Max.	Min.	Max.	
INTERRUPT TIMING						
tAS	Address Set-up Time	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tINS	Interrupt Set Time	—	35	—	40	ns
tINR	Interrupt Reset Time	—	35	—	40	ns


- NOTE:
 1. "x" in part numbers indicates power rating (S or L).

2683 tbl 16

WAVEFORM OF INTERRUPT TIMING⁽¹⁾



3039 drw 16



3039 drw 17

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG⁽¹⁾

Left Port					Right Port					Function
R/W _L	CE _L	OE _L	A _{0L} -A _{12L}	INT _L	R/W _R	CE _R	OE _R	A _{0R} -A _{12R}	INT _R	
L	L	X	3FFF	X	X	X	X	X	L ⁽²⁾	Set Right INT _R Flag
X	X	X	X	X	X	L	L	3FFF	H ⁽³⁾	Reset Right INT _R Flag
X	X	X	X	L ⁽³⁾	L	L	X	3FFE	X	Set Left INT _L Flag
X	L	L	3FFE	H ⁽²⁾	X	X	X	X	X	Reset Left INT _L Flag

NOTES:

1. Assumes BUS_{YL} = BUS_{YR} = H.
2. If BUS_{YL} = L, then no change.
3. If BUS_{YR} = L, then no change.

2683 tbl 17

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

Inputs			Outputs		Function
\overline{CE}_L	\overline{CE}_R	A0L-A13L A0R-A13R	BUSYL ⁽¹⁾	BUSYR ⁽¹⁾	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES: 2683 tbl 18

1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT70261 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
2. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low simultaneously.
3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE⁽¹⁾

Functions	D0 - D15 Left	D0 - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE: 2683 tbl 19

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70261.

FUNCTIONAL DESCRIPTION

The IDT70261 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70261 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INT}_L) is set when the right port writes to memory location 3FFE (HEX). The left port clears the interrupt by reading address location 3FFE. Likewise, the right port interrupt flag (\overline{INT}_R) is set when the left port writes to memory location 3FFF (HEX) and to clear the interrupt flag (\overline{INT}_R), the right port must read the memory location 3FFF. The message (16 bits) at 3FFE or 3FFF is user-defined. If the interrupt function is not used, address locations 3FFE and

3FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $\overline{M/\overline{S}}$ pin. Once in slave mode the BUSY pin operates solely as a write inhibit input pin. Normal opera-




tion can be programmed by tying the $\overline{\text{BUSY}}$ pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70261 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70261 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70261 RAM the busy pin is an output if the part is used as a master (M/\overline{S} pin = H), and the busy pin is an input if the part used as a slave (M/\overline{S} pin = L) as shown in Figure 3.



3039 drw 18

Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70261 RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/\overline{W} signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT70261 is an extremely fast Dual-Port 16K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the sema-

phore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\text{CE}}$, the Dual-Port RAM enable, and $\overline{\text{SEM}}$, the semaphore enable. The $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ are both high.

Systems which can best use the IDT70261 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70261's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70261 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once

the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70261 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, OE, and R/W) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (SEM) and output enable (OE) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (SEM or OE) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a sema-




Figure 4. IDT70261 Semaphore Logic

3039 drw 19

phore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70261's Dual-Port RAM. Say the 16K x 16 RAM was to be divided into two 8K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section

of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be as-


signed different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

ORDERING INFORMATION





Integrated Device Technology, Inc.

HIGH-SPEED 2K X 8 FOURPORT™ STATIC RAM

IDT7052S/L

FEATURES:

- High-speed access
 - Military: 35/45ns (max.)
 - Commercial: 25/35/45ns (max.)
- Low-power operation
 - IDT7052S
 - Active: 750mW (typ.)
 - Standby: 10mW (typ.)
 - IDT7052L
 - Active: 750mW (typ.)
 - Standby: 1.5mW (typ.)
- Fully asynchronous operation from each of the four ports: P1, P2, P3, P4
- Versatile control for write-inhibit: separate $\overline{\text{BUSY}}$ input to control write-inhibit for each of the four ports
- Battery backup operation—2V data retention
- TTL-compatible; single 5V ($\pm 10\%$) power supply
- Available in several popular hermetic and plastic packages for both through-hole and surface mount
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range (-40°C to $+85^{\circ}\text{C}$) is available, tested to military electrical specifications


DESCRIPTION:

The IDT7052 is a high-speed 2K x 8 FourPort Static RAM designed to be used in systems where multiple access into a common RAM is required. This FourPort Static RAM offers increased system performance in multiprocessor systems that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.

The IDT7052 is also designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when all ports simultaneously access the same FourPort RAM location.

The IDT7052 provides four independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from all ports. An automatic power down feature, controlled by CE, permits the on-chip circuitry of each port to enter a very low power standby power mode.

FUNCTIONAL BLOCK DIAGRAM



FourPort is a trademark of Integrated Device Technology, Inc.

2674 drw 01


MILITARY AND COMMERCIAL TEMPERATURE RANGES


NOVEMBER 1993

Fabricated using IDT's CMOS high-performance technology, this four port RAM typically operates on only 750mW of power. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming 50μW from a 2V battery.

The IDT7052 is packaged in a ceramic 108-pin PGA and a plastic 132-pin quad flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN CONFIGURATIONS





132-Pin PLASTIC QUAD FLATPACK
Top View

- NOTES:**
1. All Vcc pins must be connected to the power supply.
 2. All GND pins must be connected to the ground supply.
 3. NC denotes no-connect pin.

6

PIN CONFIGURATIONS

Symbol	Pin Name
A ₀ P1 – A ₁₀ P1	Address Lines – Port 1
A ₀ P2 – A ₁₀ P2	Address Lines – Port 2
A ₀ P3 – A ₁₀ P3	Address Lines – Port 3
A ₀ P4 – A ₁₀ P4	Address Lines – Port 4
I/O ₀ P1 – I/O ₇ P1	Data I/O – Port 1
I/O ₀ P2 – I/O ₇ P2	Data I/O – Port 2
I/O ₀ P3 – I/O ₇ P3	Data I/O – Port 3
I/O ₀ P4 – I/O ₇ P4	Data I/O – Port 4
R \overline{W} P1	Read/Write – Port 1
R \overline{W} P2	Read/Write – Port 2
R \overline{W} P3	Read/Write – Port 3
R \overline{W} P4	Read/Write – Port 4
GND	Ground
\overline{CE} P1	Chip Enable – Port 1
\overline{CE} P2	Chip Enable – Port 2
\overline{CE} P3	Chip Enable – Port 3
\overline{CE} P4	Chip Enable – Port 4
\overline{OE} P1	Output Enable – Port 1
\overline{OE} P2	Output Enable – Port 2
\overline{OE} P3	Output Enable – Port 3
\overline{OE} P4	Output Enable – Port 4
\overline{BUSY} P1	Write Disable – Port 1
\overline{BUSY} P2	Write Disable – Port 2
\overline{BUSY} P3	Write Disable – Port 3
\overline{BUSY} P4	Write Disable – Port 4
V _{cc}	Power

2674 tbl 01

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
I _{OUT}	DC Output Current	50	50	mA

NOTE:

2674 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{TERM} must not exceed V_{cc} + 0.5V.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	11	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	11	pF

NOTE:

2674 tbl 03

- This parameter is determined by device characterization but is not production tested.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{cc}
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2674 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{cc}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

2674 tbl 05

- V_{IL} (min.) = -3.0V for pulse width less than 20ns.
- V_{TERM} must not exceed V_{cc} + 0.5V.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	IDT7052S		IDT7052L		Unit
			Min.	Max.	Min.	Max.	
I _L	Input Leakage Current ⁽⁷⁾	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
I _O	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V _{OL}	Output Low Voltage	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

2674 tbl 06

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1, 2, 6) ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version		IDT7052x25 ⁽³⁾		IDT7052x35		IDT7052x45		Unit
			MIL.	S	Typ.	Max.	Typ.	Max.	Typ.	Max.	
I _{CC1}	Operating Power Supply Current (All Ports Active)	$\overline{CE} \leq V_{IL}$ Outputs Open $f = 0$ ⁽⁴⁾	MIL.	S	—	—	150	360	150	360	mA
				L	—	—	150	300	150	300	
			COM'L.	S	150	300	150	300	150	300	
				L	150	250	150	250	150	250	
I _{CC2}	Dynamic Operating Current (All Ports Active)	$\overline{CE} \leq V_{IL}$ Outputs Open $f = f_{MAX}$ ⁽⁵⁾	MIL.	S	—	—	210	395	195	390	mA
				L	—	—	180	330	170	325	
			COM'L.	S	225	350	210	335	195	330	
				L	195	305	180	290	170	285	
I _{SB}	Standby Current (All Ports — TTL Level Inputs)	$\overline{CE} \geq V_{IH}$ $f = f_{MAX}$ ⁽⁵⁾	MIL.	S	—	—	40	110	35	105	mA
				L	—	—	35	80	30	75	
			COM'L.	S	60	85	40	75	35	70	
				L	50	70	35	60	30	55	
I _{SB1}	Full Standby Current (All Ports — All CMOS Level Inputs)	All Ports $\overline{CE} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0$ ⁽⁴⁾	MIL.	S	—	—	1.5	30	1.5	30	mA
				L	—	—	.3	4.5	.3	4.5	
			COM'L.	S	1.5	15	1.5	15	1.5	15	
				L	.3	1.5	.3	1.5	.3	1.5	

NOTES:

1. "x" in part number indicates power rating (S or L).
2. $V_{CC} = 5V, T_A = +25^\circ C$ for Typ.
3. $0^\circ C$ to $+70^\circ C$ temperature range only.
4. $f = 0$ means no address or control lines change.
5. At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/t_{RC}$, and using "AC Test Conditions" of input levels of GND to 3V.
6. For the case of one port, divide the above appropriate current by four.
7. At $V_{CC} \leq 2.0V$ input leakages are undefined.

2674 tbl 07

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) $V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V$


Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit	
V _{DR}	V _{CC} for Data Retention	$V_{CC} = 2V$	2.0	—	—	V	
I _{CCDR}	Data Retention Current	$\overline{CE} \geq V_{HC}$ $V_{IN} \geq V_{HC}$ or $\leq V_{LC}$	MIL.	—	25	1800	μA
			COM'L.	—	25	600	
t _{CDR} ⁽³⁾	Chip Deselect to Data Retention Time		0	—	—	ns	
t _R ⁽³⁾	Operation Recovery Time		t _{RC} ⁽²⁾	—	—	ns	

NOTES:

1. $V_{CC} = 2V, T_A = +25^\circ C$
2. t_{RC} = Read Cycle Time
3. This parameter is guaranteed but not tested.

2674 tbl 08

LOW V_{CC} DATA RETENTION WAVEFORM




2674 drw 04

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2674 tbl 09



2674 drw 05

Figure 1. Output Load
(5pF for tLZ, tHZ, tWZ, tOW)
*Including scope and jig

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE


Symbol	Parameter	IDT7052S25 ⁽¹⁾ IDT7052L25 ⁽¹⁾		IDT7052S35 IDT7052L35		IDT7052S45 IDT7052L45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t _{RC}	Read Cycle Time	25	—	35	—	45	—	ns
t _{AA}	Address Access Time	—	25	—	35	—	45	ns
t _{ACE}	Chip Enable Access Time	—	25	—	35	—	45	ns
t _{AOE}	Output Enable Access Time	—	15	—	25	—	30	ns
t _{OH}	Output Hold from Address Change	0	—	0	—	0	—	ns
t _{LZ}	Output Low-Z Time ^(1, 2)	3	—	5	—	5	—	ns
t _{HZ}	Output High-Z Time ^(1, 2)	—	15	—	15	—	20	ns
t _{PU}	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ⁽²⁾	—	20	—	50	—	50	ns

NOTES:

1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. 0°C to +70°C temperature range only.


2674 tbl 10

TIMING WAVEFORM OF READ CYCLE NO. 1, ANY PORT^(1, 2, 4)



2674 drw 06

TIMING WAVEFORM OF READ CYCLE NO. 2, ANY PORT^(1, 3)



NOTES:

1. R/W is high for Read Cycles.
2. Device is continuously enabled, $\overline{CE} = V_{IL}$.
3. Addresses valid prior to or coincident with \overline{CE} transition low.
4. $\overline{OE} = V_{IL}$.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Symbol	Parameter	IDT7052S25 ⁽⁷⁾ IDT7052L25 ⁽⁷⁾		IDT7052S35 IDT7052L35		IDT7052S45 IDT7052L45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE								
tWC	Write Cycle Time	25	—	35	—	45	—	ns
tEW	Chip Enable to End-of-Write	20	—	30	—	35	—	ns
tAW	Address Valid to End-of-Write	20	—	30	—	35	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	ns
tWP	Write Pulse Width ⁽³⁾	20	—	30	—	35	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tdW	Data Valid to End-of-Write	15	—	20	—	20	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	15	—	15	—	20	ns
tDH	Data Hold Time	0	—	0	—	0	—	ns
tWZ	Write Enabled to Output in High-Z ^(1, 2)	—	15	—	15	—	20	ns
tOW	Output Active from End-of-Write ^(1, 2)	0	—	0	—	0	—	ns
tWDD	Write Pulse to Data Delay ⁽⁴⁾	—	45	—	55	—	65	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁴⁾	—	35	—	45	—	55	ns
BUSY INPUT TIMING								
tWB	Write to \overline{BUSY} ⁽⁵⁾	0	—	0	—	0	—	ns
tWH	Write Hold After \overline{BUSY} ⁽⁶⁾	15	—	20	—	20	—	ns


NOTES:

1. Transition is measured $\pm 50mV$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. Specified for \overline{OE} at high (refer to "Timing Waveform of Write Cycle", Note 7).
4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
5. To ensure that the write cycle is inhibited during contention.
6. To ensure that a write cycle is completed after contention.
7. 0°C to +70°C temperature range only.

2674 tbl 11


6

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/\overline{W} CONTROLLED TIMING^(1, 2, 3, 7)



2674 drw 08

TIMING WAVEFORM OF WRITE CYCLE NO. 2, \overline{CE} CONTROLLED TIMING^(1, 2, 3, 5)




2674 drw 09

NOTES:

1. R/\overline{W} or \overline{CE} must be high during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of a low \overline{CE} and a low R/\overline{W} .
3. t_{WR} is measured from the earlier of \overline{CE} or R/\overline{W} going high to the end of write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the \overline{CE} low transition occurs simultaneously with or after the R/\overline{W} low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500\text{mV}$ from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
7. If \overline{OE} is low during a R/\overline{W} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WZ} + t_{OW})$ to allow the I/O drivers to turn off data to be placed on the bus for the required t_{OW} . If \overline{OE} is high during an R/\overline{W} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY^(1, 2, 3)




2674 drw 10

NOTES:

1. Assume $\overline{\text{BUSY}}$ input at HI and $\overline{\text{CE}}$ at LO for the writing port.
2. Write cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for any of the reading ports which has its $\overline{\text{OE}}$ at LO.

TIMING WAVEFORM OF WRITE WITH $\overline{\text{BUSY}}$ INPUT



2674 drw 11

FUNCTIONAL DESCRIPTION

The IDT7052 provides four ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected ($\overline{\text{CE}}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ($\overline{\text{OE}}$). In the read mode, the port's $\overline{\text{OE}}$ turns on the output drivers when set LOW. READ/WRITE conditions are illustrated in the table below.

TABLE I – READ/WRITE CONTROL


Any Port ⁽¹⁾				Function
R/W	$\overline{\text{CE}}$	$\overline{\text{OE}}$	D0-7	
X	H	X	Z	Port Disabled and in Power Down Mode
X	H	X	Z	$\overline{\text{CE}}_{P1} = \overline{\text{CE}}_{P2} = \overline{\text{CE}}_{P3} = \overline{\text{CE}}_{P4} = \text{H}$ Power Down Mode, LSB or LSB1
L	L	X	DATAin	Data on port written into memory ^(2, 3)
H	L	L	DATAout	Data in memory output on port
X	X	H	Z	High impedance outputs

NOTES:

2698 tbl 12

1. H = HIGH, L = LOW, X = Don't Care, Z = High Impedance
2. If $\overline{\text{BUSY}} = \text{LOW}$, data is not written.
3. For valid write operation, no more than one port can write to the same address location at the same time.

ORDERING INFORMATION



2674 drw 12



Integrated Device Technology, Inc.

HIGH-SPEED 36K (4K x 9-BIT) SYNCHRONOUS DUAL-PORT RAM

IDT7099S

FEATURES:

- High-speed clock-to-data output times
 - Military: 20/25/30ns (max.)
 - Commercial: 15/20/25ns (max.)
- Low-power operation
 - IDT7099S
 - Active: 900 mW (typ.)
 - Standby: 50 mW (typ.)
- 4K X 9 bits
- Architecture based on Dual-Port RAM cells
 - Allows full simultaneous access from both ports
 - Independent bit/byte read and write inputs for control functions
- IDT's BiCMOS process technology
- Synchronous operation
 - 4ns setup to clock, 1ns hold on all control, data, and address inputs
 - Data input, address, and control registers
 - Fast 15ns clock to data out
 - Self-timed write allows fast write cycle
 - 20ns cycle times, 50MHz operation
- Clock enable feature
- Guaranteed data output hold times
- Available in 68-pin PGA, PLCC, and 80-pin TQFP
- Military product compliant to MIL-STD-883, Class B


DESCRIPTION:

The IDT7099 is a high-speed 4K x 9 bit synchronous Dual-Port RAM. The memory array is based on Dual-Port memory cells to allow simultaneous access from both ports. Registers on control, data, and address inputs provide low set-up and hold times. The timing latitude provided by this approach allow systems to be designed with very short realized cycle times. With an input data register, this device has been optimized for applications having unidirectional data flow or bi-directional data flow in bursts. Changing data direction from reading to writing normally requires one dead cycle.

Fabricated using IDT's BiCMOS high-performance technology, these Dual-Ports typically operate on only 900mW of power at maximum high-speed clock-to-data output times as fast as 15ns. An automatic power down feature, controlled by \overline{CE} , permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT7099 is packaged in a 68-pin PGA, 68-pin PLCC, and a 80-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


FUNCTIONAL BLOCK DIAGRAM



NOTE:

1. Self-timed write generator.


PIN CONFIGURATIONS




3007 drw 03

NOTES:

1. All VCC pins must be connected to power supply.
2. All ground pins must be connected to ground supply.



3007 drw 02



NOTES:

1. All VCC pins must be connected to power supply.
2. All ground pins must be connected to ground supply.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM ⁽³⁾	Terminal Voltage	-0.5 to VCC	-0.5 to VCC	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Inputs and Vcc terminals only.
3. I/O terminals only.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

3007 tbi 02

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	—	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

1. VIL = -3.0V for pulse width less than 20ns.

3007 tbi 03

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	IDT7099S		Unit
			Min.	Max.	
ILI	Input Leakage Current	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	μA
ILO	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	μA
VOL	Output Low Voltage	$I_{OL} = 4mA$	—	0.4	V
VOH	Output High Voltage	$I_{OH} = -4mA$	2.4	—	V

3007 tbl 04

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 5V \pm 10\%$)

Symbol	Parameter	Test Condition	Version	IDT7099S15 ⁽¹⁾		IDT7099S20		IDT7099S25		IDT7099S30 ⁽²⁾		Unit
				Typ.	Max.	Typ.	Max.	Typ.	Max.	Typ.	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} V_{IL}$ Outputs Open $f = f_{MAX}^{(3)}$	Mil.	—	—	—	310	—	290	—	270	mA
			Com'l.	—	300	—	290	—	270	—	—	
I _{SB1}	Standby Current (Both Ports—TTL Level Inputs)	$\overline{CE} L$ and $\overline{CE} R V_{IH}$ $f = f_{MAX}^{(3)}$	Mil.	—	—	—	140	—	130	—	110	mA
			Com'l.	—	140	—	130	—	110	—	—	
I _{SB2}	Standby Current (One Port—TTL Level Inputs)	$\overline{CE} L$ or $\overline{CE} R V_{IH}$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	Mil.	—	—	—	210	—	200	—	180	mA
			Com'l.	—	210	—	200	—	180	—	—	
I _{SB3}	Full Standby Current (Both Ports—CMOS Level Inputs)	Both Ports $\overline{CE} R$ and $\overline{CE} L V_{CC} - 0.2V$ $V_{IN} V_{CC} - 0.2V$ or $V_{IN} 0.2V, f = 0^{(4)}$	Mil.	—	—	—	20	—	20	—	20	mA
			Com'l.	—	15	—	15	—	15	—	—	
I _{SB4}	Full Standby Current (One Port—CMOS Level Inputs)	One Port $\overline{CE} L$ or $\overline{CE} R V_{CC} - 0.2V, V_{IN} V_{CC} - 0.2V$ or $V_{IN} 0.2V, \text{ Active Port Outputs Open, } f = f_{MAX}^{(3)}$	Mil.	—	—	—	200	—	190	—	170	mA
			Com'l.	—	200	—	190	—	170	—	—	

3007 tbl 05


NOTES:

- 0°C to +70°C temperature range only.
- 55°C to +125°C temperature range only.
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of $1/t_{CLK}$, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- $f = 0$ means no address, clock, or control lines change. Applies only to inputs at CMOS level standby.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 and 3

3007 tbl 06



3007 drw 05

Figure 1. Output load.




Figure 2. Output Load (for tCLZ, tCHZ, tOLZ, and tOHZ).

*Including scope and jig.




Figure 3. Lumped Capacitive Load, Typical Derating.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGE — (READ AND WRITE CYCLE TIMING)

(Commercial: VCC = 5V ± 10%, TA = 0°C to +70°C; Military: VCC = 5V ± 10%, TA = -55°C to +125°C)

Symbol	Parameter	Commercial			Military			Unit						
		7099S15		7099S20		7099S25								
		Min.	Max.	Min.	Max.	Min.	Max.							
tCLK	Clock Cycle Time	20	—	20	—	25	—	20	—	25	—	30	—	ns
tCLKH	Clock High Time	6	—	8	—	10	—	8	—	10	—	12	—	ns
tCLKL	Clock Low Time	6	—	8	—	10	—	8	—	10	—	12	—	ns
tcQV	Clock High to Output Valid	—	15	—	20	—	25	—	20	—	25	—	30	ns
trSU	Registered Signal Set-up Time	4	—	5	—	6	—	5	—	6	—	7	—	ns
trHD	Registered Signal Hold Time	1	—	1	—	1	—	2	—	2	—	2	—	ns
tCOH	Data Output Hold After Clock High	3	—	3	—	3	—	3	—	3	—	3	—	ns
tCLZ	Clock High to Output Low-Z	2	—	2	—	2	—	2	—	2	—	2	—	ns
tCHZ	Clock High to Output High-Z	—	7	—	9	—	12	—	9	—	12	—	15	ns
toE	Output Enable to Output Valid	—	8	—	10	—	12	—	10	—	12	—	15	ns
tOLZ	Output Enable to Output Low-Z	0	—	0	—	0	—	0	—	0	—	0	—	ns
tOHZ	Output Disable to Output High-Z	—	7	—	9	—	11	—	9	—	11	—	14	ns
tCSU	Clock Enable, Disable Set-up Time	4	—	5	—	6	—	5	—	6	—	7	—	ns
tCHD	Clock Enable, Disable Hold Time	2	—	2	—	2	—	3	—	3	—	3	—	ns
Port-to-Port Delay														
tcWDD	Write Port Clock High to Read Data Delay	—	30	—	35	—	45	—	35	—	45	—	55	ns


3007 tbl 07

TIMING WAVEFORM OF READ CYCLE, EITHER SIDE^(1,2)



3007 drw 08

TIMING WAVEFORM OF READ CYCLE WITH PORT-TO-PORT DELAY




NOTES:

1. $\overline{CEL} = \overline{CER} = L, \overline{CLKENL} = \overline{CLKENR} = L$
2. $\overline{OE} = L$ for the reading port.

3007 drw 09


TIMING WAVEFORM OF READ-TO-WRITE CYCLE NO. 1, CE HIGH⁽¹⁾



NOTE:
 1. \overline{OE} low throughout.

3007 drw 10

TIMING WAVEFORM OF READ-TO-WRITE CYCLE NO. 2, \overline{CE} LOW⁽²⁾



NOTES:
 1. During dead cycle, if \overline{CE} is low, data will be written into array.
 2. \overline{OE} low throughout.

3007 drw 11

FUNCTIONAL DESCRIPTION

The IDT7099 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide very short set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal. An asynchronous output enable is provided to ease asynchronous bus interfacing.

The internal write pulse width is independent of the high and low periods of the clock. This allows the shortest possible realized cycle times. Clock enable inputs are provided to stall the operation of the address and data input registers without

introducing clock skew for very fast interleaved memory applications.

The data inputs are gated to control on-chip noise in bussed applications. The user must guarantee that the BYTE R/W and BIT R/W pins are low for at least one clock cycle before any write is attempted. A high on the CE input for one clock cycle will power down the internal circuitry to reduce static power consumption.

The device has separate bit write, byte write, bit enable, and byte enable pins to allow for independent control.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
COUT	Output Capacitance	VOUT = 0V	11	pF

3007 tbi 08

TRUTH TABLES

TRUTH TABLE I: READ/WRITE CONTROL⁽¹⁾

Inputs						Outputs		Mode
Synchronous				Asynchronous		Outputs		
CLK	CE	Byte R/W	Bit R/W	Byte OE	Bit OE	I/O0-7	I/O8	
u	h	h	h	X	X	High-Z	High-Z	Deselected, Power Down, Data I/O Disabled
u	h	l	h	X	X	DATAin	High-Z	Deselected, Power Down, Byte Data Input Enabled
u	h	h	l	X	X	High-Z	DATAin	Deselected, Power Down, Bit Data Input Enabled
u	h	l	l	X	X	DATAin	DATAin	Deselected, Power Down, Data Input Enabled
u	l	l	h	X	L	DATAin	DATAout	Write Byte, Read Bit
u	l	l	h	X	H	DATAin	High-Z	Write Byte Only
u	l	h	l	L	X	DATAout	DATAin	Read Byte, Write Bit
u	l	h	l	H	X	High-Z	DATAin	Write Bit Only
u	l	l	l	X	X	DATAin	DATAin	Write Byte, Write Bit
u	l	h	h	L	L	DATAout	DATAout	Read Byte, Read Bit
u	l	h	h	H	L	High-Z	DATAout	Read Bit Only
u	l	h	h	L	H	DATAout	High-Z	Read Byte Only
u	l	h	h	H	H	High-Z	High-Z	Data I/O Disabled

3007 tbi 09

**TRUTH TABLE II:
 CLOCK ENABLE FUNCTION TABLE⁽¹⁾**


Operating Mode	Inputs		Register Inputs		Register Outputs	
	CLK	CKEN	ADDR	DATAin	ADDR	DATAout
Load "1"	u	l	h	h	H	H
Load "0"	u	l	l	l	L	L
Hold (do nothing)	u	h	X	X	N/C	N/C
	X	H	X	X	N/C	N/C

NOTE:

1. H = High voltage level steady state, h = High voltage level one set-up time prior to the low-to-high clock transition, L = Low voltage level steady state
 l = Low voltage level one set-up time prior to the low-to-high clock transition, X = Don't care, N/C = No change

3007 tbi 10

ORDERING INFORMATION



3007 drw 12



Integrated Device Technology, Inc.

HIGH SPEED 128K (8K X 16 BIT) SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM™)

PRELIMINARY
IDT70825S
IDT70825L

FEATURES:

- 8K x 16 Sequential Access Random Access Memory (SARAM™)
 - Sequential Access from one port and standard Random Access from the other port
 - Separate upper-byte and lower-byte control of the Random Access Port
- High speed operation
 - 25ns tAA for random access port
 - 25ns tCD for sequential port
 - 30ns clock cycle time
- Architecture based on Dual-Port RAM cells
- Devices are capable of withstanding greater than 2001V electrostatic charge, class II
- Compatible with Intel BMIC and 82430 PCI Set
- Width and Depth Expandable
- Sequential side
 - Address based flags for buffer control
 - Pointer logic supports two internal buffers
- Battery backup operation—2V data retention
- TTL-compatible, single 5V (±10%) power supply
- Available in 80-pin TQFP and 84-pin PGA
- Military product compliant to MIL-STD-883.
- Industrial temperature range (−40°C to +85°C) is available,

tested to military electrical specifications.


DESCRIPTION:

The IDT70825 is a high-speed 8K x 16bit Sequential Access Random Access Memory (SARAM). The SARAM offers a single-chip solution to buffer data sequentially on one port, and be accessed randomly (asynchronously) through the other port. The device has a Dual-Port RAM based architecture with a standard SRAM interface for the random (asynchronous) access port, and a clocked interface with counter sequencing for the sequential (synchronous) access port.

Fabricated using CMOS high-performance technology, this memory device typically operates on less than 1.2W of power at maximum high-speed clock-to-data and Random Access. An automatic power down feature, controlled by CE, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70825 is packaged in a 80-pin Thin Plastic Quad Flatpack (TQFP) or 84-pin Ceramic Pin Grid Array (PGA). Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM




3016 drw 01

The IDT logo is a registered trademark and SARAM is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES


NOVEMBER 1993

PIN CONFIGURATIONS



NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.



6

PIN DESCRIPTIONS: RANDOM ACCESS PORT

SYMBOL	NAME	I/O	DESCRIPTION
A0-A12	Address Lines	I	Address inputs to access the 8192-bit memory array.
DQ0-DQ15	Inputs/Outputs	I	Random access data inputs/outputs for 16-bit wide data.
\overline{CE}	Chip Enable	I	When \overline{CE} is LOW, the random access port is enabled. When \overline{CE} is HIGH, the random access port is disabled into power-down mode and the DQ outputs are in the high-impedance state. All data is retained during $\overline{CE} = \text{VIH}$, unless it is altered by the sequential port. \overline{CE} and \overline{CMD} may not be LOW at the same time.
\overline{CMD}	Control Register Enable	I	When \overline{CMD} is LOW, Address lines A0-A2, R/W, and inputs/outputs DQ0-DQ12, are used to access the control register, the flag register, and the start and end of buffer registers. \overline{CMD} and \overline{CE} may not be LOW at the same time.
R/W	Read/Write Enable	I	If \overline{CE} is LOW and \overline{CMD} is HIGH, data is written into the array when R/W is LOW and read out of the array when R/W is HIGH. If \overline{CE} is HIGH and \overline{CMD} is LOW, R/W is used to access the buffer command registers. \overline{CE} and \overline{CMD} may not be LOW at the same time.
\overline{OE}	Output Enable	I	When \overline{OE} is LOW and R/W is HIGH, DQ0-DQ15 outputs are enabled. When \overline{OE} is HIGH, the DQ outputs are in the high-impedance state.
$\overline{LB}, \overline{UB}$	Lower Byte, Upper Byte Enables	I	When \overline{LB} is LOW, DQ0-DQ7 are accessible for read and write operations. When \overline{LB} is HIGH, DQ0-DQ7 are tri-stated and blocked during read and write operations. \overline{UB} controls access for DQ8-DQ15 in the same manner and is asynchronous from \overline{LB} .
Vcc	Power Supply		Seven +5V power supply pins. All Vcc pins must be connected to the same +5V Vcc supply.
GND	Ground		Nine Ground pins. All Ground pins must be connected to the same Ground supply.

3016 tbl 01

PIN DESCRIPTIONS: SEQUENTIAL ACCESS PORT

SYMBOL	NAME	I/O	DESCRIPTION
SDQ0-SDQ15	Inputs	I/O	Sequential data inputs/outputs for 16-bit wide data.
SCLK	Clock	I	SDQ0-SDQ15, \overline{SCE} , SR/W, and \overline{SLD} are registered on the LOW-to-HIGH transition of SCLK. Also, the sequential access port address pointer increments by 1 on each LOW-to-HIGH transition of SCLK when CNTEN is LOW.
\overline{SCE}	Chip Enable	I	When \overline{SCE} is LOW, the sequential access port is enabled on the LOW-to-HIGH transition of SCLK. When \overline{SCE} is HIGH, the sequential access port is disabled into powered-down mode on the LOW-to-HIGH transition of SCLK, and the SDQ outputs are in the high-impedance state. All data is retained, unless altered by the random access port.
CNTEN	Counter Enable	I	When CNTEN is LOW, the address pointer increments on the LOW-to-HIGH transition of SCLK.
SR/W	Read/Write Enable	I	When SR/W and \overline{SCE} are LOW, a write cycle is initiated on the LOW-to-HIGH transition of SCLK. When SR/W is HIGH, and \overline{SCE} and \overline{SOE} are LOW, a read cycle is initiated on the LOW-to-HIGH transition of SCLK.
\overline{SLD}	Address Pointer Load Control	I	When \overline{SLD} is sampled LOW, there is an internal delay of one cycle before the address pointer changes. When \overline{SLD} is LOW, data on the inputs SDQ0-SDQ12 is loaded into a data-in register on the LOW-to-HIGH transition of SCLK. On the cycle following \overline{SLD} , the address pointer changes to the address location contained in the data-in register. $\overline{SSTRT1}$ and $\overline{SSTRT2}$ may not be LOW while \overline{SLD} is LOW or during the cycle following \overline{SLD} .
$\overline{SSTRT1}, \overline{SSTRT2}$	Load Start of Address Register	I	When $\overline{SSTRT1}$ or $\overline{SSTRT2}$ is LOW, the start of address register #1 or #2 is loaded into the address pointer on the LOW-to-HIGH transition of SCLK. The start addresses are stored in internal registers. $\overline{SSTRT1}$ and $\overline{SSTRT2}$ may not be LOW while \overline{SLD} is LOW or during the cycle following \overline{SLD} .
$\overline{EOB1}, \overline{EOB2}$	End of Buffer Flag	O	$\overline{EOB1}$ or $\overline{EOB2}$ is output LOW when the address pointer is incremented to match the address stored in the end of buffer registers. The flags can be cleared by either asserting RST LOW or by writing zero into bit 0 and/or bit 1 of the control register at address 101. $\overline{EOB1}$ and $\overline{EOB2}$ are dependent on separate internal registers, and therefore separate match addresses.
\overline{SOE}	Output Enable	I	\overline{SOE} controls the data outputs and is independent of SCLK. When \overline{SOE} is LOW, output buffers and the sequentially addressed data is output. When \overline{SOE} is HIGH, the SDQ output bus is in the high-impedance state. \overline{SOE} is asynchronous to SCLK.
RST	Reset	I	When RST is LOW, all internal registers are set to their default state, the address pointer is set to zero, and the $\overline{EOB1}$ and $\overline{EOB2}$ flags are set HIGH. RST is asynchronous to SCLK.

3016 tbl 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

NOTES: 3016 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VIN must not exceed VCC + 0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

3016 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	—	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

- NOTE: 3016 tbl 05
- VIL -1.5V for pulse width less than 10ns.

CAPACITANCE (TA = +25°C, F = 1.0MHz, PLCC)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
COU	Output Capacitance	VOUT = 0V	11	pF

- NOTE: 3016 tbl 06
- This parameter is determined by device characterization, but is not production tested.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (VCC = 5.0V ± 10%)

Symbol	Parameter	Test Conditions	IDT70825S		IDT70825L		Unit
			Min.	Max.	Min.	Max.	
ILI	Input Leakage Current	VCC = Max. VIN = GND to VCC	—	5.0	—	1.0	µA
ILO	Output Leakage Current	VCC = Max. CE and SE = VIH VOUT = GND to VCC	—	5.0	—	1.0	µA
VOL	Output Low Voltage	IOL = 4mA, VCC = Min.	—	0.4	—	0.4	V
VOH	Output High Voltage	IOH = -4mA, VCC = Min.	2.4	—	2.4	—	V

3016 tbl 07



DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ (VCC = 5.0V ± 10%)


Symbol	Parameter	Test Condition	Version	70825X25		70825X35		70825X45		Unit	
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.		
ICC	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$, Outputs Open $\overline{SCE} = V_{IL}^{(5)}$ $f = f_{MAX}^{(3)}$	MIL.	S	—	—	160	400	155	400	mA
				L	—	—	160	340	155	340	
			COM'L.	S	170	360	160	340	155	340	
				L	170	310	160	290	155	290	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	\overline{SCE} and $\overline{CE} = V_{IH}$ $f = f_{MAX}^{(3)}$	MIL.	S	—	—	20	85	16	85	mA
				L	—	—	20	65	16	65	
			COM'L.	S	25	70	20	70	16	70	
				L	25	50	20	50	16	50	
ISB2	Standby Current (One Port - TTL Level Input)	\overline{CE} or $\overline{SCE} = V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$	MIL.	S	—	—	95	290	90	290	mA
				L	—	—	95	250	90	250	
			COM'L.	S	105	250	95	240	90	240	
				L	105	220	95	210	90	210	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports \overline{CE} and $\overline{SCE} = V_{CC} - 0.2V^{(6)}$ $V_{IN} = V_{CC} - 0.2V$ or $V_{IN} = 0.2V$, $f = 0^{(4)}$	MIL.	S	—	—	1.0	30	1.0	30	mA
				L	—	—	0.2	10	0.2	10	
			COM'L.	S	1.0	15	1.0	15	1.0	15	
				L	0.2	5	0.2	5	0.2	5	
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	One Port \overline{CE} or $\overline{SCE} = V_{CC} - 0.2V^{(6)}$ $V_{IN} = V_{CC} - 0.2V$ or $V_{IN} = 0.2V$ $f = f_{MAX}^{(3)}$	MIL.	S	—	—	90	260	85	260	mA
				L	—	—	90	215	85	215	
			COM'L.	S	100	230	90	220	85	220	
				L	100	190	90	180	85	180	

NOTES:

- 'X' in part number indicates power rating (S or L).
- Vcc = 5V, Ta = +25°C.
- At f = fMAX, address, control lines (except Output Enable), and SCLK are cycling at the maximum frequency read cycle of 1/trc.
- f = 0 means no address or control lines change.
- \overline{SCE} may transition, but is Low ($\overline{SCE} = V_{IL}$) when clocked in by SCLK.
- \overline{SCE} may be 0.2V, after it is clocked in, since SCLK = VIH must be clocked in prior to powerdown.

3016 tbl 08

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L VERSION ONLY) (VLC = 0.2V, VHC = VCC - 0.2V)


Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit	
VDR	VCC for Data Retention	VCC = 2V	2.0	—	—	V	
ICCDR	Data Retention Current	$\overline{CE} = V_{HC}$ $V_{IN} = V_{HC}$ or V_{LC}	MIL.	—	100	4000	μA
			COM'L.	—	100	1500	
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	$\overline{SCE} = V_{IH}^{(4)}$ when SCLK = 	0	—	—	ns	
tR ⁽³⁾	Operation Recovery Time		tRC ⁽²⁾	—	—	ns	

NOTES:

- Ta = +25°C, Vcc = 2V
- tRC = Read Cycle Time
- This parameter is guaranteed by device characterization, but not tested.
- To initiate data retention, $\overline{SCE} = V_{IH}$ must be clocked in.

3016 tbl 09

DATA RETENTION WAVEFORM (RANDOM AND SEQUENTIAL PORT)⁽¹⁾



3016 drw 04


NOTES :

- 1. SCE is synchronized to the sequential clock input.

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figure 1 & 2

3016 tbi 10



3016 drw 05

Figure 1. AC Test Load



3016 drw 06

* Including scope and jig.

Figure 2. AC Test Load (for tCLZ, tBLZ, tOLZ, tCHZ, tBHZ, tOHZ, tWHZ, tCKHZ, and tCKLZ)




Figure 1A. Lumped Capacitance Load Typical Derating Curve

TRUTH TABLE: RANDOM ACCESS READ AND WRITE^(1,2)

Inputs/Outputs								MODE
CE	CMD	R/W	OE	LB	UB	DQ0-DQ7	DQ8-DQ15	
L	H	H	L	L	L	DATAOUT	DATAOUT	Read both Bytes.
L	H	H	L	L	H	DATAOUT	High-Z	Read lower Byte only.
L	H	H	L	H	L	High-Z	DATAOUT	Read upper Byte only.
L	H	L	H ⁽³⁾	L	L	DATAIN	DATAIN	Write to both Bytes.
L	H	L	H ⁽³⁾	L	H	DATAIN	High-Z	Write to lower Byte only.
L	H	L	H ⁽³⁾	H	L	High-Z	DATAIN	Write to upper Byte only.
H	H	X	X	X	X	High-Z	High-Z	Powerdown.
L	H	H	H	X	X	High-Z	High-Z	Outputs disabled but not powered down.
L	H	X	X	H	H	High-Z	High-Z	Both Bytes deselected but not powered down.
H	L	L	H ⁽³⁾	L ⁽⁴⁾	L ⁽⁴⁾	DATAIN	DATAIN	Write DQ0-DQ12 to the Buffer Command Register.
H	L	H	L	L ⁽⁴⁾	L ⁽⁴⁾	DATAOUT	DATAOUT	Read contents of the Buffer Command Register via DQ0-DQ12.

NOTE:

- H = V_{IH}, L = V_{IL}, X = Don't Care, and High-Z = High-impedance.
- RST, SCE, CNTEN, SR/W, SLD, SSTR1, SSTR2, SCLK, SDQ0-SDQ15, $\overline{EOB1}$, $\overline{EOB2}$, and \overline{SOE} are unrelated to the random access port control and operation.
- If OE = V_{IL} during write, twz must be added to the twp or tww write pulse width to allow the bus to float prior to being driven.
- Byte operations to control register using UB and LB separately are also allowed.

3016 tbl 11

TRUTH TABLE: SEQUENTIAL READ^(1,2,3,4,5)

Inputs/Outputs								MODE
SCLK	SCE	CNTEN	SR/W	EOB1	EOB2	SOE	SDQ	
\nearrow	L	L	H	LOW	LAST	L	{EOB1}	Counter Advanced Sequential Read with $\overline{EOB1}$ reached.
\nearrow	L	H	H	LAST	LAST	L	{EOB1 - 1}	Non-Counter Advanced Sequential Read, without $\overline{EOB1}$ reached.
\nearrow	L	L	H	LAST	LOW	L	{EOB2}	Counter Advanced Sequential Read with $\overline{EOB2}$ reached.
\nearrow	L	H	H	LAST	LAST	L	{EOB2 - 1}	Non-Counter Advanced Sequential Read without $\overline{EOB2}$ reached.
\nearrow	L	L	H	LOW	LOW	H	HIGH-Z	Counter Advanced Sequential Non-Read with $\overline{EOB1}$ and $\overline{EOB2}$ reached.

NOTES:

- H = V_{IH}, L = V_{IL}, X = Don't Care, High-Z = High impedance, and LOW ≤ V_{OL}.
- RST, SLD, SSTR1, SSTR2 are continuously HIGH during sequential access, other than pointer access operations.
- {X} refers to the contents of address 'X'.
- CE, OE, R/W, CMD, LB, UB, and DQ0-DQ15 are unrelated to the sequential port control and operation except for CMD which must not be used concurrently with the sequential port operation (due to the counter and register control). CMD should be HIGH (CMD = V_{IH}) during sequential port access.
- "LAST" refers to the previous value still being output, no change.

3016 tbl 12

TRUTH TABLE: SEQUENTIAL WRITE^(1,2,3,4,5,6)

Inputs/Outputs								MODE
SCLK	SCE	CNTEN	SR/W	EOB1	EOB2	SOE	SDQ	
\nearrow	L	H	L	LAST	LAST	H	SDQIN	Non-Counter Advanced Sequential Write, without $\overline{EOB1}$ or $\overline{EOB2}$ reached.
\nearrow	L	L	L	LOW	LOW	H	SDQIN	Counter Advanced Sequential Write with $\overline{EOB1}$ and $\overline{EOB2}$ reached.
\nearrow	H	X	X	LAST	LAST	X	High-Z	No Write or Read due to Sequential port Deselect.

NOTES:

- H = V_{IH}, L = V_{IL}, X = Don't Care, and High-Z = High-impedance. LOW ≤ V_{OL}.
- RST, SLD, SSTR1, SSTR2 are continuously HIGH during a sequential write access, other than pointer access operations.
- CE, OE, R/W, CMD, LB, UB, and DQ0-DQ15 are unrelated to the sequential port control and operation except for CMD which must not be used concurrently with the sequential port operation (due to the counter and register control). CMD should be HIGH (CMD = V_{IH}) during sequential port access.
- \overline{SOE} must be HIGH ($\overline{SOE} = V_{IH}$) prior to write conditions only if the previous cycle is a read cycle, since the data being written must be an input at the rising edge of the clock during the cycle in which SR/W = V_{IL}.
- SDQIN refers to SDQ0-SDQ15 inputs.
- "LAST" refers to the previous value still being output, no change.

3016 tbl 13

TRUTH TABLE: SEQUENTIAL ADDRESS POINTER OPERATIONS (1,2,3,4,5)

Inputs/Outputs					MODE
SCLK	SLD	SSSTR1	SSSTR2	SOE	
	H	L	H	X	Start address for Buffer #1 loaded into Address Pointer.
	H	H	L	X	Start address for Buffer #2 loaded into Address Pointer.
	L	H	H	H	Data on SDQ0-SDQ12 loaded into Address Pointer .


- NOTES:** 3016 tbl 14
- H = VIH, L = VIL, X = Don't Care, and High-Z = High-impedance.
 - RST is continuously HIGH. The conditions of SCE, CNTEN, and SR/W are unrelated to the sequential address pointer operations.
 - CE, OE, R/W, CMD, LB, UB, and DQ0-DQ15 are unrelated to the sequential port control and operation, except for CMD which must not be used concurrently with the sequential port operation (due to the counter and register control). CMD should be HIGH (CMD = VIH) during sequential port access.
 - Address pointer can also change when it reaches an end of buffer address. See Flow Control Bits table.
 - When SLD is sampled LOW, there is an internal delay of one cycle before the address pointer changes. The state of CNTEN is ignored and the address is not incremented during the two cycles.

ADDRESS POINTER LOAD CONTROL (SLD)

In SLD mode, there is an internal delay of one cycle before the address pointer changes in the cycle following SLD. When SLD is LOW, data on the inputs SDQ0-SDQ12 is loaded into a data-in register on the LOW-to-HIGH transition of SCLK. On the cycle following SLD, the address pointer changes to the

address location contained in the data-in register. SSSTR1, SSSTR2 may not be low while SLD is LOW, or during the cycle following SLD. The SSSTR1 and SSSTR2 require only one clock cycle, since these addresses are pre-loaded in the registers already.

SLD MODE



- NOTE:**
- At SCLK edge (A), SDQ0-SDQ12 data is loaded into a data-in register. At edge (B), contents of the data-in register are loaded into the address pointer (i.e. address pointer changes). At SCLK edge (A), SSSTR1 and SSSTR2 must be high to ensure for proper sequential address pointer loading. At SCLK edge (B), SLD and SSSTR1,2 must be high to ensure for proper sequential address pointer loading. For SSSTR1 or SSSTR2, the data to be read will be ready for edge (B), while data will not be ready at edge (B) when SLD is used, but will be ready at edge (C).

Reset (RST)

Setting RST LOW resets the control state of the SARAM. RST functions asynchronously of SCLK, (i.e. not registered). The default states after a reset operation are as follows:

Register	Contents
Address Pointer	0
EOB Flags	Cleared (active High output)
Buffer Flow Mode	BUFFER CHAINING
Start Address Buffer #1	0 (0K)
End Address Buffer #1	4095 (4K)
Start Address Buffer #2	4096 (4K+1)
End Address Buffer #2	8191 (8K)
Registered State	SCE = VIH, SR/W = VIL

3016 tbl 15

BUFFER COMMAND MODE (\overline{CMD})

Buffer Command Mode (\overline{CMD}) allows the random access port to control the state of the two buffers. Address pins A0-A2 and I/O pins DQ0-DQ12 are used to access the start of buffer and the end of buffer addresses and to set the flow control

mode of each buffer. The Buffer Command Mode also allows reading and clearing the status of the EOB flags. Seven different CMD cases are available depending on the conditions of A0-A2 and R/W. Address bits A3-A12 and data I/O bits DQ13-DQ15 are not used during this operation.

RANDOM ACCESS PORT \overline{CMD} MODE⁽¹⁾


Case #	A2-A0	R/W	DESCRIPTIONS
1	000	0 (1)	Write (read) the start address of Buffer #1 through DQ0-DQ12.
2	001	0 (1)	Write (read) the end address of Buffer #1 through DQ0-DQ12.
3	010	0 (1)	Write (read) the start address of Buffer #2 through DQ0-DQ12.
4	011	0 (1)	Write (read) the end address of Buffer #2 through DQ0-DQ12.
5	100	0 (1)	Write (read) flow control register
6	101	0	Write only – clear EOB1 and/or EOB2 flag
7	101	1	Read only – flag status register
8	110/111	(X)	(Reserved)

NOTES:

1. R/W input "0(1)" indicates a write(0) or read(1) occurring with the same address input.

3016 tbl 16

CASES 1 THROUGH 4: START AND END OF BUFFER REGISTER DESCRIPTION^(1,2)



3016 drw 09

NOTES:


1. H = VOH for DQ in the output state and "Don't Cares" for DQ in the input state.
2. A write into the buffer occurs when $R/\overline{W} = V_{IL}$ and a read when $R/\overline{W} = V_{IH}$. $\overline{EOB1}/SOB1$ and $\overline{EOB2}/SOB2$ are chosen through address A0-A2 while $\overline{CMD} = V_{IL}$ and $\overline{CE} = V_{IH}$.

CASE 5: BUFFER FLOW MODES

Within the SARAM, the user can designate one of four buffer flow modes for each buffer. Each buffer flow mode defines a unique set of actions for the sequential port address pointer and EOB flags. In BUFFER CHAINING mode, after the address pointer reaches the end of the buffer plus one, it sets the corresponding EOB flag and continues from the start

address of the other buffer. In STOP mode, the address pointer stops incrementing after it reaches the end of the buffer. In LINEAR mode, the address pointer ignores the end of buffer address and increments past it, but sets the EOB flag. MASK mode is the same as LINEAR mode except EOB flags are not set.

FLOW CONTROL REGISTER DESCRIPTION^(1,2)



3016 drw 10

NOTES:


1. H = VOH for DQ in the output state and "Don't Cares" for DQ in the input state.
2. Writing a 0 into bit 4 releases the address pointer after it is stopped due to the STOP mode and allows sequential write operations to resume. This occurs asynchronously of SCLK, and therefore caution should be taken. The pointer will be at address EOB+2 on the next rising edge of SCLK that is enabled by CNTEN. The pointer is also released by RST, SLD, SSTR1 and SSTR2 operations.

FLOW CONTROL BITS

Flow Control Bits		Functional Description
Bit 1 & Bit 0 (Bit 3 & Bit 2)	Mode	
00	BUFFER CHAINING	\overline{EOB}_1 (\overline{EOB}_2) is asserted (Active Low output) when the pointer matches the end address of Buffer #1 (Buffer #2). The pointer value is changed to the start address of Buffer #2 (Buffer #1). ^(1,3)
01	STOP	\overline{EOB}_1 (\overline{EOB}_2) is asserted when the pointer matches the end address of Buffer #1 (Buffer #2). The address pointer will stop incrementing when it reaches the next address (\overline{EOB} address + 1), if \overline{CNTEN} is Low on the next clock's rising edge. Otherwise, the address pointer will stop incrementing on \overline{EOB} . Sequential write operations are inhibited after the address pointer is stopped. The pointer can be released by bit 4 of the flow control register. ^(1,2)
10	LINEAR	\overline{EOB}_1 (\overline{EOB}_2) is asserted when the pointer matches the end address of Buffer #1 (Buffer #2). The pointer keeps incrementing for further operations. ⁽¹⁾
11	MASK	\overline{EOB}_1 (\overline{EOB}_2) is not asserted when the pointer reaches the end address of Buffer #1 (Buffer #2), although the flag status bits will be set. The pointer keeps incrementing for further operations.

- NOTES:** 3016 tbl 17
- \overline{EOB}_1 and \overline{EOB}_2 may be asserted (set) at the same time, if both end addresses have been loaded with the same value.
 - \overline{CMD} Flow Control bits are unchanged, the count does not continue advancement.
 - If \overline{EOB}_1 and \overline{EOB}_2 are equal, then the pointer will jump to the start of Buffer #1.

CASES 6 AND 7: FLAG STATUS REGISTER BIT DESCRIPTION⁽¹⁾



- NOTE:**
- H = Voh for DQ in the output state and "Don't Cares" for DQ in the input state.

CASES 6: FLAG STATUS REGISTER WRITE CONDITIONS⁽¹⁾

Flag Status Bit 0, (Bit 1)	Functional Description
0	Clears Buffer Flag \overline{EOB}_1 , (\overline{EOB}_2).
1	No change to the Buffer Flag. ⁽²⁾

- NOTE:** 3016 tbl 18
- Either bit 0 or bit 1, or both bits, may be changed simultaneously. One may be cleared while the second is left alone, or both may be cleared.
 - Remains as it was prior to the \overline{CMD} operation, either HIGH (1) or LOW (0).

CASE 7: FLAG STATUS REGISTER READ CONDITIONS

Flag Status Bit 0, (Bit 1)	Functional Description
0	\overline{EOB}_1 (\overline{EOB}_2) flag has not been set, the Pointer has not reached the End of the Buffer.
1	\overline{EOB}_1 (\overline{EOB}_2) flag has been set, the Pointer has reached the End of the Buffer.

3016 tbl 19

CASES 8 AND 9: (RESERVED)

Illegal operations. All outputs will be HIGH on the DQ bus.

RANDOM ACCESS PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽²⁾

Symbol	Parameter	IDT70825X25		IDT70825X35		IDT70825X45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t _{RC}	Read Cycle Time	25	—	35	—	45	—	ns
t _{AA}	Address Access Time	—	25	—	35	—	45	ns
t _{CE}	Chip Enable Access Time	—	25	—	35	—	45	ns
t _{BE}	Byte Enable Access Time	—	25	—	35	—	45	ns
t _{OE}	Output Enable Access Time	—	10	—	15	—	20	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	3	—	ns
t _{CLZ}	Chip Select Low-Z Time ⁽¹⁾	3	—	3	—	3	—	ns
t _{BLZ}	Byte Enable Low-Z Time ⁽¹⁾	3	—	3	—	3	—	ns
t _{OLZ}	Output Enable Low-Z Time ⁽¹⁾	2	—	2	—	2	—	ns
t _{CHZ}	Chip Select High-Z Time ⁽¹⁾	—	12	—	15	—	15	ns
t _{BHZ}	Byte Enable High-Z Time ⁽¹⁾	—	12	—	15	—	15	ns
t _{OHZ}	Output Enable High-Z Time ⁽¹⁾	—	11	—	15	—	15	ns
t _{PU}	Chip Select Power-Up Time	0	—	0	—	0	—	ns
t _{PD}	Chip Select Power-Down Time	—	25	—	35	—	45	ns

NOTES:

1. Transition measured at ±200mV from steady state. This parameter is guaranteed with the AC Test Load (Figure 2), but is not production tested.
2. "X" in part number indicates power rating (S or L).

3016 tbl 20

RANDOM ACCESS PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽²⁾


Symbol	Parameter	IDT70825X25		IDT70825X35		IDT70825X45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE								
t _{WC}	Write Cycle Time	25	—	35	—	45	—	ns
t _{CW}	Chip Select to End-of-Write	20	—	25	—	30	—	ns
t _{AW}	Address Valid to End-of-Write ⁽³⁾	20	—	25	—	30	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width ⁽³⁾	20	—	25	—	30	—	ns
t _{BP}	Byte Enable Pulse Width ⁽³⁾	20	—	25	—	30	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	ns
t _{WHZ}	Write Enable Output High-Z Time ⁽¹⁾	—	12	—	15	—	15	ns
t _{DW}	Data Set-up Time	15	—	20	—	25	—	ns
t _{DH}	Data Hold Time	0	—	0	—	0	—	ns
t _{OW}	Output Active from End-of-Write	3	—	3	—	3	—	ns

NOTES:

1. Transition measured at ±200mV from steady state. This parameter is guaranteed with the AC Test Load (Figure 2), but is not production tested.
2. "X" in part number indicates power rating (S or L).
3. \overline{OE} is continuously HIGH, $\overline{OE} = V_{IH}$. If $\overline{OE} = V_{IL}$ during the write enabled write cycle, t_{WHZ} must be added to the t_{WP} and t_{CW}. If it is a chip selected write cycle, the t_{CW} is as small as the specified t_{WP} since the outputs remain in the high-impedance state.

3016 tbl 21

WAVEFORM OF READ CYCLES: RANDOM ACCESS PORT^(1,2,3,4,5)




3016 drw 12

NOTES:


1. R/W is HIGH for Read cycle.
2. Address valid prior to or coincident with \overline{CE} transition LOW; otherwise t_{AA} is the limiting parameter.

WAVEFORM OF READ CYCLES: BUFFER COMMAND MODE




3016 drw 13

WAVEFORM OF WRITE CYCLE NO.1 (R/W CONTROLLED TIMING) RANDOM ACCESS PORT^(1,6)



WAVEFORM OF WRITE CYCLE NO.2 (\overline{CE} , \overline{LB} , AND/OR \overline{UB} CONTROLLED TIMING) RANDOM ACCESS PORT^(1,6,7)



NOTES:

1. $\overline{R/W}$, \overline{CE} , or \overline{LB} and \overline{UB} must be inactive during all address transitions.
2. A write occurs during the overlap of $\overline{R/W} = V_{IL}$, $\overline{CE} = V_{IL}$ and $\overline{LB} = V_{IL}$ and/or $\overline{UB} = V_{IL}$.
3. t_{WR} is measured from the earlier of \overline{CE} (and \overline{LB} and/or \overline{UB}) or $\overline{R/W}$ going HIGH to the end of the write cycle.
4. During this period, DQ pins are in the output state and the input signals must not be applied.
5. If the \overline{CE} LOW transition occurs simultaneously with or after the $\overline{R/W}$ LOW transition, the outputs remain in the high-impedance state.
6. \overline{OE} is continuously HIGH, $\overline{OE} = V_{IH}$. If during the $\overline{R/W}$ controlled write cycle the \overline{OE} is LOW, t_{WP} must be greater or equal to $t_{WHZ} + t_{OW}$ to allow the DQ drivers to turn off and on the data to be placed on the bus for the required t_{DW} . If \overline{OE} is HIGH during the $\overline{R/W}$ controlled write cycle, this requirement does not apply and the minimum write pulse is the specified t_{WP} . For the \overline{CE} controlled write cycle, \overline{OE} may be LOW with no degradation to t_{CW} timing.
7. DQ_{OUT} is never enabled, therefore the output is in High-Z state during the entire write cycle.

SEQUENTIAL PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽²⁾

Symbol	Parameter	IDT70825X25		IDT70825X35		IDT70825X45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
tCYC	Sequential Clock Cycle Time	30	—	40	—	50	—	ns
tCH	Clock Pulse HIGH	12	—	15	—	18	—	ns
tCL	Clock Pulse LOW	12	—	15	—	18	—	ns
tES	Count Enable and Address Pointer Set-up Time	5	—	6	—	6	—	ns
tEH	Count Enable and Address Pointer Hold Time	2	—	2	—	2	—	ns
tSOE	Output Enable to Data Valid	—	10	—	15	—	20	ns
tOLZ	Output Enable Low-Z Time ⁽¹⁾	2	—	2	—	2	—	ns
tOHZ	Output Enable High-Z Time ⁽¹⁾	—	11	—	15	—	15	ns
tCD	Clock to Valid Data	—	25	—	35	—	45	ns
tCKHZ	Clock High-Z Time ⁽¹⁾	—	14	—	17	—	20	ns
tCKLZ	Clock Low-Z Time ⁽¹⁾	3	—	3	—	3	—	ns
tEB	Clock to EOB	—	15	—	18	—	23	ns

NOTES:

3016 tbl 22

1. Transition measured at ±200mV from steady state. This parameter is guaranteed with the AC Test Load (Figure 2), but is not production tested.
2. "X" in part numbers indicates power rating (S or L).

SEQUENTIAL PORT: AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽¹⁾

Symbol	Parameter	IDT70825X25		IDT70825X35		IDT70825X45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE								
tFS	Flow Restart Time	15	—	20	—	20	—	ns
tWS	Chip Select and Read/Write Set-up Time	5	—	6	—	6	—	ns
tWH	Chip Select and Read/Write Hold Time	2	—	2	—	2	—	ns
tDS	Input Data Set-up Time	5	—	6	—	6	—	ns
tDH	Input Data Hold Time	2	—	2	—	2	—	ns

NOTE:

3016 tbl 23

1. "X" in part numbers indicates power rating (S or L).

6

**SEQUENTIAL PORT: AC ELECTRICAL CHARACTERISTICS
OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽¹⁾**


Symbol	Parameter	IDT70825X25		IDT70825X35		IDT70825X45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
RESET CYCLE								
tRSPW	Reset Pulse Width	15	—	20	—	20	—	ns
tWERS	Write Enable HIGH to Reset HIGH	10	—	10	—	10	—	ns
tRSRC	Reset HIGH to Write Enable LOW	10	—	10	—	10	—	ns
tRSFV	Reset HIGH to Flag Valid	20	—	25	—	25	—	ns

NOTE:

1. "X" in part numbers indicates power rating (S or L).

3016 tbl 24


SEQUENTIAL PORT: WRITE, POINTER LOAD NON-INCREMENTING READ



NOTES:

1, 2, 3. See notes Sequential Port: Write, Pointer Load, Burst Read, p.16.

SEQUENTIAL PORT: WRITE, POINTER LOAD, BURST READ




3016 drw 17

NOTES:

1. If SLD = VIH, then address will be clocked in on the SCLK's rising edge.
2. If CNTEN = VIH for the SCLK's rising edge, the internal address counter will not advance.
3. Pointer is not incremented on cycle immediately following SLD even if CNTEN is LOW.

READ STRT/EOB FLAG TIMING - SEQUENTIAL PORT




3016 drw18

NOTES:

- 1, 2, 3, 4, 5. See notes STRT/EOB Sequential Port Write Cycle p.18.

WAVEFORM OF WRITE CYCLES: SEQUENTIAL PORT (STRT/EOB FLAG TIMING)




3016 drw 21


NOTES: (Also used by Read STRT/EOB Flag Timing on page 16.)

1. If $\overline{SSTRT_1}$ or $\overline{SSTRT_2} = V_{IL}$, then address will be clocked in on the SCLK's rising edge.
2. If $CNTEN = V_{IH}$ for the SCLK's rising edge, the internal address counter will not advance.
3. Upon Power-up, \overline{SOE} will control the output. If $\overline{SCE} = V_{IL}$ and is clocked in while $\overline{SR/W} = V_{IH}$, the data addressed will be read out within that cycle. If $\overline{SCE} = V_{IL}$ and is clocked in while $\overline{SR/W} = V_{IL}$, the data addressed will not be written to.
4. Unlike SLD case, $CNTEN$ is not disabled on cycle immediately following \overline{SSTRT} .
5. If $\overline{SR/W} = V_{IL}$, data would be written to D_0 again since $CNTEN = V_{IH}$.
6. $\overline{SOE} = V_{IL}$ makes no difference at this point since the $\overline{SR/W} = V_{IL}$ disables the output until $\overline{SR/W} = V_{IH}$ is clocked in on the next rising clock edge.

RANDOM ACCESS PORT - RESET TIMING




RANDOM ACCESS PORT RESTART TIMING OF SEQUENTIAL PORT⁽¹⁾



NOTE:

1. The sequential port is in the STOP mode and is being restarted from the random port by the Bit 4 Counter Release (see Case 5, page 9).
2. '0' is written to Bit 4 from the random port at address 100, $\overline{CMD} = V_{IL}$, and $\overline{CE} = V_{IH}$. The device is in the Buffer Command Mode, Case 5.
3. CLR is an internal signal only and is shown for reference only.

ORDERING INFORMATION



3016 drw 24



Integrated Device Technology, Inc.

CMOS DUAL-PORT RAM 3.3V, 16K (2K x 8-BIT) WITH INTERRUPTS

PRELIMINARY
IDT71V321S/L

FEATURES:

- High-speed access
 - Commercial: 25/35/45/55ns (max.)
- Low-power operation
 - IDT71V321S
 - Active: 250mW (typ.)
 - Standby: 3.3mW (typ.)
 - IDT71V321L
 - Active: 250mW (typ.)
 - Standby: 660μW (typ.)
- Two $\overline{\text{INT}}$ flags for port-to-port communications
- On-chip port arbitration logic
- $\overline{\text{BUSY}}$ output flag
- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL-compatible, single 3.3V $\pm 0.3V$ power supply
- Available in popular plastic packages

DESCRIPTION:


The IDT71V321 is a high-speed 2K x 8 Dual-Port Static RAMs with internal interrupt logic for interprocessor communications. The IDT71V321 is designed to be used as a stand-alone 8-bit Dual-Port RAM.

The device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by $\overline{\text{CE}}$, permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 250mW of power. Low-power (L) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200μW from a 2V battery.

The IDT71V321 devices are packaged in 52-pin PLCCs and 64-pin TQFPs.

FUNCTIONAL BLOCK DIAGRAM




3026 drw 01


NOTE:

1. IDT71V321 (MASTER): $\overline{\text{BUSY}}$ and $\overline{\text{INT}}$ are totem-pole outputs.

PIN CONFIGURATIONS



3026 drw 02



3026 drw 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

3026 tbl 01

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{TERM} must not exceed V_{CC} + 0.3V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	3.3V ± 0.3V

3026 tbl 02

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.0	—	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	-0.3 ⁽¹⁾	—	0.8	V

3026 tbl 03

NOTE:

- V_{IL} (min.) = -1.5V for pulse width less than 20ns.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (V_{CC} = 3.3V ± 0.3V)

Symbol	Parameter	Test Conditions	IDT71V321S		IDT71V321L		Unit
			Min.	Max.	Min.	Max.	
I _{LI}	Input Leakage Current ⁽¹⁾	2.0 ≤ V _{CC} ≤ 3.6V, V _{IN} = 0V to V _{CC}	—	10	—	5	μA
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH}$, V _{OUT} = 0V to V _{CC} 2.0 ≤ V _{CC} ≤ 3.6V	—	10	—	5	μA
V _{OL}	Output Low Voltage (I _{O0} -I _{O7})	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

NOTE:

- At V_{CC}<2.0V input leakages are undefined.

3026 tbl 04

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1, 4) ($V_{CC} = 3.3V \pm 0.3V$)

Symbol	Parameter	Test Condition	Version		71V321x25		71V321x35		Unit
					Typ.	Max.	Typ.	Max.	
ICC	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$, Outputs Open $f = f_{MAX}^{(2)}$	COM'L.	S	75	150	75	145	mA
				L	75	120	75	115	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}L$ and $\overline{CE}R \geq V_{IH}$ $f = f_{MAX}^{(2)}$	COM'L.	S	20	50	20	50	mA
				L	20	35	20	35	
ISB2	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}L$ or $\overline{CE}R \geq V_{IH}$ Active Port Outputs Open, $f = f_{MAX}^{(2)}$	COM'L.	S	30	105	30	100	mA
				L	30	75	30	70	
ISB3	Full Standby Current (Both Ports - All CMOS Level Inputs)	$\overline{CE}L$ and $\overline{CE}R \geq V_{CC} - 0.2V$, $f = 0^{(3)}$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	COM'L.	S	1.0	5.0	1.0	5.0	mA
				L	0.2	3.0	0.2	3.0	
ISB4	Full Standby Current (One Port - All CMOS Level Inputs)	$\overline{CE}L$ or $\overline{CE}R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(2)}$	COM'L.	S	30	90	30	85	mA
				L	30	75	30	70	

3026 tbl 05

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1, 4) ($V_{CC} = 3.0V \pm 0.3V$)

Symbol	Parameter	Test Condition	Version		71V321x45		71V321x55		Unit
					Typ.	Max.	Typ.	Max.	
ICC	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$, Outputs Open $f = f_{MAX}^{(2)}$	COM'L.	SA	75	140	75	135	
				LA	75	110	75	105	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}L$ and $\overline{CE}R 5 \geq V_{IH}$ $f = f_{MAX}^{(2)}$	COM'L.	SA	20	50	20	50	mA
				LA	20	35	20	35	
ISB2	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}L$ or $\overline{CE}R \geq V_{IH}$ Active Port Outputs Open, $f = f_{MAX}^{(2)}$	COM'L.	SA	30	95	30	90	mA
				LA	30	65	30	60	
ISB3	Full Standby Current (Both Ports - All CMOS Level Inputs)	$\overline{CE}L$ and $\overline{CE}R \geq V_{CC} - 0.2V$, $f = 0^{(3)}$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	COM'L.	SA	1.0	5.0	1.0	5.0	mA
				LA	0.2	3.0	0.2	3.0	
ISB4	Full Standby Current (One Port - All CMOS Level Inputs)	$\overline{CE}L$ or $\overline{CE}R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(2)}$	COM'L.	SA	30	80	30	75	mA
				LA	30	65	30	60	

NOTES:

1. "x" in part numbers indicates power rating (Sor L).
2. At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency of read cycle of $1/t_{RC}$, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
3. $f = 0$ means no address or control lines change. Applies only to inputs at CMOS level standby.
4. $V_{CC} = 3.3V$, $T_A = +25^\circ C$ for Typ.

3026 tbl 06

6

DATA RETENTION CHARACTERISTICS (L Version Only)

Symbol	Parameter	Test Conditions	71V321L			Unit
			Min.	Typ. ⁽¹⁾	Max.	
VDR	VCC for Data Retention		2.0	—	0	V
ICCDR	Data Retention Current	VCC = 2.0V, $\overline{CE} \geq VCC - 0.2V$	COM'L.	100	1500	μA
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	VIN $\geq VCC - 0.2V$ or VIN $\leq 0.2V$	0	—	—	ns
tR ⁽³⁾	Operation Recovery Time		tRC ⁽²⁾	—	—	ns

NOTES:


- VCC = 2V, TA = +25°C.
- tRC = Read Cycle Time.
- This parameter is guaranteed but not tested.

3026 tbl 07

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1


3026 tbl 08



3026 drw 05

Figure 1. Output Load.
(5pF for tHZ, tLZ, tWZ and tOW)
* Including scope and jig.

DATA RETENTION WAVEFORM



3026 drw 04

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽³⁾


Symbol	Parameter	71V321x25		71V321x35		71V321x45		71V321x55		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle										
tRC	Read Cycle Time	25	—	35	—	45	—	55	—	ns
tAA	Address Access Time	—	25	—	35	—	45	—	55	ns
tACE	Chip Enable Access Time	—	25	—	35	—	45	—	55	ns
tAOE	Output Enable Access Time	—	12	—	25	—	30	—	35	ns
tOH	Output Hold From Address Change	0	—	0	—	0	—	0	—	ns
tLZ	Output Low-Z Time ^(1,2)	0	—	0	—	0	—	0	—	ns
tHZ	Output High-Z Time ^(1,2)	—	12	—	15	—	20	—	30	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	0	—	0	—	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	—	50	—	50	ns

NOTES:


- Transition is measured $\pm 200mV$ from low or high impedance voltage with load (Figure 1).
- This parameter guaranteed but not tested.
- "x" in part numbers indicates power rating (S or L).

3026 tbl 09

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE^(1,2,4)



TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE^(1,3)



NOTES:

1. R/W is high for Read Cycles.
2. Device is continuously enabled, $\overline{CE} = V_{IL}$.
3. Addresses valid prior to or coincident with \overline{CE} transition low.
4. $\overline{OE} = V_{IL}$.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾


Symbol	Parameter	71V321x25		71V321x35		71V321x45		71V321x55		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle										
t _{WC}	Write Cycle Time	25	—	35	—	45	—	55	—	ns
t _{EW}	Chip Enable to End-of-Write	20	—	30	—	35	—	40	—	ns
t _{AW}	Address Valid to End-of-Write	20	—	30	—	35	—	40	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width ⁽³⁾	20	—	30	—	35	—	40	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	0	—	ns
t _{DW}	Data Valid to End-of-Write	12	—	20	—	20	—	20	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	12	—	15	—	20	—	30	ns
t _{DH}	Data Hold Time	0	—	0	—	0	—	0	—	ns
t _{WZ}	Write Enabled to Output in High-Z ^(1,2)	—	12	—	15	—	20	—	30	ns
t _{OW}	Output Active From End-of-Write ^(1,2)	0	—	0	—	0	—	0	—	ns

NOTES:


1. Transition is measured $\pm 200mV$ from low or high impedance voltage with load (Figure 1).
2. This parameter guaranteed but not tested.
3. Specified for \overline{OE} at high (Refer to "Timing Waveform of Write Cycle", Note 6).
4. "x" in part numbers indicates power rating (S or L).

3026 tbl 10

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/\overline{W} CONTROLLED TIMING^(1,2,3,6)



TIMING WAVEFORM OF WRITE CYCLE NO. 2, \overline{CE} CONTROLLED TIMING^(1,2,3,5)



NOTES:

1. Either R/\overline{W} or \overline{CE} must be high during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of a low \overline{CE} and a low R/\overline{W} .
3. t_{WR} is measured from the earlier of \overline{CE} or R/\overline{W} going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the \overline{CE} low transition occurs simultaneously with or after the R/\overline{W} low transition, the outputs remain in the high impedance state.
6. If \overline{OE} is low during a R/\overline{W} controlled write cycle, the write pulse width must be larger of t_{WP} or $(t_{WZ} + t_{OW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is high during an R/\overline{W} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾


Symbol	Parameter	71V321x25		71V321x35		71V321x45		71V321x55		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Busy Timing										
tBAA	$\overline{\text{BUSY}}$ Access Time from Address	—	25	—	35	—	35	—	45	ns
tBDA	$\overline{\text{BUSY}}$ Disable Time from Address	—	20	—	30	—	35	—	40	ns
tBAC	$\overline{\text{BUSY}}$ Access Time from Chip Enable	—	20	—	30	—	30	—	35	ns
tBDC	$\overline{\text{BUSY}}$ Disable Time from Chip Enable	—	20	—	25	—	25	—	30	ns
tWDD	Write Pulse to Data Delay ⁽¹⁾	—	50	—	60	—	70	—	80	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	35	—	45	—	55	—	65	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	5	—	5	—	ns
tBDD	$\overline{\text{BUSY}}$ Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	—	Note 3	—	Note 3	ns

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With $\overline{\text{BUSY}}$ ".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0, tWDD-tWP (actual) or tDDD - tWD (actual).
4. "x" in part numbers indicates power rating (SA or LA).

3026 tbl 11

TIMING WAVEFORM OF READ WITH $\overline{\text{BUSY}}$ ^(1,2,3)




NOTES:

1. To ensure that the earlier of the two ports wins.
2. Write Cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.
4. OE at LO for the reading port.

3026 drw 10


TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, \overline{CE} ARBITRATION

\overline{CE}_L VALID FIRST:



3026 drw 11


\overline{CE}_R VALID FIRST:



3026 drw 12


TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION⁽¹⁾

LEFT ADDRESS VALID FIRST:



3026 drw 13

RIGHT ADDRESS VALID FIRST:



NOTE: 1. $\overline{CE}_L = \overline{CE}_R = V_{IL}$.

3026 drw 14

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾

Symbol	Parameter	71V321x25		71V321x35		71V321x45		71V321x55		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Interrupt Timing										
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	ns
tINS	Interrupt Set Time	—	25	—	35	—	40	—	45	ns
tINR	Interrupt Reset Time	—	25	—	35	—	40	—	45	ns


NOTES:

1. "x" in part numbers indicates power rating (S or L).

3026 tbl 12

TIMING WAVEFORM OF INTERRUPT MODE


LEFT SIDE SETS INTR:⁽¹⁾



3026 drw 15



RIGHT SIDE CLEARS INTR:⁽²⁾



3026 drw 16


NOTES:

1. $\overline{CE}_L = V_{IL}$, $\overline{BUSY}_L = HI$.


2. $\overline{CE}_R = V_{IL}$, $\overline{BUSY}_R = HI$.

TIMING WAVEFORM OF INTERRUPT MODE

RIGHT SIDE SETS $\overline{\text{INTL}}$:(1)



LEFT SIDE CLEARS $\overline{\text{INTL}}$:(2)



NOTES:

1. $\overline{\text{CE}}_R = V_{IL}$, $\overline{\text{BUSY}}_R = \text{Hi}$.
2. $\overline{\text{CE}}_L = V_{IL}$, $\overline{\text{BUSY}}_L = \text{Hi}$.

FUNCTIONAL DESCRIPTION

The IDT71V321 provides two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any locations in memory. This device has an automatic power-down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (\overline{OE}). In the read mode, the port's \overline{OE} turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

The interrupt flag (\overline{INT}) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INTL}) is set when the right port writes to memory location 7FE (HEX). The left port clears the interrupt by reading address location 7FE. Likewise, the right port interrupt flag (\overline{INTR}) is set when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag (\overline{INTR}), the right port must read the memory location 7FF. The message (8 bits) at 7FE or 7FF is user-defined. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes but as part of the random access memory. Refer to Table II for the interrupt operation.

ARBITRATION LOGIC FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active \overline{BUSY} flag will be set for the delayed port.

The \overline{BUSY} flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's \overline{BUSY} flag. \overline{BUSY} is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the write operation is invalid for the port that has \overline{BUSY} set LOW. The delayed port will have access when \overline{BUSY} goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before \overline{CE} , on-chip control logic arbitrates between \overline{CEL} and \overline{CER} for access; or (2) if the \overline{CE} s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table III). In either mode of arbitration, the delayed port's \overline{BUSY} flag is set and will reset when the port granted access completes its operation and the $\overline{ADDR}/\overline{CE}$ conditions which produced the contention state are removed.

TRUTH TABLES

TABLE I – NON-CONTENTION
READ/WRITE CONTROL⁽⁴⁾

Left Or Right Port ⁽¹⁾				Function
R/W	CE	OE	D0-7	
X	H	X	Z	Port Disabled and in Power Down Mode $ISB2$ or $ISB4$
X	H	X	Z	$CE_R = CE_L = H$, Power Down Mode, $ISB1$ or $ISB3$
L	L	X	DATAIN	Data on Port Written into Memory ⁽²⁾
H	L	L	DATAOUT	Data in Memory Output on Port ⁽³⁾
H	L	H	Z	High Impedance Outputs

NOTES: 2691 tbl 13

1. $A0L-A10L \neq A0R-A10R$
2. If $BUSY = L$, data is not written.
3. If $BUSY = L$, data may not be valid, see $twDD$ and tDD timing.
4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

CAPACITANCE ($T_A = +25^\circ C$, $f = 1.0MHz$)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0V$	11	pF
C_{OUT}	Output Capacitance	$V_{IN} = 0V$	11	pF

NOTE: 2691 tbl 14

1. This parameter is determined by device characterization but is not 100% tested.

TABLE II – INTERRUPT FLAG^(1,4)

Left Port					Right Port					Function
R/WL	CEL	OEL	A0L-A10L	INTL	R/Wr	CEr	OEr	A0L-A10R	INTR	
L	L	X	7FF	X	X	X	X	X	$L^{(2)}$	Set Right $INTR$ Flag
X	X	X	X	X	X	L	L	7FF	$H^{(3)}$	Reset Right $INTR$ Flag
X	X	X	X	$L^{(3)}$	L	L	X	7FE	X	Set Left $INTL$ Flag
X	L	L	7FE	$H^{(2)}$	X	X	X	X	X	Reset Left $INTL$ Flag

NOTES: 2691 tbl 15

1. Assumes $BUSYL = BUSYr = H$.
2. If $BUSYL = L$, then NC.
3. If $BUSYr = L$, then NC.
4. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE.


TABLE III – ARBITRATION^(1,2)

Left Port		Right Port		Flags		Function ⁽³⁾
CEL	A0L-A10L	CEr	A0R-A10R	BUSYL	BUSYr	
H	X	H	X	H	H	No Contention
L	X	H	X	H	H	No Contention
H	X	L	X	H	H	No Contention
L	$\neq A0R-A10R$	L	$\neq A0L-A10L$	H	H	No Contention
Address Arbitration With CE Low Before Address Match						
L	LV5R	L	LV5R	H	L	L-Port Wins
L	RV5L	L	RV5L	L	H	R-Port Wins
L	Same	L	Same	H	L	Arbitration Resolved
L	Same	L	Same	L	H	Arbitration Resolved
CE Arbitration With Address Match Before CE						
LL5R	$= A0R-A10R$	LL5R	$= A0L-A10L$	H	L	L-Port Wins
RL5L	$= A0R-A10R$	RL5L	$= A0L-A10L$	L	H	R-Port Wins
LW5R	$= A0R-A10R$	LW5R	$= A0L-A10L$	H	L	Arbitration Resolved
LW5R	$= A0R-A10R$	LW5R	$= A0L-A10L$	L	H	Arbitration Resolved

NOTES: 2691 tbl 16

1. INT Flags Don't Care.
2. X = DON'T CARE, L = LOW, H = HIGH
LV5R = Left Address Valid $\geq 5ns$ before right address.
RV5L = Right Address Valid $\geq 5ns$ before left address.
Same = Left and Right Addresses match within 5ns of each other.
LL5R = Left $CE = LOW \geq 5ns$ before Right CE .
RL5L = Right $CE = LOW \geq 5ns$ before Left CE .
LW5R = Left and Right $CE = LOW$ within 5ns of each other.
3. Arbitration Resolved = Contention Resolved arbitrarily; if specified $tAPS$ is not observed, then either $BUSYL$ or $BUSYr$ will go Low (active), but which one goes Low cannot be predicted.

ORDERING INFORMATION



3026 drw 19



Integrated Device Technology, Inc.

HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM

PRELIMINARY
IDT70V05S/L

FEATURES:


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Commercial: 35/55ns (max.)
- Low-power operation
 - IDT70V05S
 - Active: 350mW (typ.)
 - Standby: 3.5mW (typ.)
 - IDT70V05L
 - Active: 350mW (typ.)
 - Standby: 1mW (typ.)
- IDT70V05 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- $\overline{M/\overline{S}} = H$ for \overline{BUSY} output flag on Master
- $\overline{M/\overline{S}} = L$ for \overline{BUSY} input on Slave
- Interrupt Flag

- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- Battery backup operation—2V data retention
- TTL-compatible, single 3.3V ($\pm 0.3V$) power supply
- Available in 68-pin PGA and PLCC, and a 64-pin TQFP

DESCRIPTION:

The IDT70V05 is a high-speed 8K x 8 Dual-Port Static RAM. The IDT70V05 is designed to be used as a stand-alone 64K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

FUNCTIONAL BLOCK DIAGRAM






This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 350mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500 μ W from a 2V battery.

The IDT70V05 is packaged in a ceramic 68-pin PGA and PLCC and a 64-pin thin plastic quad flatpack (TQFP).

PIN CONFIGURATIONS





2941 drw 04

PIN NAMES

Left Port	Right Port	Names
$\overline{CE}L$	$\overline{CE}R$	Chip Enable
R/WL	R/WR	Read/Write Enable
$\overline{OE}L$	$\overline{OE}R$	Output Enable
A0L – A12L	A0R – A12R	Address
I/O0L – I/O7L	I/O0R – I/O7R	Data Input/Output
$\overline{SEM}L$	$\overline{SEM}R$	Semaphore Enable
$\overline{INT}L$	$\overline{INT}R$	Interrupt Flag
$\overline{BUSY}L$	$\overline{BUSY}R$	Busy Flag
M/S		Master or Slave Select
VCC		Power
GND		Ground

2941 tbl 1

NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

Inputs ⁽¹⁾				Outputs	Mode
\overline{CE}	R/W	\overline{OE}	\overline{SEM}	I/O ₀₋₇	
H	X	X	H	High-Z	Deselected: Power Down
L	L	X	H	DATA _{IN}	Write to Memory
L	H	L	H	DATA _{OUT}	Read Memory
X	X	H	X	High-Z	Outputs Disabled

NOTE:

1. A_{0L} — A_{12L} ≠ A_{0R} — A_{12R}

2941 tbi 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

Inputs				Outputs	Mode
\overline{CE}	R/W	\overline{OE}	\overline{SEM}	I/O ₀₋₇	
H	H	L	L	DATA _{OUT}	Read Data in Semaphore Flag
H	$\overline{\text{L}}$	X	L	DATA _{IN}	Write D _{IN0} into Semaphore Flag
L	X	X	L	—	Not Allowed

2941 tbi 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{TERM} must not exceed V_{cc} + 0.3V.

2941 tbi 04

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{cc}
Commercial	0°C to +70°C	0V	3.3V ± 0.3V

2941 tbi 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{cc}	Supply Voltage	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.0	—	V _{cc} +0.3	V
V _{IL}	Input Low Voltage	-0.3 ⁽¹⁾	—	0.8	V

NOTES:

- V_{IL} ≥ -1.5V for pulse width less than 10ns.

2941 tbi 06

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	11	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	11	pF

NOTE:

- This parameter is determined by device characterization but is not production tested.

2941 tbi 07

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 3.3V \pm 0.3V$)

Symbol	Parameter	Test Conditions	IDT70V05S		IDT70V05L		Unit
			Min.	Max.	Min.	Max.	
I _{LI}	Input Leakage Current ⁽⁵⁾	$V_{CC} = 3.6V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V _{OL}	Output Low Voltage	$I_{OL} = 4mA$	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	$I_{OH} = -4mA$	2.4	—	2.4	—	V

2941 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ ($V_{CC} = 3.3V \pm 0.3V$)

Symbol	Parameter	Test Condition	Version	70V05X35		70V05X55		Unit	
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.		
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}, \text{ Outputs Open}$ $\overline{SEM} \geq V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S L	— —	115 100	— —	115 100	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE}_R = \overline{CE}_L \geq V_{IH}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S L	— —	25 20	— —	25 20	mA
ISB2	Standby Current (One Port — TTL Level Inputs)	$\overline{CE}_L \text{ or } \overline{CE}_R \geq V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$	COM'L	S L	— —	72 62	— —	72 62	mA
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(4)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$	COM'L	S L	— —	5 2.5	— —	5 2.5	mA
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open $f = f_{MAX}^{(3)}$	COM'L	S L	— —	71 61	— —	71 61	mA

NOTES:

- X in part numbers indicates power rating (S or L)
- $V_{CC} = 3.3V, T_A = +25^\circ C$.
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/3RC$, and using "AC Test Conditions" of input levels of GND to 3V.
- $f = 0$ means no address or control lines change.
- At $V_{CC} \leq 2.0V$ input leakages are undefined.

2941 tbl 09

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)

(V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V)


Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit
V _{DR}	V _{CC} for Data Retention	V _{CC} = 2V	2.0	—	—	V
I _{CCDR}	Data Retention Current	\overline{CE} V _{HC} V _{IN} V _{HC} or V _{LC}	COM'L.	100	1500	μA
t _{CDR} ⁽³⁾	Chip Deselect to Data Retention Time	\overline{SEM} V _{HC}	0	—	—	ns
t _R ⁽³⁾	Operation Recovery Time		t _{RC} ⁽²⁾	—	—	ns

NOTES:

- t_A = +25°C, V_{CC} = 2V
- t_{RC} = Read Cycle Time
- This parameter is guaranteed but not tested

2941 tbl10

DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2941 tbl11




Figure 1. Output Load
(5pF for t_{LZ}, t_{HZ}, t_{WZ}, t_{OW})
* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾


Symbol	Parameter	IDT70V05X35		IDT70V05X55		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
t _{RC}	Read Cycle Time	35	—	55	—	ns
t _{AA}	Address Access Time	—	35	—	55	ns
t _{ACE}	Chip Enable Access Time ⁽³⁾	—	35	—	55	ns
t _{AOE}	Output Enable Access Time	—	20	—	30	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	ns
t _{LZ}	Output Low-Z Time ^(1, 2)	3	—	3	—	ns
t _{HZ}	Output High-Z Time ^(1, 2)	—	15	—	25	ns
t _{PU}	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	ns
t _{SOP}	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	15	—	15	—	ns
t _{SAA}	Semaphore Address Access Time	—	45	—	65	ns

NOTES:

1. Transition is measured $\pm 200\text{mV}$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{CE} = L$, $\overline{SEM} = H$.
4. X in part numbers indicates power rating (S or L).


2941 tbl 12

TIMING OF POWER-UP POWER-DOWN



2941 drw 07

WAVEFORM OF READ CYCLES⁽⁵⁾



2941 drw 08

NOTES:

1. Timing depends on which signal is asserted last, \overline{OE} or \overline{CE} .
2. Timing depends on which signal is de-asserted first \overline{CE} or \overline{OE} .
3. t_{BDD} delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations \overline{BUSY} has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last t_{AOE} , t_{ACE} , t_{AA} or t_{BDD} .
5. $\overline{SEM} = H$.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾

Symbol	Parameter	IDT70V05X35		IDT70V05X55		Unit
		Min.	Max	Min.	Max.	
WRITE CYCLE						
t _{wc}	Write Cycle Time	35	—	55	—	ns
t _{ew}	Chip Enable to End-of-Write ⁽³⁾	30	—	45	—	ns
t _{aw}	Address Valid to End-of-Write	30	—	45	—	ns
t _{as}	Address Set-up Time ⁽³⁾	0	—	0	—	ns
t _{wp}	Write Pulse Width	30	—	40	—	ns
t _{wr}	Write Recovery Time	0	—	0	—	ns
t _{dw}	Data Valid to End-of-Write	25	—	30	—	ns5
t _{hz}	Output High-Z Time ^(1,2)	—	15	—	25	ns
t _{dh}	Data Hold Time ⁽⁴⁾	0	—	0	—	ns
t _{wz}	Write Enable to Output in High-Z ^(1,2)	—	15	—	25	ns
t _{ow}	Output Active from End-of-Write ^(1,2,4)	0	—	0	—	ns
t _{swrd}	\overline{SEM} Flag Write to Read Time	10	—	10	—	ns
t _{spc}	\overline{SEM} Flag Contention Window	10	—	10	—	ns


NOTES:

1. Transition is measured $\pm 200mV$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{CE} = L$, $\overline{SEM} = H$. To access semaphore, $\overline{CE} = H$ and $\overline{SEM} = L$. Either condition must be valid for the entire t_{ew} time.
4. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{DH} and t_{ow} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{ow} .
5. X in part numbers indicates power rating (S or L).

2941 tbl 13


6

TIMING WAVEFORM OF WRITE CYCLE NO. 1, $\overline{R/\overline{W}}$ CONTROLLED TIMING^(1,3,5,8)



2941 drw 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2, \overline{CE} CONTROLLED TIMING^(1,3,5,8)




2941 drw 10

NOTES:

1. $\overline{R/\overline{W}}$ or \overline{CE} must be high during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of a low \overline{CE} and a low $\overline{R/\overline{W}}$ for memory array writing cycle.
3. t_{WR} is measured from the earlier of \overline{CE} or $\overline{R/\overline{W}}$ (or \overline{SEM} or $\overline{R/\overline{W}}$) going high to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the \overline{CE} or \overline{SEM} low transition occurs simultaneously with or after the $\overline{R/\overline{W}}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, \overline{CE} , or $\overline{R/\overline{W}}$.
7. Timing depends on which enable signal is de-asserted first, \overline{CE} , or $\overline{R/\overline{W}}$.
8. If \overline{OE} is low during $\overline{R/\overline{W}}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WZ} + t_{OW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is high during an $\overline{R/\overline{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .


TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE⁽¹⁾



2941 drw 11

- NOTE:**
1. $\overline{CE} = H$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION^(1,3,4)



2941 drw 12

- NOTES:**
1. $D_{OR} = D_{OL} = L$, $\overline{CE}_R = \overline{CE}_L = H$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from R/\overline{W}_A or \overline{SEM}_A going high to R/\overline{W}_B or \overline{SEM}_B going high.
4. If t_{SPS} is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

6


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

Symbol	Parameter	IDT70V05X35		IDT70V05X55		Unit
		Min.	Max.	Min.	Max.	
BUSY TIMING (M/\overline{S} = H)						
tBAA	\overline{BUSY} Access Time from Address Match	—	35	—	45	ns
tBDA	\overline{BUSY} Disable Time from Address Not Matched	—	35	—	45	ns
tBAC	\overline{BUSY} Access Time from Chip Enable LOW	—	35	—	45	ns
tBDC	\overline{BUSY} Disable Time from Chip Enable HIGH	—	35	—	45	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	ns
tBDD	\overline{BUSY} Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	ns
BUSY TIMING (M/\overline{S} = L)						
twB	\overline{BUSY} Input to Write ⁽⁴⁾	0	—	0	—	ns
tWH	Write Hold After \overline{BUSY} ⁽⁵⁾	25	—	25	—	ns
PORT-TO-PORT DELAY TIMING						
tWDD	Write Pulse to Data Delay ⁽¹⁾	—	60	—	80	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	55	—	75	ns

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With \overline{BUSY} (M/ \overline{S} = H) or "Timing Waveform of Write With Port-To-Port Delay (M/ \overline{S} =L)".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual) or tDDD – tDW (actual).
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.
6. "x" is part numbers indicates power rating (S or L).

TIMING WAVEFORM OF READ WITH \overline{BUSY} ⁽²⁾ (M/ \overline{S} = H)




NOTES:

1. To ensure that the earlier of the two ports wins.
2. $\overline{CE}_L = \overline{CE}_R = L$
3. $\overline{OE} = L$ for the reading port.

2941 drw 13


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY^(1,2) ($M/\bar{S} = L$)



- NOTES:**
1. \bar{BUSY} input equals H for the writing port.
2. $\bar{CE}_L = \bar{CE}_R = L$


2941 drw 14

TIMING WAVEFORM OF SLAVE WRITE ($M/\bar{S} = L$)




2941 drw 15

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \bar{CE} TIMING⁽¹⁾ ($M/\bar{S} = H$)



2941 drw 16

WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾ ($M/\bar{S} = H$)



2941 drw 17

- NOTES:**
1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. If t_{APS} is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

6

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾


Symbol	Parameter	IDT70V05X35		IDT70V05X55		Unit
		Min.	Max.	Min.	Max.	
INTERRUPT TIMING						
t _{AS}	Address Set-up Time	0	—	0	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	ns
t _{INS}	Interrupt Set Time	—	30	—	40	ns
t _{INR}	Interrupt Reset Time	—	35	—	45	ns

NOTE:


1. "x" in part numbers indicates power rating (S or L).

2941 tbl 15

WAVEFORM OF INTERRUPT TIMING⁽¹⁾



2941 dw 18



2941 dw 19

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

TRUTH TABLE I — INTERRUPT FLAG⁽¹⁾

Left Port					Right Port					Function
R/W _L	CE _L	OE _L	A0L-A12L	INT _L	R/W _R	CE _R	OE _R	A0R-A12R	INT _R	
L	L	X	1FFF	X	X	X	X	X	L ⁽²⁾	Set Right INT _R Flag
X	X	X	X	X	X	L	L	1FFF	H ⁽³⁾	Reset Right INT _R Flag
X	X	X	X	L ⁽³⁾	L	L	X	1FFE	X	Set Left INT _L Flag
X	L	L	1FFE	H ⁽²⁾	X	X	X	X	X	Reset Left INT _L Flag

NOTES:

1. Assumes BUSY_L = BUSY_R = H.
2. If BUSY_L = L, then no change.
3. If BUSY_R = L, then no change.

2941 tbl 16

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

Inputs			Outputs		Function
\overline{CE}_L	\overline{CE}_R	A _{0L} -A _{12L} A _{0R} -A _{12R}	BUSYL ⁽¹⁾	BUSYR ⁽¹⁾	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

- NOTES: 2941 tbl 17
1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT70V05 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
 2. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If t_{APS} is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low simultaneously.
 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE⁽¹⁾

Functions	D ₀ - D ₇ Left	D ₀ - D ₇ Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

- NOTE: 2941 tbl 18
1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V05.

FUNCTIONAL DESCRIPTION

The IDT70V05 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V05 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS


If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is set when the right port writes to memory location 1FFE (HEX). The left port clears the interrupt by reading address location 1FFE. Likewise, the right port interrupt flag (INTR) is set when the left port writes to memory location 1FFF (HEX) and to clear the interrupt flag (INTR), the right port must read the memory location 1FFF.

The message (8 bits) at 1FFE or 1FFF is user-defined. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical



2941 drw 20

Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V05 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $\overline{M/\overline{S}}$ pin. Once in slave mode the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the \overline{BUSY} pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V05 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V05 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V05 RAM the busy pin is an output if the part is used as a master ($\overline{M/\overline{S}}$ pin = H), and the busy pin is an input if the part used as a slave ($\overline{M/\overline{S}}$ pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the $\overline{R/\overline{W}}$ signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT70V05 is an extremely fast Dual-Port 8K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by \overline{CE} , the Dual-Port RAM enable, and \overline{SEM} , the semaphore enable. The \overline{CE} and \overline{SEM} pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where \overline{CE} and \overline{SEM} are both high.

Systems which can best use the IDT70V05 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V05's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V05 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in

system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V05 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the \overline{SEM} pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{OE} , and R/W) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read

value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V05's Dual-Port RAM. Say the 8K x 8 RAM was to be divided into two 4K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two


processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.


Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.



2941 drw 21

Figure 4. IDT70V05 Semaphore Logic

ORDERING INFORMATION



2941 drw 22



Integrated Device Technology, Inc.

HIGH-SPEED 3.3V 4K x 16 DUAL-PORT STATIC RAM

PRELIMINARY
IDT70V24S/L

FEATURES:


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Commercial: 35/55ns (max.)
- Low-power operation
 - IDT70V24S
 - Active: 350mW (typ.)
 - Standby: 3.5mW (typ.)
 - IDT70V24L
 - Active: 350mW (typ.)
 - Standby: 1mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT70V24 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device

- $\overline{M/S} = H$ for \overline{BUSY} output flag on Master
- $\overline{M/S} = L$ for \overline{BUSY} input on Slave
- Interrupt Flag
- Devices are capable of withstanding greater than 2001V electrostatic charge.
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL-compatible, single 3.3V ($\pm 0.3V$) power supply
- Available in 84-pin PGA, PLCC and 100-pin TQFP

DESCRIPTION:

The IDT70V24 is a high-speed 4K x 16 Dual-Port Static RAM. The IDT70V24 is designed to be used as a stand-alone 64K-bit Dual-Port RAM or as a combination MASTER/SLAVE

FUNCTIONAL BLOCK DIAGRAM



COMMERCIAL TEMPERATURE RANGE

NOVEMBER 1993

Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low

standby power mode.


Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 350mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500μW from a 2V battery.

The IDT70V24 is packaged in a ceramic 84-pin PGA, an 84-Pin PLCC and a 100-pin Thin Quad Plastic Flatpack.


PIN CONFIGURATIONS



2911 drw 02



2911 drw 03



NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.

PIN NAMES

Left Port	Right Port	Names
$\overline{CE}L$	$\overline{CE}R$	Chip Enable
$\overline{RW}L$	$\overline{RW}R$	Read/Write Enable
$\overline{OE}L$	$\overline{OE}R$	Output Enable
A0L – A11L	A0R – A11R	Address
I/O0L – I/O15L	I/O0R – I/O15R	Data Input/Output
$\overline{SEM}L$	$\overline{SEM}R$	Semaphore Enable
$\overline{UB}L$	$\overline{UB}R$	Upper Byte Select
$\overline{LB}L$	$\overline{LB}R$	Lower Byte Select
$\overline{INT}L$	$\overline{INT}R$	Interrupt Flag
$\overline{BUSY}L$	$\overline{BUSY}R$	Busy Flag
	\overline{MS}	Master or Slave Select
	VCC	Power
	GND	Ground

2911 tbl 1

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

Inputs ⁽¹⁾						Outputs		Mode
CE	R/W	OE	UB	LB	SEM	I/O8-15	I/O0-7	
H	X	X	X	X	H	High-Z	High-Z	Deselected: Power Down
X	X	X	H	H	H	High-Z	High-Z	Both Bytes Deselected: Power Down
L	L	X	L	H	H	DATAin	High-Z	Write to Upper Byte Only
L	L	X	H	L	H	High-Z	DATAin	Write to Lower Byte Only
L	L	X	L	L	H	DATAin	DATAin	Write to Both Bytes
L	H	L	L	H	H	DATAout	High-Z	Read Upper Byte Only
L	H	L	H	L	H	High-Z	DATAout	Read Lower Byte Only
L	H	L	L	L	H	DATAout	DATAout	Read Both Bytes
X	X	H	X	X	X	HighZ	High-Z	Outputs Disabled

NOTE:
1. A0L — A11L ≠ A0R — A11R

2911 tbl 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

Inputs						Outputs		Mode
CE	R/W	OE	UB	LB	SEM	I/O8-15	I/O0-7	
H	H	L	X	X	L	DATAout	DATAout	Read Data in Semaphore Flag
X	H	L	H	H	L	DATAout	DATAout	Read Data in Semaphore Flag
H	↗	X	X	X	L	DATAin	DATAin	Write DIno into Semaphore Flag
X	↗	X	H	H	L	DATAin	DATAin	Write DIno into Semaphore Flag
L	X	X	L	X	L	—	—	Not Allowed
L	X	X	X	L	L	—	—	Not Allowed

2911 tbl 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed Vcc + 0.3V.

2911 tbl 04

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military			
Commercial	0°C to +70°C	0V	3.3V ± 0.3

2911 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	V
Vih	Input High Voltage	2.0	—	Vcc+0.3	V
Vil	Input Low Voltage	-0.3 ⁽¹⁾	—	0.8	V

NOTE:
1. Vil ≥ -1.5V for pulse width less than 10ns.

2911 tbl 06

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	Vin = 0V	11	pF
Cout	Output Capacitance	Vout = 0V	11	pF

NOTE:
1. This parameter is determined by device characterization but is not production tested.

2911 tbl 07



DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 3.3V \pm 0.3V$)

Symbol	Parameter	Test Conditions	IDT70V24S		IDT70V24L		Unit
			Min.	Max.	Min.	Max.	
$ I_{Ll} $	Input Leakage Current ⁽⁵⁾	$V_{CC} = 3.6V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
$ I_{Lo} $	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V_{OL}	Output Low Voltage	$I_{OL} = 4mA$	—	0.4	—	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -4mA$	2.4	—	2.4	—	V

2911 tbi 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ ($V_{CC} = 3.3V \pm 0.3V$)

Symbol	Parameter	Test Condition	Version	70V24X35		70V24X55		Unit	
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.		
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}, \text{ Outputs Open}$ $\overline{SEM} \geq V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L.	S	—	115	—	115	mA
				L	—	100	—	100.	
I _{SB1}	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE} = \overline{CE} \geq V_{IH}$ $\overline{SEM} = \overline{SEM} \geq V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L.	S	—	25	—	25	mA
				L	—	20	—	20	
I _{SB2}	Standby Current (One Port — TTL Level Inputs)	$\overline{CE} \text{ or } \overline{CE} \geq V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $\overline{SEM} = \overline{SEM} \geq V_{IH}$	COM'L.	S	—	72	—	72	mA
				L	—	62	—	62	
I _{SB3}	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports $\overline{CE} \text{ and } \overline{CE} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(4)}$ $\overline{SEM} = \overline{SEM} \geq V_{CC} - 0.2V$	COM'L.	S	—	5	—	5	mA
				L	—	2.5	—	2.5	
I _{SB4}	Full Standby Current (One Port — All CMOS Level Inputs)	One Port $\overline{CE} \text{ or } \overline{CE} \geq V_{CC} - 0.2V$ $\overline{SEM} = \overline{SEM} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	COM'L.	S	—	71	—	71	mA
				L	—	61	—	61	

2911 tbi 09

NOTES:

- X in part numbers indicates power rating (S or L)
- $V_{CC} = 3.3V, T_A = +25^\circ C$.
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/t_{RC}$, and using "AC Test Conditions" of input levels of GND to 3V.
- $f = 0$ means no address or control lines change.
- At $V_{CC} \leq 2.0V$ input leakages are undefined.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)

(V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V)


Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit
V _{DR}	V _{CC} for Data Retention	V _{CC} = 2V	2.0	—	—	V
I _{CCDR}	Data Retention Current	\overline{CE} V _{HC} V _{IN} V _{HC} or V _{LC}	COM'L.	100	1500	μA
t _{CDR} ⁽³⁾	Chip Deselect to Data Retention Time	\overline{SEM} V _{HC}	0	—	—	ns
t _R ⁽³⁾	Operation Recovery Time		t _{RC} ⁽²⁾	—	—	ns

NOTES:

- t_A = +25°C, V_{CC} = 2V
- t_{RC} = Read Cycle Time
- This parameter is guaranteed but not tested.

2911 tbl 10

DATA RETENTION WAVEFORM




2911 dw 05

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2911 tbl 11



2911 dw 06

Figure 1. Output Load
(5pF for tLZ, tHZ, tWZ, tOW)
* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾


Symbol	Parameter	IDT70V24X35		IDT70V24X55		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
t _{RC}	Read Cycle Time	35	—	55	—	ns
t _{AA}	Address Access Time	—	35	—	55	ns
t _{ACE}	Chip Enable Access Time ⁽³⁾	—	35	—	55	ns
t _{ABE}	Byte Enable Access Time ⁽³⁾	—	35	—	55	ns
t _{AOE}	Output Enable Access Time	—	20	—	30	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	ns
t _{LZ}	Output Low-Z Time ^(1, 2)	3	—	3	—	ns
t _{HZ}	Output High-Z Time ^(1, 2)	—	15	—	25	ns
t _{PU}	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	ns
t _{SOP}	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	15	—	15	—	ns
t _{SAA}	Semaphore Address Access Time	—	45	—	65	ns

NOTES:

1. Transition is measured $\pm 200\text{mV}$ from low or high impedance voltage with load (figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{CE} = L$, \overline{UB} or $\overline{LB} = L$, $\overline{SEM} = H$.
4. X in part numbers indicates power rating (S or L).


2911 tbl 12

TIMING OF POWER-UP POWER-DOWN



2911 drw 07

WAVEFORM OF READ CYCLES⁽⁵⁾



2911 drw 08


- NOTES:**
- Timing depends on which signal is asserted last, \overline{OE} , \overline{CE} , \overline{LB} , or \overline{UB} .
 - Timing depends on which signal is de-asserted first, \overline{CE} , \overline{OE} , \overline{LB} , or \overline{UB} .
 - t_{BDD} delay is required only in cases where opposite port is completing a write operation to the same address location. For simultaneous read operations \overline{BUSY} has no relation to valid output data.
 - Start of valid data depends on which timing becomes effective last t_{ABE} , t_{AOE} , t_{ACE} , t_{AA} or t_{BDD} .
 - $\overline{SEM} = H$.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾

Symbol	Parameter	IDT70V24X35		IDT70V24X55		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE						
t _{wc}	Write Cycle Time	35	—	55	—	ns
t _{ew}	Chip Enable to End-of-Write ⁽³⁾	30	—	45	—	ns
t _{aw}	Address Valid to End-of-Write	30	—	45	—	ns
t _{as}	Address Set-up Time ⁽³⁾	0	—	0	—	ns
t _{wp}	Write Pulse Width	30	—	40	—	ns
t _{wr}	Write Recovery Time	0	—	0	—	ns
t _{dW}	Data Valid to End-of-Write	25	—	30	—	ns
t _{hZ}	Output High-Z Time ^(1, 2)	—	15	—	25	ns
t _{dH}	Data Hold Time ⁽⁴⁾	0	—	0	—	ns
t _{wZ}	Write Enable to Output in High-Z ^(1, 2)	—	15	—	25	ns
t _{ow}	Output Active from End-of-Write ^(1, 2, 4)	0	—	0	—	ns
t _{swrd}	\overline{SEM} Flag Write to Read Time	10	—	10	—	ns
t _{spS}	\overline{SEM} Flag Contention Window	10	—	10	—	ns


- NOTES:**
- Transition is measured $\pm 200mV$ from low or high impedance voltage with load (Figures 1 and 2).
 - This parameter is guaranteed but not tested.
 - To access RAM, $\overline{CE} = L$, \overline{UB} or $\overline{LB} = L$, $\overline{SEM} = H$. To access semaphore, $\overline{CE} = H$ and $\overline{SEM} = L$. Either condition must be valid for the entire t_{ew} time.
 - The specification for t_{oh} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{oh} and t_{ow} values will vary over voltage and temperature, the actual t_{oh} will always be smaller than the actual t_{ow}.
 - X in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING^(1,3,5,8)



2911 drw 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE, UB, LB CONTROLLED TIMING^(1,3,5,8)




2911 drw 10

NOTES:

1. R/W or CE or UB & LB must be high during all address transitions.
2. A write occurs during the overlap (tEW or tWP) of a low UB or LB and a low CE and a low R/W for memory array writing cycle.
3. tWR is measured from the earlier of CE or R/W (or SEM or R/W) going high to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, CE, R/W or byte control.
7. Timing depends on which enable signal is de-asserted first, CE, R/W or byte control.
8. If OE is low during R/W controlled write cycle, the write pulse width must be the larger of tWP or (twz + tOW) to allow the I/O drivers to turn off and data to be placed on the bus for the required tOW. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tWP.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE⁽¹⁾




2911 drw 11

NOTE:

1. $\overline{CE} = H$ or $\overline{UB} \& \overline{LB} = H$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION^(1,3,4)



2911 drw 12

NOTES:

1. $D_{0R} = D_{0L} = L$, $\overline{CE}_R = \overline{CE}_L = H$, or Both $\overline{UB} \& \overline{LB} = H$ Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from R/\overline{W}_A or \overline{SEMA} going high to R/\overline{W}_B or \overline{SEMA} going high.
4. If t_{sps} is not satisfied, the semaphore will fall positively to one side or the other, but there is not guarantee which side will obtain the flag.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾


Symbol	Parameter	IDT70V24X35		IDT70V24X55		Unit
		Min.	Max.	Min.	Max.	
BUSY TIMING ($M/\overline{S} = H$)						
tBAA	\overline{BUSY} Access Time from Address Match	—	35	—	45	ns
tBDA	\overline{BUSY} Disable Time from Address Not Matched	—	35	—	45	ns
tBAC	\overline{BUSY} Access Time from Chip Low	—	35	—	45	ns
tBDC	\overline{BUSY} Disable Time from Chip High	—	35	—	45	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	ns
tBDD	\overline{BUSY} Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	ns
BUSY TIMING ($M/\overline{S} = L$)						
tWB	\overline{BUSY} Input to Write ⁽⁴⁾	0	—	0	—	ns
tWH	Write Hold After \overline{BUSY} ⁽⁵⁾	25	—	25	—	ns
PORT-TO-PORT DELAY TIMING						
tWDD	Write Pulse to Data Delay ⁽¹⁾	—	60	—	80	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	55	—	75	ns

NOTES:

- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With \overline{BUSY} ($M/\overline{S} = H$)" or "Timing Waveform of Write With Port-To-Port Delay ($M/\overline{S} = L$)".
- To ensure that the earlier of the two ports wins.
- tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual) or tDDD – tDW (actual).
- To ensure that the write cycle is inhibited during contention.
- To ensure that a write cycle is completed after contention.
- "x" is part numbers indicates power rating (S or L).

2911 tbl 14

TIMING WAVEFORM OF READ WITH \overline{BUSY} ⁽²⁾ ($M/\overline{S} = H$)




NOTES:

- To ensure that the earlier of the two ports wins.
- $\overline{CE}_L = \overline{CE}_R = L$
- $\overline{OE} = L$ for the reading port.

2911 drw 13


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY^(1,2) ($M/\bar{S} = L$)



2911 drw 14


- NOTES:**
1. \overline{BUSY} input equals H for the writing port.
2. $\overline{CE}_L = \overline{CE}_R = L$

TIMING WAVEFORM OF SLAVE WRITE ($M/\bar{S} = L$)




2911 drw 15

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING⁽¹⁾ ($M/\bar{S} = H$)



2911 drw 16

WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾ ($M/\bar{S} = H$)



2911 drw 17

- NOTES:**
1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. If t_{APS} is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾


Symbol	Parameter	IDT70V24X35		IDT70V24X55		Unit
		Min.	Max.	Min.	Max.	
INTERRUPT TIMING						
t _{AS}	Address Set-up Time	0	—	0	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	ns
t _{INS}	Interrupt Set Time	—	30	—	40	ns
t _{INR}	Interrupt Reset Time	—	35	—	45	ns

NOTE:


1. "x" in part numbers indicates power rating (S or L).

2911 tbl 15

WAVEFORM OF INTERRUPT TIMING⁽¹⁾



2911 drw 18



2911 drw 19

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG⁽¹⁾

Left Port					Right Port					Function
R/W _L	CE _L	OE _L	A0L-A11L	INT _L	R/W _R	CE _R	OE _R	A0R-A11R	INT _R	
L	L	X	FFF	X	X	X	X	X	L ⁽²⁾	Set Right INT _R Flag
X	X	X	X	X	X	L	L	FFF	H ⁽³⁾	Reset Right INT _R Flag
X	X	X	X	L ⁽³⁾	L	L	X	FFE	X	Set Left INT _L Flag
X	L	L	FFE	H ⁽²⁾	X	X	X	X	X	Reset Left INT _L Flag

NOTES:

1. Assumes BUS_{YL} = BUS_{YR} = H.
2. If BUS_{YL} = L, then no change.
3. If BUS_{YR} = L, then no change.

2911 tbl 16

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

Inputs			Outputs		Function
\overline{CE}_L	\overline{CE}_R	A _{0L} -A _{11L} A _{0R} -A _{11R}	BUSYL ⁽¹⁾	BUSYR ⁽¹⁾	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

- NOTES:** 2911 tbl 17
1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT70V24 are push pull, not open drain outputs. On slaves the BUSYx input internally inhibits writes.
 2. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = Low will result. BUSYL and BUSYR outputs cannot be low simultaneously.
 3. Writes to the left port are internally ignored when BUSYL outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE⁽¹⁾

Functions	D ₀ - D ₁₅ Left	D ₀ - D ₁₅ Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Right port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

- NOTE:** 2911 tbl 18
1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V24.

FUNCTIONAL DESCRIPTION

The IDT70V24 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V24 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is set when the right port writes to memory location FFE (HEX). The left port clears the interrupt by reading address location FFE. Likewise, the right port interrupt flag (INTR) is set when the left port writes to memory location FFF (HEX) and to clear the interrupt flag (INTR), the right port must read the memory location FFF. The

message (16 bits) at FFE or FFF is user-defined. If the interrupt function is not used, address locations FFE and FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical






Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V24 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $\overline{M/\overline{S}}$ pin. Once in slave mode the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the \overline{BUSY} pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V24 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V24 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V24 RAM the busy pin is an output if the part is used as a master ($\overline{M/\overline{S}}$ pin = H), and the busy pin is an input if the part used as a slave ($\overline{M/\overline{S}}$ pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/W signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT70V24 is an extremely fast Dual-Port 4K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by \overline{CE} , the Dual-Port RAM enable, and \overline{SEM} , the semaphore enable. The \overline{CE} and \overline{SEM} pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where \overline{CE} and \overline{SEM} are both high.

Systems which can best use the IDT70V24 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V24's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V24 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in

system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V24 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the \overline{SEM} pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{OE} , and R/\overline{W}) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications: (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read

value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V24's Dual-Port RAM. Say the 4K x 16 RAM was to be divided into two 2K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 2K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 2K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 2K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two


processors to swap 2K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.


Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.



2911 drw 21

Figure 4. IDT70V24 Semaphore Logic

ORDERING INFORMATION



2911 drw 22



Integrated Device Technology, Inc.

HIGH-SPEED 3.3V 16K x 8 DUAL-PORT STATIC RAM

PRELIMINARY
IDT70V06S/L

FEATURES:


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Commercial: 35/55ns (max.)
- Low-power operation
 - IDT70V06S
 - Active: 350mW (typ.)
 - Standby: 3.5mW (typ.)
 - IDT70V06L
 - Active: 350mW (typ.)
 - Standby: 1mW (typ.)
- IDT70V06 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- $M/\bar{S} = H$ for \overline{BUSY} output flag on Master
 $M/\bar{S} = L$ for \overline{BUSY} input on Slave
- Interrupt Flag

- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- Battery backup operation—2V data retention
- TTL-compatible, single 3.3V ($\pm 0.3V$) power supply
- Available in 68-pin PGA and PLCC, and a 64-pin TQFP

DESCRIPTION:

The IDT70V06 is a high-speed 16K x 8 Dual-Port Static RAM. The IDT70V06 is designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional

FUNCTIONAL BLOCK DIAGRAM





discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 350mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500 μ W from a 2V battery.

The IDT70V06 is packaged in a ceramic 68-pin PGA and PLCC and a 64-pin thin plastic quad flatpack (TQFP).

PIN CONFIGURATIONS





PIN NAMES

Left Port	Right Port	Names
$\overline{CE}L$	$\overline{CE}R$	Chip Enable
$\overline{RW}L$	$\overline{RW}R$	Read/Write Enable
$\overline{OE}L$	$\overline{OE}R$	Output Enable
A0L – A13L	A0R – A13R	Address
I/O0L – I/O7L	I/O0R – I/O7R	Data Input/Output
SEML	SEMR	Semaphore Enable
INTL	INTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
M/S		Master or Slave Select
Vcc		Power
GND		Ground

NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.

2942 tbl 1

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

Inputs ⁽¹⁾				Outputs	Mode
\overline{CE}	R/W	\overline{OE}	\overline{SEM}	I/O ₀₋₇	
H	X	X	H	High-Z	Deselected: Power Down
L	L	X	H	DATA _{IN}	Write to Memory
L	H	L	H	DATA _{OUT}	Read Memory
X	X	H	X	High-Z	Outputs Disabled

NOTE:

1. A_{0L} — A_{13L} ≠ A_{0R} — A_{13R}

2942 tbl 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

Inputs				Outputs	Mode
\overline{CE}	R/W	\overline{OE}	\overline{SEM}	I/O ₀₋₇	
H	H	L	L	DATA _{OUT}	Read Data in Semaphore Flag
H	$\overline{\text{L}}$	X	L	DATA _{IN}	Write D _{IN0} into Semaphore Flag
L	X	X	L	—	Not Allowed

2942 tbl 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

NOTES:

2942 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. V_{TERM} must not exceed V_{CC} + 0.3V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	3.3V ± 0.3V

2942 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.0	—	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	-0.3 ⁽¹⁾	—	0.8	V

NOTES:

2942 tbl 06

1. V_{IL} ≥ -1.5V for pulse width less than 10ns.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	11	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	11	pF

NOTE:

2942 tbl 07

1. This parameter is determined by device characterization but is not production tested.



DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 3.3V \pm 0.3V$)

Symbol	Parameter	Test Conditions	IDT70V06S		IDT70V06L		Unit
			Min.	Max.	Min.	Max.	
I _{LI}	Input Leakage Current ⁽⁵⁾	$V_{CC} = 3.6V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V _{OL}	Output Low Voltage	$I_{OL} = 4mA$	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	$I_{OH} = -4mA$	2.4	—	2.4	—	V

2942 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ ($V_{CC} = 3.3V \pm 0.3V$)

Symbol	Parameter	Test Condition	Version	70V06X35		70V06X55		Unit	
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.		
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}, \text{ Outputs Open}$ $\overline{SEM} \geq V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L.	S L	— —	115 100	— —	115 100	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE}_R = \overline{CE}_L \geq V_{IH}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L.	S L	— —	25 20	— —	25 20	mA
ISB2	Standby Current (One Port — TTL Level Inputs)	$\overline{CE}_L \text{ or } \overline{CE}_R \geq V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$	COM'L.	S L	— —	72 62	— —	72 62	mA
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(4)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$	COM'L.	S L	— —	5 2.5	— —	5 2.5	mA
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open $f = f_{MAX}^{(3)}$	COM'L.	S L	— —	71 61	— —	71 61	mA

NOTES:

- X in part numbers indicates power rating (S or L)
- $V_{CC} = 3.3V, T_A = +25^\circ C$.
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/t_{RC}$, and using "AC Test Conditions" of input levels of GND to 3V.
- $f = 0$ means no address or control lines change.
- At $V_{CC} \leq 2.0V$ input leakages are undefined.

2942 tbl 09

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)
($V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V$)


Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit	
V _{DR}	V _{CC} for Data Retention	$V_{CC} = 2V$	2.0	—	—	V	
I _{CCDR}	Data Retention Current	$\overline{CE} \geq V_{HC}$ $V_{IN} \geq V_{HC}$ or $\leq V_{LC}$	COM'L.	—	100	1500	μA
t _{CDR} ⁽³⁾	Chip Deselect to Data Retention Time	$\overline{SEM} \geq V_{HC}$	0	—	—	ns	
t _R ⁽³⁾	Operation Recovery Time		t _{RC} ⁽²⁾	—	—	ns	

NOTES:

- $T_A = +25^\circ C, V_{CC} = 2V$
- t_{RC} = Read Cycle Time
- This parameter is guaranteed but not tested.

2942 tbl 10


DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2942 tbl 11



2942 drw 06

Figure 1. Output Load
(5pF for tLZ, tHZ, tWZ, tOW)
* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾


Symbol	Parameter	IDT70V06X35		IDT70V06X55		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
tRC	Read Cycle Time	35	—	55	—	ns
tAA	Address Access Time	—	35	—	55	ns
tACE	Chip Enable Access Time ⁽³⁾	—	35	—	55	ns
tAOE	Output Enable Access Time	—	20	—	30	ns
tOH	Output Hold from Address Change	3	—	3	—	ns
tLZ	Output Low-Z Time ^(1, 2)	3	—	3	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	15	—	25	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	ns
tSOP	Semaphore Flag Update Pulse (OE or SEM)	15	—	15	—	ns
tSAA	Semaphore Address Access Time	—	45	—	65	ns

NOTES:

1. Transition is measured ±200mV from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, CE = L, SEM = H.
4. X in part numbers indicates power rating (S or L).


2942 tbl 12

TIMING OF POWER-UP POWER-DOWN



2942 drw 07

WAVEFORM OF READ CYCLES⁽⁵⁾



2942 drw 08

NOTES:

1. Timing depends on which signal is asserted last, \overline{OE} or \overline{CE} .
2. Timing depends on which signal is de-asserted first \overline{CE} or \overline{OE} .
3. t_{BDD} delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last t_{AOE}, t_{ACE}, t_{AA} or t_{BDD}.
5. SEM = H.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE ⁽⁵⁾


Symbol	Parameter	IDT70V06X35		IDT70V06X55		Unit
		Min.	Max	Min.	Max.	
WRITE CYCLE						
t _{WC}	Write Cycle Time	35	—	55	—	ns
t _{EW}	Chip Enable to End-of-Write ⁽³⁾	30	—	45	—	ns
t _{AW}	Address Valid to End-of-Write	30	—	45	—	ns
t _{AS}	Address Set-up Time ⁽³⁾	0	—	0	—	ns
t _{WP}	Write Pulse Width	30	—	40	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	ns
t _{DW}	Data Valid to End-of-Write	25	—	30	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	15	—	25	ns
t _{DH}	Data Hold Time ⁽⁴⁾	0	—	0	—	ns
t _{WZ}	Write Enable to Output in High-Z ^(1,2)	—	15	—	25	ns
t _{OW}	Output Active from End-of-Write ^(1,2,4)	0	—	0	—	ns
t _{SWRD}	SEM Flag Write to Read Time	10	—	10	—	ns
t _{SPS}	SEM Flag Contention Window	10	—	10	—	ns

NOTES:

1. Transition is measured ±200mV from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{CE} = L$, $\overline{SEM} = H$. To access semaphore, $\overline{CE} = H$ and $\overline{SEM} = L$. Either condition must be valid for the entire t_{EW} time.
4. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.
5. X in part numbers indicates power rating (S or L).


2942 tbl 13

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING^(1,3,5,8)



2942 drw 09


TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE CONTROLLED TIMING^(1,3,5,8)



2942 drw 10

- NOTES:**
1. R/W or CE must be high during all address transitions.
 2. A write occurs during the overlap (t_{EW} or t_{WP}) of a low CE and a low R/W for memory array writing cycle.
 3. t_{WR} is measured from the earlier of CE or R/W (or SEM or R/W) going high to the end of write cycle.
 4. During this period, the I/O pins are in the output state and input signals must not be applied.
 5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
 6. Timing depends on which enable signal is asserted last, CE, or R/W.
 7. Timing depends on which enable signal is de-asserted first, CE, or R/W.
 8. If OE is low during R/W controlled write cycle, the write pulse width must be the larger of t_{WP} or (t_{WZ} + t_{OW}) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW}. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP}.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE⁽¹⁾




2942 drw 11

NOTE:

1. $\overline{CE} = H$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION^(1,3,4)



2942 drw 12

NOTES:


1. $DOR = DOL = L$, $\overline{CE}R = \overline{CE}L = H$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from $R/\overline{W}A$ or $\overline{SEM}A$ going high to $R/\overline{W}B$ or $\overline{SEM}B$ going high.
4. If $tSPS$ is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

Symbol	Parameter	IDT70V06X35		IDT70V06X55		Unit
		Min.	Max.	Min.	Max.	
BUSY TIMING ($M/\overline{S} = H$)						
tBAA	\overline{BUSY} Access Time from Address Match	—	35	—	45	ns
tBDA	\overline{BUSY} Disable Time from Address Not Matched	—	35	—	45	ns
tBAC	\overline{BUSY} Access Time from Chip Enable LOW	—	35	—	45	ns
tBDC	\overline{BUSY} Disable Time from Chip Enable HIGH	—	35	—	45	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	ns
tBDD	\overline{BUSY} Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	ns
BUSY TIMING ($M/\overline{S} = L$)						
tWB	\overline{BUSY} Input to Write ⁽⁴⁾	0	—	0	—	ns
tWH	Write Hold After \overline{BUSY} ⁽⁵⁾	25	—	25	—	ns
PORT-TO-PORT DELAY TIMING						
tWDD	Write Pulse to Data Delay ⁽¹⁾	—	60	—	80	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	55	—	75	ns

- NOTES:** 2942 tbl 14
- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With \overline{BUSY} ($M/\overline{S} = H$)" or "Timing Waveform of Write With Port-To-Port Delay ($M/\overline{S} = L$)".
 - To ensure that the earlier of the two ports wins.
 - tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual) or tDDD – tDW (actual).
 - To ensure that the write cycle is inhibited during contention.
 - To ensure that a write cycle is completed after contention.
 - "x" is part numbers indicates power rating (S or L).


TIMING WAVEFORM OF READ WITH \overline{BUSY} ⁽²⁾ ($M/\overline{S} = H$)



- NOTES:**
- To ensure that the earlier of the two ports wins.
 - $\overline{CE}L = \overline{CE}R = L$
 - $\overline{OE} = L$ for the reading port.

2942 drw 13

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY^(1,2) ($M/\bar{S} = L$)




NOTES:

1. \overline{BUSY} input equals H for the writing port.
2. $\overline{CE_L} = \overline{CE_R} = L$


2942 drw 14

TIMING WAVEFORM OF SLAVE WRITE ($M/\bar{S} = L$)




2942 drw 15

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING⁽¹⁾ ($M/\overline{S} = H$)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾ ($M/\overline{S} = H$)



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. If tAPS is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾


Symbol	Parameter	IDT70V06X35		IDT70V06X55		Unit
		Min.	Max.	Min.	Max.	
INTERRUPT TIMING						
tAS	Address Set-up Time	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tINS	Interrupt Set Time	—	30	—	40	ns
tINR	Interrupt Reset Time	—	35	—	45	ns

NOTE:


1. "x" in part numbers indicates power rating (S or L).

2942 tbl 15

WAVEFORM OF INTERRUPT TIMING⁽¹⁾



2942 drw 18



2942 drw 19

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG⁽¹⁾

Left Port					Right Port					Function
R/W _L	CE _L	OE _L	A0L-A13L	INT _L	R/W _R	CE _R	OE _R	A0R-A13R	INT _R	
L	L	X	3FFF	X	X	X	X	X	L ⁽²⁾	Set Right INT _R Flag
X	X	X	X	X	X	L	L	3FFF	H ⁽³⁾	Reset Right INT _R Flag
X	X	X	X	L ⁽³⁾	L	L	X	3FFE	X	Set Left INT _L Flag
X	L	L	3FFE	H ⁽²⁾	X	X	X	X	X	Reset Left INT _L Flag

NOTES:

1. Assumes $\overline{\text{BUSY}}_L = \overline{\text{BUSY}}_R = H$.
2. If $\overline{\text{BUSY}}_L = L$, then no change.
3. If $\overline{\text{BUSY}}_R = L$, then no change.

2942 tbl 16

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

Inputs			Outputs		Function
\overline{CE}_L	\overline{CE}_R	A0L-A13L A0R-A13R	$\overline{BUSY}_L^{(1)}$	$\overline{BUSY}_R^{(1)}$	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

- NOTES:** 2942 tbl 17
1. Pins \overline{BUSY}_L and \overline{BUSY}_R are both outputs when the part is configured as a master. Both are inputs when configured as a slave. \overline{BUSY}_x outputs on the IDT70V06 are push pull, not open drain outputs. On slaves the \overline{BUSY}_x input internally inhibits writes.
 2. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either \overline{BUSY}_L or \overline{BUSY}_R = Low will result. \overline{BUSY}_L and \overline{BUSY}_R outputs cannot be low simultaneously.
 3. Writes to the left port are internally ignored when \overline{BUSY}_L outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when \overline{BUSY}_R outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE⁽¹⁾

Functions	D0 - D7 Left	D0 - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

- NOTE:** 2942 tbl 18
1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V06.

FUNCTIONAL DESCRIPTION

The IDT70V06 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V06 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted.

The message (8 bits) at 3FFE or 3FFF is user-defined. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INT}_L) is set when the right port writes to memory location 3FFE (HEX). The left port clears the interrupt by reading address location 3FFE. Likewise, the right port interrupt flag (\overline{INT}_R) is set when the left port writes to memory location 3FFF (HEX) and to clear the interrupt flag (\overline{INT}_R), the right port must read the memory location 3FFF.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical






Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V06 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $\overline{M/\overline{S}}$ pin. Once in slave mode the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the \overline{BUSY} pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V06 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V06 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V06 RAM the busy pin is an output if the part is used as a master ($\overline{M/\overline{S}}$ pin = H), and the busy pin is an input if the part used as a slave ($\overline{M/\overline{S}}$ pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the R/W signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT70V06 is an extremely fast Dual-Port 16K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by \overline{CE} , the Dual-Port RAM enable, and \overline{SEM} , the semaphore enable. The \overline{CE} and \overline{SEM} pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where \overline{CE} and \overline{SEM} are both high.

Systems which can best use the IDT70V06 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V06's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V06 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in

system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V06 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text{SEM}}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\text{OE}}$, and R/W) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin D₀ is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read

value is latched into one side's output register when that side's semaphore select ($\overline{\text{SEM}}$) and output enable ($\overline{\text{OE}}$) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ($\overline{\text{SEM}}$ or $\overline{\text{OE}}$) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V06's Dual-Port RAM. Say the 16K x 8 RAM was to be divided into two 8K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two


processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.


Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.



2942 drw 21

Figure 4. IDT70V06 Semaphore Logic

ORDERING INFORMATION



2942 drw 22



Integrated Device Technology, Inc.

HIGH-SPEED 3.3V 8K x 16 DUAL-PORT STATIC RAM

PRELIMINARY
IDT70V25S/L

FEATURES:


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Commercial: 35/55ns (max.)
- Low-power operation
 - IDT70V25S
 - Active: 350mW (typ.)
 - Standby: 3.5mW (typ.)
 - IDT70V25L
 - Active: 350mW (typ.)
 - Standby: 1mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT70V25 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device

- M/\overline{S} = H for \overline{BUSY} output flag on Master
- M/\overline{S} = L for \overline{BUSY} input on Slave
- Interrupt Flag
- Devices are capable of withstanding greater than 2001V electrostatic charge.
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL-compatible, single 3.3V ($\pm 0.3V$) power supply
- Available in 84-pin PGA, PLCC and 100-pin TQFP

DESCRIPTION:

The IDT70V25 is a high-speed 8K x 16 Dual-Port Static RAM. The IDT70V25 is designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/

FUNCTIONAL BLOCK DIAGRAM



2944 drw 01

COMMERCIAL TEMPERATURE RANGE

NOVEMBER 1993

SLAVE Dual-Port RAM for 32-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.



This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by \overline{CE}


permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 350mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500µW from a 2V battery.

The IDT70V25 is packaged in a ceramic 84-pin PGA, an 84-Pin PLCC and a 100-pin Thin Quad Plastic Flatpack.

PIN CONFIGURATIONS





NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.

PIN NAMES

Left Port	Right Port	Names
\overline{CE}_L	\overline{CE}_R	Chip Enable
\overline{RW}_L	\overline{RW}_R	Read/Write Enable
\overline{OE}_L	\overline{OE}_R	Output Enable
A0L – A12L	A0R – A12R	Address
I/O0L – I/O15L	I/O0R – I/O15R	Data Input/Output
\overline{SEML}	\overline{SEMR}	Semaphore Enable
\overline{UBL}	\overline{UBR}	Upper Byte Select
\overline{LBL}	\overline{LBR}	Lower Byte Select
\overline{INTL}	\overline{INTR}	Interrupt Flag
\overline{BUSYL}	\overline{BUSYR}	Busy Flag
M/S		Master or Slave Select
Vcc		Power
GND		Ground

2944 tbl 01

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

Inputs ⁽¹⁾						Outputs		Mode
\overline{CE}	R/W	\overline{OE}	\overline{UB}	\overline{LB}	\overline{SEM}	I/O ₈₋₁₅	I/O ₀₋₇	
H	X	X	X	X	H	High-Z	High-Z	Deselected: Power Down
X	X	X	H	H	H	High-Z	High-Z	Both Bytes Deselected: Power Down
L	L	X	L	H	H	DATA _{IN}	High-Z	Write to Upper Byte Only
L	L	X	H	L	H	High-Z	DATA _{IN}	Write to Lower Byte Only
L	L	X	L	L	H	DATA _{IN}	DATA _{IN}	Write to Both Bytes
L	H	L	L	H	H	DATA _{OUT}	High-Z	Read Upper Byte Only
L	H	L	H	L	H	High-Z	DATA _{OUT}	Read Lower Byte Only
L	H	L	L	L	H	DATA _{OUT}	DATA _{OUT}	Read Both Bytes
X	X	H	X	X	X	High-Z	High-Z	Outputs Disabled

NOTE: 2944 tbl 02
1. A_{0L} — A_{12L} ≠ A_{0R} — A_{12R}

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

Inputs						Outputs		Mode
\overline{CE}	R/W	\overline{OE}	\overline{UB}	\overline{LB}	\overline{SEM}	I/O ₈₋₁₅	I/O ₀₋₇	
H	H	L	X	X	L	DATA _{OUT}	DATA _{OUT}	Read Data in Semaphore Flag
X	H	L	H	H	L	DATA _{OUT}	DATA _{OUT}	Read Data in Semaphore Flag
H	\nearrow	X	X	X	L	DATA _{IN}	DATA _{IN}	Write D _{IN0} into Semaphore Flag
X	\nearrow	X	H	H	L	DATA _{IN}	DATA _{IN}	Write D _{IN0} into Semaphore Flag
L	X	X	L	X	L	—	—	Not Allowed
L	X	X	X	L	L	—	—	Not Allowed

2944 tbl 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

NOTE: 2944 tbl 04
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{TERM} must not exceed V_{CC} + 0.3V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Military			
Commercial	0°C to +70°C	0V	3.3V ± 0.3

2944 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.0	—	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	-0.3 ⁽¹⁾	—	0.8	V

NOTE: 2944 tbl 06
1. V_{IL} ≥ -1.5V for pulse width less than 10ns.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	11	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	11	pF

NOTE: 2944 tbl 07
1. This parameter is determined by device characterization but is not production tested.



DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 3.3V \pm 0.3V$)

Symbol	Parameter	Test Conditions	IDT70V25S		IDT70V25L		Unit
			Min.	Max.	Min.	Max.	
$ I_{LI} $	Input Leakage Current ⁽⁵⁾	$V_{CC} = 3.6V, V_{IN} = 0V$ to V_{CC}	—	10	—	5	μA
$ I_{LO} $	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V$ to V_{CC}	—	10	—	5	μA
V_{OL}	Output Low Voltage	$I_{OL} = 4mA$	—	0.4	—	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -4mA$	2.4	—	2.4	—	V

2944 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ ($V_{CC} = 3.3V \pm 0.3V$)

Symbol	Parameter	Test Condition	Version	70V25X35		70V25X55		Unit
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
ICC	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}$, Outputs Open $\overline{SEM} \geq V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L. S	—	115	—	115	mA
			L	—	100	—	100	
ISB1	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE}_R = \overline{CE}_L \geq V_{IH}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L. S	—	25	—	25	mA
			L	—	20	—	20	
ISB2	Standby Current (One Port — TTL Level Inputs)	\overline{CE}_L or $\overline{CE}_R \geq V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$	COM'L. S	—	72	—	72	mA
			L	—	62	—	62	
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(4)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$	COM'L. S	—	5	—	5	mA
			L	—	2.5	—	2.5	
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	COM'L. S	—	71	—	71	mA
			L	—	61	—	61	

NOTES:

- X in part numbers indicates power rating (S or L)
- $V_{CC} = 3.3V, T_A = +25^\circ C$.
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/t_{RC}$, and using "AC Test Conditions" of input levels of GND to 3V.
- $f = 0$ means no address or control lines change.
- At $V_{CC} \leq 2.0V$ input leakages are undefined.

2944 tbl 09

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES (L Version Only)

(VLC = 0.2V, VHC = VCC - 0.2V)


Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	VCC for Data Retention	VCC = 2V	2.0	—	—	V
ICCDR	Data Retention Current	\overline{CE} VHC VIN VHC or VLC \overline{SEM} VHC	COM'L.	100	1500	μ A
tCDR ⁽³⁾	Chip Deselect to Data Retention Time		0	—	—	ns
tR ⁽³⁾	Operation Recovery Time		tRC ⁽²⁾	—	—	ns

2944 tb10

NOTES:

- TA = +25°C, VCC = 2V
- tRC = Read Cycle Time
- This parameter is guaranteed but not tested.

DATA RETENTION WAVEFORM




2944 drw 05

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2944 tb11



2944 drw 06

Figure 1. Output Load
(5pF for tLZ, tHZ, tWZ, tOW)
* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾


Symbol	Parameter	IDT70V25X35		IDT70V25X55		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
t _{RC}	Read Cycle Time	35	—	55	—	ns
t _{AA}	Address Access Time	—	35	—	55	ns
t _{ACE}	Chip Enable Access Time ⁽³⁾	—	35	—	55	ns
t _{ABE}	Byte Enable Access Time ⁽³⁾	—	35	—	55	ns
t _{AOE}	Output Enable Access Time	—	20	—	30	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	ns
t _{LZ}	Output Low-Z Time ^(1, 2)	3	—	3	—	ns
t _{HZ}	Output High-Z Time ^(1, 2)	—	15	—	25	ns
t _{PU}	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	ns
t _{SOP}	Semaphore Flag Update Pulse (\overline{OE} or SEM)	15	—	15	—	ns
t _{SAA}	Semaphore Address Access Time	—	45	—	65	ns

NOTES:

1. Transition is measured $\pm 200\text{mV}$ from low or high impedance voltage with load (figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{CE} = L$, \overline{UB} or $\overline{LB} = L$, SEM = H.
4. X in part numbers indicates power rating (S or L).


2944 tbl 12

TIMING OF POWER-UP POWER-DOWN



2944 drw 07

WAVEFORM OF READ CYCLES⁽⁵⁾



2944 drw 08

NOTES:

1. Timing depends on which signal is asserted last, \overline{OE} , \overline{CE} , \overline{LB} , or \overline{UB} .
2. Timing depends on which signal is de-asserted first \overline{CE} , \overline{OE} , \overline{LB} , or \overline{UB} .
3. t_{BDD} delay is required only in cases where opposite port is completing a write operation to the same address location. For simultaneous read operations \overline{BUSY} has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last t_{ABE} , t_{AOE} , t_{ACE} , t_{AA} or t_{BDD} .
5. $\overline{SEM} = H$.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾

Symbol	Parameter	IDT70V25X35		IDT70V25X55		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE						
t _{WC}	Write Cycle Time	35	—	55	—	ns
t _{EW}	Chip Enable to End-of-Write ⁽³⁾	30	—	45	—	ns
t _{AW}	Address Valid to End-of-Write	30	—	45	—	ns
t _{AS}	Address Set-up Time ⁽³⁾	0	—	0	—	ns
t _{WP}	Write Pulse Width	30	—	40	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	ns
t _{DW}	Data Valid to End-of-Write	25	—	30	—	ns
t _{HZ}	Output High-Z Time ^(1, 2)	—	15	—	25	ns
t _{DH}	Data Hold Time ⁽⁴⁾	0	—	0	—	ns
t _{WZ}	Write Enable to Output in High-Z ^(1, 2)	—	15	—	25	ns
t _{OW}	Output Active from End-of-Write ^(1, 2, 4)	0	—	0	—	ns
t _{SWRD}	\overline{SEM} Flag Write to Read Time	10	—	10	—	ns
t _{SPS}	\overline{SEM} Flag Contention Window	10	—	10	—	ns

NOTES:


1. Transition is measured $\pm 200mV$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{CE} = L$, \overline{UB} or $\overline{LB} = L$, $\overline{SEM} = H$. To access semaphore, $\overline{CE} = H$ and $\overline{SEM} = L$. Either condition must be valid for the entire t_{EW} time.
4. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.
5. X in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/\overline{W} CONTROLLED TIMING^(1,3,5,8)



2944 drw 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2, \overline{CE} , \overline{UB} , \overline{LB} CONTROLLED TIMING^(1,3,5,8)




2944 drw 10

NOTES:

1. R/\overline{W} or \overline{CE} or \overline{UB} & \overline{LB} must be high during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of a low \overline{UB} or \overline{LB} and a low \overline{CE} and a low R/\overline{W} for memory array writing cycle.
3. t_{WR} is measured from the earlier of \overline{CE} or R/\overline{W} (or \overline{SEM} or R/\overline{W}) going high to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the \overline{CE} or \overline{SEM} low transition occurs simultaneously with or after the R/\overline{W} low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, \overline{CE} , R/\overline{W} or byte control.
7. Timing depends on which enable signal is de-asserted first, \overline{CE} , R/\overline{W} or byte control.
8. If \overline{OE} is low during R/\overline{W} controlled write cycle, the write pulse width must be the larger of t_{WP} or ($t_{WZ} + t_{OW}$) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is high during an R/\overline{W} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE⁽¹⁾




2944 drw 11

NOTE:

1. $\overline{CE} = H$ or $\overline{UB} \& \overline{LB} = H$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION^(1,3,4)



2944 drw 12

NOTES:

1. $DoR = DoL = L$, $\overline{CE}R = \overline{CE}L = H$, or Both $\overline{UB} \& \overline{LB} = H$ Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from R/\overline{W}_A or \overline{SEM}_A going high to R/\overline{W}_B or \overline{SEM}_B going high.
4. If t_{SPS} is not satisfied, the semaphore will fall positively to one side or the other, but there is not guarantee which side will obtain the flag.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾


Symbol	Parameter	IDT70V25X35		IDT70V25X55		Unit
		Min.	Max.	Min.	Max.	
BUSY TIMING ($M/\bar{S} = H$)						
tBAA	$\overline{\text{BUSY}}$ Access Time from Address Match	—	35	—	45	ns
tBDA	$\overline{\text{BUSY}}$ Disable Time from Address Not Matched	—	35	—	45	ns
tBAC	$\overline{\text{BUSY}}$ Access Time from Chip LOW	—	35	—	45	ns
tBDC	$\overline{\text{BUSY}}$ Disable Time from Chip HIGH	—	35	—	45	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	ns
tBDD	$\overline{\text{BUSY}}$ Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	ns
BUSY TIMING ($M/\bar{S} = L$)						
tWB	$\overline{\text{BUSY}}$ Input to Write ⁽⁴⁾	0	—	0	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}$ ⁽⁵⁾	25	—	25	—	ns
PORT-TO-PORT DELAY TIMING						
tWDD	Write Pulse to Data Delay ⁽¹⁾	—	60	—	80	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	55	—	75	ns

NOTES:

- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With $\overline{\text{BUSY}}$ ($M/\bar{S} = H$)" or "Timing Waveform of Write With Port-To-Port Delay ($M/\bar{S} = L$)".
- To ensure that the earlier of the two ports wins.
- tBDD is a calculated parameter and is the greater of 0, tWDD - tWP (actual) or tDDD - tDW (actual).
- To ensure that the write cycle is inhibited during contention.
- To ensure that a write cycle is completed after contention.
- "x" is part numbers indicates power rating (S or L).

2944 tbl 14

TIMING WAVEFORM OF READ WITH $\overline{\text{BUSY}}^{(2)}$ ($M/\bar{S} = H$)




NOTES:

- To ensure that the earlier of the two ports wins.
- $\overline{\text{CE}}_L = \overline{\text{CE}}_R = L$
- $\overline{\text{OE}} = L$ for the reading port.

2944 drw 13

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY^(1,2) ($M/\bar{S} = L$)




2944 drw 14

NOTES:


1. \overline{BUSY} input equals H for the writing port.
2. $\overline{CE}_L = \overline{CE}_R = L$

TIMING WAVEFORM OF SLAVE WRITE ($M/\bar{S} = L$)




2944 drw 15

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING⁽¹⁾ ($M/\bar{S} = H$)



2944 drw 16

WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾ ($M/\bar{S} = H$)



2944 drw 17

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. If tAPS is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

6

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾


Symbol	Parameter	IDT70V25X35		IDT70V25X55		Unit
		Min.	Max.	Min.	Max.	
INTERRUPT TIMING						
tAS	Address Set-up Time	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tINS	Interrupt Set Time	—	30	—	40	ns
tINR	Interrupt Reset Time	—	35	—	45	ns

NOTE:


1. "x" in part numbers indicates power rating (S or L).

2944 tbl 15

WAVEFORM OF INTERRUPT TIMING⁽¹⁾



2944 drw 18



2944 drw 19

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG⁽¹⁾

Left Port					Right Port					Function
R/W _L	CE _L	OE _L	A0L-A12L	INT _L	R/W _R	CE _R	OE _R	A0R-A12R	INT _R	
L	L	X	1FFF	X	X	X	X	X	L ⁽²⁾	Set Right INT _R Flag
X	X	X	X	X	X	L	L	1FFF	H ⁽³⁾	Reset Right INT _R Flag
X	X	X	X	L ⁽³⁾	L	L	X	1FFE	X	Set Left INT _L Flag
X	L	L	1FFE	H ⁽²⁾	X	X	X	X	X	Reset Left INT _L Flag

NOTES:

1. Assumes BUS_L = BUS_R = H.
2. If BUS_L = L, then no change.
3. If BUS_R = L, then no change.

2944 tbl 16

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

Inputs			Outputs		Function
\overline{CE}_L	\overline{CE}_R	A0L-A12L A0R-A12R	$\overline{BUSY}_L^{(1)}$	$\overline{BUSY}_R^{(1)}$	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

- NOTES: 2944 tbl 17
1. Pins \overline{BUSY}_L and \overline{BUSY}_R are both outputs when the part is configured as a master. Both are inputs when configured as a slave. \overline{BUSY}_x outputs on the IDT70V25 are push pull, not open drain outputs. On slaves the \overline{BUSY}_x input internally inhibits writes.
 2. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If t_{APS} is not met, either \overline{BUSY}_L or \overline{BUSY}_R = Low will result. \overline{BUSY}_L and \overline{BUSY}_R outputs cannot be low simultaneously.
 3. Writes to the left port are internally ignored when \overline{BUSY}_L outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when \overline{BUSY}_R outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE⁽¹⁾

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Right port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

- NOTE: 2944 tbl 18
1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V25.

FUNCTIONAL DESCRIPTION

The IDT70V25 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V25 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted.

The message (16 bits) at 1FFE or 1FFF is user-defined. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INT}_L) is set when the right port writes to memory location 1FFE (HEX). The left port clears the interrupt by reading address location 1FFE. Likewise, the right port interrupt flag (\overline{INT}_R) is set when the left port writes to memory location 1FFF (HEX) and to clear the interrupt flag (\overline{INT}_R), the right port must read the memory location 1FFF.






Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V25 RAMs.

operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $\overline{M/\overline{S}}$ pin. Once in slave mode the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the \overline{BUSY} pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V25 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V25 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V25 RAM the busy pin is an output if the part is used as a master ($\overline{M/\overline{S}}$ pin = H), and the busy pin is an input if the part used as a slave ($\overline{M/\overline{S}}$ pin = L) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/W signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT70V25 is an extremely fast Dual-Port 8K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by \overline{CE} , the Dual-Port RAM enable, and \overline{SEM} , the semaphore enable. The \overline{CE} and \overline{SEM} pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where \overline{CE} and \overline{SEM} are both high.

Systems which can best use the IDT70V25 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V25's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V25 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in

system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V25 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the \overline{SEM} pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{OE} , and R/\overline{W}) as they would be used in accessing a standard static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read

value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V25's Dual-Port RAM. Say the 8K x 16 RAM was to be divided into two 4K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two


processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.


Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.



2944 drw 21

Figure 4. IDT70V25 Semaphore Logic

ORDERING INFORMATION



2944 drw 22



Integrated Device Technology, Inc.

HIGH-SPEED 3.3V 32K x 8 DUAL-PORT STATIC RAM

PRELIMINARY
IDT70V07S/L

FEATURES:


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Commercial: 35/55ns (max.)
- Low-power operation
 - IDT70V07S
 - Active: 350mW (typ.)
 - Standby: 3.5mW (typ.)
 - IDT70V07L
 - Active: 350mW (typ.)
 - Standby: 1mW (typ.)
- IDT70V07 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- $\overline{M/S} = H$ for \overline{BUSY} output flag on Master
 $\overline{M/S} = L$ for \overline{BUSY} input on Slave
- Interrupt Flag

- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Devices are capable of withstanding greater than 2001V electrostatic discharge
- TTL-compatible, single 3.3V ($\pm 0.3V$) power supply
- Available in 68-pin PGA and PLCC, and a 64-pin TQFP

DESCRIPTION:

The IDT70V07 is a high-speed 32K x 8 Dual-Port Static RAM. The IDT70V07 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

FUNCTIONAL BLOCK DIAGRAM



2943 dw 01

COMMERCIAL TEMPERATURE RANGES



NOVEMBER 1993

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low standby power mode.


Fabricated using IDT's CEMOSTM high-performance technology, these devices typically operate on only 350mW of power.

The IDT70V07 is packaged in a ceramic 68-pin PGA and PLCC and a 80-pin thin plastic quad flatpack (TQFP).

PIN CONFIGURATIONS



6



2943 drw 04

PIN NAMES

Left Port	Right Port	Names
CE \bar{L}	CE \bar{R}	Chip Enable
R/W \bar{L}	R/W \bar{R}	Read/Write Enable
OE \bar{L}	OE \bar{R}	Output Enable
A0L – A13L	A0R – A13R	Address
I/O0L – I/O7L	I/O0R – I/O7R	Data Input/Output
SEML	SEM \bar{R}	Semaphore Enable
INT \bar{L}	INT \bar{R}	Interrupt Flag
BUSYL	BUSY \bar{R}	Busy Flag
M/S		Master or Slave Select
VCC		Power
GND		Ground

2943 tbl 1

NOTES:


1. All VCC pins must be connected to power supply.
2. All GND pins must be connected to ground supply.

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

Inputs ⁽¹⁾				Outputs	Mode
\overline{OE}	R/W	\overline{OE}	SEM	I/O ₀₋₇	
H	X	X	H	High-Z	Deselected: Power Down
L	L	X	H	DATA _{IN}	Write to Memory
L	H	L	H	DATA _{OUT}	Read Memory
X	X	H	X	High-Z	Outputs Disabled

NOTE: 2943 tbl 02
1. A_{0L} — A_{14L}, A_{0R} — A_{14R}

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

Inputs				Outputs	Mode
\overline{OE}	R/W	\overline{OE}	SEM	I/O ₀₋₇	
H	H	L	L	DATA _{OUT}	Read Data in Semaphore Flag
H		X	L	DATA _{IN}	Write D _{IN0} into Semaphore Flag
L	X	X	L	—	Not Allowed

2943 tbl 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

NOTES: 2943 tbl 04
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{TERM} must not exceed V_{CC} + 0.3V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	3.3V ± 0.3V

2943 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.0	—	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	-0.3 ⁽¹⁾	—	0.8	V

NOTES: 2943 tbl 06
1. V_{IL} ≥ -1.5V for pulse width less than 10ns.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	11	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	11	pF

NOTE: 2943 tbl 07
1. This parameter is determined by device characterization but is not production tested.

6

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 3.3V \pm 0.3V$)

Symbol	Parameter	Test Conditions	IDT70V07S		IDT70V07L		Unit
			Min.	Max.	Min.	Max.	
I _{LI}	Input Leakage Current ⁽⁵⁾	$V_{CC} = 3.6V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V _{OL}	Output Low Voltage	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

2943 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ ($V_{CC} = 3.3V \pm 0.3V$)

Symbol	Parameter	Test Condition	Version	70V07X35		70V07X55		Unit	
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.		
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}, \text{ Outputs Open}$ $\overline{SEM} \geq V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L.	S	—	140	—	140	mA
				L	—	120	—	120	
I _{SB1}	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE}_R = \overline{CE}_L \geq V_{IH}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L.	S	—	30	—	30	mA
				L	—	24	—	24	
I _{SB2}	Standby Current (One Port — TTL Level Inputs)	$\overline{CE}_L \text{ or } \overline{CE}_R \geq V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$	COM'L.	S	—	87	—	87	mA
				L	—	75	—	75	
I _{SB3}	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(4)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$	COM'L.	S	—	6	—	6	mA
	L	—	3	—	3				
I _{SB4}	Full Standby Current (One Port — All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open $f = f_{MAX}^{(3)}$	COM'L.	S	—	85	—	85	mA
				L	—	74	—	74	

NOTES:

- X in part numbers indicates power rating (S or L)
- $V_{CC} = 3.3V, T_A = +25^\circ C$.
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1 / t_{RC}, and using "AC Test Conditions" of input levels of GND to 3V.
- f = 0 means no address or control lines change.

2943 tbl 09

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2943 tbl 11




Figure 1. Output Load
(5pF for tLZ, tHZ, twz, tow)
* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾

Symbol	Parameter	IDT70V07X35		IDT70V07X55		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
tRC	Read Cycle Time	35	—	55	—	ns
tAA	Address Access Time	—	35	—	55	ns
tACE	Chip Enable Access Time ⁽³⁾	—	35	—	55	ns
tAOE	Output Enable Access Time	—	20	—	30	ns
tOH	Output Hold from Address Change	3	—	3	—	ns
tLZ	Output Low-Z Time ^(1, 2)	3	—	3	—	ns
tHZ	Output High-Z Time ^(1, 2)	—	15	—	25	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	ns
tSOP	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	15	—	15	—	ns
tSAA	Semaphore Address Access Time	—	45	—	65	ns


NOTES:

1. Transition is measured $\pm 200mV$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{CE} = L$, $\overline{SEM} = H$.
4. X in part numbers indicates power rating (S or L).


2943 tbl 12

6

TIMING OF POWER-UP POWER-DOWN



WAVEFORM OF READ CYCLES⁽⁵⁾



2943 drw 08

NOTES:

1. Timing depends on which signal is asserted last, \overline{OE} or \overline{CE} .
2. Timing depends on which signal is de-asserted first \overline{CE} or \overline{OE} .
3. t_{BDD} delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations \overline{BUSY} has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last t_{AOE} , t_{ACE} , t_{AA} or t_{BDD} .
5. $\overline{SEM} = H$.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾


Symbol	Parameter	IDT70V07X35		IDT70V07X55		Unit
		Min.	Max	Min.	Max.	
WRITE CYCLE						
tWC	Write Cycle Time	35	—	55	—	ns
tEW	Chip Enable to End-of-Write ⁽³⁾	30	—	45	—	ns
tAW	Address Valid to End-of-Write	30	—	45	—	ns
tAS	Address Set-up Time ⁽³⁾	0	—	0	—	ns
tWP	Write Pulse Width	30	—	40	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tdW	Data Valid to End-of-Write	25	—	30	—	ns5
tHZ	Output High-Z Time ^(1,2)	—	15	—	25	ns
tdH	Data Hold Time ⁽⁴⁾	0	—	0	—	ns
twZ	Write Enable to Output in High-Z ^(1,2)	—	15	—	25	ns
tow	Output Active from End-of-Write ^(1,2,4)	0	—	0	—	ns
tSWRD	\overline{SEM} Flag Write to Read Time	10	—	10	—	ns
tSPS	\overline{SEM} Flag Contention Window	10	—	10	—	ns

NOTES:

1. Transition is measured $\pm 200mV$ from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{CE} = L$, $\overline{SEM} = H$. To access semaphore, $\overline{CE} = H$ and $\overline{SEM} = L$. Either condition must be valid for the entire tEW time.
4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
5. X in part numbers indicates power rating (S or L).


2943 tbl 13

TIMING WAVEFORM OF WRITE CYCLE NO. 1, $\overline{R/W}$ CONTROLLED TIMING^(1,3,5,8)



2943 drw 09


TIMING WAVEFORM OF WRITE CYCLE NO. 2, \overline{CE} CONTROLLED TIMING^(1,3,5,8)



2943 drw 10

- NOTES:**
1. $\overline{R/W}$ or \overline{CE} must be high during all address transitions.
 2. A write occurs during the overlap (t_{EW} or t_{WP}) of a low \overline{CE} and a low $\overline{R/W}$ for memory array writing cycle.
 3. t_{WR} is measured from the earlier of \overline{CE} or $\overline{R/W}$ (or \overline{SEM} or $\overline{R/W}$) going high to the end of write cycle.
 4. During this period, the I/O pins are in the output state and input signals must not be applied.
 5. If the \overline{CE} or \overline{SEM} low transition occurs simultaneously with or after the $\overline{R/W}$ low transition, the outputs remain in the high impedance state.
 6. Timing depends on which enable signal is asserted last, \overline{CE} , or $\overline{R/W}$.
 7. Timing depends on which enable signal is de-asserted first, \overline{CE} , or $\overline{R/W}$.
 8. If \overline{OE} is low during $\overline{R/W}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or ($t_{WZ} + t_{DW}$) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is high during an $\overline{R/W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE⁽¹⁾




2943 drw 11

NOTE:

1. $\overline{CE} = H$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION^(1,3,4)



2943 drw 12

NOTES:

1. $D0R = D0L = L$, $\overline{CE}R = \overline{CE}L = H$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from $R/\overline{W}A$ or $\overline{SEM}A$ going high to $R/\overline{W}B$ or $\overline{SEM}B$ going high.
4. If $tSPS$ is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾


Symbol	Parameter	IDT70V07X35		IDT70V07X55		Unit
		Min.	Max.	Min.	Max.	
BUSY TIMING (M\bar{S} = H)						
tBAA	$\overline{\text{BUSY}}$ Access Time from Address Match	—	35	—	45	ns
tBDA	$\overline{\text{BUSY}}$ Disable Time from Address Not Matched	—	35	—	45	ns
tBAC	$\overline{\text{BUSY}}$ Access Time from Chip Enable LOW	—	35	—	45	ns
tBDC	$\overline{\text{BUSY}}$ Disable Time from Chip Enable HIGH	—	35	—	45	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	ns
tBDD	$\overline{\text{BUSY}}$ Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	ns
BUSY TIMING (M\bar{S} = L)						
tWB	$\overline{\text{BUSY}}$ Input to Write ⁽⁴⁾	0	—	0	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}$ ⁽⁵⁾	25	—	25	—	ns
PORT-TO-PORT DELAY TIMING						
tWDD	Write Pulse to Data Delay ⁽¹⁾	—	60	—	80	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	55	—	75	ns

NOTES:

2943 tbl 14

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With $\overline{\text{BUSY}}$ (M \bar{S} = H) or "Timing Waveform of Write With Port-To-Port Delay (M \bar{S} =L)".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual) or tDDD – tDW (actual).
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.
6. "x" is part numbers indicates power rating (S or L).

TIMING WAVEFORM OF READ WITH $\overline{\text{BUSY}}^{(2)}$ (M \bar{S} = H)




NOTES:

2943 drw 13

1. To ensure that the earlier of the two ports wins.
2. $\overline{\text{CE}}_L = \overline{\text{CE}}_R = L$
3. $\overline{\text{OE}} = L$ for the reading port.

6

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY^(1,2)($M/\bar{S} = L$)




2943 drw 14

NOTES:


1. $\bar{B}USY$ input equals H for the writing port.
2. $\bar{C}E_L = \bar{C}E_R = L$

TIMING WAVEFORM OF SLAVE WRITE ($M/\bar{S} = L$)




2943 drw 15

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING⁽¹⁾ ($M/\overline{S} = H$)



WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾ ($M/\overline{S} = H$)



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. If t_{APS} is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾


Symbol	Parameter	IDT70V06X35		IDT70V06X55		Unit
		Min.	Max.	Min.	Max.	
INTERRUPT TIMING						
t_{AS}	Address Set-up Time	0	—	0	—	ns
t_{WR}	Write Recovery Time	0	—	0	—	ns
t_{INS}	Interrupt Set Time	—	30	—	40	ns
t_{INR}	Interrupt Reset Time	—	35	—	45	ns

NOTE:


1. "x" in part numbers indicates power rating (S or L).

2942 tbl 15

WAVEFORM OF INTERRUPT TIMING⁽¹⁾



2739 drw 18



2739 drw 19

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG⁽¹⁾

Left Port					Right Port					Function
R/W _L	CE _L	OE _L	A0L-A14L	INT _L	R/W _R	CE _R	OE _R	A0R-A14R	INT _R	
L	L	X	7FFF	X	X	X	X	X	L ⁽²⁾	Set Right $\overline{\text{INT}}_{\text{R}}$ Flag
X	X	X	X	X	X	L	L	7FFF	H ⁽³⁾	Reset Right $\overline{\text{INT}}_{\text{R}}$ Flag
X	X	X	X	L ⁽³⁾	L	L	X	7FFE	X	Set Left $\overline{\text{INT}}_{\text{L}}$ Flag
X	L	L	7FFE	H ⁽²⁾	X	X	X	X	X	Reset Left $\overline{\text{INT}}_{\text{L}}$ Flag

NOTES:

1. Assumes $\overline{\text{BUS}}_{\text{YL}} = \overline{\text{BUS}}_{\text{YR}} = \text{H}$.
2. If $\overline{\text{BUS}}_{\text{YL}} = \text{L}$, then no change.
3. If $\overline{\text{BUS}}_{\text{YR}} = \text{L}$, then no change.

2942 tbl 16

TRUTH TABLE I — ADDRESS BUSY ARBITRATION

Inputs			Outputs		Function
\overline{CE}_L	\overline{CE}_R	A0L-A14L A0R-A14R	$\overline{BUSY}_L^{(1)}$	$\overline{BUSY}_R^{(1)}$	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

- NOTES:** 2943 tbl 17
1. Pins \overline{BUSY}_L and \overline{BUSY}_R are both outputs when the part is configured as a master. Both are inputs when configured as a slave. \overline{BUSY}_x outputs on the IDT70V07 are push pull, not open drain outputs. On slaves the \overline{BUSY}_x input internally inhibits writes.
 2. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either \overline{BUSY}_L or \overline{BUSY}_R = Low will result. \overline{BUSY}_L and \overline{BUSY}_R outputs cannot be low simultaneously.
 3. Writes to the left port are internally ignored when \overline{BUSY}_L outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when \overline{BUSY}_R outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE II — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE⁽¹⁾

Functions	D0 - D7 Left	D0 - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

- NOTE:** 2943 tbl 18
1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V07.

FUNCTIONAL DESCRIPTION

The IDT70V07 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V07 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INT}_L) is set when the right port writes to memory location 7FFE (HEX). The left port clears the interrupt by reading address location 7FFE. Likewise, the right port interrupt flag (\overline{INT}_R) is set when the left port writes to memory location 7FFF (HEX) and to clear the interrupt flag (\overline{INT}_R), the right port must read the memory location 7FFF. The message (8 bits) at 7FFE or 7FFF is user-defined. If the interrupt function is not used, address locations 7FFE and

7FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal opera-



tion can be programmed by tying the $\overline{\text{BUSY}}$ pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V07 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V07 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V07 RAM the busy pin is an output if the part is used as a master (M/\overline{S} pin = H), and the busy pin is an input if the part used as a slave (M/\overline{S} pin = L) as shown in Figure 3.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V07 RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with the R/W signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT70V07 is an extremely fast Dual-Port 32K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the sema-

phore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\text{CE}}$, the Dual-Port RAM enable, and $\overline{\text{SEM}}$, the semaphore enable. The $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ are both high.

Systems which can best use the IDT70V07 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V07's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V07 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should

succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V07 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text{SEM}}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\text{OE}}$, and $\text{R}/\overline{\text{W}}$) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.


When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ($\overline{\text{SEM}}$) and output enable ($\overline{\text{OE}}$) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ($\overline{\text{SEM}}$ or $\overline{\text{OE}}$) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into

the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a



2943 drw 21

Figure 4. IDT70V07 Semaphore Logic

semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V07's Dual-Port RAM. Say the 32K x 8 RAM was to be divided into two 16K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 16K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 16K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 16K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 16K blocks of Dual-Port RAM with each other.


The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.


Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

ORDERING INFORMATION



2943 drw 22



Integrated Device Technology, Inc.

HIGH-SPEED 3.3V 16K x 16 DUAL-PORT STATIC RAM

PRELIMINARY
IDT70V26S/L

FEATURES:


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Commercial: 35/55ns (max.)
- Low-power operation
 - IDT70V26S
 - Active: 350mW (typ.)
 - Standby: 3.5mW (typ.)
 - IDT70V26L
 - Active: 350mW (typ.)
 - Standby: 1mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT70V26 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device

- $M/\bar{S} = H$ for \overline{BUSY} output flag on Master
- $M/\bar{S} = L$ for \overline{BUSY} input on Slave
- Interrupt Flag
- Devices are capable of withstanding greater than 2001V electrostatic charge.
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- TTL-compatible, single 3.3V ($\pm 0.3V$) power supply
- Available in 84-pin PGA, and PLCC

DESCRIPTION:

The IDT70V26 is a high-speed 16K x 16 Dual-Port Static RAM. The IDT70V26 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit-or-more word systems.

FUNCTIONAL BLOCK DIAGRAM



- NOTES:
1. (MASTER): \overline{BUSY} is output; (SLAVE): \overline{BUSY} is input
 2. \overline{BUSY} outputs are non-tri-stated push-pull.

2945 drw 01

COMMERCIAL TEMPERATURE RANGE

NOVEMBER 1993

Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in


memory. An automatic power down feature controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 350mW of power.

The IDT70V26 is packaged in a ceramic 84-pin PGA and 84-Pin PLCC.

PIN CONFIGURATIONS





PIN NAMES

Left Port	Right Port	Names
\overline{CE}_L	\overline{CE}_R	Chip Enable
R/WL	R/WR	Read/Write Enable
\overline{OE}_L	\overline{OE}_R	Output Enable
A0L – A13L	A0R – A13R	Address
I/O0L – I/O15L	I/O0R – I/O15R	Data Input/Output
\overline{SEML}	\overline{SEMR}	Semaphore Enable
\overline{UB}_L	\overline{UB}_R	Upper Byte Select
\overline{LB}_L	\overline{LB}_R	Lower Byte Select
\overline{BUSY}_L	\overline{BUSY}_R	Busy Flag
\overline{MS}		Master or Slave Select
VCC		Power
GND		Ground

NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.

2945 tbf 01

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

Inputs ⁽¹⁾						Outputs		Mode
\overline{CE}	R/W	\overline{OE}	\overline{UB}	\overline{LB}	\overline{SEM}	I/O ₈₋₁₅	I/O ₀₋₇	
H	X	X	X	X	H	High-Z	High-Z	Deselected: Power Down
X	X	X	H	H	H	High-Z	High-Z	Both Bytes Deselected: Power Down
L	L	X	L	H	H	DATA _{IN}	High-Z	Write to Upper Byte Only
L	L	X	H	L	H	High-Z	DATA _{IN}	Write to Lower Byte Only
L	L	X	L	L	H	DATA _{IN}	DATA _{IN}	Write to Both Bytes
L	H	L	L	H	H	DATA _{OUT}	High-Z	Read Upper Byte Only
L	H	L	H	L	H	High-Z	DATA _{OUT}	Read Lower Byte Only
L	H	L	L	L	H	DATA _{OUT}	DATA _{OUT}	Read Both Bytes
X	X	H	X	X	X	High-Z	High-Z	Outputs Disabled

NOTE:

1. A_{0L} — A_{13L} ≠ A_{0R} — A_{13R}

2945 tbl 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

Inputs						Outputs		Mode
\overline{CE}	R/W	\overline{OE}	\overline{UB}	\overline{LB}	\overline{SEM}	I/O ₈₋₁₅	I/O ₀₋₇	
H	H	L	X	X	L	DATA _{OUT}	DATA _{OUT}	Read Data in Semaphore Flag
X	H	L	H	H	L	DATA _{OUT}	DATA _{OUT}	Read Data in Semaphore Flag
H	\nearrow	X	X	X	L	DATA _{IN}	DATA _{IN}	Write D _{IN0} into Semaphore Flag
X	\nearrow	X	H	H	L	DATA _{IN}	DATA _{IN}	Write D _{IN0} into Semaphore Flag
L	X	X	L	X	L	—	—	Not Allowed
L	X	X	X	L	L	—	—	Not Allowed

2945 tbl 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

NOTE: 2945 tbl 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{TERM} must not exceed V_{CC} + 0.3V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Military			
Commercial	0°C to +70°C	0V	3.3V ± 0.3

2945 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.0	—	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	-0.3 ⁽¹⁾	—	0.8	V

NOTE: 2945 tbl 06

- V_{IL} ≥ -1.5V for pulse width less than 10ns.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	11	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	11	pF

NOTE: 2945 tbl 07

- This parameter is determined by device characterization but is not production tested.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (V_{CC} = 3.3V ± 0.3V)

Symbol	Parameter	Test Conditions	IDT70V26S		IDT70V26L		Unit
			Min.	Max.	Min.	Max.	
I _{LI}	Input Leakage Current ⁽⁵⁾	V _{CC} = 3.6V, V _{IN} = 0V to V _{CC}	—	10	—	5	μA
I _{LO}	Output Leakage Current	\overline{CE} = V _{IH} , V _{OUT} = 0V to V _{CC}	—	10	—	5	μA
V _{OL}	Output Low Voltage	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

2945 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ ($V_{CC} = 3.3V \pm 0.3V$)

Symbol	Parameter	Test Condition	Version	70V26X35		70V26X55		Unit	
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.		
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}$, Outputs Open $\overline{SEM} \geq V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L.	S L	— 120	140 —	— 120	140 —	mA
I _{SB1}	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE}_R = \overline{CE}_L \geq V_{IH}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L.	S L	— —	30 24	— —	30 24	mA
I _{SB2}	Standby Current (One Port — TTL Level Inputs)	\overline{CE}_L or $\overline{CE}_R \geq V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{IH}$	COM'L.	S L	— —	87 75	— —	87 75	mA
I _{SB3}	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$, $f = 0^{(4)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$	COM'L.	S L	— —	6 3	— —	6 3	mA
I _{SB4}	Full Standby Current (One Port — All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	COM'L.	S L	— —	85 74	— —	85 74	mA

- NOTES:**
- X in part numbers indicates power rating (S or L)
 - $V_{CC} = 3.3V$, $T_A = +25^\circ C$.
 - At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/t_{RC}$, and using "AC Test Conditions" of input levels of GND to 3V.
 - $f = 0$ means no address or control lines change.


2945 tbl 09

6

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2945 tbl 11



2945 drw 05

Figure 1. Output Load
(5pF for tLZ, tHZ, tWZ, tOW)
* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾


Symbol	Parameter	IDT70V26X35		IDT70V26X55		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
t _{RC}	Read Cycle Time	35	—	55	—	ns
t _{AA}	Address Access Time	—	35	—	55	ns
t _{ACE}	Chip Enable Access Time ⁽³⁾	—	35	—	55	ns
t _{ABE}	Byte Enable Access Time ⁽³⁾	—	35	—	55	ns
t _{AOE}	Output Enable Access Time	—	20	—	30	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	ns
t _{LZ}	Output Low-Z Time ^(1, 2)	3	—	3	—	ns
t _{HZ}	Output High-Z Time ^(1, 2)	—	15	—	25	ns
t _{PU}	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	ns
t _{SOP}	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	15	—	15	—	ns
t _{SAA}	Semaphore Address Access Time	—	45	—	65	ns

NOTES:

1. Transition is measured $\pm 200\text{mV}$ from low or high impedance voltage with load (figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{CE} = L$, \overline{UB} or $\overline{LB} = L$, $\overline{SEM} = H$.
4. X in part numbers indicates power rating (S or L).


2945 tbl 12

TIMING OF POWER-UP POWER-DOWN



2945 drw 06

WAVEFORM OF READ CYCLES⁽⁵⁾



2945 drw 07

- NOTES:
- Timing depends on which signal is asserted last, \overline{OE} , \overline{CE} , \overline{LB} , or \overline{UB} .
 - Timing depends on which signal is de-asserted first, \overline{CE} , \overline{OE} , \overline{LB} , or \overline{UB} .
 - t_{BDD} delay is required only in cases where opposite port is completing a write operation to the same address location. For simultaneous read operations \overline{BUSY} has no relation to valid output data.
 - Start of valid data depends on which timing becomes effective last t_{ABE} , t_{AOE} , t_{ACE} , t_{AA} or t_{BDD} .
 - $\overline{SEM} = H$.


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾

Symbol	Parameter	IDT70V26X35		IDT70V26X55		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE						
t _{WC}	Write Cycle Time	35	—	55	—	ns
t _{EW}	Chip Enable to End-of-Write ⁽³⁾	30	—	45	—	ns
t _{AW}	Address Valid to End-of-Write	30	—	45	—	ns
t _{AS}	Address Set-up Time ⁽³⁾	0	—	0	—	ns
t _{WP}	Write Pulse Width	30	—	40	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	ns
t _{DW}	Data Valid to End-of-Write	25	—	30	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	15	—	25	ns
t _{DH}	Data Hold Time ⁽⁴⁾	0	—	0	—	ns
t _{WZ}	Write Enable to Output in High-Z ^(1,2)	—	15	—	25	ns
t _{OW}	Output Active from End-of-Write ^(1,2,4)	0	—	0	—	ns
t _{SWRD}	\overline{SEM} Flag Write to Read Time	10	—	10	—	ns
t _{SPS}	\overline{SEM} Flag Contention Window	10	—	10	—	ns

- NOTES:
- Transition is measured $\pm 200mV$ from low or high impedance voltage with load (Figures 1 and 2).
 - This parameter is guaranteed but not tested.
 - To access RAM, $\overline{CE} = L$, \overline{UB} or $\overline{LB} = L$, $\overline{SEM} = H$. To access semaphore, $\overline{CE} = H$ and $\overline{SEM} = L$. Either condition must be valid for the entire t_{EW} time.
 - The specification for t_{OH} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{OH} and t_{OW} values will vary over voltage and temperature, the actual t_{OH} will always be smaller than the actual t_{OW}.
 - X in part numbers indicates power rating (S or L).


2945 tbl 13

TIMING WAVEFORM OF WRITE CYCLE NO. 1, $\overline{R/W}$ CONTROLLED TIMING^(1,3,5,8)



2945 drw 08

TIMING WAVEFORM OF WRITE CYCLE NO. 2, \overline{CE} , \overline{UB} , \overline{LB} CONTROLLED TIMING^(1,3,5,8)




2945 drw 09

NOTES:

1. $\overline{R/W}$ or \overline{CE} or \overline{UB} & \overline{LB} must be high during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of a low \overline{UB} or \overline{LB} and a low \overline{CE} and a low $\overline{R/W}$ for memory array writing cycle.
3. t_{WR} is measured from the earlier of \overline{CE} or $\overline{R/W}$ (or \overline{SEM} or $\overline{R/W}$) going high to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the \overline{CE} or \overline{SEM} low transition occurs simultaneously with or after the $\overline{R/W}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, \overline{CE} , $\overline{R/W}$ or byte control.
7. Timing depends on which enable signal is de-asserted first, \overline{CE} , $\overline{R/W}$ or byte control.
8. If \overline{OE} is low during $\overline{R/W}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or ($t_{WZ} + t_{DW}$) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW} . If \overline{OE} is high during an $\overline{R/W}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE⁽¹⁾




2945 drw 10

NOTE:

- $\overline{CE} = H$ or $\overline{UB} \& \overline{LB} = H$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION^(1,3,4)



2945 drw 11

NOTES:

- $D_{0R} = D_{0L} = L$, $\overline{CE}_R = \overline{CE}_L = H$, or Both $\overline{UB} \& \overline{LB} = H$ Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- "A" may be either left or right port. "B" is the opposite port from "A".
- This parameter is measured from R/\overline{WA} or \overline{SEMA} going high to R/\overline{WB} or \overline{SEMB} going high.
- If t_{SPS} is not satisfied, the semaphore will fall positively to one side or the other, but there is not guarantee which side will obtain the flag.



AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾


Symbol	Parameter	IDT70V26X35		IDT70V26X55		Unit
		Min.	Max.	Min.	Max.	
BUSY TIMING (M/\bar{S} = H)						
tBAA	$\overline{\text{BUSY}}$ Access Time from Address Match	—	35	—	45	ns
tBDA	$\overline{\text{BUSY}}$ Disable Time from Address Not Matched	—	35	—	45	ns
tBAC	$\overline{\text{BUSY}}$ Access Time from Chip Low	—	35	—	45	ns
tBDC	$\overline{\text{BUSY}}$ Disable Time from Chip High	—	35	—	45	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	ns
tBDD	$\overline{\text{BUSY}}$ Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	ns
BUSY TIMING (M/\bar{S} = L)						
tWB	$\overline{\text{BUSY}}$ Input to Write ⁽⁴⁾	0	—	0	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}$ ⁽⁵⁾	25	—	25	—	ns
PORT-TO-PORT DELAY TIMING						
tWDD	Write Pulse to Data Delay ⁽¹⁾	—	60	—	80	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	55	—	75	ns

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With $\overline{\text{BUSY}}$ (M/ \bar{S} = H)" or "Timing Waveform of Write With Port-To-Port Delay (M/ \bar{S} = L)".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual) or tDDD – tDW (actual).
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.
6. "x" is part numbers indicates power rating (S or L).

2945 tbl 14

TIMING WAVEFORM OF READ WITH $\overline{\text{BUSY}}$ ⁽²⁾(M/ \bar{S} = H)




NOTES:

1. To ensure that the earlier of the two ports wins.
2. $\overline{\text{CE}}_L = \overline{\text{CE}}_R = L$
3. $\overline{\text{OE}} = L$ for the reading port.

2945 drw 12


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY^(1,2) ($M/\overline{S} = L$)



- NOTES:**
1. \overline{BUSY} input equals H for the writing port.
2. $\overline{CE}_L = \overline{CE}_R = L$


2945 drw 13

TIMING WAVEFORM OF SLAVE WRITE ($M/\overline{S} = L$)




2945 drw 14

WAVEFORM OF BUSY ARBITRATION CONTROLLED BY \overline{CE} TIMING⁽¹⁾ ($M/\overline{S} = H$)



2945 drw 15

WAVEFORM OF BUSY ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾ ($M/\overline{S} = H$)



2945 drw 16

- NOTES:**
1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. If t_{APS} is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

6

TRUTH TABLES

TRUTH TABLE I — ADDRESS BUSY ARBITRATION

Inputs			Outputs		Function
\overline{CE}_L	\overline{CE}_R	A0L-A13L A0R-A13R	$\overline{BUSY}_L^{(1)}$	$\overline{BUSY}_R^{(1)}$	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

2945 tbl 15

1. Pins \overline{BUSY}_L and \overline{BUSY}_R are both outputs when the part is configured as a master. Both are inputs when configured as a slave. \overline{BUSY}_x outputs on the IDT70V26 are push pull, not open drain outputs. On slaves the \overline{BUSY}_x input internally inhibits writes.
2. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If t_{APS} is not met, either \overline{BUSY}_L or \overline{BUSY}_R = Low will result. \overline{BUSY}_L and \overline{BUSY}_R outputs cannot be low simultaneously.
3. Writes to the left port are internally ignored when \overline{BUSY}_L outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when \overline{BUSY}_R outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE II — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE⁽¹⁾

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Right port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

2945 tbl 16

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V26.

FUNCTIONAL DESCRIPTION

The IDT70V26 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V26 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted

from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the $\overline{M/\overline{S}}$ pin. Once in slave mode the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the \overline{BUSY} pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V26 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V26 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V26 RAM the busy pin is an output if the part is used as a master (M/\bar{S} pin = H), and the busy pin is an input if the part used as a slave (M/\bar{S} pin = L) as shown in Figure 3.




Figure 3. Busy and chip enable routing for both width and depth

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/W signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT70V26 is an extremely fast Dual-Port 16K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the

simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by \overline{CE} , the Dual-Port RAM enable, and \overline{SEM} , the semaphore enable. The \overline{CE} and \overline{SEM} pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where \overline{CE} and \overline{SEM} are both high.

Systems which can best use the IDT70V26 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V26's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V26 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V26 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the \overline{SEM} pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{OE} , and R/W) as they

6

would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (SEM) and output enable (OE) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (SEM or OE) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the

other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V26's Dual-Port RAM. Say the 16K x 16 RAM was to be divided into two 8K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the




Figure 4. IDT70V26 Semaphore Logic

2945 drw 18

resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.


Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section

of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

ORDERING INFORMATION



2945 drw 19



Integrated Device Technology, Inc.

HIGH-SPEED 3.3V 16K x 16 DUAL-PORT STATIC RAM

PRELIMINARY
IDT70V261S/L

FEATURES:


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Commercial: 35/55ns (max.)
- Low-power operation
 - IDT70V261S
 - Active: 350mW (typ.)
 - Standby: 3.5mW (typ.)
 - IDT70V261L
 - Active: 350mW (typ.)
 - Standby: 1mW (typ.)
- Separate upper-byte and lower-byte control for multiplexed bus compatibility
- IDT70V261 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device

- $\overline{M/S} = H$ for \overline{BUSY} output flag on Master
- $\overline{M/S} = L$ for \overline{BUSY} input on Slave
- Interrupt Flag
- Devices are capable of withstanding greater than 2001V electrostatic charge.
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- TTL-compatible, single 3.3V ($\pm 0.3V$) power supply
- Available in a 100-pin TQFP, Thin Quad Plastic Flatpack

DESCRIPTION:

The IDT70V261 is a high-speed 16K x 16 Dual-Port Static RAM. The IDT70V261 is designed to be used as a stand-alone 256K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit-or-more word systems.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

NOVEMBER 1993

Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in

memory. An automatic power down feature controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 350mW of power.

The IDT70V261 is packaged in a 100-pin Thin Quad Plastic Flatpack.

PIN CONFIGURATIONS



PIN NAMES

Left Port	Right Port	Names
$\overline{CE}L$	$\overline{CE}R$	Chip Enable
$R/\overline{W}L$	$R/\overline{W}R$	Read/Write Enable
$\overline{OE}L$	$\overline{OE}R$	Output Enable
A0L – A13L	A0R – A13R	Address
I/O0L – I/O15L	I/O0R – I/O15R	Data Input/Output
$\overline{SEM}L$	$\overline{SEM}R$	Semaphore Enable
$\overline{UB}L$	$\overline{UB}R$	Upper Byte Select
$\overline{LB}L$	$\overline{LB}R$	Lower Byte Select
$\overline{INT}L$	$\overline{INT}R$	Interrupt Flag
$\overline{BUSY}L$	$\overline{BUSY}R$	Busy Flag
	$\overline{M/S}$	Master or Slave Select
	VCC	Power
	GND	Ground

NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.

3040 tb1 01

TRUTH TABLE: NON-CONTENTION READ/WRITE CONTROL

Inputs ⁽¹⁾						Outputs		Mode
CE	R/W	OE	UB	LB	SEM	I/O8-15	I/O0-7	
H	X	X	X	X	H	High-Z	High-Z	Deselected: Power Down
X	X	X	H	H	H	High-Z	High-Z	Both Bytes Deselected: Power Down
L	L	X	L	H	H	DATAIN	High-Z	Write to Upper Byte Only
L	L	X	H	L	H	High-Z	DATAIN	Write to Lower Byte Only
L	L	X	L	L	H	DATAIN	DATAIN	Write to Both Bytes
L	H	L	L	H	H	DATAOUT	High-Z	Read Upper Byte Only
L	H	L	H	L	H	High-Z	DATAOUT	Read Lower Byte Only
L	H	L	L	L	H	DATAOUT	DATAOUT	Read Both Bytes
X	X	H	X	X	X	High-Z	High-Z	Outputs Disabled

NOTE:

1. A0L — A13L, A1R — A13R

3040 tbl 02

TRUTH TABLE: SEMAPHORE READ/WRITE CONTROL

Inputs						Outputs		Mode
CE	R/W	OE	UB	LB	SEM	I/O8-15	I/O0-7	
H	H	L	X	X	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
X	H	L	H	H	L	DATAOUT	DATAOUT	Read Data in Semaphore Flag
H	\nearrow	X	X	X	L	DATAIN	DATAIN	Write DINO into Semaphore Flag
X	\nearrow	X	H	H	L	DATAIN	DATAIN	Write DINO into Semaphore Flag
L	X	X	L	X	L	—	—	Not Allowed
L	X	X	X	L	L	—	—	Not Allowed

3040 tbl 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

3040 tbl 04

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{TERM} must not exceed V_{CC} + 0.3V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	3.3V ± 0.3

3040 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.0	—	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	-0.3 ⁽¹⁾	—	0.8	V

NOTE:

- V_{IL} ≥ -1.5V for pulse width less than 10ns.

3040 tbl 06

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	11	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	11	pF

NOTE:

- This parameter is determined by device characterization but is not production tested.

3040 tbl 07

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 3.3V \pm 0.3V$)

Symbol	Parameter	Test Conditions	IDT70V261S		IDT70V261L		Unit
			Min.	Max.	Min.	Max.	
I _{L1}	Input Leakage Current ⁽⁵⁾	$V_{CC} = 3.6V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
I _{L0}	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V _{OL}	Output Low Voltage	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

3040 tbl 08

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾ ($V_{CC} = 3.3V \pm 0.3V$)

Symbol	Parameter	Test Condition	Version	70V261X35		70V261X55		Unit
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}, \text{ Outputs Open}$ $\overline{SEM} \geq V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L. S L	— —	140 120	— —	140 120	mA
ISB1	Standby Current (Both Ports — TTL Level Inputs)	$\overline{CE} = \overline{CE} \geq V_{IH}$ $\overline{SEM} = \overline{SEM} \geq V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L. S L	— —	30 24	— —	30 24	mA
ISB2	Standby Current (One Port — TTL Level Inputs)	$\overline{CE} \text{ or } \overline{CE} \geq V_{IH}$ Active Port Outputs Open $f = f_{MAX}^{(3)}$ $\overline{SEM} = \overline{SEM} \geq V_{IH}$	COM'L. S L	— —	87 75	— —	87 75	mA
ISB3	Full Standby Current (Both Ports — All CMOS Level Inputs)	Both Ports $\overline{CE} \text{ and } \overline{CE} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(4)}$ $\overline{SEM} = \overline{SEM} \geq V_{CC} - 0.2V$	COM'L. S L	— —	6 3	— —	6 3	mA
ISB4	Full Standby Current (One Port — All CMOS Level Inputs)	One Port $\overline{CE} \text{ or } \overline{CE} \geq V_{CC} - 0.2V$ $\overline{SEM} = \overline{SEM} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	COM'L. S L	— —	85 74	— —	85 74	mA

NOTES:

- X in part numbers indicates power rating (S or L)
- $V_{CC} = 3.3V, T_A = +25^\circ C$.
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRC, and using "AC Test Conditions" of input levels of GND to 3V.
- $f = 0$ means no address or control lines change.


3040 tbl 09

6

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2


3040 tbl 11



3040 drw 04

Figure 1. Output Load
(5pF for tLZ, tHZ, tWZ, tOW)
* Including scope and jig.

TIMING OF POWER-UP POWER-DOWN



3040 drw 05

**AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁴⁾**


Symbol	Parameter	IDT70V261X35		IDT70V261X55		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
t _{RC}	Read Cycle Time	35	—	55	—	ns
t _{AA}	Address Access Time	—	35	—	55	ns
t _{ACE}	Chip Enable Access Time ⁽³⁾	—	35	—	55	ns
t _{ABE}	Byte Enable Access Time ⁽³⁾	—	35	—	55	ns
t _{AOE}	Output Enable Access Time	—	20	—	30	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	ns
t _{lZ}	Output Low-Z Time ^(1, 2)	3	—	3	—	ns
t _{hZ}	Output High-Z Time ^(1, 2)	—	15	—	25	ns
t _{PU}	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	ns
t _{SOP}	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	15	—	15	—	ns
t _{SAA}	Semaphore Address Access Time	—	45	—	65	ns

NOTES:

1. Transition is measured $\pm 200\text{mV}$ from low or high impedance voltage with load (figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{CE} = L$, \overline{UB} or $\overline{LB} = L$, $\overline{SEM} = H$.
4. X in part numbers indicates power rating (S or L).

3040 tbl 12

WAVEFORM OF READ CYCLES⁽⁵⁾



3040 drw 06

NOTES:

1. Timing depends on which signal is asserted last, \overline{OE} , \overline{CE} , \overline{LB} , or \overline{UB} .
2. Timing depends on which signal is de-asserted first \overline{CE} , \overline{OE} , \overline{LB} , or \overline{UB} .
3. t_{BDD} delay is required only in cases where opposite port is completing a write operation to the same address location. For simultaneous read operations \overline{BUSY} has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last t_{ABE}, t_{AOE}, t_{ACE}, t_{AA} or t_{BDD}.
5. SEM = H.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁵⁾


Symbol	Parameter	IDT70V261X35		IDT70V261X55		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE						
t _{WC}	Write Cycle Time	35	—	55	—	ns
t _{EW}	Chip Enable to End-of-Write ⁽³⁾	30	—	45	—	ns
t _{AW}	Address Valid to End-of-Write	30	—	45	—	ns
t _{AS}	Address Set-up Time ⁽³⁾	0	—	0	—	ns
t _{WP}	Write Pulse Width	30	—	40	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	ns
t _{DW}	Data Valid to End-of-Write	25	—	30	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	15	—	25	ns
t _{DH}	Data Hold Time ⁽⁴⁾	0	—	0	—	ns
t _{WZ}	Write Enable to Output in High-Z ^(1,2)	—	15	—	25	ns
t _{OW}	Output Active from End-of-Write ^(1,2,4)	0	—	0	—	ns
t _{SWRD}	SEM Flag Write to Read Time	10	—	10	—	ns
t _{SPS}	SEM Flag Contention Window	10	—	10	—	ns

NOTES:

1. Transition is measured ±200mV from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM, $\overline{CE} = L$, \overline{UB} or $\overline{LB} = L$, SEM = H. To access semaphore, $\overline{CE} = H$ and SEM = L. Either condition must be valid for the entire t_{EW} time.
4. The specification for t_{OH} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{OH} and t_{OW} values will vary over voltage and temperature, the actual t_{OH} will always be smaller than the actual t_{OW}.
5. X in part numbers indicates power rating (S or L).


3040 tbl 13

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING^(1,3,5,8)



3040 drw 07

TIMING WAVEFORM OF WRITE CYCLE NO. 2, CE, UB, LB CONTROLLED TIMING^(1,3,5,8)




3040 drw 08

NOTES:

1. R/W or CE or UB & LB must be high during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of a low UB or LB and a low CE and a low R/W for memory array writing cycle.
3. t_{WR} is measured from the earlier of CE or R/W (or SEM or R/W) going high to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the CE or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last, CE, R/W or byte control.
7. Timing depends on which enable signal is de-asserted first, CE, R/W or byte control.
8. If OE is low during R/W controlled write cycle, the write pulse width must be the larger of t_{WP} or (t_{WZ} + t_{DW}) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW}. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP}.

6

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE⁽¹⁾




3040 drw 09

NOTE:

1. $\overline{CE} = H$ or $\overline{UB} \& \overline{LB} = H$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE WRITE CONTENTION^(1,3,4)



3040 drw 10

NOTES:

1. $D0R = D0L = L$, $\overline{CE}R = \overline{CE}L = H$, or Both $\overline{UB} \& \overline{LB} = H$ Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from $R/\overline{W}A$ or \overline{SEMA} going high to $R/\overline{W}B$ or \overline{SEMB} going high.
4. If t_{SPS} is not satisfied, the semaphore will fall positively to one side or the other, but there is not guarantee which side will obtain the flag.


**AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾**

Symbol	Parameter	IDT70V261X35		IDT70V261X55		Unit
		Min.	Max.	Min.	Max.	
BUSY TIMING (M\bar{S} = H)						
tBAA	$\overline{\text{BUSY}}$ Access Time from Address Match	—	35	—	45	ns
tBDA	$\overline{\text{BUSY}}$ Disable Time from Address Not Matched	—	35	—	45	ns
tBAC	$\overline{\text{BUSY}}$ Access Time from Chip Low	—	35	—	45	ns
tBDC	$\overline{\text{BUSY}}$ Disable Time from Chip High	—	35	—	45	ns
tAPS	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	ns
tBDD	$\overline{\text{BUSY}}$ Disable to Valid Data ⁽³⁾	—	Note 3	—	Note 3	ns
BUSY TIMING (M\bar{S} = L)						
tWB	$\overline{\text{BUSY}}$ Input to Write ⁽⁴⁾	0	—	0	—	ns
tWH	Write Hold After $\overline{\text{BUSY}}$ ⁽⁵⁾	25	—	25	—	ns
PORT-TO-PORT DELAY TIMING						
tWDD	Write Pulse to Data Delay ⁽¹⁾	—	60	—	80	ns
tDDD	Write Data Valid to Read Data Delay ⁽¹⁾	—	55	—	75	ns

- NOTES:**
- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With $\overline{\text{BUSY}}$ (M \bar{S} = H)" or "Timing Waveform of Write With Port-To-Port Delay (M \bar{S} =L)".
 - To ensure that the earlier of the two ports wins.
 - tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual) or tDDD – tDW (actual).
 - To ensure that the write cycle is inhibited during contention.
 - To ensure that a write cycle is completed after contention.
 - "x" is part numbers indicates power rating (S or L).

3040 tbl 14


TIMING WAVEFORM OF READ WITH $\overline{\text{BUSY}}$ ⁽²⁾ (M \bar{S} = H)



- NOTES:**
- To ensure that the earlier of the two ports wins.
 - $\overline{\text{CE}}_L = \overline{\text{CE}}_R = L$
 - $\overline{\text{OE}} = L$ for the reading port.

3040 drw 11


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY^(1,2) ($M/\bar{S} = L$)



- NOTES:**
1. \bar{BUSY} input equals H for the writing port.
2. $\bar{CE}_L = \bar{CE}_R = L$


3040 drw 12

TIMING WAVEFORM OF SLAVE WRITE ($M/\bar{S} = L$)




3040 drw 13

WAVEFORM OF \bar{BUSY} ARBITRATION CONTROLLED BY \bar{CE} TIMING⁽¹⁾ ($M/\bar{S} = H$)



3040 drw 14

WAVEFORM OF \bar{BUSY} ARBITRATION CYCLE CONTROLLED BY ADDRESS MATCH TIMING⁽¹⁾ ($M/\bar{S} = H$)



3040 drw 15


- NOTES:**
1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. If t_{APS} is not satisfied, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽¹⁾


Symbol	Parameter	IDT70V261X35		IDT70V261X55		Unit
		Min.	Max.	Min.	Max.	
INTERRUPT TIMING						
tAS	Address Set-up Time	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	ns
tINS	Interrupt Set Time	—	30	—	40	ns
tINR	Interrupt Reset Time	—	35	—	45	ns

NOTE:
1. "x" in part numbers indicates power rating (S or L). 3040tbl 15

WAVEFORM OF INTERRUPT TIMING⁽¹⁾



3040 drw 16



3040 drw 17

NOTES:

- All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- See Interrupt truth table.
- Timing depends on which enable signal is asserted last.
- Timing depends on which enable signal is de-asserted first.

TRUTH TABLES

TRUTH TABLE I — INTERRUPT FLAG⁽¹⁾

Left Port					Right Port					Function
R/W _L	CE _L	OE _L	A0L-A13L	INT _L	R/W _R	CE _R	OE _R	A0R-A13R	INT _R	
L	L	X	3FFF	X	X	X	X	X	L ⁽²⁾	Set Right INT _R Flag
X	X	X	X	X	X	L	L	3FFF	H ⁽³⁾	Reset Right INT _R Flag
X	X	X	X	L ⁽³⁾	L	L	X	3FFE	X	Set Left INT _L Flag
X	L	L	3FFE	H ⁽²⁾	X	X	X	X	X	Reset Left INT _L Flag

NOTES:
1. Assumes BUSYL = BUSYR = H.
2. If BUSYL = L, then no change.
3. If BUSYR = L, then no change. 3040tbl 16

TRUTH TABLE II — ADDRESS BUSY ARBITRATION

Inputs			Outputs		Function
\overline{CE}_L	\overline{CE}_R	A0L-A13L A0R-A13R	$\overline{BUSY}_L^{(1)}$	$\overline{BUSY}_R^{(1)}$	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

3040 tbl 16

1. Pins \overline{BUSY}_L and \overline{BUSY}_R are both outputs when the part is configured as a master. Both are inputs when configured as a slave. \overline{BUSY}_x outputs on the IDT70V261 are push pull, not open drain outputs. On slaves the \overline{BUSY}_x input internally inhibits writes.
2. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If t_{APS} is not met, either \overline{BUSY}_L or \overline{BUSY}_R = Low will result. \overline{BUSY}_L and \overline{BUSY}_R outputs cannot be low simultaneously.
3. Writes to the left port are internally ignored when \overline{BUSY}_L outputs are driving low regardless of actual logic level on the pin. Writes to the right port are internally ignored when \overline{BUSY}_R outputs are driving low regardless of actual logic level on the pin.

TRUTH TABLE III — EXAMPLE OF SEMAPHORE PROCUREMENT SEQUENCE⁽¹⁾

Functions	D0 - D15 Left	D0 - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Right port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

NOTE:

3040 tbl 17

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V261.

FUNCTIONAL DESCRIPTION

The IDT70V261 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V261 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted.

INTERRUPTS

If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INT}_L) is set when the right port writes to memory location 3FFE (HEX). The left port clears the interrupt by reading address location 3FFE. Likewise, the right port interrupt flag (\overline{INT}_R) is set when the left port writes to memory location 3FFF (HEX) and to clear the interrupt flag (\overline{INT}_R), the right port must read the memory location 3FFF. The message (16 bits) at 3FFE or 3FFF is user-defined. If the interrupt function is not used, address locations 3FFE and

3FFF are not used as mail boxes, but as part of the random access memory. Refer to Table I for the interrupt operation.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The busy pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of busy logic is not required or desirable for all applications. In some cases it may be useful to logically OR the busy outputs together and use any busy indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of busy logic is not desirable, the busy logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the \overline{BUSY}_x pin operates solely as a write inhibit input pin. Normal opera-

tion can be programmed by tying the $\overline{\text{BUSY}}$ pins high. If desired, unintended write operations can be prevented to a port by tying the busy pin for that port low.

The busy outputs on the IDT 70V261 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT70V261 RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT70V261 RAM the busy pin is an output if the part is used as a master (M/\overline{S} pin = H), and the busy pin is an input if the part used as a slave (M/\overline{S} pin = L) as shown in Figure 3.




Figure 3. Busy and chip enable routing for both width and depth

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The busy arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a busy flag to be output from the master before the actual write pulse can be initiated with either the R/\overline{W} signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

SEMAPHORES

The IDT70V261 is an extremely fast Dual-Port 16K x 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from

accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\text{CE}}$, the Dual-Port RAM enable, and $\overline{\text{SEM}}$, the semaphore enable. The $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table where $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ are both high.

Systems which can best use the IDT70V261 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V261's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V261 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active low. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V261 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the \overline{SEM} pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, \overline{OE} , and R/W) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussing on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by

looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a sema-




Figure 4. IDT70V261 Semaphore Logic

phore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag low and the other side high. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay low until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

USING SEMAPHORES—SOME EXAMPLES

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V261's Dual-Port RAM. Say the 16K x 16 RAM was to be divided into two 8K x 16 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of

Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given


a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.

ORDERING INFORMATION



3040 drw 20

GENERAL INFORMATION

1

TECHNOLOGY AND CAPABILITIES

2

QUALITY AND RELIABILITY

3

PACKAGE DIAGRAM OUTLINES

4

FIFO PRODUCTS

5

SPECIALITY MEMORY PRODUCTS

6

SUBSYSTEMS PRODUCTS

7

SUBSYSTEMS PRODUCTS

IDT Subsystems Division has the resources and experience to deliver the highest quality RAM module products. IDT's combination of advanced design, assembly, and test capabilities give customers the highest levels of quality, service, and performance. Product offerings include a number JEDEC standards as well as specialized and application specific RAM modules, including the world's highest performance and densest SRAMs, dual-port RAMs, and FIFOs. Custom capabilities allow our customers to enjoy the benefits of parametrically tested complete memory-based subsystems including extremely high performance caches for a wide range of processors and complete memory subsystems including multi-megabyte microprocessor main memories.

IDT modules products provide a number of benefits to the high performance system designer:

The biggest benefit of modules is that they save significant amounts of space for designers packing ever more performance in less space by utilizing double sided surface mount technology (SMT). Modules allow designers to take advantage of SMT for performance critical memory paths without the investments or the volume necessary to justify employing SMT for an entire system. Since systems at the high performance end of the spectrum tend to be lower volume, it makes sense to take advantage of module technology to enjoy the space savings and performance advantages of SMT without the cost. In addition, passive components are mounted next to or underneath the active memory components on the module, thus eliminating the need to consider them or the real estate they consume. Numerous module packaging options are available which allow designers to tradeoff board area, height and mechanical stability. Vertical mount module options (modules in which mounted components are oriented in a vertical fashion) such as single in-line packages (SIPs), dual-row SIPs (DSIPs), zigzag in-line packages (ZIPs) and single-in-line memory modules (SIMMs) are ideal packages for applications requiring the highest density. Many of these vertical mount modules are maximum 0.5 inch tall, which is well within the board space requirements for card rack type systems. Horizontal mount module options include dual in-line packages (DIPs), quad in-line packages (QIPs), and pin grid arrays (PGAs). These modules are ideal for those applications requiring the most in mechanical stability and those with many I/O pins.

Design, manufacturing, and marketing often disagree on the size of memory that their high performance system will offer. By allowing the decision to be made at manufacturing time by having module solutions with different memory sizes and common pinouts, the module user lets the market dictate memory requirements. JEDEC has defined standards for memory pinouts including 64Kx32 and 256Kx32 SRAM in the same 64 lead SIMM/ZIP which are among the most common industry standard SRAM modules.

Testing is both a design and manufacturing problem that is often an afterthought. By providing a pretested higher level block, modules simplify the test issue for both design and manufacturing. Since the module is tested using full parametric AC/DC guardbanded test patterns over the specified operating temperature range, designers are guaranteed a level of performance for a larger block of their system. System board test is simplified because a major block of memory has been fully tested at the module level, thus simplifying the test method and debug cycle at the board level.

Time to market is always a very important issue. Studies have shown that a major portion of profits are made in the early part of the product life cycle before competition drives down prices to a level based on manufacturing costs rather than a unique level of value. Integrating the high performance memory into a module shortens the design cycle by simplifying board design and leverages off the module manufacturer's design expertise. System board layout and the design cycle are simplified because the number of input/outputs (I/Os) are reduced by combining common component address, data, control, and power pins.

Module solutions help reduce hidden costs that are not often taken into account. Since active and passive components necessary to realize a module solution are combined onto a single substrate, the module user reduces inventory and handling costs by combining a number of diverse components into one single module.

IDT Subsystems products provide an ideal solution for system designers to integrate high performance RAM in order to maximize density, performance and cost-effectiveness for both commercial and military applications.

TABLE OF CONTENTS

PAGE**SUBSYSTEMS PRODUCTS**

IDT7M1002	16K x 32 Dual-Port Static RAM Module	7.1
IDT7M1001	128K x 8 Dual-Port Static RAM Module	7.2
IDT7M1003	64K x 8 Dual-Port Static RAM Module	7.2
IDT7M1014	4K x 36 Dual-Port Static RAM Module	7.3
IDT7M1024	4K x 36 Synchronous Dual-Port Static RAM Module	7.4
IDT7M207	32K x 9 Parallel In-Out FIFO Module	7.5
IDT7M208	64K x 9 Parallel In-Out FIFO Module	7.5
IDT7MP4120	1M x 32 Static RAM Module	7.6
IDT7MP4045	256K x 32 Static RAM Module	7.7
IDT7M4003	32K x 32 Static RAM Module	7.8
IDT7M4013	128K x 32 Static RAM Module	7.8
IDT7M4036	64K x 32 Static RAM Module	7.9
IDT7M4084	2M x 8 Static RAM Module	7.10
IDT7M4048	512K x 8 Commercial Static RAM Module	7.11
IDT7MB4048	512K x 8 Commercial Static RAM Module	7.11
IDT7M4048	512K x 8 Military Static RAM Module	7.12
IDT7MP6048	IDT79R4000 Flexi-Cache Development Tool	7.13
IDT7MP6068	IDT79R4000 Flexi-Cache Development Tool	7.13
IDT7MP6085	128K Byte Secondary Cache Module for the Intel® i486™	7.14
IDT7MP6087	128K Byte Secondary Cache Module for the Intel i486	7.14
IDT7MP6086	128K Byte Secondary Cache Module for the Intel i486	7.15
IDT7MB6098A	128K Byte Secondary Cache Module for the Intel i486	7.16
IDT7MP6104	128KB Secondary Cache Module for the Intel i486	7.17
IDT7MP6105	128KB Secondary Cache Module for the Intel i486	7.17
IDT7MP6118	128KB Secondary Cache Module for the Intel i486	7.18
IDT7MP6119	256KB Secondary Cache Module for the Intel i486	7.18
IDT7MP6121	128K Secondary Cache Module for the Intel i486 Processor	7.19
IDT7MP6122	256K Secondary Cache Module for the Intel i486 Processor	7.19
IDT7MP6133	128KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6134	256KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6135	512KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6151	128KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6152	256KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6153	512KB Cache Module for the Intel i486 CPU/82420TX PCI Set	7.20
IDT7MP6140	256KB Secondary Cache Modules for the Pentium™ and Power PC™ CPUs	7.21
IDT7MP6141	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6142	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6143	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6144	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6145	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.21
IDT7MP6157	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.22
IDT7MP6158	1M Secondary Cache Modules for the Pentium and Power PC CPUs	7.22
IDT7MP6159	256KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.22
IDT7MP6160	512KB Secondary Cache Modules for the Pentium and Power PC CPUs	7.22



Integrated Device Technology, Inc.

16K x 32 CMOS DUAL-PORT STATIC RAM MODULE

IDT7M1002

FEATURES

- High-density 512K CMOS Dual-Port RAM module
- Fast access times
 - Commercial: 25, 30, 35, 40, 45, 55, 65ns
 - Military: 30, 40, 45, 55, 65ns
- Fully asynchronous read/write operation from either port
- Easy to expand data bus width to 64 bits or more using the Master/Slave function
- Separate byte read/write signals for byte control
- On-chip port arbitration logic
- \overline{INT} flag for port-to-port communication
- Full on-chip hardware support of semaphore signaling between ports
- Surface mounted fine pitch (25 mil) LCC packages allow through-hole module to fit into 121 pin PGA footprint
- Single 5V ($\pm 10\%$) power supply
- Inputs/outputs directly TTL-compatible

DESCRIPTION

The IDT7M1002 is a 16K x 32 high-speed CMOS Dual-Port Static RAM Module constructed on a co-fired ceramic substrate using four 16K x 8 (IDT7006) Dual-Port Static RAMs in surface-mounted LCC packages. The IDT7M1002 module is designed to be used as stand-alone 512K Dual-Port RAM or as a combination Master/Slave Dual-Port RAM for 64-bit or more word width systems. Using the IDT Master/Slave approach in such system applications results in full-speed, error-free operation without the need for additional discrete logic.

The module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via additional control signals \overline{SEM} & \overline{INT} .

The IDT7M1002 module is packaged in a ceramic 121 pin PGA (Pin Grid Array) 1.35 inches on a side. Maximum access times as fast as 25ns are available over the commercial temperature range and 30ns over the military temperature range.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

PIN CONFIGURATION

	1	2	3	4	5	6	7	8	9	10	11	12	13
A	L_I/O(24)	L_I/O(26)	L_I/O(28)	L_I/O(30)	L_C \overline{S}	L_O \overline{E}	L_R \overline{W} (3)	R_O \overline{E}	R_C \overline{S}	R_I/O(30)	R_I/O(28)	R_I/O(26)	R_I/O(24)
B	L_I/O(23)	L_I/O(25)	L_I/O(27)	L_I/O(29)	L_I/O(31)	L_A(0)	L_R \overline{W} (4)	R_A(0)	R_I/O(31)	R_I/O(29)	R_I/O(27)	R_I/O(25)	R_I/O(23)
C	L_I/O(21)	L_I/O(22)	VCC	L_A(3)	L_A(2)	L_A(1)	GND	R_A(1)	R_A(2)	R_A(3)	GND	R_I/O(22)	R_I/O(21)
D	L_I/O(19)	L_I/O(20)	L_A(4)	GND	PGA TOP VIEW						R_A(4)	R_I/O(20)	R_I/O(19)
E	L_I/O(17)	L_I/O(18)	L_A(5)								R_A(5)	R_I/O(18)	R_I/O(17)
F	L_SEM	L_I/O(16)	L_A(6)								R_A(6)	R_I/O(16)	R_SEM
G	L_BUSY	L_INT	GND								GND	R_INT	R_BUSY
H	L_R \overline{W} (1)	L_R \overline{W} (2)	L_A(7)		R_A(7)	R_R \overline{W} (2)	R_R \overline{W} (1)						
I	L_I/O(15)	L_I/O(14)	L_A(8)		R_A(8)	R_I/O(14)	R_I/O(15)						
J	L_I/O(13)	L_I/O(12)	L_A(9)		R_A(9)	R_I/O(12)	R_I/O(13)						
K	L_I/O(11)	M \overline{S}	GND	L_A(10)	L_A(11)	L_A(12)	GND	R_A(12)	R_A(11)	R_A(10)	VCC	GND	R_I/O(11)
L	L_I/O(10)	L_I/O(8)	L_I/O(6)	L_I/O(4)	L_I/O(2)	L_A(13)	R_R \overline{W} (4)	R_A(13)	R_I/O(2)	R_I/O(4)	R_I/O(6)	R_I/O(8)	R_I/O(10)
M	L_I/O(9)	L_I/O(7)	L_I/O(5)	L_I/O(3)	L_I/O(1)	L_I/O(0)	R_R \overline{W} (3)	R_I/O(0)	R_I/O(1)	R_I/O(3)	R_I/O(5)	R_I/O(7)	R_I/O(9)

2795 drw 01

The IDT logo is a registered trademark of Integrated Device Technology Inc.


MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

©1993 Integrated Device Technology, Inc.

DSC-70642

FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

2795 drw 02

Left Port	Right Port	Description
L_A (0-13)	R_A (0-13)	Address Inputs
L_I/O (0-31)	R_I/O (0-31)	Data Inputs/Outputs
L_R/W (1-4)	R_R/W (1-4)	Read/Write Enables
L_CS	R_CS	Chip Select
L_OE	R_OE	Output Enable
L_BUSY	R_BUSY	Busy Flag
L_INT	R_INT	Interrupt Flag
L_SEM	R_SEM	Semaphore Control
M/S		Master/Slave Control
Vcc		Power
GND		Ground

2795 tbl 01

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commerical	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

2795 tbl 02

NOTE:
Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2795 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

2795 tbl 04

NOTE:

- V_{IL} ≥ -3.0V for pulse width less than 20ns

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_A = -55°C to +125°C or 0°C to +70°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Units
I _I	Input Leakage (Address & Control)	V _{CC} = Max. V _{IN} = GND to V _{CC}	—	40	μA
I _I	Input Leakage (Data)	V _{CC} = Max. V _{IN} = GND to V _{CC}	—	10	μA
I _{LO}	Output Leakage (Data)	V _{CC} = Max. $\overline{CS} \geq V_{IH}$, V _{OUT} = GND to V _{CC}	—	10	μA
V _{OL}	Output Low	V _{CC} = Min. I _{OL} = 4mA Voltage	—	0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min. I _{OH} = -4mA	2.4	—	V

2795 tbl 05

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_A = -55°C to +125°C or 0°C to +70°C)

Symbol	Parameter	Test Conditions	Commercial		Military		Units
			Min.	Max.	Min.	Max.	
I _{CC2}	Dynamic Operating Current (Both Ports Active)	V _{CC} = Max., $\overline{CS} \leq V_{IL}$, $\overline{SEM} = \text{Don't Care}$ Outputs Open, f = f _{MAX}	—	1360	—	1600	mA
I _{SB}	Standby Supply Current (Both Ports Inactive)	V _{CC} = Max., L _{CS} and R _{CS} ≥ V _{IH} Outputs Open, f = f _{MAX}	—	280	—	340	mA
I _{SB1}	Standby Supply Current (One Port Inactive)	V _{CC} = Max., L _{CS} or R _{CS} ≥ V _{IH} Outputs Open, f = f _{MAX}	—	1000	—	1160	mA
I _{SB2}	Full Standby Supply Current (Both Ports Inactive)	L _{CS} and R _{CS} ≥ V _{CC} - 0.2V V _{IN} > V _{CC} - 0.2V or < 0.2V L _{SEM} and R _{SEM} ≥ V _{CC} - 0.2V	—	60	—	120	mA

2795 tbl 06



CAPACITANCE⁽¹⁾ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Condition	Max.	Unit
CIN(1)	Input Capacitance (CS, OE, SEM, Address)	VIN = 0V	40	pF
CIN(2)	Input Capacitance (R/W, I/O, INT)	VIN = 0V	12	pF
CIN(3)	Input Capacitance (BUSY, M/S)	VIN = 0V	45	pF
COUT	Output Capacitance (I/O)	VOUT = 0V	12	pF

2795 tbl 07


NOTE:

1. This parameter is guaranteed by design but not tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2


2795 tbl 08



*Including scope and jig capacitances.

Figure 1. Output Load

2795 drw 03



*Including scope and jig capacitances.

Figure 2. Output Load

2795 drw 04

AC ELECTRICAL CHARACTERISTICS

(VCC = 5V ± 10%, TA = -55°C to +125°C or 0°C to +70°C)

Symbol	Parameter	7M1002SxxG, 7M1002SxxGB										Unit
		-25 ⁽¹⁰⁾		-30 ⁽¹⁰⁾		-35		-40		-45		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle												
tRC	Read Cycle Time	25	—	30	—	35	—	40	—	45	—	ns
tAA	Address Access Time	—	25	—	30	—	35	—	40	—	45	ns
tACS ⁽²⁾	Chip Select Access Time	—	25	—	30	—	35	—	40	—	45	ns
tOE	Output Enable Access Time	—	15	—	17	—	20	—	22	—	25	ns
tOH	Output Hold from Address Change	3	—	3	—	3	—	3	—	3	—	ns
tLZ ⁽¹⁾	Output to Low-Z	3	—	3	—	3	—	3	—	5	—	ns
tHZ ⁽¹⁾	Output to High-Z	—	15	—	15	—	15	—	17	—	20	ns
tPU ⁽¹⁾	Chip Select to Power Up Time	0	—	0	—	0	—	0	—	0	—	ns
tPD ⁽¹⁾	Chip Deselect to Power Up Time	—	50	—	50	—	50	—	50	—	50	ns
tSOP	Sem. Flag Update Pulse (OE or SEM)	15	—	15	—	15	—	15	—	15	—	ns
Write Cycle												
tWC	Write Cycle Time	25	—	30	—	35	—	40	—	45	—	ns
tCW ⁽²⁾	Chip Select to End-of-Write	20	—	25	—	30	—	35	—	40	—	ns
tAW	Address Valid to End-of-Write	20	—	25	—	30	—	35	—	40	—	ns
tAS	Address Set-Up Time	0	—	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width	20	—	25	—	30	—	35	—	35	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns

(Continued on next page)

2795 tbl 09

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_A = 55°C to +125°C or 0°C to +70°C)

Symbol	Parameter	7M1002SxxG, 7M1002SxxGB										Unit
		-25 ⁽¹⁰⁾		-30 ⁽¹⁰⁾		-35		-40		-45		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle (continued)												
t _{DW}	Data Valid to End-of-Write	18	—	22	—	25	—	25	—	25	—	ns
t _{DH}	Data Hold Time	0	—	0	—	0	—	0	—	0	—	ns
t _{HZ} ⁽¹⁾	Output to High-Z	—	15	—	15	—	15	—	17	—	20	ns
t _{OW} ⁽¹⁾	Output Active from End-of-Write	0	—	0	—	0	—	0	—	0	—	ns
t _{SWRD}	$\overline{\text{SEM}}$ Flag Write to Read Time	10	—	10	—	10	—	10	—	10	—	ns
t _{SPS}	$\overline{\text{SEM}}$ Flag Contention Window	10	—	10	—	10	—	10	—	10	—	ns
Busy Cycle-Master Mode⁽²⁾												
t _{BAA}	$\overline{\text{BUSY}}$ Access Time to Address	—	25	—	30	—	35	—	35	—	35	ns
t _{BDA}	$\overline{\text{BUSY}}$ Disable Time to Address	—	20	—	25	—	30	—	30	—	30	ns
t _{BAC}	$\overline{\text{BUSY}}$ Access Time to Chip Select	—	20	—	25	—	30	—	30	—	30	ns
t _{BDC}	$\overline{\text{BUSY}}$ Disable Time to Chip Deselect	—	20	—	25	—	25	—	25	—	25	ns
t _{WDD} ⁽⁵⁾	Write Pulse to Data Delay	—	50	—	55	—	60	—	65	—	70	ns
t _{DDD}	Write Data Valid to Read Data Delay	—	35	—	40	—	45	—	50	—	55	ns
t _{APS} ⁽⁶⁾	Arbitration Priority Set-Up Time	5	—	5	—	5	—	5	—	5	—	ns
t _{BDD}	$\overline{\text{BUSY}}$ Disable to Valid Time	—	NOTE 9	—	NOTE 9	—	NOTE 9	—	NOTE 9	—	NOTE 9	ns
Busy Cycle-Slave Mode⁽⁴⁾												
t _{WB} ⁽⁷⁾	Write to $\overline{\text{BUSY}}$ Input	0	—	0	—	0	—	0	—	0	—	ns
t _{WH} ⁽⁸⁾	Write Hold after $\overline{\text{BUSY}}$	20	—	25	—	25	—	25	—	25	—	ns
t _{WDD} ⁽⁵⁾	Write Pulse to Data Delay	—	50	—	55	—	60	—	65	—	70	ns
Interrupt Timing												
t _{AS}	Address Set-Up Time	0	—	0	—	0	—	0	—	0	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
t _{INS}	Interrupt Set Time	—	20	—	25	—	30	—	32	—	35	ns
t _{INR}	Interrupt Reset Time	—	20	—	25	—	30	—	32	—	35	ns

2795 tbl 10

NOTES:

- This parameter is guaranteed by design but not tested.
- To access RAM, $\overline{\text{CS}} \leq V_{IL}$ and $\overline{\text{SEM}} \geq V_{IH}$. To access semaphore, $\overline{\text{CS}} \geq V_{IH}$ and $\overline{\text{SEM}} \leq V_{IL}$.
- When the module is being used in the Master Mode ($M/\overline{\text{S}} \geq V_{IH}$).
- When the module is being used in the Slave Mode ($M/\overline{\text{S}} \leq V_{IL}$).
- Port-to-Port delay through the RAM cells from the writing port to the reading port.
- To ensure that the earlier of the two ports wins.
- To ensure that the write cycle is inhibited during contention.
- To ensure that a write cycle is completed after contention.
- t_{BDD} is a calculated parameter and is the greater of 0, t_{WDD} - t_{WP} (actual), or t_{DDD} - t_{WP} (actual).
- Preliminary specifications.



AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_A = -55°C to +125°C or 0°C to +70°C)

Symbol	Parameter	-55		-65		Unit
		Min.	Max.	Min.	Max.	
Read Cycle						
t _{RC}	Read Cycle Time	55	—	65	—	ns
t _{AA}	Address Access Time	—	55	—	65	ns
t _{ACS} ⁽²⁾	Chip Select Access Time	—	55	—	65	ns
t _{OE}	Output Enable Access Time	—	30	—	35	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	ns
t _{lZ} ⁽¹⁾	Output to Low-Z	5	—	5	—	ns
t _{hZ} ⁽¹⁾	Output to High-Z	—	25	—	30	ns
t _{PU} ⁽¹⁾	Chip Select to Power Up Time	0	—	0	—	ns
t _{PD} ⁽¹⁾	Chip Deselect to Power Up Time	—	50	—	50	ns
t _{SOP}	Sem. Flag Update Pulse (\overline{OE} or \overline{SEM})	15	—	15	—	ns
Write Cycle						
t _{WC}	Write Cycle Time	55	—	65	—	ns
t _{CW} ⁽²⁾	Chip Select to End-of-Write	45	—	50	—	ns
t _{AW}	Address Valid to End-of-Write	45	—	50	—	ns
t _{AS}	Address Set-Up Time	0	—	0	—	ns
t _{WP}	Write Pulse Width	40	—	50	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	ns
t _{DW}	Data Valid to End-of-Write	30	—	40	—	ns
t _{DH}	Data Hold Time	0	—	0	—	ns
t _{hZ} ⁽¹⁾	Output to High-Z	—	25	—	30	ns
t _{whZ} ⁽¹⁾	Write Disable to Output in High-Z	—	25	—	30	ns
t _{ow} ⁽¹⁾	Output Active from End-of-Write	0	—	0	—	ns
t _{SWRD}	\overline{SEM} Flag Write to Read Time	10	—	10	—	ns
t _{SPS}	\overline{SEM} Flag Contention Window	10	—	10	—	ns
Busy Cycle-Master Mode⁽⁹⁾						
t _{BAA}	\overline{BUSY} Access Time to Address	—	45	—	45	ns
t _{BDA}	\overline{BUSY} Disable Time to Address	—	40	—	40	ns
t _{BAC}	\overline{BUSY} Access Time to Chip Select	—	40	—	40	ns
t _{BDC}	\overline{BUSY} Disable Time to Chip Deselect	—	35	—	35	ns
t _{WDD} ⁽⁵⁾	Write Pulse to Data Delay	—	80	—	90	ns
t _{DDD}	Write Data Valid to Read Data Delay	—	65	—	75	ns
t _{APS} ⁽⁶⁾	Arbitration Priority Set-Up Time	5	—	5	—	ns
t _{BDD}	\overline{BUSY} Disable to Valid Time	—	NOTE 9	—	NOTE 9	ns

(Continued on next page)

2795 tbl 11

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_A = 55°C to +125°C or 0°C to +70°C)


Symbol	Parameter	-55		-65		Unit
		Min.	Max.	Min.	Max.	
Busy Cycle-Slave Mode⁽⁴⁾						
t _{WB} ⁽⁷⁾	Write to BUSY Input	0	—	0	—	ns
t _{WH} ⁽⁸⁾	Write Hold after BUSY	25	—	25	—	ns
t _{WDD} ⁽⁵⁾	Write Pulse to Data Delay	—	80	—	90	ns
Interrupt Timing						
t _{AS}	Address Set-Up Time	0	—	0	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	ns
t _{INS}	Interrupt Set Time	—	40	—	45	ns
t _{INR}	Interrupt Reset Time	—	40	—	45	ns

2795 tbl 12


NOTES:

1. This parameter is guaranteed by design but not tested.
2. To access RAM, $\overline{CS} \leq V_{IL}$ and $\overline{SEM} \geq V_{IH}$. To access semaphore, $\overline{CS} \geq V_{IH}$ and $\overline{SEM} \leq V_{IL}$.
3. When the module is being used in the Master Mode ($M\overline{S} \geq V_{IH}$).
4. When the module is being used in the Slave Mode ($M\overline{S} \leq V_{IL}$).
5. Port-to-Port delay through the RAM cells from the writing port to the reading port.
6. To ensure that the earlier of the two ports wins.
7. To ensure that the write cycle is inhibited during contention.
8. To ensure that a write cycle is completed after contention.
9. t_{BDD} is a calculated parameter and is the greater of 0, t_{WDD} - t_{WP} (actual), or t_{DDD} - t_{WP} (actual).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE (1, 2, 4)




TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (1, 3, 5)



NOTES:


1. $\overline{R/\overline{W}}$ is HIGH for Read Cycles
2. Device is continuously enabled $\overline{CS} \leq V_{IL}$. This waveform cannot be used for semaphore reads.
3. Addresses valid prior to or coincident with \overline{CS} transition LOW.
4. $\overline{OE} \leq V_{IL}$
5. To access RAM, $\overline{CS} \leq V_{IL}$ and $\overline{SEM} \geq V_{IH}$. To access semaphore, $\overline{CS} \geq V_{IH}$ and $\overline{SEM} \leq V_{IL}$.
6. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ($\overline{R/\overline{W}}$ CONTROLLED TIMING)^(1, 2, 4)



2795 drw 07

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING)^(1, 2, 4)




2795 drw 08

NOTES:

1. $\overline{R/\overline{W}}$ must be HIGH during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a LOW \overline{CS} and a LOW $\overline{R/\overline{W}}$.
3. t_{WR} is measured from the earlier of \overline{CS} or $\overline{R/\overline{W}}$ (or \overline{SEM} or $\overline{R/\overline{W}}$) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must be applied.
5. If the \overline{CS} or \overline{SEM} low transition occurs simultaneously with or after the $\overline{R/\overline{W}}$ low transition, the outputs remain in the high impedance state.
6. Timing depends on which enable signal is asserted last.
7. Timing depends on which enable signal is de-asserted first.
8. If \overline{OE} is LOW during a $\overline{R/\overline{W}}$ controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WZ} + t_{OW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is HIGH during an $\overline{R/\overline{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE, EITHER SIDE⁽¹⁾




2795 drw 09

NOTE:

1. $\overline{CS} \geq V_{IH}$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE CONTENTION^(1, 3, 4)




2795 drw 10

NOTES:

1. $DOR = DOL \leq V_{IL}$, ($L_{\overline{CS}} = R_{\overline{CS}} \geq V_{IH}$) Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from R/\overline{WA} or \overline{SEMA} going HIGH to R/\overline{WB} or \overline{SEMB} going HIGH.
4. If tSPS is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

TIMING WAVEFORM OF READ WITH $\overline{\text{BUSY}} (\text{M}/\overline{\text{S}} \geq \text{VIH})^{(2)}$




2795 drw 11

NOTES:

1. To ensure that the earlier of the two ports wins.
2. $(\text{L_CS} = \text{R_CS}) \leq \text{VIH}$.
3. $\overline{\text{OE}} \leq \text{VIH}$ for the reading port.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY ($\text{M}/\overline{\text{S}} \leq \text{VIH})^{(1, 2)}$




2795 drw 12

NOTES:

1. $\overline{\text{BUSY}}$ input equals HIGH for the writing port.
2. $(\text{L_CS} = \text{R_CS}) \leq \text{VIH}$.


7

TIMING WAVEFORM OF WRITE WITH $\overline{\text{BUSY}}$ INPUT ($M/\overline{\text{S}} \leq \text{VIL}$)




2795 drw 13

TIMING WAVEFORM OF BUSY ARBITRATION ($\overline{\text{CS}}$ CONTROLLED TIMING)⁽¹⁾



2795 drw 14

TIMING WAVEFORM OF BUSY ARBITRATION (CONTROLLED BY ADDRESS MATCH TIMING)⁽¹⁾




2795 drw 15


NOTES:

1. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. If tAPS is violated, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

TIMING WAVEFORM OF INTERRUPT CYCLE⁽¹⁾



2795 drw 16



2795 drw 17

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

TRUTH TABLE I: Non-Contention Read/Write Control⁽¹⁾

Inputs				Outputs	Mode
\overline{CS}	R/\overline{W}	\overline{OE}	\overline{SEM}	I/O	Description
H	X	X	H	High-Z	Deselected or Power Down
L	L	X	H	Data_In	Write
L	H	L	H	Data_OUT	Read
X	X	H	X	High-Z	Outputs Disabled

NOTE:

1. The conditions for non-contention are $L_A(0-13) \neq R_A(0-13)$.
2. \nearrow denotes a LOW to HIGH waveform transition.

2795 tbl 13

TRUTH TABLE II: Semaphore Read/Write Control


Inputs ⁽²⁾				Outputs	Mode
\overline{CS}	R/\overline{W}	\overline{OE}	\overline{SEM}	I/O	Description
H	H	L	L	Data_OUT	Read Data in Semaphore Flag
H	\nearrow	X	L	Data_IN	Write Data_IN (0, 8, 16, 24)
L	X	X	L	—	Not Allowed

2795 tbl 14

INTERRUPT/BUSY FLAGS, DEPTH & WIDTH EXPANSION, MASTER/SLAVE CONTROL, SEMAPHORES

For more details regarding Interrupt/Busy flags, depth and/or width expansion, master/slave control, or semaphore operations, please consult the IDT7006 data sheet.

PACKAGE DIMENSIONS



2795 drw 18

ORDERING INFORMATION

IDT	XXXX	A	999	A	A	
	Device Type	Power	Speed	Package	Process/ Temperature Range	
						BLANK
						B
						G
						25
						30
						35
						40
						45
						55
						65
						S
						7M1002

Commercial (0°C to +70°C)
 Military (-55°C to +125°C) Semiconductor Components compliant to MIL-STD-883, Class B

Ceramic PGA (Pin Grid Array)

(Commercial Only)
 (Commercial Only)

Speed in Nanoseconds

Standard Power

16K x 32 CMOS Dual-Port Static RAM Module

2795 drw 19



Integrated Device Technology, Inc.


**128K x 8
64K x 8
CMOS DUAL-PORT
STATIC RAM MODULE**

**IDT7M1001
IDT7M1003**

FEATURES

- High-density 1M/512K CMOS Dual-Port Static RAM module
- Fast access times:
 - Commercial 35, 40, 50, 65ns
 - Military 40, 50, 65, 80ns
- Fully asynchronous read/write operation from either port
- Full on-chip hardware support of semaphore signaling between ports
- Surface mounted LCC (leadless chip carriers) components on a 64-pin sidebrazed DIP (Dual In-line Package)
- Multiple Vcc and GND pins for maximum noise immunity
- Single 5V (±10%) power supply
- Input/outputs directly TTL-compatible

PIN CONFIGURATION⁽¹⁾



**DIP
TOP VIEW**

2804 drw 01

NOTE:

1. For the IDT7M1003 (64K x 8) version, Pins 23 & 43 must be connected to GND for proper operation of the module.

DESCRIPTION:

The IDT7M1001/IDT7M1003 is a 128K x 8/64K x 8 high-speed CMOS Dual-Port Static RAM module constructed on a multilayer ceramic substrate using eight IDT7006 (16K x 8) Dual-Port RAMs and two IDT FCT138 decoders or depopulated using only four IDT7006s and two decoders.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via semaphore (SEM) "handshake" signaling. The IDT7M1001/1003 module is designed to be used as stand-alone Dual-Port RAM where on-chip hardware port arbitration is not needed. It is the users responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports.

The IDT7M1001/1003 module is packaged on a multilayer co-fired ceramic 64-pin DIP (Dual In-line Package) with dimensions of only 3.2" x 0.62" x 0.38". Maximum access times as fast as 35ns over the commercial temperature range are available.

All inputs and outputs of the IDT7M1001/1003 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation of the module.

All IDT military module semiconductor components are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

PIN NAMES

Left Port	Right Port	Description
A (0-16)L	A (0-16)R	Address Inputs
I/O (0-7)L	I/O (0-7)R	Data Inputs/Outputs
R/WL	R/WR	Read/Write Enables
CSL	CSR	Chip Select
OEL	OER	Output Enable
SEML	SEMR	Semaphore Control
Vcc		Power
GND		Ground

2804 tbl 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES


AUGUST 1993

©1993 Integrated Device Technology, Inc.

DSC-7006/4


FUNCTIONAL BLOCK DIAGRAM

7M1001



2804 drw 02

7M1003



2804 drw 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

2804 tbl 02

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE⁽¹⁾ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Test Conditions	Max.	Unit
CIN1	Input Capacitance (CS or SEM)	VIN = 0V	15	pF
CIN2	Input Capacitance (Data, Address, All Other Controls)	VIN = 0V	100	pF
COUT	Output Capacitance (Data)	VOUT = 0V	100	pF

2804 tbl 03

NOTE:

1. This parameter is guaranteed by design but not tested.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2804 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	-	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	-	0.8	V

2804 tbl 05

NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns.

DC ELECTRICAL CHARACTERISTICS

(Vcc = 5V ± 10%, TA = -55°C to +125°C or 0°C to +70°C)

Symbol	Parameter	Test Conditions	Commercial			Military			Unit
			Min.	Max. ⁽¹⁾	Max. ⁽²⁾	Min.	Max. ⁽¹⁾	Max. ⁽²⁾	
ICC2	Dynamic Operating Current (Both Ports Active)	Vcc = Max., CS ≤ VIL, SEM ≥ VIH Outputs Open, f = fMAX	—	940	660	—	1130	790	mA
ICC1	Standby Supply Current (One Port Active)	Vcc = Max., L_CS or R_CS ≥ VIH Outputs Open, f = fMAX	—	750	470	—	905	565	mA
ISB1	Standby Supply Current (TTL Levels)	Vcc = Max., L_CS and R_CS ≥ VIH Outputs Open, f = fMAX L_SEM and R_SEM ≥ Vcc - 0.2V	—	565	285	—	685	345	mA
ISB2	Full Standby Supply Current (CMOS Levels)	L_CS and R_CS ≥ Vcc - 0.2V VIN > Vcc 0.2V or < 0.2V L_SEM and R_SEM ≥ Vcc - 0.2V	—	125	65	—	245	125	mA

2804 tbl 06

NOTES:

- IDT7M1001 (128K x 8) version only.
- IDT7M1003 (64K x 8) version only.



DC ELECTRICAL CHARACTERISTICS

($V_{CC}=5.0V \pm 10\%$, $T_A = -55^{\circ}C$ to $+125^{\circ}C$ and $0^{\circ}C$ to $+70^{\circ}C$)


Symbol	Parameter	Test Conditions	IDT7M1001		IDT7M1003		Unit
			Min.	Max.	Min.	Max.	
I_{LI}	Input Leakage (Address, Data & Other Controls)	$V_{CC} = \text{Max.}$ $V_{IN} = \text{GND to } V_{CC}$	—	80	—	40	μA
I_{LI}	Input Leakage (\overline{CS} and \overline{SEM})	$V_{CC} = \text{Max.}$ $V_{IN} = \text{GND to } V_{CC}$	—	10	—	10	μA
I_{LO}	Output Leakage (Data)	$V_{CC} = \text{Max.}$ $\overline{CS} \geq V_{IH}, V_{OUT} = \text{GND to } V_{CC}$	—	80	—	40	μA
V_{OL}	Output Low Voltage	$V_{CC} = \text{Min.}$ $I_{OL} = 4\text{mA}$	—	0.4	—	0.4	V
V_{OH}	Output High Voltage	$V_{CC} = \text{Min.}$ $I_{OH} = -4\text{mA}$	2.4	—	2.4	—	V

2804 tbl 07

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2804 tbl 08



2804 drw 04

Figure 1. Output Load



2804 drw 05

Figure 2. Output Load
(for t_{CLZ} , t_{CHZ} , t_{OLZ} , t_{OHZ} , t_{WHZ} , t_{OW})

*Including scope and jig.

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V ± 10%, T_A = -55°C to +125°C and 0°C to +70°C)

Symbol	Parameter	-35 ⁽⁵⁾		-40		-50		-65		-80		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle												
t _{RC}	Read Cycle Time	35	—	40	—	50	—	65	—	80	—	ns
t _{AA}	Address Access Time	—	35	—	40	—	50	—	65	—	80	ns
t _{ACS} ⁽²⁾	Chip Select Access Time	—	35	—	40	—	50	—	65	—	80	ns
t _{OE}	Output Enable Access Time	—	20	—	25	—	30	—	35	—	40	ns
t _{OH}	Output Hold From Address Change	3	—	3	—	3	—	3	—	3	—	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low-Z	3	—	3	—	3	—	3	—	3	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High-Z	—	20	—	20	—	25	—	30	—	35	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low-Z	3	—	3	—	3	—	3	—	3	—	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High-Z	—	20	—	20	—	25	—	30	—	35	ns
t _{PU} ⁽¹⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	0	—	0	—	ns
t _{PD} ⁽¹⁾	Chip Disable to Power-Down Time	—	50	—	50	—	50	—	50	—	50	ns
t _{SOP}	$\overline{\text{SEM}}$ Flag Update Pulse ($\overline{\text{OE}}$ or $\overline{\text{SEM}}$)	15	—	15	—	15	—	20	—	20	—	ns
Write Cycle												
t _{WC}	Write Cycle Time	35	—	40	—	50	—	65	—	80	—	ns
t _{CW} ⁽²⁾	Chip Select to End-of-Write	30	—	35	—	40	—	50	—	55	—	ns
t _{AW}	Address Valid to End-of-Write	30	—	35	—	40	—	50	—	55	—	ns
t _{AS1} ⁽³⁾	Address Set-up to Write Pulse Time	5	—	5	—	5	—	5	—	5	—	ns
t _{AS2}	Address Set-up to $\overline{\text{CS}}$ Time	0	—	0	—	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	30	—	35	—	40	—	45	—	50	—	ns
t _{WR} ⁽⁴⁾	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
t _{DW}	Data Valid to End-of-Write	25	—	30	—	35	—	40	—	45	—	ns
t _{DH} ⁽⁴⁾	Data Hold Time	0	—	0	—	0	—	0	—	0	—	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High-Z	—	20	—	20	—	25	—	30	—	35	ns
t _{WHZ} ⁽¹⁾	Write Enable to Output in High-Z	—	20	—	20	—	25	—	30	—	35	ns
t _{OW} ^(1, 4)	Output Active from End-of-Write	0	—	0	—	0	—	0	—	0	—	ns
t _{SWRD}	$\overline{\text{SEM}}$ Flag Write to Read Time	15	—	15	—	15	—	15	—	15	—	ns
t _{SPS}	$\overline{\text{SEM}}$ Flag Contention Window	15	—	15	—	15	—	15	—	15	—	ns
Port-to-Port Delay Timing												
t _{WD} ⁽⁶⁾	Write Pulse to Data Delay	—	60	—	65	—	70	—	85	—	95	ns
t _{DD} ⁽⁶⁾	Write Data Valid to Read Data Valid	—	45	—	50	—	55	—	70	—	80	ns


NOTES:

1. This parameter is guaranteed by design but not tested.
2. To access RAM $\overline{\text{CS}} \leq \text{V}_{\text{IL}}$ and $\overline{\text{SEM}} \geq \text{V}_{\text{IH}}$. To access semaphore, $\overline{\text{CS}} \geq \text{V}_{\text{IH}}$ and $\overline{\text{SEM}} \leq \text{V}_{\text{IL}}$.
3. t_{AS1} = 0 if R/W is asserted LOW simultaneously with or after the $\overline{\text{CS}}$ LOW transition.
4. For $\overline{\text{CS}}$ controlled write cycles, t_{WR} = 5ns, t_{DH} = 5ns, t_{OW} = 5ns.
5. Preliminary specifications only.
6. Port-to-Port delay through the RAM cells from the writing port to the reading port.

2804 tbl 09


7

TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE)^(1,2,4)



2804 drw 06

TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE)^(1,3,5)




2804 drw 07

NOTES:


1. R/\overline{W} is HIGH for Read Cycles
2. Device is continuously enabled. $\overline{CS} = \text{LOW}$. This waveform cannot be used for semaphore reads.
3. Addresses valid prior to or coincident with \overline{CS} transition LOW.
4. $\overline{OE} = \text{LOW}$.
5. To access RAM, $\overline{CS} = \text{LOW}$, $\overline{SEM} = \text{H}$. To access semaphore, $\overline{CS} = \text{HIGH}$ and $\overline{SEM} = \text{LOW}$.
6. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)^(1,3,5,8)



- NOTES:**
1. R/W is HIGH for Read Cycles
 2. Device is continuously enabled. $\overline{CS} = \text{LOW}$, \overline{UB} or $\overline{LB} = \text{LOW}$. This waveform cannot be used for semaphore reads.
 3. Addresses valid prior to or coincident with \overline{CS} transition low.
 4. $\overline{OE} = \text{LOW}$.
 5. To access RAM, $\overline{CS} = \text{LOW}$, \overline{UB} or $\overline{LB} = \text{LOW}$, $\overline{SEM} = \text{H}$. To access semaphore, $\overline{CS} = \text{HIGH}$ and $\overline{SEM} = \text{LOW}$.
 6. Timing depends on which enable signal is asserted first.
 7. Timing depends on which enable signal is de-asserted last.
 8. If \overline{OE} is LOW during a R/W controlled write cycle, the write pulse width must be larger of t_{WP} or $(t_{WZ} + t_{OW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW} . If \overline{OE} is HIGH during a R/W controlled write cycle, this requirement does not apply and the write pulse width be as short as the specified t_{WP} .
 9. This parameter is guaranteed by design but not tested.
- 2804 drw 08


TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING)^(1,3,5,8)



- NOTES:**
1. R/W must be HIGH during all address transitions.
 2. A write occurs during the overlap (t_{WP}) of a LOW \overline{UB} or \overline{LB} and a LOW \overline{CS} and a LOW R/W for memory array writing cycle. t_{WR} is measured from the earlier of \overline{CS} or R/W (or \overline{SEM} or R/W) going HIGH to the end of write cycle.
 3. During this period, the I/O pins are in the output state and input signals must not be applied.
 4. If the \overline{CS} or \overline{SEM} LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
 5. Timing depends on which enable signal is asserted last.
 6. Timing depends on which enable signal is de-asserted first.
 7. Timing depends on which enable signal is de-asserted last.
 8. If \overline{OE} is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WZ} + t_{OW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW} . If \overline{OE} is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .
 9. This parameter is guaranteed by design but not tested.
- 2804 drw 09

7

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING (EITHER SIDE)⁽¹⁾




2804 drw 10

NOTE:

1. \overline{CS} = HIGH for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE CONTENTION^(1,3,4)




2804 drw 11

NOTES:

1. DoR = DoL = LOW, L \overline{CS} = R \overline{CS} = HIGH. Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from $\overline{R/W_A}$ or $\overline{SEM_A}$ going HIGH to $\overline{R/W_B}$ or $\overline{SEM_B}$ going HIGH.
4. If t_{SPS} is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY⁽¹⁾



2804 drw 12

TRUTH TABLES

TABLE I: NON-CONTENTION READ/WRITE CONTROL⁽¹⁾

Inputs ⁽¹⁾				Outputs	Mode
\overline{CS}	R/W	\overline{OE}	SEM	I/O ₀ - I/O ₇	
H	X	X	H	High-Z	Deselected: Power Down
L	L	X	H	DATA _{IN}	Write to Both Bytes
L	H	L	H	DATA _{OUT}	Read Both Bytes
X	X	H	X	High-Z	Outputs Disabled

NOTE:
1. A_{0L} — A₁₂ ≠ A_{0R} — A_{12R}

2804 tbl 10

TABLE II: SEMAPHORE READ/WRITE CONTROL⁽¹⁾

Inputs				Outputs	Mode
\overline{CS}	R/W	\overline{OE}	SEM	I/O ₀ - I/O ₇	
H	H	L	L	DATA _{OUT}	Read Data in Semaphore Flag
X		X	L	DATA _{IN}	Write D _{IN} into Semaphore Flag
L	X	X	L	—	Not Allowed

NOTE:
1. A_{0L} — A₁₂ ≠ A_{0R} — A_{12R}


2804 tbl 11

SEMAPHORE OPERATION

For more details regarding semaphores & semaphore operations, please consult the IDT7006 datasheet.




PACKAGE DIMENSIONS
7M1001




2804 drw 13

7M1003



2804 drw 14

ORDERING INFORMATION



2804 drw 15

7



Integrated Device Technology, Inc.

4K x 36 BiCMOS DUAL-PORT STATIC RAM MODULE

PRELIMINARY
IDT7M1014

FEATURES

- High-density 4K x 36 BiCMOS Dual-Port Static RAM module
- Fast access times
 - Commercial: 15, 20, 25, 30ns
 - Military: 20, 25, 30ns
- Fully asynchronous read/write operation from either port
- Surface mounted LCC packages allow through-hole module to fit on a ceramic PGA footprint
- Single 5V ($\pm 10\%$) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible

DESCRIPTION


The IDT7M1014 is a 4K x 36 asynchronous high-speed BiCMOS Dual-Port Static RAM module constructed on a co-fired ceramic substrate using 4 IDT7014 (4K x 9) asynchronous Dual-Port RAMs. The IDT7M1014 module is designed to be used as stand-alone 36-bit Dual-Port RAM.

This module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory.

The IDT7M1014 module is packaged in a 142-lead ceramic PGA (Pin Grid Array). Maximum access times as fast as 15ns and 20ns are available over the commercial and military temperature ranges respectively.

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



2819 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

©1993 Integrated Device Technology, Inc.

DSC-7096/1

PIN CONFIGURATION

	1	2	3	4	5	6	7	8	9	10	11	12	13
A	GND	L_I/O3	L_I/O2	GND	L_I/O1	L_I/O0	GND	R_I/O0	R_I/O1	GND	R_I/O2	R_I/O3	GND
B	L_I/O4	L_I/O5	L_I/O6	L_A2	L_A1	L_A0	N.C.	R_A0	R_A1	R_A2	R_I/O6	R_I/O5	R_I/O4
C	L_I/O8	VCC	L_I/O7	GND	N.C.	N.C.	N.C.	N.C.	N.C.	GND	R_I/O7	VCC	R_I/O8
D	L_I/O9	L_I/O10	L_I/O11	L_A3	GND			GND	R_A3	R_A4	R_I/O11	R_I/O10	R_I/O9
E	L_I/O12	N.C.	N.C.	L_A4						R_A5	N.C.	N.C.	R_I/O12
F	L_I/O13	L_ÖEL	L_ÖEH	L_A5						R_A6	R_ÖEH	R_ÖEL	R_I/O13
G	GND	L_RW0	L_RW1	GND						GND	R_RW1	R_RW0	GND
H	L_I/O14	L_RW2	L_RW3	L_A6						R_A7	R_RW3	R_RW2	R_I/O14
J	L_I/O15	L_I/O16	L_I/O17	L_A7						R_A8	R_I/O17	R_I/O16	R_I/O15
K	L_I/O20	L_I/O19	L_I/O18	GND	L_A10	L_A11	GND	R_A11	R_A10	GND	R_I/O18	R_I/O19	R_I/O20
L	L_I/O21	VCC	L_I/O22	L_A8	L_A9	L_I/O31	R_I/O35	R_I/O34	R_I/O30	R_A9	R_I/O22	VCC	R_I/O21
M	L_I/O23	L_I/O24	L_I/O25	L_I/O29	L_I/O30	L_I/O32	L_I/O35	R_I/O33	R_I/O31	R_I/O29	R_I/O25	R_I/O24	R_I/O23
N	GND	L_I/O26	L_I/O27	L_I/O28	GND	L_I/O33	L_I/O34	R_I/O32	GND	R_I/O28	R_I/O27	R_I/O26	GND

2819 drw 02

PIN NAMES

Left Port	Right Port	Names
L_RW 0-3	R_RW 0-3	Byte Read/Write Enables
L_ÖEL, H	R_ÖEL, H	Word Output Enables
L_A 0-11	R_A 0-11	Address Inputs
L_I/O 0-35	R_I/O 0-35	Data Input/Outputs
Vcc		Power
GND		Ground

2819 tbl 01

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM ⁽³⁾	Terminal Voltage	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-10 to +85	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
I _{OUT}	DC Output Current	50	50	mA

NOTES: 2819 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Inputs and Vcc terminals only.
- I/O terminals only.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input HIGH Voltage	2.2	—	6.0	V
V _{IL}	Input LOW Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE: 2819 tbl 03

- V_{IL} ≥ -3.0V for pulse width less than 20ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2819 tbl 04

CAPACITANCE TABLE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
C _{IN(1)}	Input Capacitance (Address)	V _{IN} = 0V	50	pF
C _{IN(2)}	Input Capacitance (Data, R/W)	V _{IN} = 0V	15	pF
C _{IN(3)}	Input Capacitance (OE)	V _{IN} = 0V	25	pF
C _{OUT}	Output Capacitance (Data)	V _{OUT} = 0V	15	pF

NOTE: 2819 tbl 05

- This parameter is guaranteed by design but not tested.

DC ELECTRICAL CHARACTERISTICS

(VCC = 5V ± 10%, TA = -55°C to +125°C or 0°C to +70°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
I _{LI}	Input Leakage V _{IN} = GND to V _{CC}	V _{CC} = Max.	—	40	μA
I _{LO}	Output Leakage OE ≥ V _{IH} , V _{OUT} = GND to V _{CC}	V _{CC} = Max.	—	10	μA
V _{OL}	Output LOW Voltage	V _{CC} = Min. I _{OL} = 4mA	—	0.4	V
V _{OH}	Output HIGH Voltage	V _{CC} = Min. I _{OH} = -4mA	2.4	—	V

2819 tbl 06

DC ELECTRICAL CHARACTERISTICS

(VCC = 5V ± 10%, TA = -55°C to +125°C or 0°C to +70°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
I _{CC}	Operating Current	V _{CC} = Max., Outputs Open, f = f _{MAX} ⁽¹⁾	—	1040	mA


2819 tbl 07

NOTE:
1. At f = f_{MAX}, address and data inputs (except OE) are cycling at the maximum frequency of read cycle of 1/τ_{RC}, and using "AC TEST CONDITIONS" of input levels of GND to 3V.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1-3

2819 tbl 08




2819 drw 03

*Including scope and jig.


Figure 1. Output Load

(For t_{CHZ}, t_{CLZ}, t_{OHZ}, t_{OLZ}, t_{WHZ}, t_{OW})



2819 drw 04a

Figure 2. Alternate Output Load



2819 drw 04b

Figure 3. Alternate Lumped Capacitive Load, Typical Derating

AC ELECTRICAL CHARACTERISTICS

(VCC = 5V ± 10%, TA = -55°C to +125°C or 0°C to +70°C)


		7M1014SxxG, 7M1014SxxGB								
		-15 ⁽³⁾		-20		-25		-35		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle										
t _{RC}	Read Cycle Time	15	—	20	—	25	—	35	—	ns
t _{AA}	Address Access Time	—	15	—	20	—	25	—	35	ns
t _{OE}	Output Enable Access Time	—	8	—	10	—	12	—	20	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	3	—	3	—	ns
t _{OLZ⁽¹⁾}	Output Enable to Output in Low-Z	0	—	0	—	0	—	0	—	ns
t _{OHZ⁽¹⁾}	Output Disable to Output in High-Z	—	7	—	9	—	11	—	15	ns
Write Cycle										
t _{WC}	Write Cycle Time	15	—	20	—	25	—	35	—	ns
t _{AW}	Address Valid to End-of-Write	14	—	15	—	20	—	30	—	ns
t _{AS}	Address Set-Up Time	0	—	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	12	—	15	—	20	—	30	—	ns
t _{WR}	Write Recovery Time	1	—	2	—	2	—	2	—	ns
t _{DW}	Data Valid to End-of-Write	10	—	12	—	15	—	25	—	ns
t _{DH}	Data Hold Time	0	—	0	—	0	—	0	—	ns
t _{WHZ⁽¹⁾}	Write Enable to Output in High-Z	—	7	—	9	—	11	—	15	ns
t _{OW⁽¹⁾}	Output Active from End-of-Write	0	—	0	—	0	—	0	—	ns
t _{WDD}	Write Pulse to Data Delay	—	30	—	40	—	45	—	55	ns
t _{DDD⁽¹⁾}	Write Data Valid to Read Data Delay	—	25	—	30	—	35	—	45	ns

NOTES:

1. This parameter is guaranteed by design but not tested.
2. Port-to-Port delay through the RAM cells from the writing port to the reading port.
3. Commercial specification only.

2819 tbl09

TIMING WAVEFORM OF READ CYCLE NO. 1 (EITHER SIDE)^(1,2)




2819 drw 05


NOTES:

1. R/W is HIGH for Read Cycles.
2. OE ≤ V_{IL}.

TIMING WAVEFORM OF READ CYCLE NO. 2 (EITHER SIDE)^(1, 2)




TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY



NOTES:

1. R/W is HIGH for Read Cycles.
2. Address valid prior to \overline{OE} transition LOW.
3. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE (EITHER SIDE)^(1,2)




2819 drw 08

NOTES:

1. R/W is HIGH during all address transitions.
2. If \overline{OE} is LOW during the write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WZ} + t_{OW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is HIGH, this requirement does not apply, and the write pulse can be as short as the specified t_{WP} .
3. This parameter is guaranteed by design but not tested.
4. During this period, the I/O pins are in the output state and input signals must not be applied.

PACKAGE DIMENSIONS



2819 drw 09

ORDERING INFORMATION

IDT	XXXX	A	999	A	A	
	Device Type	Power	Speed	Package	Process/ Temperature Range	
						BLANK Commercial (0°C to +70°C)
						B Military (-55°C to +125°C) Semiconductor Components compliant to MIL-STD883, Class B
						G Ceramic PGA (Pin Grid Array)
						15 20 25 35 (Commercial Only) } Speed in Nanoseconds
						S Standard Power
						7M1014 4K x 36 BiCMOS Dual-Port Static RAM Module

2819 drw 10

7



Integrated Device Technology, Inc.

4K x 36 BiCMOS SYNCHRONOUS DUAL-PORT STATIC RAM MODULE

PRELIMINARY
IDT7M1024

FEATURES:

- High-density 4K x 36 Synchronous Dual-Port SRAM module
- Architecture based on Dual-Port RAM cells
 - Allows full simultaneous access from both ports
- Synchronous operation
 - 4ns set-up to clock, 1ns hold on all control, data, and address inputs
 - Data input, address, and control registers
 - Fast 15ns clock to data out
 - Self-timed write allows fast write cycle
- Clock enable feature
- Single 5V ($\pm 10\%$) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible

DESCRIPTION:

The IDT7M1024 is a 4K x 36 bit high-speed synchronous Dual-Port Static RAM module constructed on a co-fired ce-

ramic substrate using four IDT7099 (4K x 9) Dual-Port RAMs. The IDT7M1024 module is designed to be used as a stand-alone 36-bit Dual-Port Static RAM.


The IDT7M1024 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide very short set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal. An asynchronous output enable is provided to ease asynchronous bus interfacing.

The internal write pulse width is independent of the HIGH and LOW periods of the clock. This allows the shortest possible realized cycle times. Clock enable inputs are provided to stall the operation of the address and data input registers without introducing clock skew for very fast interleaved memory applications.

The data inputs are gated to control on-chip noise in bussed applications. The user must guarantee that the R/W pins are LOW for at least one clock cycle before any write is attempted. A HIGH on the \overline{CE} input for one clock cycle will power down the internal circuitry to reduce static power consumption.

The IDT7M1024 module is packaged in a 142-lead ceramic

FUNCTIONAL BLOCK DIAGRAM



2809 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1993

©1993 Integrated Device Technology, Inc.

PGA (Pin Grid Array).

All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

PIN CONFIGURATION

	1	2	3	4	5	6	7	8	9	10	11	12	13
A	GND	L_I/O3	L_I/O2	GND	L_I/O1	L_I/O0	GND	R_I/O0	R_I/O1	GND	R_I/O2	R_I/O3	GND
B	L_I/O4	L_I/O5	L_I/O6	L_A2	L_A1	L_A0	L_CLK	R_A0	R_A1	R_A2	R_I/O6	R_I/O5	R_I/O4
C	L_I/O8	VCC	L_I/O7	GND	L_CLKEN L	L_CLKEN H	R_CLK	R_CLKEN H	R_CLKEN L	GND	R_I/O7	VCC	R_I/O8
D	L_I/O9	L_I/O10	L_I/O11	L_A3	GND			GND	R_A3	R_A4	R_I/O11	R_I/O10	R_I/O9
E	L_I/O12	L_OE L	L_OE H	L_A4						R_A5	R_OE H	R_OE L	R_I/O12
F	L_I/O13	L_OE L	L_OE H	L_A5						R_A6	R_OE H	R_OE L	R_I/O13
G	GND	L_R/W0	L_R/W1	GND						GND	R_R/W1	R_R/W0	GND
H	L_I/O14	L_R/W2	L_R/W3	L_A6						R_A7	R_R/W3	R_R/W2	R_I/O14
J	L_I/O15	L_I/O16	L_I/O17	L_A7						R_A8	R_I/O17	R_I/O16	R_I/O15
K	L_I/O20	L_I/O19	L_I/O18	GND	L_A10	L_A11	GND	R_A11	R_A10	GND	R_I/O18	R_I/O19	R_I/O20
L	L_I/O21	VCC	L_I/O22	L_A8	L_A9	L_I/O31	R_I/O35	R_I/O34	R_I/O30	R_A9	R_I/O22	VCC	R_I/O21
M	L_I/O23	L_I/O24	L_I/O25	L_I/O29	L_I/O30	L_I/O32	L_I/O35	R_I/O33	R_I/O31	R_I/O29	R_I/O25	R_I/O24	R_I/O23
N	GND	L_I/O26	L_I/O27	L_I/O28	GND	L_I/O33	L_I/O34	R_I/O32	GND	R_I/O28	R_I/O27	R_I/O26	GND

2809 drw 02



PIN NAMES

Left Port	Right Port	Names
L_R/W 0-3	R_R/W 0-3	Byte Read/Write Enables
L_OE L, H	R_OE L, H	Word Output Enables
L_CE L, H	R_CE L, H	Word Chip Enables
L_CLKEN L, H	R_CLKEN L, H	Word Clock Enables
L_CLK	R_CLK	Clock Inputs
L_A 0-11	R_A 0-11	Address Inputs
L_I/O 0-35	R_I/O 0-35	Data Input/Outputs
VCC		Power
GND		Ground

2809 tbl 01

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM ⁽³⁾	Terminal Voltage	-0.5 to Vcc	-0.5 to Vcc	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

- NOTES:** 2809 tbi 02
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
 - Inputs and Vcc terminals only.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2809 tbi 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input HIGH Voltage	2.2	—	6.0	V
VIL	Input LOW Voltage	-0.5 ⁽¹⁾	—	0.8	V

- NOTE:** 2809 tbi 04
- VIL = -3.0V for pulse width less than 20ns.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	50	pF
COU	Output Capacitance	VOU = 0V	15	pF

2809 tbi 05

TRUTH TABLES

TRUTH TABLE I: READ/WRITE CONTROL ⁽¹⁾

Inputs				Outputs	Mode
Synchronous		Asynchronous			
Ck	CE	R/W	OE	I/O ₀₋₃₅	
f	h	h	X	High-Z	Deselected, Power Down, Data I/O Disabled
f	h	l	X	DATAIN	Deselected, Power Down, Data Input Enabled
f	l	l	X	DATAIN	Write
f	l	h	L	DATAOUT	Read
f	l	h	H	High-Z	Data I/O Disabled

2809 tbi 06

TRUTH TABLE II: CLOCK ENABLE FUNCTION TABLE ⁽¹⁾

Operating Mode	Inputs		Register Inputs		Register Outputs	
	Ck	CLKEN	ADDR	DATAIN	ADDR	DATAOUT
Load "1"	f	l	h	h	H	H
Load "0"	f	l	l	l	L	L
Hold (do nothing)	f	h	X	X	N/C	N/C
	X	H	X	X	N/C	N/C

- NOTE:** 2809 tbi 07
- H = HIGH voltage level steady state, h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition, L = LOW voltage level steady state, l = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition, X = Don't care, N/C = No change

**DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 5.0V \pm 10\%$)**

Symbol	Parameter	Test Condition	IDT7M1024		Unit
			Min.	Max.	
I _{LI}	Input Leakage Current	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	40	μA
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	μA
V _{OL}	Output LOW Voltage	I _{OL} = 4mA	—	0.4	V
V _{OH}	Output HIGH Voltage	I _{OH} = -4mA	2.4	—	V

2809 tbl 08

**DC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE ($V_{CC} = 5V \pm 10\%$)**

Symbol	Parameter	Test Condition	Version	IDT7M1024SxxG, IDT7M1024SxxGB								Unit
				-15 ⁽¹⁾		-20		-25		-30		
				Typ.	Max.	Typ.	Max.	Typ.	Max.	Typ.	Max.	
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}$ Outputs Open $f = f_{MAX}^{(2)}$	Mil.	—	—	—	1560	—	1480	—	1440	mA
			Com'l.	—	1560	—	1440	—	1360	—	1360	
I _{SB1}	Standby Current (Both Ports—TTL Level Inputs)	$L_{\overline{CE}}$ and $R_{\overline{CE}} \geq V_{IH}$ $f = f_{MAX}^{(2)}$	Mil.	—	—	—	760	—	680	—	560	mA
			Com'l.	—	880	—	720	—	640	—	560	
I _{SB2}	Standby Current (One Port—TTL Level Inputs)	$L_{\overline{CE}}$ or $R_{\overline{CE}} \geq V_{IH}$ Active Port Outputs Open, $f = f_{MAX}^{(2)}$	Mil.	—	—	—	1160	—	1080	—	1000	mA
			Com'l.	—	1200	—	1080	—	1000	—	1000	
I _{SB3}	Full Standby Current (Both Ports—CMOS Level Inputs)	Both Ports $R_{\overline{CE}}$ and $L_{\overline{CE}} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(3)}$	Mil.	—	—	—	80	—	80	—	80	mA
			Com'l.	—	40	—	40	—	40	—	40	
I _{SB4}	Full Standby Current (One Port—CMOS Level Inputs)	One Port $L_{\overline{CE}}$ or $R_{\overline{CE}} \geq V_{CC} - 0.2V, V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, \text{Active Port}$ Outputs Open, $f = f_{MAX}^{(2)}$	Mil.	—	—	—	1120	—	1040	—	960	mA
			Com'l.	—	1160	—	1040	—	960	—	960	

NOTES: 2809 tbl 09


- 0°C to +70°C temperature range only.
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tCLK, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- $f = 0$ means no address, clock, or control lines change. Applies only to inputs at CMOS level standby.



AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 and 3

2909 tbi 10



2809 drw 03


Figure 1. Output Load



2809 drw 04

Figure 2. Output Load (for tCLZ, tCHZ, tOLZ, and tOHZ)

*Including scope and jig.



2809 drw 05

Figure 3. Lumped Capacitive Load, Typical Derating

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE RANGE — (READ AND WRITE CYCLE TIMING)

(Commercial: Vcc = 5V ± 10%, TA = 0°C to +70°C; Military: Vcc = 5V ± 10%, TA = -55°C to +125°C)


Symbol	Parameter	7M1024SxxG, 7M1024SxxGB						Unit		
		-15 ⁽¹⁾		-20		-25			-30	
		Min.	Max.	Min.	Max.	Min.	Max.		Min.	Max.
tCLK	Clock Cycle Time	15	—	20	—	25	—	30	—	ns
tCLKH	Clock HIGH Time	6	—	8	—	10	—	12	—	ns
tCLKL	Clock LOW Time	6	—	8	—	10	—	12	—	ns
tcQV	Clock HIGH to Output Valid	—	15	—	20	—	25	—	30	ns
trSU	Registered Signal Set-up Time	4	—	5	—	6	—	7	—	ns
trHD	Registered Signal Hold Time	1	—	2	—	2	—	2	—	ns
tcoH	Data Output Hold After Clock HIGH	3	—	3	—	3	—	3	—	ns
tclZ	Clock HIGH to Output Low-Z	2	—	2	—	2	—	2	—	ns
tchZ	Clock HIGH to Output High-Z	2	7	9	2	12	2	15	ns	
toE	Output Enable to Output Valid	—	8	—	10	—	12	—	15	ns
tolZ	Output Enable to Output Low-Z	0	—	0	—	0	—	0	—	ns
toHZ	Output Disable to Output High-Z	—	7	—	9	—	11	—	14	ns
tcsU	Clock Enable, Disable Set-up Time	4	—	5	—	6	—	7	—	ns
tchD	Clock Enable, Disable Hold Time	2	—	3	—	3	—	3	—	ns
Port-to-Port Delay										
tcWDD	Write Port Clock HIGH to Read Data Delay	—	30	—	35	—	45	—	55	ns

NOTE:

1. 0°C to +70°C temperature range only.


2809 tbi 11

TIMING WAVEFORM OF READ CYCLE, EITHER SIDE^(1,2)



2809 drw 06

TIMING WAVEFORM OF READ CYCLE WITH PORT-TO-PORT DELAY




NOTES:

1. L $\overline{CE} = R_{\overline{CE}} = L$, L $\overline{CLKEN} = R_{\overline{CLKEN}} = L$
2. $\overline{OE} = L$ for the reading port.

2809 drw 07


TIMING WAVEFORM OF READ-TO-WRITE CYCLE No. 1, CE HIGH⁽¹⁾



NOTE:
 1. \overline{OE} LOW throughout.

2809 drw 08


TIMING WAVEFORM OF READ-TO-WRITE CYCLE NO. 1, \overline{CE} LOW^(1,2)



NOTES:
 1. During dead cycle, if \overline{CE} is LOW, data will be written into array.
 2. \overline{OE} LOW throughout.


2809 drw 09

PACKAGE DIMENSIONS



2809 drw 10

ORDERING INFORMATION



2809 drw 11



Integrated Device Technology, Inc.

32K/64K x 9 CMOS PARALLEL IN-OUT FIFO MODULE

IDT7M207
IDT7M208

FEATURES:

- First-In/First-Out memory module
- 64K x 9 (IDT7M208) or 32K x 9 (IDT7M207)
- High speed: 20ns (max.) access time
- Asynchronous and simultaneous read and write
- Fully expandable: depth and/or width
- MASTER/SLAVE multiprocessing applications
- Bidirectional and rate buffer applications
- Empty and Full warning-flags
- High-performance CMOS technology
- Single 5V ($\pm 10\%$) power supply

DESCRIPTION:

IDT7M207 and IDT7M208 are FIFO memory modules constructed on a multi-layered ceramic substrate using four IDT7205 (8K x 9) or IDT7206 (16K x 9) FIFOs in leadless chip carriers. Extremely high speeds are achieved in this fashion due to the use of IDT7205/6s fabricated in IDT's high performance CMOS technology. These devices utilize an algorithm


that loads and empties data on a first-in/first-out basis. The device uses Full and Empty flags as warnings for data overflow and underflow conditions and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the device through the use of the WRITE (\bar{W}) and READ (\bar{R}) pins. The devices have a read/write cycle time of 20ns (min.) for commercial and 30ns (min.) for military temperature ranges.


The devices utilize a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

IDT's Military FIFO modules have semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



The IDT logo is a registered trademark of Integrated Device Technology Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1993

©1993 Integrated Device Technology, Inc.

DSC-7098/-

PIN NAMES

Symbol	Parameter
\bar{W}	WRITE
\bar{FL}	FIRST LOAD
\bar{XI}	EXPANSION IN
\bar{EF}	EMPTY FLAG
\bar{R}	READ
\bar{D}	DATA _{IN}
\bar{XO}	EXPANSION OUT
V _{CC}	5V
\bar{RS}	RESET
\bar{Q}	DATA _{OUT}
\bar{FF}	FULL FLAG
\bar{GND}	GROUND

2718 tbl 01

CAPACITANCE (T_A = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	50	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	50	pF

NOTE:

1. This parameter is guaranteed by design but not tested.

2718 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CCM}	Military Supply Voltage	4.5	5.0	5.5	V
V _{CC}	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH} ⁽¹⁾	Input High Voltage Commercial	2.0	—	—	V
V _{IH} ⁽¹⁾	Input High Voltage Military	2.2	—	—	V
V _{IL} ⁽²⁾	Input Low Voltage Commercial and Military	—	—	0.8	V

NOTES:

- V_{IH} = 2.6V for \bar{XI} input (commercial)
V_{IH} = 2.8V for \bar{XI} input (military)
- 1.5V undershoots are allowed for 10ns once per cycle.

2718 tbl 04

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
I _{OUT}	DC Output Current	50	50	mA

2718 tbl 02

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1 & 2

2718 tbl 05

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V±10%, T_A = 0°C to +70°C; and -55°C to +125°C)

Symbol	Parameter	Commercial		Military		Unit
		Min.	Max.	Min.	Max.	
I _{LI} ⁽¹⁾	Input Leakage Current (Any Input)	-5	5	-40	40	μA
I _{OL} ⁽²⁾	Output Leakage Current	-40	40	-40	40	μA
V _{OH}	Output Logic "1" Voltage I _{OUT} = -2mA	2.4	—	2.4	—	V
V _{OL}	Output Logic "0" Voltage I _{OUT} = 8mA	—	0.4	—	0.4	V
I _{CC1} ⁽³⁾	Average V _{CC} Power Supply Current	—	560	—	720	mA
I _{CC2} ⁽³⁾	Average Standby Current ($\bar{R} = \bar{W} = \bar{RS} = \bar{FL}/\bar{RT} = V_{IH}$)	—	60	—	80	mA
I _{CC3} ⁽³⁾	Power Down Current (All Input = V _{CC} - 0.2V)	—	32	—	48	mA

NOTES:

- Measurements with 0.4 ≤ V_{IN} ≤ V_{CC}.
- R ≥ V_{IH}, 0.4 ≤ V_{OUT} ≤ V_{CC}.
- I_{CC} measurements are made with outputs open.

2718 tbl 05




Figure 1. Output Load
 * Includes scope and jig capacitances.




Figure 2. Output Load
 (for tRLZ, tWLZ, and tRHZ)

* Includes scope and jig capacitances.

AC ELECTRICAL CHARACTERISTICS

(Vcc = 5.0V±10%, TA = 0°C to +70°C and -55°C to +125°C)

Symbol	Parameter	-20 (Com'l Only)		-25 (Com'l Only)		-30		-35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
fs	Shift Frequency	—	33.3	—	28.6	—	25	—	22.5	MHz
tRC	Read Cycle Time	30	—	35	—	40	—	45	—	ns
tA	Access Time	—	20	—	25	—	30	—	35	ns
tRR	Read Recovery Time	10	—	10	—	10	—	10	—	ns
tRPW ⁽¹⁾	Read Pulse Width	20	—	25	—	30	—	35	—	ns
tRLZ ⁽²⁾	Read Pulse LOW to Data Bus at Low-Z	5	—	5	—	5	—	5	—	ns
tWLZ ⁽²⁾	Write Pulse HIGH to Data Bus at Low-Z	5	—	5	—	5	—	10	—	ns
tDV	Data Valid from Read Pulse HIGH	5	—	5	—	5	—	5	—	ns
tRHZ ⁽²⁾	Read Pulse HIGH to Data Bus at High-Z	—	16	—	20	—	20	—	20	ns
tWC	Write Cycle Time	30	—	35	—	40	—	45	—	ns
tWPW ⁽¹⁾	Write Pulse Width	20	—	25	—	30	—	35	—	ns
tWR	Write Recovery Time	10	—	10	—	10	—	10	—	ns
tDS	Data Set-up Time	15	—	18	—	18	—	20	—	ns
tDH	Data Hold Time	0	—	0	—	0	—	0	—	ns
tRSC	Reset Cycle Time	30	—	35	—	40	—	45	—	ns
tRS ⁽¹⁾	Reset Pulse Width	20	—	25	—	30	—	35	—	ns
tRSR	Reset Recovery Time	10	—	10	—	10	—	10	—	ns
tEFL	Reset to Empty Flag LOW	—	30	—	35	—	40	—	45	ns
tREF	Read LOW to Empty Flag LOW	—	23	—	25	—	30	—	35	ns
tRFH	Read HIGH to Full Flag HIGH	—	23	—	25	—	30	—	35	ns
tWEF	Write HIGH to Empty Flag HIGH	—	23	—	25	—	30	—	35	ns
tWFF	Write LOW to Full Flag LOW	—	23	—	25	—	30	—	35	ns

NOTES:

1. Pulse widths less than minimum value are not allowed.
2. Values guaranteed by design, not currently tested.

2718 tbf 07

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V±10%, T_A = 0°C to +70°C and -55°C to +125°C)

Symbol	Parameter	-40		-50		-60		-70		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
f _s	Shift Frequency	—	20	—	15.4	—	13.3	—	11.6	MHz
t _{RC}	Read Cycle Time	50	—	65	—	75	—	85	—	ns
t _A	Access Time	—	40	—	50	—	60	—	70	ns
t _{RR}	Read Recovery Time	10	—	15	—	15	—	15	—	ns
t _{RPW} ⁽¹⁾	Read Pulse Width	40	—	50	—	60	—	70	—	ns
t _{RLZ} ⁽²⁾	Read Pulse LOW to Data Bus at Low-Z	5	—	10	—	10	—	10	—	ns
t _{WLZ} ⁽²⁾	Write Pulse HIGH to Data Bus at Low-Z	10	—	15	—	15	—	15	—	ns
t _{DV}	Data Valid from Read Pulse HIGH	5	—	5	—	5	—	5	—	ns
t _{RHZ} ⁽²⁾	Read Pulse HIGH to Data Bus at High-Z	—	25	—	30	—	30	—	30	ns
t _{WC}	Write Cycle Time	50	—	65	—	75	—	85	—	ns
t _{WPW} ⁽¹⁾	Write Pulse Width	40	—	50	—	60	—	70	—	ns
t _{WR}	Write Recovery Time	10	—	15	—	15	—	15	—	ns
t _{DS}	Data Set-up Time	20	—	30	—	30	—	30	—	ns
t _{DH}	Data Hold Time	0	—	5	—	5	—	10	—	ns
t _{RSC}	Reset Cycle Time	50	—	65	—	75	—	85	—	ns
t _{RS} ⁽¹⁾	Reset Pulse Width	40	—	50	—	60	—	70	—	ns
t _{RSR}	Reset Recovery Time	10	—	15	—	15	—	15	—	ns
t _{EFL}	Reset to Empty Flag LOW	—	55	—	65	—	75	—	85	ns
t _{REF}	Read LOW to Empty Flag LOW	—	40	—	50	—	60	—	70	ns
t _{RFF}	Read HIGH to Full Flag HIGH	—	40	—	50	—	60	—	70	ns
t _{WEF}	Write HIGH to Empty Flag HIGH	—	40	—	50	—	60	—	70	ns
t _{WFF}	Write LOW to Full Flag LOW	—	40	—	50	—	60	—	70	ns


NOTES:

1. Pulse widths less than minimum value are not allowed
2. Values guaranteed by design, not currently tested.

2718 tbl 08



TIMING WAVEFORM OF RESET CYCLE^(1,2)




2718 drw 05

NOTES:


1. t_{RSC} = t_{RS} + t_{RSR}
2. W and R̄ = V_{IH} during RESET.

TIMING WAVEFORM OF ASYNCHRONOUS WRITE AND READ OPERATION




2718 drw 06

TIMING WAVEFORM FOR THE FULL FLAG FROM LAST WRITE TO FIRST READ



2718 drw 07

TIMING WAVEFORM FOR THE EMPTY FLAG FROM LAST READ TO FIRST WRITE




2718 drw 08

NOTE:

1. This parameter is guaranteed by design but not tested.


TIMING WAVEFORM FOR THE EMPTY FLAG CYCLE



NOTE:

1. t_{RPE} must be $\geq t_{RPW}$ (min). Refer to Technical Note TN-08 for details on this boundary condition.


TIMING WAVEFORM FOR THE FULL FLAG CYCLE



NOTE:


1. t_{WPF} must be $\geq t_{WPW}$ (min). Refer to Technical Note TN-08 for details on this boundary condition.

TIMING WAVEFORM OF READ DATA FLOW-THROUGH MODE



2718 drw 11

TIMING WAVEFORM OF WRITE DATA FLOW-THROUGH MODE




2718 drw 12

DEPTH/WIDTH EXPANSION & DATA FLOW-THROUGH MODES:


For more details on expanding FIFO modules in depth and/or width, please refer to the IDT7205 or IDT7206 data sheets. For more details on data flow-through modes (read data fall through and write data fall-through), please refer to the IDT7205 or IDT7206 data sheets.

PACKAGE DIMENSIONS



2718 drw 13

ORDERING INFORMATION



2718 drw 14



Integrated Device Technology, Inc.

1M x 32 CMOS STATIC RAM MODULE

PRELIMINARY
IDT7MP4120

FEATURES

- High-density 4MB Static RAM module
- Low profile 72-pin ZIP (Zig-zag In-line vertical Package) or 72-pin SIMM (Single In-line Memory Module)
- Fast access time: 20ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V ($\pm 10\%$) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible

PIN CONFIGURATION⁽¹⁾

NC	2	1	NC	PD ₀ -GND
PD ₃	4	3	PD ₂	PD ₁ -NC
PD ₀	6	5	GND	PD ₂ -GND
I/O ₀	8	7	PD ₁	PD ₃ -NC
I/O ₁	10	9	I/O ₈	
I/O ₂	12	11	I/O ₉	
I/O ₃	14	13	I/O ₁₀	
Vcc	16	15	I/O ₁₁	
A ₇	18	17	A ₀	
A ₈	20	19	A ₁	
A ₉	22	21	A ₂	
I/O ₄	24	23	I/O ₁₂	
I/O ₅	26	25	I/O ₁₃	
I/O ₆	28	27	I/O ₁₄	
I/O ₇	30	29	I/O ₁₅	
WE	32	31	GND	
A ₁₄	34	33	A ₁₅	
CS ₁	36	35	CS ₂	
CS ₃	38	37	CS ₄	
A ₁₆	40	39	A ₁₇	
GND	42	41	OE	
I/O ₁₆	44	43	I/O ₂₄	
I/O ₁₇	46	45	I/O ₂₅	
I/O ₁₈	48	47	I/O ₂₆	
I/O ₁₉	50	49	I/O ₂₇	
A ₁₀	52	51	A ₃	
A ₁₁	54	53	A ₄	
A ₁₂	56	55	A ₅	
A ₁₃	58	57	Vcc	
I/O ₂₀	60	59	A ₆	
I/O ₂₁	62	61	I/O ₂₈	
I/O ₂₂	64	63	I/O ₂₉	
I/O ₂₃	66	65	I/O ₃₀	
GND	68	67	I/O ₃₁	
A ₁₉	70	69	A ₁₈	
NC	72	71	NC	

ZIP, SIMM
TOP VIEW

3019 drw 01

NOTE:

1. Pins 3, 4, 6 and 7 (PD₀, PD₁, PD₂ and PD₃ respectively) are read by the user to determine the density of the module. If PD₀ reads GND, PD₁ reads NC, PD₂ reads GND and PD₃ reads NC, then the module has a 1M depth.

The IDT logo is a registered trademark of Integrated Device Technology Inc.

DESCRIPTION


The IDT7MP4120 is a 1M x 32 Static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 1M x 4 Static RAMs in plastic packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. The IDT7MP4120 is available with access time as fast as 20ns with minimal power consumption.

The IDT7MP4120 is packaged in a 72-pin FR-4 ZIP (Zig-zag In-line vertical Package) or a 72-pin SIMM (Single In-line Memory Module). The ZIP configuration allows 72 pins to be placed on a package 4.05" long and 0.365" wide. At only 0.60" high, this low-profile package is ideal for systems with minimum board spacing while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4120 are TTL-compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Four identification pins (PD₀, PD₁, PD₂ and PD₃) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PD₀, PD₁, PD₂ and PD₃ to determine a 1M depth.

FUNCTIONAL BLOCK DIAGRAM



3019 drw 02

PIN NAMES

I/O ₀ -I/O ₃₁	Data Inputs/Outputs
A ₀ -A ₁₉	Addresses
CS ₁ -CS ₄	Chip Selects
WE	Write Enable
OE	Output Enable
PD ₀ -PD ₃	Depth Identification
Vcc	Power
GND	Ground
NC	No Connect

3019 tbl 01

COMMERCIAL TEMPERATURE RANGE

SEPTEMBER 1993

©1993 Integrated Device Technology, Inc.

DSC-71042

CAPACITANCE ($T_A = +25^\circ\text{C}$, $F = 1.0\text{MHz}$)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{I/O}	Data I/O Capacitance	$V_{(IN)} = 0\text{V}$	15	pF
C _{IN1}	Input Capacitance (Address)	$V_{(IN)} = 0\text{V}$	60	pF
C _{IN2}	Input Capacitance ($\overline{\text{WE}}$, $\overline{\text{OE}}$)	$V_{(IN)} = 0\text{V}$	75	pF
C _{IN3}	Input Capacitance ($\overline{\text{CS}}$)	$V_{(IN)} = 0\text{V}$	20	pF

NOTE: 3019 tbl 02
1. This parameter is guaranteed by design but not tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE: 3019 tbl 03
1. V_{IL} (min) = -1.5V for pulse width less than 10ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	5.0V ± 10%

3019 tbl 04

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V ± 10%, T_A = 0°C to +70°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
I _{LI}	Input Leakage (Address and Control)	V _{CC} = Max.; V _{IN} = GND to V _{CC}	—	80	μA
I _{LI}	Input Leakage (Data)	V _{CC} = Max.; V _{IN} = GND to V _{CC}	—	10	μA
I _{LO}	Output Leakage	V _{CC} = Max.; $\overline{\text{CS}} = V_{IH}$, V _{OUT} = GND to V _{CC}	—	10	μA
V _{OL}	Output LOW	V _{CC} = Min., I _{OL} = 8mA	—	0.4	V
V _{OH}	Output HIGH	V _{CC} = Min., I _{OH} = -4mA	2.4	—	V

3019 tbl 07

Symbol	Parameter	Test Conditions	7MP4120 Max.	Unit
I _{CC}	Dynamic Operating Current	f = f _{MAX} ; $\overline{\text{CS}} = V_{IL}$ V _{CC} = Max.; Output Open	1280	mA
I _{SB}	Standby Supply Current	$\overline{\text{CS}} \geq V_{IH}$, V _{CC} = Max. Outputs Open, f = f _{MAX}	480	mA
I _{SB1}	Full Standby Supply Current	$\overline{\text{CS}} \geq V_{CC} - 0.2\text{V}$; f = 0 V _{IN} > V _{CC} - 0.2V or < 0.2V	120	mA

3019 tbl 08

TRUTH TABLE

Mode	$\overline{\text{CS}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	Output	Power
Standby	H	X	X	High-Z	Standby
Read	L	L	H	DATA _{OUT}	Active
Write	L	X	L	DATA _{IN}	Active
Read	L	H	H	High-Z	Active

3019 tbl 05

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-10 to +85	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

NOTE: 3019 tbl 06


1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2


2769 tbi 09



3019 drw 03

Figure 1. Output Load

*Includes scope and jig.



3019 drw 04

Figure 2. Output Load
 (for tOLZ, tOHZ, tCHZ, tCLZ, tWHZ, tOW)

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ±10%, T_A = 0°C to +70°C)


Symbol	Parameter	7MP4120SxxZ, 7MP4120SxxM						Unit
		-20		-25		-35		
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle								
t _{RC}	Read Cycle Time	20	—	25	—	35	—	ns
t _{AA}	Address Access Time	—	20	—	25	—	35	ns
t _{ACS}	Chip Select Access Time	—	20	—	25	—	35	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low-Z	3	—	3	—	3	—	ns
t _{OE}	Output Enable to Output Valid	—	12	—	15	—	18	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low-Z	0	—	0	—	0	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High-Z	—	10	—	12	—	18	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High-Z	—	10	—	12	—	18	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	3	—	ns
t _{PU} ⁽¹⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	ns
t _{PD} ⁽¹⁾	Chip Deselect to Power-Down Time	—	20	—	25	—	35	ns
Write Cycle								
t _{WC}	Write Cycle Time	20	—	25	—	35	—	ns
t _{CW}	Chip Select to End-of-Write	17	—	20	—	30	—	ns
t _{AW}	Address Valid to End-of-Write	17	—	20	—	30	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	15	—	20	—	30	—	ns
t _{WR}	Write Recovery Time	3	—	3	—	3	—	ns
t _{WHZ} ⁽¹⁾	Write Enable to Output in High-Z	—	10	—	15	—	20	ns
t _{DW}	Data to Write Time Overlap	12	—	15	—	20	—	ns
t _{DH}	Data Hold from Write Time	0	—	0	—	0	—	ns
t _{OW} ⁽¹⁾	Output Active from End-of-Write	0	—	0	—	0	—	ns

NOTE:

1. This parameter is guaranteed by design, but not tested.


3019 tbl 10

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




3019 drw 05

TIMING WAVEFORM OF READ CYCLE NO. 2^(1,2,4)



3019 drw 06

TIMING WAVEFORM OF READ CYCLE NO. 3^(1,3,4)




3019 drw 07

NOTES:


1. \overline{WE} is HIGH for Read Cycle.
2. Device is continuously selected. $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with \overline{CS} transition LOW.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 200mV$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED) (1, 2, 3, 7)



3019 drw 08

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED) (1, 2, 3, 5)




3019 drw 09

- NOTES:**
1. \overline{WE} or \overline{CS} must be HIGH during all address transitions.
 2. A write occurs during the overlap (t_{WP}) of a LOW \overline{CS} and a LOW \overline{WE} .
 3. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of write cycle.
 4. During this period, I/O pins are in the output state, and input signals must not be applied.
 5. If the \overline{CS} LOW transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high-impedance state.
 6. Transition is measured $\pm 200mV$ from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
 7. If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WHZ} + t_{OW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .


PACKAGE DIMENSIONS

ZIP VERSION




3019 drw 10

SIMM VERSION



3019 drw 11

ORDERING INFORMATION



3019 drw 12



Integrated Device Technology, Inc.

256K x 32 BiCMOS/CMOS STATIC RAM MODULE

IDT7MP4045

FEATURES:

- High density 8 megabit static RAM module
- Low profile 64 pin ZIP (Zig-zag In-line vertical Package) or 64 pin SIMM (Single In-line Memory Module)
- Ultra fast access time: 10ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V ($\pm 10\%$) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible

PIN CONFIGURATION⁽¹⁾

PD ₀	2	1	GND	PD ₀ - GND
I/O ₀	4	3	PD ₁	PD ₁ - GND
I/O ₁	6	5	I/O ₈	
I/O ₂	8	7	I/O ₉	
I/O ₃	10	9	I/O ₁₀	
V _{CC}	12	11	I/O ₁₁	
A ₇	14	13	A ₀	
A ₈	16	15	A ₁	
A ₉	18	17	A ₂	
I/O ₄	20	19	I/O ₁₂	
I/O ₅	22	21	I/O ₁₃	
I/O ₆	24	23	I/O ₁₄	
I/O ₇	26	25	I/O ₁₅	
WE	28	27	GND	
A ₁₄	30	29	A ₁₅	
CS ₁	32	31	CS ₂	
CS ₃	34	33	CS ₄	
A ₁₆	36	35	A ₁₇	
GND	38	37	OE	
I/O ₁₆	40	39	I/O ₂₄	
I/O ₁₇	42	41	I/O ₂₅	
I/O ₁₈	44	43	I/O ₂₆	
I/O ₁₉	46	45	I/O ₂₇	
A ₁₀	48	47	A ₃	
A ₁₁	50	49	A ₄	
A ₁₂	52	51	A ₅	
A ₁₃	54	53	V _{CC}	
I/O ₂₀	56	55	A ₆	
I/O ₂₁	58	57	I/O ₂₈	
I/O ₂₂	60	59	I/O ₂₉	
I/O ₂₃	62	61	I/O ₃₀	
GND	64	63	I/O ₃₁	

2703 drw 01

NOTE:

1. Pins 2 and 3 (PD₀ and PD₁) are read by the user to determine the density of the module. If PD₀ reads GND and PD₁ reads GND, then the module had a 256K depth.

DESCRIPTION:


The IDT7MP4045 is a 256K x 32 static RAM module constructed on an epoxy laminate (FR-4) substrate using 8 256K x 4 static RAMs in plastic SOJ packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. Extremely fast speeds can be achieved due to the use of 1 megabit static RAMs fabricated in IDT's high performance, high reliability technology. The IDT7MP4045 is available with access time as fast as 10ns with minimal power consumption.

The IDT7MP4045 is packaged in a 64 pin FR-4 ZIP (Zig-zag In-line vertical Package) or a 64 pin SIMM (Single In-line Memory Module). The ZIP configuration allows 64 pins to be placed on a package 3.65 inches long and 0.35 inches wide. At only 0.60 inches high, this low profile package is ideal for systems with minimum board spacing while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4045 are TTL-compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Two identification pins (PD₀ and PD₁) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PD₀ and PD₁ to determine a 256K depth.

FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

I/O ₀ -31	Data Inputs/Outputs
A ₀ -17	Addresses
CS ₁ -4	Chip Selects
WE	Write Enable
OE	Output Enable
PD ₀ -1	Depth Identification
V _{CC}	Power
GND	Ground

2703 tbl 01

The IDT logo is a registered trademark of Integrated Device Technology Inc.

COMMERCIAL TEMPERATURE RANGE

OCTOBER 1993

©1993 Integrated Device Technology, Inc.

DSC-7061/5

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN(C)}	Input Capacitance (CS)	V(IN) = 0V	20	pF
C _{IN(A)}	Input Capacitance (Address & Control)	V(IN) = 0V	70	pF
C _{I/O}	I/O Capacitance	V(OUT) = 0V	12	pF

NOTE: 2703 tbl 02

1. This parameter is guaranteed by design but not tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE: 2703 tbl 03

1. V_{IL} (min) = -1.5V for pulse width less than 10ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	5.0V ± 10%

2703 tbl 04

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V ± 10%, TA = 0°C to +70°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
I _{LI}	Input Leakage (Address and Control)	V _{CC} = Max.; V _{IN} = GND to V _{CC}	—	80	μA
I _{LI}	Input Leakage (Data)	V _{CC} = Max.; V _{IN} = GND to V _{CC}	—	10	μA
I _{LO}	Output Leakage	V _{CC} = Max.; CS = V _{IH} , V _{OUT} = GND to V _{CC}	—	10	μA
V _{OL}	Output LOW	V _{CC} = Min., I _{OL} = 8mA	—	0.4	V
V _{OH}	Output HIGH	V _{CC} = Min., I _{OH} = -4mA	2.4	—	V

2703 tbl 07

Symbol	Parameter	Test Conditions	10ns - 17ns ⁽¹⁾ Max.	20ns - 35ns Max.	Unit
I _{CC}	Dynamic Operating Current	f = f _{MAX} ; CS = V _{IL} V _{CC} = Max.; Output Open	1600	1360	mA
I _{SB}	Standby Supply Current	CS ≥ V _{IH} , V _{CC} = Max. Outputs Open, f = f _{MAX}	480	480	mA
I _{SB1}	Full Standby Supply Current	CS ≥ V _{CC} - 0.2V; f = 0 V _{IN} > V _{CC} - 0.2V or < 0.2V	320	120	mA

NOTE: 2703 tbl 08

1. Preliminary specifications only.

TRUTH TABLE

Mode	CS	OE	WE	Output	Power
Standby	H	X	X	High-Z	Standby
Read	L	L	H	DATA _{OUT}	Active
Write	L	X	L	DATA _{IN}	Active
Read	L	H	H	High-Z	Active

2703 tbl 05

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-10 to +85	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

NOTE: 2703 tbl 06


1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

7

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1-4

2703 tbi 09




2703 drw 03

*Includes scope and jig.
Figure 1. Output Load




2703 drw 04

Figure 2. Output Load
(for tOLZ, tOHZ, tCHZ, tCLZ, tWHZ, tOW)



2703 drw 05

Figure 3. Alternate Output Load



2703 drw 06

**Figure 4. Alternate Lumped Capacitive Load,
Typical Derating**

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ±10%, T_A = 0°C to +70°C)

Symbol	Parameter	7MP4045SAxxZ, 7MP4045SAxxM								Unit
		-10 ⁽²⁾		-12 ⁽²⁾		-15 ⁽²⁾		-17 ⁽²⁾		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle										
t _{RC}	Read Cycle Time	10	—	12	—	15	—	17	—	ns
t _{AA}	Address Access Time	—	10	—	12	—	15	—	17	ns
t _{ACS}	Chip Select Access Time	—	10	—	12	—	15	—	17	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low Z	2	—	2	—	2	—	2	—	ns
t _{OE}	Output Enable to Output Valid	—	5	—	7	—	8	—	9	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low Z	0	—	0	—	0	—	0	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High Z	—	6	—	7	—	8	—	9	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High Z	—	6	—	7	—	8	—	9	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	3	—	3	—	ns
Write Cycle										
t _{WC}	Write Cycle Time	10	—	12	—	15	—	17	—	ns
t _{CW}	Chip Select to End of Write	8	—	10	—	12	—	14	—	ns
t _{AW}	Address Valid to End of Write	8	—	10	—	12	—	14	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	8	—	10	—	12	—	14	—	ns
t _{WR}	Write Recovery Time	1	—	1	—	1	—	1	—	ns
t _{WHZ} ⁽¹⁾	Write Enable to Output in High Z	—	5	—	6	—	7	—	8	ns
t _{DW}	Data to Write Time Overlap	6	—	7	—	8	—	9	—	ns
t _{DH}	Data Hold from Write Time	1	—	1	—	1	—	1	—	ns
t _{OW} ⁽¹⁾	Output Active from End of Write	1	—	1	—	1	—	1	—	ns

2703 tbl 10

NOTES:

1. This parameter is guaranteed by design, but not tested.
2. Preliminary specifications only.

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ±10%, T_A = 0°C to +70°C)


Symbol	Parameter	7MP4045SxxZ, 7MP4045SxxM						Unit
		-20		-25		-35		
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle								
t _{RC}	Read Cycle Time	20	—	25	—	35	—	ns
t _{AA}	Address Access Time	—	20	—	25	—	35	ns
t _{ACS}	Chip Select Access Time	—	20	—	25	—	35	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low-Z	5	—	5	—	5	—	ns
t _{OE}	Output Enable to Output Valid	—	10	—	12	—	18	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low-Z	0	—	0	—	0	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High-Z	—	10	—	12	—	18	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High-Z	—	10	—	10	—	10	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	5	—	ns
t _{PU} ⁽¹⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	ns
t _{PD} ⁽¹⁾	Chip Deselect to Power-Down Time	—	20	—	25	—	35	ns
Write Cycle								
t _{WC}	Write Cycle Time	20	—	25	—	35	—	ns
t _{CW}	Chip Select to End-of-Write	15	—	20	—	30	—	ns
t _{AW}	Address Valid to End-of-Write	15	—	20	—	30	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	15	—	20	—	30	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	ns
t _{WHZ} ⁽¹⁾	Write Enable to Output in High-Z	—	13	—	15	—	20	ns
t _{DW}	Data to Write Time Overlap	12	—	15	—	20	—	ns
t _{DH}	Data Hold from Write Time	0	—	0	—	0	—	ns
t _{OW} ⁽¹⁾	Output Active from End-of-Write	0	—	0	—	0	—	ns

NOTES:

1. This parameter is guaranteed by design, but not tested.


2703 tbl 11

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




2703 drw 07

TIMING WAVEFORM OF READ CYCLE NO. 2^(1,2,4)



2703 drw 08

TIMING WAVEFORM OF READ CYCLE NO. 3^(1,3,4)




2703 drw 05

NOTES:


1. \overline{WE} is HIGH for Read Cycle.
2. Device is continuously selected. $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with \overline{CS} transition LOW.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 200mV$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED) (1, 2, 3, 7)



2703 drw 10

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED) (1, 2, 3, 5)






2703 drw 11

NOTES:

1. \overline{WE} or \overline{CS} must be HIGH during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a LOW \overline{CS} and a LOW \overline{WE} .
3. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the \overline{CS} LOW transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high-impedance state.
6. Transition is measured $\pm 200\text{mV}$ from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WHZ} + t_{DW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .




PACKAGE DIMENSIONS

ZIP VERSION



SIMM VERSION


2703 drw 12



2703 drw 13

7

ORDERING INFORMATION



2703 drw 14



Integrated Device Technology, Inc.

32K x 32 128K x 32 CMOS STATIC RAM MODULES

IDT7M4003
IDT7M4013

FEATURES

- High-density 1Mb/4Mb CMOS Static RAM modules
- Footprint compatible module upgrades to the next higher density with relative ease
- Fast access times:
 - 7M4003 — 30ns (max.) commercial
 - 7M4003 — 30ns (max.) military
 - 7M4013 — 15ns (max.) commercial
 - 7M4013 — 25ns (max.) military
- Low-power CMOS operation
- Surface mounted LCC or SOJ components on a multi-layered cofired ceramic substrate
- Offered in a 66-pin "PGA-type" HIP (Hex In-line Package)
- Single 5V ($\pm 10\%$) power supply
- Multiple ground pins for maximum noise immunity
- Inputs and outputs directly TTL-compatible

DESCRIPTION


The IDT7M4003/4013 are high-speed, high-density 1Mb/4Mb CMOS Static RAM modules constructed on a multilayer cofired ceramic substrate using either 32K x 8 or 128K x 8 SRAM components.

The IDT7M4003/4013 is available with access times as fast as 15ns over the commercial temperature range and 25ns over the military temperature range.

This family of IDT modules are offered in a 66-pin, ceramic HIP (Hex In-line Package). This HIP package is similar to a PGA and allows the designer to fit 1Mb/4Mb of memory into a minimum amount of board space.

All IDT military modules are assembled with semiconductor components compliant with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



2711 drw 01


The IDT logo is a registered trademark and Flexi-Pak is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1993

©1993 Integrated Device Technology, Inc.

PIN CONFIGURATION⁽¹⁾



HIP
TOP VIEW

2711 drw 02

NOTE:

1. For the IDT7M4003 (32K x 32) version, pins 6 and 7 are no connects.

PIN NAMES

Name	Description
I/O0-31	Data Inputs/Outputs
A0-16	Address Inputs
\overline{WE} 0-3	Write Enables
\overline{CS} 0-3	Chip Selects
\overline{OE}	Output Enable
V_{CC}	Power Supply
GND	Ground

2711 tbl 01

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
V_{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T_A	Operating Temperature	0 to +70	-55 to +125	°C
T_{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T_{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

NOTE:

2711 tbl 04

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE⁽¹⁾ ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Symbol	Parameter	Conditions	Max.	Unit
$C_{IN}^{(1)}$	Input Capacitance (DATA, CS, WE)	$V_{IN} = 0V$	12	pF
$C_{IN}^{(2)}$	Input Capacitance (ADDRESS, OE)	$V_{IN} = 0V$	50	pF
COUT	Output Capacitance	$V_{OUT} = 0V$	12	pF

NOTE:

2711 tbl 02

1. This parameter is guaranteed by design, but not tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V_{IH}	Input HIGH Voltage	2.2	—	6.0	V
V_{IL}	Input LOW Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

2711 tbl 05

1. $V_{IL} = -3.0V$ for pulse width less than 20ns.

TRUTH TABLE

Mode	\overline{CS}	\overline{OE}	\overline{WE}	Output	Power
Standby	H	X	X	High-Z	Standby
Read	L	L	H	DATAOUT	Active
Read	L	H	H	High-Z	Active
Write	L	X	L	DATAIN	Active

2711 tbl 03

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V_{CC}
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2711 tbl 06

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V ± 10%, T_A = -55°C to +125°C and 0°C to +70°C)

Symbol	Parameter	Test Conditions	Min.	Max. ⁽¹⁾	Max. ⁽²⁾	Unit
I _{LI}	Input Leakage Current (Address, \overline{OE})	V _{CC} = Max., V _{IN} = GND to V _{CC}	—	20	40	μA
I _{LI}	Input Leakage Current (Data, \overline{CS} , \overline{WE})	V _{CC} = Max., V _{IN} = GND to V _{CC}	—	5	10	μA
I _{LO}	Output Leakage Current	V _{CC} = Max., \overline{CS} = V _{IH} , V _{OUT} = GND to V _{CC}	—	5	10	μA
I _{CC}	Dynamic Operating Current	V _{CC} = Max., \overline{CS} ≤ V _{IL} f = f _{MAX} , Output Open	—	720	800	mA
I _{SB}	Standby Supply Current	V _{CC} = Max., \overline{CS} ≥ V _{IH} f = f _{MAX} , Output Open	—	160	240	mA
I _{SB1}	Full Standby Supply Current	\overline{CS} ≥ V _{CC} - 0.2V V _{IN} > V _{CC} - 0.2V or < 0.2V	—	60	80	mA
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8mA	—	0.4	0.4	V
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4mA	2.4	—	—	V

2711 tbl 07


NOTES:

1. For T_A = 0°C to +70°C versions only.
2. For T_A = -55°C to +125°C versions only.

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2711 tbl 07



2711 drw 03

*Including scope and jig
Figure 1. Output Load



2711 drw 04

*Including scope and jig
Figure 2. Output Load
(for t_{CLZ}, t_{OLZ}, t_{CHZ}, t_{OHZ}, t_{ow}, t_{whz})

7

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V ± 10%, T_A = -55°C to +125°C and 0°C to +70°C)

Symbol	Parameters	-15 ⁽²⁾		-17 ⁽²⁾		-20 ⁽²⁾		-25		-30		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE												
t _{RC}	Read Cycle Time	15	—	17	—	20	—	25	—	30	—	ns
t _{AA}	Address Access Time	—	15	—	17	—	20	—	25	—	30	ns
t _{ACS}	Chip Select Access Time	—	15	—	17	—	20	—	25	—	30	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low-Z	5	—	5	—	5	—	5	—	5	—	ns
t _{OE}	Output Enable to Output Valid	—	10	—	11	—	12	—	13	—	15	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low-Z	0	—	0	—	0	—	2	—	2	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High-Z	—	6	—	7	—	8	—	12	—	15	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High-Z	—	6	—	7	—	7	—	12	—	13	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	3	—	3	—	3	—	ns
WRITE CYCLE												
t _{WC}	Write Cycle Time	15	—	17	—	20	—	25	—	30	—	ns
t _{CW}	Chip Select to End-of-Write	12	—	13	—	15	—	20	—	25	—	ns
t _{AW}	Address Valid to End-of-Write	12	—	13	—	15	—	20	—	25	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	12	—	13	—	15	—	20	—	23	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
t _{WHZ} ⁽¹⁾	Write Enable to Output in High-Z	—	6	—	8	—	9	—	12	—	13	ns
t _{DW}	Data to Write Time Overlap	8	—	8	—	9	—	13	—	15	—	ns
t _{DH}	Data Hold from Write Time	0	—	0	—	0	—	3	—	3	—	ns
t _{OW} ⁽¹⁾	Output Active from End-of-Write	0	—	0	—	0	—	5	—	5	—	ns

NOTES:

1. This parameter is guaranteed by design, but not tested.
2. Preliminary specification only.

2711 tbl 09

AC ELECTRICAL CHARACTERISTICS

(Vcc = 5.0V ± 10%, TA = -55°C to +125°C and 0°C to +70°C)


Symbol	Parameters	-35		-40		-50		-60		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE										
tRC	Read Cycle Time	35	—	40	—	50	—	60	—	ns
tAA	Address Access Time	—	35	—	40	—	50	—	60	ns
tACS	Chip Select Access Time	—	35	—	40	—	50	—	60	ns
tCLZ ⁽¹⁾	Chip Select to Output in Low-Z	5	—	5	—	5	—	5	—	ns
tOE	Output Enable to Output Valid	—	20	—	25	—	30	—	30	ns
tOLZ ⁽¹⁾	Output Enable to Output in Low-Z	2	—	5	—	5	—	5	—	ns
tCHZ ⁽¹⁾	Chip Deselect to Output in High-Z	—	17	—	20	—	20	—	25	ns
tOHZ ⁽¹⁾	Output Disable to Output in High-Z	—	15	—	20	—	20	—	25	ns
tOH	Output Hold from Address Change	5	—	5	—	5	—	5	—	ns
WRITE CYCLE										
tWC	Write Cycle Time	35	—	40	—	50	—	60	—	ns
tCW	Chip Select to End-of-Write	30	—	35	—	45	—	55	—	ns
tAW	Address Valid to End-of-Write	30	—	35	—	45	—	55	—	ns
tAS	Address Set-up Time	0	—	2	—	2	—	5	—	ns
tWP	Write Pulse Width	25	—	30	—	40	—	50	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	ns
tWHZ ⁽¹⁾	Write Enable to Output in High-Z	—	17	—	20	—	20	—	25	ns
tDW	Data to Write Time Overlap	16	—	16	—	25	—	30	—	ns
tDH	Data Hold from Write Time	3	—	3	—	5	—	5	—	ns
tOW ⁽¹⁾	Output Active from End-of-Write	5	—	5	—	5	—	5	—	ns

NOTE:

1. This parameter is guaranteed by design, but not tested.


2711 tbl 10

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




2711 drw 05

TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)



2711 drw 05

TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)




2711 drw 07


NOTES:

1. \overline{WE} is HIGH for Read Cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with \overline{CS} transition LOW.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 200mV$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED)^(1, 2, 3, 7)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED)^(1, 2, 3, 5)




NOTES:

1. \overline{WE} or \overline{CS} must be HIGH during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a LOW \overline{CS} and a LOW \overline{WE} .
3. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of write cycle.
4. During this period, I/O pins are in the output state, input signals must not be applied.
5. If the \overline{CS} LOW transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high-impedance state.
6. Transition is measured $\pm 200mV$ from steady state with a $5pF$ load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WHZ} + t_{OW})$ to allow the I/O drivers to turn off data and to be placed on the bus for the required t_{OW} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

7


PACKAGE DIMENSIONS

7M4003SxxCHx




2711 drw 10

7M4013SxxCHx




2711 drw 11

7M4013SxxNH



2711 drw 12

ORDERING INFORMATION



* NH - This package option is only available on the IDT7M4013 version.

2711 drw 13





Integrated Device Technology, Inc.

64K x 32 CMOS STATIC RAM MODULE

IDT7MP4036

FEATURES:

- High-density 2MB Static RAM module
- Low profile 64-pin ZIP (Zig-zag In-line vertical Package) or 64-pin SIMM (Single In-line Memory Module)
- Ultra fast access time: 12ns (max.)
- Surface mounted plastic components on an epoxy laminate (FR-4) substrate
- Single 5V ($\pm 10\%$) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible

PIN CONFIGURATION⁽¹⁾

PD ₀	2	1	GND	PD ₀ - OPEN
I/O ₀	4	3	PD ₁	PD ₁ - GND
I/O ₁	6	5	I/O ₈	
I/O ₂	8	7	I/O ₉	
I/O ₃	10	9	I/O ₁₀	
V _{CC}	12	11	I/O ₁₁	
A ₇	14	13	A ₀	
A ₈	16	15	A ₁	
A ₉	18	17	A ₂	
I/O ₄	20	19	I/O ₁₂	
I/O ₅	22	21	I/O ₁₃	
I/O ₆	24	23	I/O ₁₄	
I/O ₇	26	25	I/O ₁₅	
\overline{WE}	28	27	GND	
A ₁₄	30	29	A ₁₅	
\overline{CS}_1	32	31	\overline{CS}_2	
\overline{CS}_3	34	33	\overline{CS}_4	
NC	36	35	NC	
GND	38	37	\overline{OE}	
I/O ₁₆	40	39	I/O ₂₄	
I/O ₁₇	42	41	I/O ₂₅	
I/O ₁₈	44	43	I/O ₂₆	
I/O ₁₉	46	45	I/O ₂₇	
A ₁₀	48	47	A ₃	
A ₁₁	50	49	A ₄	
A ₁₂	52	51	A ₅	
A ₁₃	54	53	V _{CC}	
I/O ₂₀	56	55	A ₆	
I/O ₂₁	58	57	I/O ₂₈	
I/O ₂₂	60	59	I/O ₂₉	
I/O ₂₃	62	61	I/O ₃₀	
GND	64	63	I/O ₃₁	

ZIP, SIMM
TOP VIEW

2682 drw 02

NOTE:

1. Pins 2 and 3 (PD₀ and PD₁) are read by the user to determine the density of the module. If PD₀ reads Open and PD₁ reads GND, then the module had a 64K depth.

DESCRIPTION:


The IDT7MP4036 is a 64K x 32 Static RAM module constructed on an epoxy laminate (FR-4) substrate using eight 64K x 4 StaticRAMs in plastic SOJ packages. Availability of four chip select lines (one for each group of two RAMs) provides byte access. Extremely fast speeds can be achieved due to the use of 256K StaticRAMs fabricated in IDT's high-performance, high-reliability CMOS technology. The IDT7MP4036 is available with access time as fast as 12ns with minimal power consumption.

The IDT7MP4036 is packaged in a 64-pin FR-4 ZIP (Zig-zag In-line vertical Package) or a 64-pin SIMM (Single In-line Memory Module). The ZIP configuration allows 64 pins to be placed on a package 3.65 inches long and 0.35 inches wide. At only 0.50 inches high, this low-profile package is ideal for systems with minimum board spacing, while the SIMM configuration allows use of edge mounted sockets to secure the module.

All inputs and outputs of the IDT7MP4036 are TTL-compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

Two identification pins (PD₀ and PD₁) are provided for applications in which different density versions of the module are used. In this way, the target system can read the respective levels of PD₀ and PD₁ to determine a 64K depth.

FUNCTIONAL BLOCK DIAGRAM



2682 drw 01

PIN NAMES

I/O ₀₋₃₁	Data Inputs/Outputs
A ₀₋₁₅	Addresses
\overline{CS}_1-4	Chip Selects
\overline{WE}	Write Enable
\overline{OE}	Output Enable
PD ₀₋₁	Depth Identification
V _{CC}	Power
GND	Ground
NC	No Connect

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

2682 tbi 01

COMMERCIAL TEMPERATURE RANGE

AUGUST 1993

©1993 Integrated Device Technology, Inc.

DSC-7056/4

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN(D)	Input Capacitance (Data)	V(IN) = 0V	15	pF
CIN(A)	Input Capacitance (Address & Control)	V(IN) = 0V	70	pF
COU	Output Capacitance	V(OUT) = 0V	15	pF

NOTE: 2682 tbl 02
1. This parameter is guaranteed by design but not tested.

TRUTH TABLE

Mode	\overline{CS}	\overline{OE}	\overline{WE}	Output	Power
Standby	H	X	X	High-Z	Standby
Read	L	L	H	DATAOUT	Active
Write	L	X	L	DATAIN	Active
Read	L	H	H	High-Z	Active

2682 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH} ⁽²⁾	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTES: 2682 tbl 03
1. V_{IL} (min) = -1.5V for pulse width less than 10ns.
2. I/O pins must not exceed VCC +0.5V.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Commercial	0°C to +70°C	0V	5.0V ± 10%

2682 tbl 04

DC ELECTRICAL CHARACTERISTICS

(VCC = 5.0V ± 10%, TA = 0°C to +70°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
I _I	Input Leakage (Address and Control)	VCC = Max.; V _{IN} = GND to VCC	—	80	μA
I _D	Input Leakage (Data)	VCC = Max.; V _{IN} = GND to VCC	—	10	μA
I _{LO}	Output Leakage	VCC = Max.; \overline{CS} = V _{IH} , V _{OUT} = GND to VCC	—	10	μA
V _{OL}	Output LOW	VCC = Min., I _{OL} = 8mA	—	0.4	V
V _{OH}	Output HIGH	VCC = Min., I _{OH} = -4mA	2.4	—	V

2682 tbl 07

Symbol	Parameter	Test Conditions	Max.	Unit
I _{CC}	Dynamic Operating Current	f = f _{MAX} ; \overline{CS} = V _{IL} VCC = Max.; Output Open	1280	mA
I _{SB}	Standby Supply Current	$\overline{CS} \geq V_{IH}$, VCC = Max. Outputs Open, f = f _{MAX}	320	mA
I _{SB1}	Full Standby Supply Current	$\overline{CS} \geq V_{CC} - 0.2V$; f = 0 V _{IN} > VCC - 0.2V or < 0.2V	240	mA


2682 tbl 08



AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2

2682 tbi 09



2682 drw 03

Figure 1. Output Load



2682 drw 04

Figure 2. Output Load
(for tOLZ, tOHZ, tCHZ, tCLZ, tWHZ, tOW)

*includes scope and jig.

AC ELECTRICAL CHARACTERISTICS

(VCC = 5V ±10%, TA = 0°C to +70°C)

Symbol	Parameter	7MP4036SxxZ, 7MP4036SxxM						Unit
		-12 ⁽²⁾		-15		-17		
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle								
tRC	Read Cycle Time	12	—	15	—	17	—	ns
tAA	Address Access Time	—	12	—	15	—	17	ns
tACS	Chip Select Access Time	—	12	—	15	—	17	ns
tCLZ ⁽¹⁾	Chip Select to Output in Low-Z	2	—	2	—	2	—	ns
tOE	Output Enable to Output Valid	—	7	—	9	—	10	ns
tOLZ ⁽¹⁾	Output Enable to Output in Low-Z	0	—	0	—	0	—	ns
tCHZ ⁽¹⁾	Chip Deselect to Output in High-Z	—	7	—	8	—	10	ns
tOHZ ⁽¹⁾	Output Disable to Output in High-Z	—	7	—	8	—	9	ns
tOH	Output Hold from Address Change	3	—	3	—	3	—	ns
tPU ⁽¹⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	ns
tPD ⁽¹⁾	Chip Deselect to Power-Down Time	—	12	—	15	—	17	ns
Write Cycle								
tWC	Write Cycle Time	12	—	15	—	17	—	ns
tCW	Chip Select to End-of-Write	10	—	12	—	14	—	ns
tAW	Address Valid to End-of-Write	11	—	13	—	15	—	ns
tAS	Address Set-up Time	1	—	1	—	1	—	ns
tWP	Write Pulse Width	10	—	12	—	14	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tWHZ ⁽¹⁾	Write Enable to Output in High-Z	—	7	—	8	—	9	ns
tDW	Data to Write Time Overlap	7	—	8	—	10	—	ns
tDH	Data Hold from Write Time	1	—	1	—	1	—	ns
tOW ⁽¹⁾	Output Active from End-of-Write	2	—	2	—	2	—	ns

NOTES:

1. This parameter is guaranteed by design, but not tested.
2. Preliminary specifications only.

2682 tbl 10

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ±10%, T_A = 0°C to +70°C)


Symbol	Parameter	7MP4036SxxZ, 7MP4036SxxM						Unit
		-20		-25		-35		
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle								
t _{RC}	Read Cycle Time	20	—	25	—	35	—	ns
t _{AA}	Address Access Time	—	20	—	25	—	35	ns
t _{ACS}	Chip Select Access Time	—	20	—	25	—	35	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low-Z	3	—	3	—	3	—	ns
t _{OE}	Output Enable to Output Valid	—	10	—	12	—	25	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low-Z	0	—	0	—	0	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High-Z	—	10	—	15	—	22	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High-Z	—	10	—	15	—	22	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	3	—	ns
t _{PU} ⁽¹⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	ns
t _{PD} ⁽¹⁾	Chip Deselect to Power-Down Time	—	20	—	25	—	35	ns
Write Cycle								
t _{WC}	Write Cycle Time	20	—	25	—	35	—	ns
t _{CW}	Chip Select to End-of-Write	15	—	20	—	30	—	ns
t _{AW}	Address Valid to End-of-Write	15	—	20	—	30	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	15	—	20	—	30	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	ns
t _{WHZ} ⁽¹⁾	Write Enable to Output in High-Z	—	12	—	15	—	18	ns
t _{DW}	Data to Write Time Overlap	12	—	15	—	20	—	ns
t _{DH}	Data Hold from Write Time	0	—	0	—	0	—	ns
t _{OW} ⁽¹⁾	Output Active from End-of-Write	0	—	0	—	0	—	ns

NOTE:

1. This parameter is guaranteed by design, but not tested.


2682 tbl 11

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




2682 drw 07

TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)



2682 drw 08

TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)




2682 drw 09

NOTES:


1. WE is HIGH for Read Cycle.
2. Device is continuously selected. $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with \overline{CS} transition LOW.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 200mV$ from steady state. This parameter is guaranteed by design, but not tested.

7

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED TIMING)^(1, 2, 3, 7)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING)^(1, 2, 3, 5)




NOTES:

1. \overline{WE} or \overline{CS} must be HIGH during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a LOW \overline{CS} and a LOW \overline{WE} .
3. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of write cycle.
4. During this period, I/O pins are in the output state, input signals must not be applied.
5. If the \overline{CS} LOW transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high-impedance state.
6. Transition is measured $\pm 500mV$ from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but, not tested.
7. If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of t_{WP} or ($t_{WHZ} + t_{DW}$) to allow the I/O drivers to turn off data and to be placed on the bus for the required t_{OW} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .


PACKAGE DIMENSIONS

ZIP VERSION



2682 drw 12


SIMM VERSION



2682 drw 13



ORDERING INFORMATION



2682 drw 14



Integrated Device Technology, Inc.

2M x 8 CMOS STATIC RAM MODULE

PRELIMINARY
IDT7M4084

FEATURES:

- High-density 16 megabit (2M x 8) Static RAM module
- Equivalent to the JEDEC standard for future monolithic
- Fast access time: 55ns (max.)
- Low power consumption
 - Active: 110mA (max.)
 - CMOS Standby: 450µA (max.)
 - Data Retention: 250µA (max.) Vcc = 2V
- Surface mounted plastic packages on a 36-pin, 600 mil FR-4 DIP (Dual-In-Line Package) substrate
- Single 5V (±10%) power supply
- Inputs/outputs directly TTL-compatible


DESCRIPTION:

The IDT7M4084 is a 16 megabit (2M x 8) Static RAM module constructed on a co-fired ceramic substrate using four 512K x 8 Static RAMs and a decoder. The IDT7M4084 is available with access times as fast as 55ns, and a data retention current of 250µA and a standby current of 450µA.


The IDT7M4084 is packaged in a 36-pin ceramic DIP resulting in the same JEDEC footprint in a package 1.9 inches long and 0.6 inches wide.

All inputs and outputs of the 7M4084 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



DIP
TOP VIEW

PIN NAMES

I/O0-7	Data Inputs/Outputs
A0-20	Addresses
CS	Chip Select
WE	Write Enable
OE	Output Enable
Vcc	Power
GND	Ground

2794 tbi 01

The IDT logo is a registered trademark of Integrated Device Technology Inc.

COMMERCIAL TEMPERATURE RANGE

AUGUST 1993

©1993 Integrated Device Technology, Inc.

DSC-7095/-

TRUTH TABLE

Mode	\overline{CS}	\overline{OE}	\overline{WE}	Output	Power
Standby	H	X	X	High-Z	Standby
Read	L	L	H	DOUT	Active
Read	L	H	H	High-Z	Active
Write	L	X	L	DIN	Active

2794 tbl 02

CAPACITANCE⁽¹⁾ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Typ.	Unit
CIN	Input Capacitance	VIN = 0V	35	pF
CIN(C)	Input Capacitance (\overline{CS})	VIN = 0V	8	pF
COU	Output Capacitance	VOUT = 0V	35	pF

NOTE:

2794 tbl 03

1. This parameter is guaranteed by design, but not tested.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
TSTG	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

NOTE:

2794 tbl 05

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	—	6	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

2794 tbl 04

1. VIL = -2.0V for pulse width less than 10ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Commercial	0°C to +70°C	0V	5V ± 10%

2794 tbl 06

DC ELECTRICAL CHARACTERISTICS

(VCC = 5V ± 10%, TA = 0°C to +70°C)

Symbol	Parameter	Test Conditions	7M4084LxxN		Unit
			Min.	Max.	
ILI	Input Leakage	VCC = Max., VIN = GND to VCC	—	20	μA
ILO	Output Leakage	VCC = Max., \overline{CS} = VIH, VOUT = GND to VCC	—	20	μA
VOL	Output Low Voltage	VCC = Min., IOL = 2mA	—	0.4	V
VOH	Output High Voltage	VCC = Min., IOH = -1mA	2.4	—	V
ICC	Dynamic Operating Current	VCC = Max., \overline{CS} ≤ VIL; f = fMAX, Outputs Open	—	110	mA
ISB	Standby Supply Current (TTL Levels)	\overline{CS} ≥ VIH, VCC = Max., f = fMAX, Outputs Open	—	12	mA
ISB1	Full Standby Supply Current (CMOS Levels)	\overline{CS} ≥ VCC - 0.2V, VIN ≥ VCC - 0.2V or ≤ 0.2V	—	450	μA

2794 tbl 07

DATA RETENTION CHARACTERISTICS

(TA = 0°C to +70°C)


Symbol	Parameter	Test Condition	Min.	Max. Vcc @ 2.0V	Unit
VDR	Vcc for Data Retention	—	2.0	—	V
ICCDR	Data Retention Current	$\overline{CS} \geq V_{CC} - 0.2V$	—	250	μA
tCDR ⁽²⁾	Chip Deselect to Data Retention Time	$V_{IN} \leq V_{CC} - 0.2V$ or	0	—	ns
tR ⁽²⁾	Operation Recovery Time	$V_{IN} \geq 0.2V$	tRC ⁽¹⁾	—	ns

NOTES:

1. tRC = Read Cycle Time.
2. This parameter is guaranteed by design, but not tested.

2794 tbl 08

DATA RETENTION WAVEFORM




2794 drw 03

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2794 tbl 09



2794 drw 04

Figure 1. Output Load



2794 drw 05

Figure 2. Output Load
(for tOLZ, tCHZ, tOHZ, tWHZ, tOW and tCLZ)

7

AC ELECTRICAL CHARACTERISTICS⁽²⁾

(V_{CC} = 5V ± 10%, T_A = 0°C to +70°C)


Symbol	Parameter	7M4084LxxN										Unit
		-55		-70		-85		-100		-120		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle												
t _{RC}	Read Cycle Time	55	—	70	—	85	—	100	—	120	—	ns
t _{AA}	Address Access Time	—	55	—	70	—	85	—	100	—	120	ns
t _{ACS}	Chip Select Access Time	—	55	—	70	—	85	—	100	—	120	ns
t _{OE}	Output Enable to Output Valid	—	30	—	45	—	48	—	50	—	60	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High-Z	—	20	—	30	—	33	—	35	—	40	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low-Z	5	—	5	—	0	—	0	—	0	—	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low-Z	5	—	5	—	5	—	5	—	5	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High-Z	—	20	—	40	—	43	—	45	—	50	ns
t _{OH}	Output Hold from Address Change	5	—	5	—	5	—	5	—	5	—	ns
t _{PU} ⁽¹⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	0	—	0	—	ns
t _{PD} ⁽¹⁾	Chip Deselect to Power-Down Time	—	55	—	70	—	85	—	100	—	120	ns
Write Cycle												
t _{WC}	Write Cycle Time	55	—	70	—	85	—	100	—	120	—	ns
t _{WP}	Write Pulse Width	55	—	55	—	65	—	75	—	90	—	ns
t _{AS}	Address Set-up Time	5	—	0	—	2	—	5	—	5	—	ns
t _{AW}	Address Valid to End-of-Write	50	—	65	—	82	—	90	—	100	—	ns
t _{CW}	Chip Select to End-of-Write	50	—	65	—	80	—	85	—	100	—	ns
t _{DW}	Data to Write Time Overlap	20	—	35	—	38	—	40	—	45	—	ns
t _{DH}	Data Hold Time	0	—	0	—	0	—	0	—	0	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
t _{WHZ} ⁽¹⁾	Write Enable to Output in High-Z	—	20	—	30	—	33	—	35	—	40	ns
t _{OW} ⁽¹⁾	Output Active from End-of-Write	5	—	0	—	0	—	0	—	0	—	ns

NOTES:

1. This parameter is guaranteed by design, but not tested.
2. Preliminary specifications only.


2794 tbi 10

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




2794 drw 06

TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)



2794 drw 07

TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)




2794 drw 08

NOTES:


1. \overline{WE} is High for Read Cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with \overline{CS} transition low.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 200\text{mV}$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED TIMING)^(1, 2, 3, 7)



2794 drw 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING)^(1, 2, 3, 5)




2794 drw 10


NOTES:

1. \overline{WE} or \overline{CS} must be HIGH during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a LOW \overline{CS} and a LOW \overline{WE} .
3. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the \overline{CS} LOW transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high-impedance state.
6. Transition is measured $\pm 200mV$ from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the greater of t_{WP} or $t_{WHZ} + t_{OW}$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

PACKAGE DIMENSIONS



ORDERING INFORMATION



2794 drw 11



Integrated Device Technology, Inc.

512K x 8 CMOS STATIC RAM MODULE

IDT7M4048
IDT7MB4048

FEATURES:

- High-density 4-megabit (512K x 8) Static RAM module
- Equivalent to the JEDEC standard for future monolithic 512K x 8 Static RAMs
- Fast access time: 20ns (max.)
- Low power consumption (L version)
 - Active: 110mA (max.)
 - CMOS Standby: 400µA (max.)
 - Data Retention: 250µA (max.) Vcc = 2V
- Surface mounted plastic packages on a 32-pin, 600 mil ceramic or FR-4 DIP substrate
- Single 5V (±10%) power supply
- Inputs/outputs directly TTL-compatible


DESCRIPTION:

The IDT7M4048/7MB4048 is a 4-megabit (512K x 8) Static RAM module constructed on a co-fired ceramic or multilayer epoxy laminate (FR-4) substrate using four 1 megabit Static RAMs and a decoder. The IDT7MB4048 is available with access times as fast as 20ns. For low-power applications, the IDT7M4048 version offers a data retention current of 200µA and a standby current of 400µA.


The IDT7M4048 is packaged in a 32-pin ceramic DIP. This results in a package 1.7 inches long and 0.6 inches wide, packing 4 megabits into the JEDEC DIP footprint. The IDT7MB4048 likewise is packaged in a 32-pin FR-4 DIP resulting in the same JEDEC footprint in a package 1.6 inches long and 0.6 inches wide.

All inputs and outputs of the IDT7M4048 and 7MB4048 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

PIN CONFIGURATION



FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

I/O0-7	Data Inputs/Outputs
A0-18	Addresses
\overline{CS}	Chip Select
\overline{WE}	Write Enable
\overline{OE}	Output Enable
Vcc	Power
GND	Ground

The IDT logo is a registered trademark of Integrated Device Technology Inc.

COMMERCIAL TEMPERATURE RANGE

AUGUST 1993

©1993 Integrated Device Technology, Inc.

DSC-70474

TRUTH TABLE

Mode	\overline{CS}	\overline{OE}	\overline{WE}	Output	Power
Standby	H	X	X	High-Z	Standby
Read	L	L	H	DOUT	Active
Read	L	H	H	High-Z	Active
Write	L	X	L	DIN	Active

2675 tbl 02

CAPACITANCE⁽¹⁾ ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Symbol	Parameter	Conditions	Typ.	Unit
CIN	Input Capacitance	$V_{IN} = 0\text{V}$	35	pF
CIN(C)	Input Capacitance (\overline{CS})	$V_{IN} = 0\text{V}$	8	pF
COU	Output Capacitance	$V_{OUT} = 0\text{V}$	35	pF

NOTE:

1. This parameter is guaranteed by design, but not tested.

2675 tbl 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	$^\circ\text{C}$
TBIAS	Temperature Under Bias	-10 to +85	$^\circ\text{C}$
TSTG	Storage Temperature	-55 to +125	$^\circ\text{C}$
IOU	DC Output Current	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2675 tbl 05

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

1. V_{IL} = -2.0V for pulse width less than 10ns.

2675 tbl 04

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Commercial	0 $^\circ\text{C}$ to +70 $^\circ\text{C}$	0V	5V \pm 10%

2675 tbl 06

DC ELECTRICAL CHARACTERISTICS

($V_{CC} = 5\text{V} \pm 10\%$, $T_A = 0^\circ\text{C}$ to +70 $^\circ\text{C}$)

Symbol	Parameter	Test Conditions	7M4048LxxN		7M4048SxxN		7MB4048SxxP		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
I _L	Input Leakage	$V_{CC} = \text{Max.}, V_{IN} = \text{GND to } V_{CC}$	—	4	—	4	—	8	μA
I _{LO}	Output Leakage	$V_{CC} = \text{Max.}, \overline{CS} = V_{IH}, V_{OUT} = \text{GND to } V_{CC}$	—	4	—	4	—	8	μA
V _{OL}	Output Low Voltage	$V_{CC} = \text{Min.}, I_{OL} = 2\text{mA}^{(1)}, I_{OL} = 8\text{mA}^{(2)}$	—	0.4	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	$V_{CC} = \text{Min.}, I_{OH} = -1\text{mA}^{(1)}, I_{OH} = -4\text{mA}^{(2)}$	2.4	—	2.4	—	2.4	—	V
I _{CC}	Dynamic Operating Current	$V_{CC} = \text{Max.}, \overline{CS} \leq V_{IL}; f = f_{MAX}, \text{Outputs Open}$	—	110	—	150	—	480	mA
I _{SB}	Standby Supply Current (TTL Levels)	$\overline{CS} \geq V_{IH}, V_{CC} = \text{Max.}, f = f_{MAX}, \text{Outputs Open}$	—	12	—	12	—	250	mA
I _{SB1}	Full Standby Supply Current (CMOS Levels)	$\overline{CS} \geq V_{CC} - 0.2\text{V}, V_{IN} \geq V_{CC} - 0.2\text{V}$ or ≤ 0.2	—	0.4	—	12	—	170	mA

NOTES:

- For 7M4048LxxN version only.
- For 7MB4048SxxP version only.

2675 tbl 07



DATA RETENTION CHARACTERISTICS⁽³⁾

(TA = 0°C to +70°C)


Symbol	Parameter	Test Condition	Min.	Max. Vcc @ 2.0V	Unit
VDR	Vcc for Data Retention	—	2.0	—	V
IccDR	Data Retention Current	$\overline{CS} \geq V_{CC} - 0.2V$	—	250	μA
tCDR ⁽²⁾	Chip Deselect to Data Retention Time	$V_{IN} \leq V_{CC} - 0.2V$ or $V_{IN} \geq 0.2V$	0	—	ns
tR ⁽²⁾	Operation Recovery Time	$V_{IN} \geq 0.2V$	tRC ⁽¹⁾	—	ns

NOTES:

1. tRC = Read Cycle Time.
2. This parameter is guaranteed by design, but not tested.
3. For 7M4048LxxN version only.

2675 tbl 08

DATA RETENTION WAVEFORM




2675 drw 03

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 - 4

2675 tbl 09



2675 drw 04

Figure 1. Output Load



2675 drw 05

Figure 2. Output Load
(for tOLZ, tCHZ, tOHZ, tWHZ, tOW and tCLZ)

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_A = 0°C to +70°C)

Symbol	Parameter	7MB4048SxxP								Unit
		-20 ⁽³⁾		-25		-30		-35		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle										
t _{RC}	Read Cycle Time	20	—	25	—	30	—	35	—	ns
t _{AA}	Address Access Time	—	20	—	25	—	30	—	35	ns
t _{ACS}	Chip Select Access Time	—	20	—	25	—	30	—	35	ns
t _{OE}	Output Enable to Output Valid	—	10	—	12	—	15	—	15	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High-Z	—	8	—	12	—	12	—	15	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low-Z	0	—	0	—	0	—	0	—	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low-Z	5	—	5	—	5	—	5	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High-Z	—	13	—	14	—	16	—	20	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	3	—	3	—	ns
t _{PU} ⁽¹⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	0	—	ns
t _{PD} ⁽¹⁾	Chip Deselect to Power-Down Time	—	20	—	25	—	30	—	35	ns
Write Cycle										
t _{WC}	Write Cycle Time	20	—	25	—	30	—	35	—	ns
t _{WP}	Write Pulse Width	15	—	17	—	20	—	25	—	ns
t _{AS} ⁽²⁾	Address Set-up Time	3	—	3	—	0	—	0	—	ns
t _{AW}	Address Valid to End-of-Write	18	—	20	—	25	—	30	—	ns
t _{CW}	Chip Select to End-of-Write	18	—	20	—	25	—	30	—	ns
t _{DW}	Data to Write Time Overlap	12	—	15	—	17	—	20	—	ns
t _{DH} ⁽²⁾	Data Hold Time	0	—	0	—	0	—	0	—	ns
t _{WR} ⁽²⁾	Write Recovery Time	0	—	0	—	0	—	0	—	ns
t _{WHZ} ⁽¹⁾	Write Enable to Output in High-Z	—	13	—	15	—	15	—	15	ns
t _{OW} ⁽¹⁾	Output Active from End-of-Write	2	—	2	—	5	—	5	—	ns

NOTES

2675 tbl 10

1. This parameter is guaranteed by design, but not tested.
2. t_{AS}=0ns for $\overline{\text{CS}}$ controlled write cycles. t_{DH}, t_{WR}= 3ns for $\overline{\text{CS}}$ controlled write cycles.
3. Preliminary specifications only.

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_A = 0°C to +70°C)

Symbol	Parameter	7MB4048SxxP				7M4048SxxN				7M4048LxxN		Unit
		45		-55		-55 ⁽³⁾		-70 ⁽³⁾		-70		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle												
t _{RC}	Read Cycle Time	45	—	55	—	55	—	70	—	70	—	ns
t _{AA}	Address Access Time	—	45	—	55	—	55	—	70	—	70	ns
t _{ACS}	Chip Select Access Time	—	45	—	55	—	55	—	70	—	70	ns
t _{OE}	Output Enable to Output Valid	—	25	—	30	—	35	—	45	—	45	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High-Z	—	20	—	20	—	25	—	30	—	30	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low-Z	5	—	5	—	0	—	0	—	0	—	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low-Z	5	—	5	—	5	—	5	—	5	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High-Z	—	20	—	20	—	25	—	40	—	40	ns
t _{OH}	Output Hold from Address Change	5	—	5	—	5	—	5	—	—	10	ns
t _{PU} ⁽¹⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	0	—	0	—	ns
t _{PD} ⁽¹⁾	Chip Deselect to Power-Down Time	—	45	—	55	—	55	—	70	—	70	ns
Write Cycle												
t _{WC}	Write Cycle Time	45	—	55	—	55	—	70	—	70	—	ns
t _{WP}	Write Pulse Width	35	—	45	—	50	—	55	—	55	—	ns
t _{AS}	Address Set-up Time	5	—	5	—	5	—	0	—	0	—	ns
t _{AW}	Address Valid to End-of-Write	40	—	50	—	55	—	65	—	65	—	ns
t _{CW}	Chip Select to End-of-Write	40	—	50	—	50	—	65	—	65	—	ns
t _{DW}	Data to Write Time Overlap	20	—	20	—	30	—	35	—	35	—	ns
t _{DH}	Data Hold Time	0 ⁽²⁾	—	0 ⁽²⁾	—	0 ⁽²⁾	—	0 ⁽²⁾	—	0	—	ns
t _{WR}	Write Recovery Time	0 ⁽²⁾	—	0 ⁽²⁾	—	0 ⁽²⁾	—	0 ⁽²⁾	—	0	—	ns
t _{WHZ} ⁽¹⁾	Write Enable to Output in High-Z	—	15	—	20	—	25	—	30	—	30	ns
t _{OW} ⁽¹⁾	Output Active from End-of-Write	5	—	5	—	0	—	0	—	0	—	ns

NOTES:

1. This parameter is guaranteed by design, but not tested.
2. t_{AS}=0ns for $\overline{\text{CS}}$ controlled write cycles. t_{DH}, t_{WR}= 5ns for $\overline{\text{CS}}$ controlled write cycles.
3. Preliminary specifications only.

2675 tbl 11

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_A = 0°C to +70°C)


Symbol	Parameter	7M4048LxxN						Unit
		-85		-100		-120		
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle								
t _{RC}	Read Cycle Time	85	—	100	—	120	—	ns
t _{AA}	Address Access Time	—	85	—	100	—	120	ns
t _{ACS}	Chip Select Access Time	—	85	—	100	—	120	ns
t _{OE}	Output Enable to Output Valid	—	48	—	50	—	60	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High-Z	—	33	—	35	—	40	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low-Z	0	—	0	—	0	—	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low-Z	5	—	5	—	5	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High-Z	—	43	—	45	—	50	ns
t _{OH}	Output Hold from Address Change	10	—	10	—	10	—	ns
t _{PU} ⁽¹⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	ns
t _{PD} ⁽¹⁾	Chip Deselect to Power-Down Time	—	85	—	100	—	120	ns
Write Cycle								
t _{WC}	Write Cycle Time	85	—	100	—	120	—	ns
t _{WP}	Write Pulse Width	65	—	75	—	90	—	ns
t _{AS}	Address Set-up Time	2	—	5	—	5	—	ns
t _{AW}	Address Valid to End-of-Write	82	—	90	—	100	—	ns
t _{CW}	Chip Select to End-of-Write	80	—	85	—	100	—	ns
t _{DW}	Data to Write Time Overlap	38	—	40	—	45	—	ns
t _{DH}	Data Hold Time	0	—	0	—	0	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	ns
t _{WHZ} ⁽¹⁾	Write Enable to Output in High-Z	—	33	—	35	—	40	ns
t _{OW} ⁽¹⁾	Output Active from End-of-Write	0	—	0	—	0	—	ns

NOTE:

1. This parameter is guaranteed by design, but not tested.


2675 tbl 12

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




2675 drw 06

TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)



2675 drw 07

TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)




2675 drw 08


NOTES:

1. \overline{WE} is HIGH for Read Cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with \overline{CS} transition LOW.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 200mV$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED TIMING)^(1, 2, 3, 7)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING)^(1, 2, 3, 5)




NOTES:

1. \overline{WE} or \overline{CS} must be HIGH during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a LOW \overline{CS} and a LOW \overline{WE} .
3. t_{WP} is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the \overline{CS} LOW transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high-impedance state.
6. Transition is measured $\pm 200\text{mV}$ from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WHZ} + t_{DW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .


PACKAGE DIMENSIONS

7M4048LxxN




2675 drw 11

7MB4048SxxP



2675 drw 12

ORDERING INFORMATION⁽¹⁾



2675 drw 13

NOTE:
1. Please refer to the "AC ELECTRICAL CHARACTERISTICS" tables for all available power/speed/package combinations for the 7M4048/7MB4048 modules.





Integrated Device Technology, Inc.

512K x 8 CMOS STATIC RAM MODULE

IDT7M4048

FEATURES:

- High-density 4 megabit CMOS Static RAM module
- Equivalent to the JEDEC standard for future monolithic 512K x 8 StaticRAMs
- Fast access time: 25ns (max.)
- Surface mounted LCCs (leadless chip carriers) on a 32-pin, 600 mil ceramic DIP substrate
- Single 5V ($\pm 10\%$) power supply
- Inputs/outputs directly TTL-compatible

DESCRIPTION:


The IDT7M4048 is a 4 megabit (512K x 8) CMOS Static RAM module constructed on a co-fired ceramic substrate using four 1 Megabit StaticRAMs and a decoder. The IDT7M4048 is available with access times as fast as 25ns.

The IDT7M4048 is packaged in a 32-pin ceramic DIP. This results in a package 1.7 inches long and 0.6 inches wide, packing 4 megabits into the JEDEC DIP footprint.

All inputs and outputs of the IDT7M4048 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

All IDT military module semiconductor components are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology Inc.

MILITARY TEMPERATURE RANGE

AUGUST 1993


©1993 Integrated Device Technology, Inc.

7.12

DSC-7074/2

1

PIN CONFIGURATION



**DIP
TOP VIEW**

2822 drw 02

TRUTH TABLE

Mode	\overline{CS}	\overline{OE}	\overline{WE}	Output	Power
Standby	H	X	X	High-Z	Standby
Read	L	L	H	DOUT	Active
Read	L	H	H	High-Z	Active
Write	L	X	L	DIN	Active

2822 tbl 01

CAPACITANCE⁽¹⁾ ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Symbol	Parameter	Conditions	Typ.	Unit
CIN	Input Capacitance	$V_{IN} = 0V$	50	pF
CIN(C)	Input Capacitance (\overline{CS})	$V_{IN} = 0V$	10	pF
COU	Output Capacitance	$V_{OUT} = 0V$	40	pF

NOTE:

2822 tbl 02

1. This parameter is guaranteed by design, but not tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

2822 tbl 03

1. $V_{IL} = -1.5V$ for pulse width less than 10ns.

PIN NAMES

I/O0-7	Data Inputs/Outputs
A0-18	Addresses
\overline{CS}	Chip Select
\overline{WE}	Write Enable
\overline{OE}	Output Enable
VCC	Power
GND	Ground

2822 tbl 04

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Military	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-65 to +135	°C
T _{STG}	Storage Temperature	-65 to +160	°C
I _{OUT}	DC Output Current	50	mA

NOTE:

2822 tbl 05

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Military	-55°C to +125°C	0V	5V ± 10%

2822 tbl 06



DC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_A = -55°C to +125°C)


Symbol	Parameter	Test Conditions	7M4048SxxCB		Unit
			Min.	Max.	
I _{LI}	Input Leakage	V _{CC} = Max., V _{IN} = GND to V _{CC}	—	20	μA
I _{LO}	Output Leakage	V _{CC} = Max., \overline{CS} = V _{IH} , V _{OUT} = GND to V _{CC}	—	20	μA
V _{OL}	Output Low Voltage	V _{CC} = Min., I _{OL} = 8mA	—	0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min., I _{OH} = -4mA	2.4	—	V
I _{CC}	Dynamic Operating Current	V _{CC} = Max., $\overline{CS} \leq V_{IL}$; f = f _{MAX} , Outputs Open	—	300	mA
I _{SB}	Standby Supply Current (TTL Levels)	$\overline{CS} \geq V_{IH}$, V _{CC} = Max., f = f _{MAX} , Outputs Open	—	160	mA
I _{SB1}	Full Standby Supply Current (CMOS Levels)	$\overline{CS} \geq V_{CC} - 0.2V$, V _{IN} ≥ V _{CC} - 0.2V or ≤ 0.2V, V _{CC} = Max., f = 0, Outputs Open	—	85	mA

2822 tbl 07

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2822 tbl 08



2822 drw 03

Figure 1. Output Load



2822 drw 04

Figure 2. Output Load
(for t_{OLZ}, t_{CHZ}, t_{OHZ}, t_{WHZ}, t_{OW} and t_{CLZ})

* Including scope and jig capacitances

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_A = -55°C to +125°C)

Symbol	Parameter	7M4048SxxCB										Unit
		-25 ⁽³⁾		-30		-35		-45		-55		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle												
t _{RC}	Read Cycle Time	25	—	30	—	35	—	45	—	55	—	ns
t _{AA}	Address Access Time	—	25	—	30	—	35	—	45	—	55	ns
t _{ACS}	Chip Select Access Time	—	25	—	30	—	35	—	45	—	55	ns
t _{OE}	Output Enable to Output Valid	—	12	—	15	—	15	—	25	—	30	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High-Z	—	12	—	12	—	15	—	20	—	20	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low-Z	0	—	0	—	0	—	0	—	0	—	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low-Z	5	—	5	—	5	—	5	—	5	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High-Z	—	14	—	16	—	20	—	20	—	20	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	3	—	3	—	3	—	ns
t _{PU} ⁽¹⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	0	—	0	—	ns
t _{PD} ⁽¹⁾	Chip Deselect to Power-Down Time	—	25	—	30	—	35	—	45	—	55	ns
Write Cycle												
t _{WC}	Write Cycle Time	25	—	30	—	35	—	45	—	55	—	ns
t _{WP}	Write Pulse Width	17	—	20	—	25	—	35	—	45	—	ns
t _{AS} ⁽²⁾	Address Set-up Time	3	—	3	—	3	—	5	—	5	—	ns
t _{AW}	Address Valid to End-of-Write	20	—	25	—	30	—	40	—	50	—	ns
t _{CW}	Chip Select to End-of-Write	20	—	25	—	30	—	40	—	50	—	ns
t _{DW}	Data to Write Time Overlap	15	—	17	—	20	—	20	—	20	—	ns
t _{DH} ⁽²⁾	Data Hold Time	0	—	0	—	0	—	0	—	0	—	ns
t _{WR} ⁽²⁾	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
t _{WHZ} ⁽¹⁾	Write Enable to Output in High-Z	—	15	—	15	—	15	—	15	—	20	ns
t _{OW} ⁽¹⁾	Output Active from End-of-Write	3	—	3	—	3	—	3	—	3	—	ns


NOTES:

1. This parameter is guaranteed by design, but not tested.
2. t_{AS} = 0ns for $\overline{\text{CS}}$ controlled write cycles. t_{DH}, t_{WR} = 3ns for $\overline{\text{CS}}$ controlled write cycles.
3. Preliminary specifications only.


2822 tbl 09




TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾



TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)




TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)




NOTES:

1. \overline{WE} is HIGH for Read Cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with \overline{CS} transition low.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 200mV$ from steady state. This parameter is guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED TIMING)(1, 2, 3, 7)




TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING)(1, 2, 3, 5)



NOTES:


1. \overline{WE} or \overline{CS} must be HIGH during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a LOW \overline{CS} and a LOW \overline{WE} .
3. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the \overline{CS} low transition occurs simultaneously with or after the \overline{WE} low transition, the outputs remain in a high-impedance state.
6. Transition is measured $\pm 200\text{mV}$ from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. During a \overline{WE} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WHZ} + t_{W})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{W} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

PACKAGE DIMENSIONS



2822 drw 10

ORDERING INFORMATION



2822 drw 11



Integrated Device Technology, Inc.

IDT79R4000 FLEXI-CACHE™ DEVELOPMENT TOOL

PRELIMINARY
IDT7MP6048
IDT7MP6068

FEATURES

- Hardware Development Tool for implementing various configurations of the secondary cache requirement for the IDT79R4000 CPU
- Configurable in various cache sizes, number of words per line size, and split vs. unified cache operation
- Move from prototype/development to production with no re-design by using pin-compatible "production grade" IDT79R4000 secondary cache modules
- Four identical 80-lead gold-plated SIMMs (Single In-Line Memory Modules) support each IDT79R4000 CPU
- Surface mounted plastic components on a multilayer epoxy laminate (FR-4) substrate
- Multiple ground pins and decoupling capacitors for maximum noise immunity
- TTL-compatible I/Os
- Single 5V (±10%) power supply

DESCRIPTION


The IDT7MP6048/7MP6068 is a Hardware Development Tool used for implementing various configurations of the secondary cache requirement for the IDT79R4000 CPU. By changing jumpers on the modules, the designer can easily

change certain characteristics (cache size, number of words per line, and split vs. unified operation) of the secondary cache in the lab. By running benchmarks on the actual system using these various cache configurations, the secondary cache which best optimizes system performance can be determined. This development tool gives you cache performance benchmarks which are superior to benchmarks derived via simulation.

Move from development to production without changing the secondary cache footprint by choosing pin-compatible "production grade" IDT79R4000 secondary cache modules. These high-performance, high-density IDT modules are optimized to meet the customers' exact cache requirements required for volume production of the system (please consult the factory for more details).

The IDT7MP6048 is a 1MB secondary cache module block (four identical modules builds a complete cache to support each IDT79R4000 CPU) constructed on a multilayer, epoxy laminate substrate (FR-4) using 11 64K x 4 Static RAMs and FCT logic drivers while the IDT7MP6068 is a 4MB secondary cache module block using 11 256K x 4 Static RAMs and FCT logic drivers. Multiple GND pins and on-board decoupling capacitors provide maximum noise immunity for this performance critical part of the system. All inputs and outputs of the

FUNCTIONAL BLOCK DIAGRAM⁽¹⁾



2841 drw 01

NOTE:
1. The Data and Tag sizes shown on the block diagram are only for the case when the jumpers are in the default positions for the respective modules. These sizes will change according to the jumper connections (see Jumper Connections on page 2).

The IDT logo is a registered trademark and FLEXI-CACHE is a trademark of Integrated Device Technology Inc.

COMMERCIAL TEMPERATURE RANGE

AUGUST 1993

©1993 Integrated Device Technology, Inc.

DSC-7093/2

7

modules are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refresh for operation of the module.


CACHE CONFIGURATIONS⁽¹⁾

Memory Size	Words per line	Cache Operation
4MB (7MP6068 default)	4 (default)	unified cache (default)
2MB	8	split cache
1MB (7MP6048 default)	16	
512KB	32	
256KB		
128KB		


NOTE: 2841 tbt 01
 1. Please refer to the Jumper Connections for instructions on how to implement the Cache Configurations shown above.

JUMPER CONNECTIONS

Cache depth and Split vs. Unified Operation are controlled by Jumpers P1-P6 as follows:



Cache line size is controlled by Jumpers P7-P9 as follows:



PIN CONFIGURATION⁽¹⁾

Vcc	2	1	GND
I/O ₁	4	3	I/O ₀
I/O ₃	6	5	I/O ₂
I/O ₅	8	7	I/O ₄
GND	10	9	I/O ₆
I/O ₈	12	11	I/O ₇
I/O ₁₀	14	13	I/O ₉
I/O ₁₂	16	15	I/O ₁₁
I/O ₁₄	18	17	I/O ₁₃
I/O ₁₅	20	19	GND
I/O ₁₇	22	21	I/O ₁₆
I/O ₁₉	24	23	I/O ₁₈
I/O ₂₁	26	25	I/O ₂₀
GND	28	27	I/O ₂₂
I/O ₂₃	30	29	Vcc
I/O ₂₅	32	31	I/O ₂₄
I/O ₂₇	34	33	I/O ₂₆
I/O ₂₉	36	35	I/O ₂₈
I/O ₃₀	38	37	GND
I/O ₃₂	40	39	I/O ₃₁
I/O ₃₄	42	41	I/O ₃₃
GND	44	43	I/O ₃₅
A ₀	46	45	WE
A ₂	48	47	A ₁
A ₄	50	49	A ₃
A ₆	52	51	A ₅
Vcc	54	53	GND
OE	56	55	DCS
A ₈	58	57	A ₇
A ₁₀	60	59	A ₉
GND	62	61	A ₁₁
A ₁₃	64	63	A ₁₂
A ₁₅	66	65	A ₁₄
A ₁₇	68	67	A ₁₆
T ₀	70	69	TCS
T ₁	72	71	GND
T ₃	74	73	T ₂
T ₅	76	75	T ₄
T ₇	78	77	T ₆
GND	80	79	Vcc

SIMM
TOP VIEW

2841 drw 03

NOTE:

- For proper operation of the module, please refer to the Jumper Connections for proper connections of the module pins.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5V ± 10%

2841 tbl 02

PIN NAMES

I/O ₀₋₃₅	Data Inputs/Outputs
T ₀₋₇	Tag Inputs/Outputs
A ₀₋₁₇	Address Inputs
DCS	Data Chip Select
TCS	Tag Chip Select
WE	Write Enable
OE	Output Enable
Vcc	Power Supply
GND	Ground

2841 tbl 03

CAPACITANCE

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN(D)}	Input Capacitance (Data)	V _{IN} = 0V	10	pF
C _{IN(A)}	Input Capacitance (A ₁₋₁₅ , OE, TCS, DCS)	V _{IN} = 0V	10	pF
C _{IN(B)}	Input Capacitance (A ₀ , WE)	V _{IN} = 0V	100	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	10	pF

NOTE:

- This parameter is guaranteed by design, but not tested.

2841 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

- V_{IL} = -1.5V for pulse width less than 10ns.

2841 tbl 05

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating ⁽¹⁾	Value	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-10 to +85	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2841 tbl 06

DC ELECTRICAL CHARACTERISTICS

(Vcc = 5V ± 10%, TA = 0°C to +70°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
IL11	Input Leakage (except A0, WE)	Vcc = Max., VIN = GND to Vcc	—	10	μA
IL12	Input Leakage (A0, WE)	Vcc = Max., VIN = GND to Vcc	—	110	μA
ILO	Output Leakage	Vcc = Max., CS = VIH, VOUT = GND to Vcc	—	10	μA
Icc	Operating Current	CS = VIL; Vcc = Max., Outputs Open	—	2200	mA
VOH	Output High Voltage	Vcc = Min., IOH = -4mA	2.4	—	V
VOL	Output Low Voltage	Vcc = Min., IOL = 8mA	—	0.4	V

2841 tbl 07

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 – 4

2841 tbl 08




Figure 1. Output Load

2841 drw 04




Figure 2. Output Load
(for toLZ and toHZ)

2841 drw 05

* Including scope and jig.




Figure 3. Alternate Output Load

2841 drw 06




Figure 4. Alternate Lumped Capacitive Load,
Typical Derating

2841 drw 07

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V ± 10%, T_A = 0°C to +70°C)


Symbol	Parameter	7MP6048/6068SxxM												Unit
		-12		-15		-17		-20		-25		-30		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE														
tAA	Address Access Time	—	12	—	15	—	17	—	20	—	25	—	30	ns
tA0A	A ₀ Access Time	—	10	—	12	—	14	—	16	—	21	—	26	ns
tOE	Output Enable to Output Valid	—	12	—	15	—	17	—	20	—	25	—	30	ns
tOHZ ⁽¹⁾	Output Disable to Output in High-Z	—	10	—	12	—	13	—	15	—	17	—	20	ns
tOLZ ⁽¹⁾	Output Enable to Output in Low-Z	2	—	2	—	2	—	2	—	2	—	2	—	ns
WRITE CYCLE														
tAW	Address Valid to End of Write	12	—	15	—	17	—	20	—	25	—	30	—	ns
tA0W	A ₀ Valid to End of Write	10	—	12	—	14	—	16	—	21	—	26	—	ns
tWP	Write Pulse Width	7	—	10	—	12	—	15	—	20	—	25	—	ns
tDW	Data Valid to End of Write	7	—	10	—	12	—	15	—	20	—	25	—	ns
tDH	Data Hold Time	0	—	0	—	0	—	0	—	0	—	0	—	ns

NOTE:

1. This parameter is guaranteed by design but not tested.

2833 tbl 08

TIMING WAVEFORM OF READ CYCLE⁽¹⁾




2841 drw 08

NOTE:

1. This parameter is guaranteed by design, but not tested.


TIMING WAVEFORM OF WRITE CYCLE



2841 drw 09




PACKAGE DIMENSIONS



2841 drw 10

ORDERING INFORMATION



2841 drw 11



Integrated Device Technology, Inc.

128K/256K BYTE CMOS SECONDARY CACHE MODULE FOR THE INTEL™ i486™

IDT7MP6085
IDT7MP6087

FEATURES:

- 128K/256K byte pin-compatible secondary cache modules
- Uses the IDT71589 32K x 9 CacheRAM™ with burst counter and self-timed write
- Matches all timing and signals of the i486™ processor
- 80 lead FR-4 SIMM (Single In-line Memory Module)
- Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible

DESCRIPTION:


The IDT7MP6085/7MP6087 are pin-compatible secondary cache modules. The IDT7MP6085 is a 128KB cache, and the IDT7MP6087 is a 256KB cache. The IDT7MP6087 uses eight IDT71589 32K x 9 CacheRAMs in plastic SOJs, mounted on two sides of a multilayer epoxy laminate (FR-4) substrate

with gold-plated leads, while the IDT7MP6085 uses four IDT71589s on one side of the same substrate. Extremely high speeds are achieved using IDT's high-performance, high-reliability CMOS technology. This module is designed to facilitate the implementation of the highest performance secondary caches for the i486.

The IDT7MP6085/7MP6087 contain a full set of write data and address registers. These registers are combined with the internal write abort logic to allow the processor to generate a self-timed write based upon a decision which can be left until the end of the write cycle. An internal burst address counter accepts the first cycle address from the processor and then cycles through the adjacent four locations using the i486's burst refill sequence on appropriate rising edges of the system clock. For more details, please consult the IDT71589 datasheet.

The SIMM package allows 80 leads to be placed on a package 4.65 inches long by 0.56 inches tall. The IDT7MP6085 is 0.21 inches thick and the IDT7MP6087 is 0.35 inches thick. All inputs and outputs of the IDT7MP6085/7MP6087 are TTL-compatible and operate from a single 5V power supply.

FUNCTIONAL BLOCK DIAGRAM



2834 drw 01

The IDT logo is a registered trademark and CacheRAM is a trademark of Integrated Device Technology, Inc. All others are trademarks of their respective companies

COMMERCIAL TEMPERATURE RANGE

AUGUST 1993

©1993 Integrated Device Technology, Inc.

DSC-7088/2

PIN CONFIGURATION

GND	2	1	GND
I/O ₀	4	3	V _{CC}
I/O ₂	6	5	I/O ₁
I/O ₄	8	7	I/O ₃
I/O ₆	10	9	I/O ₅
I/O ₈	12	11	I/O ₇
GND	14	13	\overline{WE} ₀
I/O ₉	16	15	\overline{WE} ₁
I/O ₁₁	18	17	I/O ₁₀
I/O ₁₃	20	19	I/O ₁₂
I/O ₁₅	22	21	I/O ₁₄
I/O ₁₇	24	23	I/O ₁₆
\overline{CS} ₀	26	25	GND
\overline{OE} ₀	28	27	\overline{CS} ₂
A ₀	30	29	\overline{OE} ₂
A ₂	32	31	A ₁
A ₄	34	33	A ₃
A ₆	36	35	A ₅
\overline{ADS}	38	37	A ₇
V _{CC}	40	39	GND
GND	42	41	V _{CC}
A ₈	44	43	CLK
A ₁₀	46	45	A ₉
A ₁₂	48	47	A ₁₁
A ₁₄	50	49	A ₁₃
\overline{CS} ₁	52	51	V _{CC}
\overline{OE} ₁	54	53	\overline{CS} ₃
GND	56	55	\overline{OE} ₃
I/O ₁₉	58	57	I/O ₁₈
I/O ₂₁	60	59	I/O ₂₀
I/O ₂₃	62	61	I/O ₂₂
I/O ₂₅	64	63	I/O ₂₄
\overline{WE} ₂	66	65	I/O ₂₆
\overline{WE} ₃	68	67	GND
I/O ₂₈	70	69	I/O ₂₇
I/O ₃₀	72	71	I/O ₂₉
I/O ₃₂	74	73	I/O ₃₁
I/O ₃₄	76	75	I/O ₃₃
V _{CC}	78	77	I/O ₃₅
GND	80	79	GND

SIMM
TOP VIEW

2834 drw 02

PIN NAMES

A ₀ -A ₁₄	Address Inputs
I/O ₀ -I/O ₃₅	Data Input/Output
\overline{CS} ₀₋₃	Word Chip Select/Count Enable
\overline{WE} ₀₋₃	Byte Write Enables
\overline{OE} ₀₋₃	Word Output Enables
\overline{ADS}	Address Status
CLK	System Clock
GND	Ground
V _{CC}	Power

2834 tbl 01

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-10 to +85	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

NOTE:

2834 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	5.0V ± 5%

2834 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0.0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

2834 tbl 04

- V_{IL} = -3.0V for pulse width less than 5ns.

CAPACITANCE⁽¹⁾

(T_A = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	7MP6085/7 Max.	Unit
C _{IN}	Input Capacitance (CS, OE, WE)	V _{IN} = 0V	20	pF
C _{IN}	Input Capacitance (Address, CLK, ADS)	V _{IN} = 0V	42/70	pF
C _{I/O}	I/O Capacitance	V _{OUT} = 0V	13/20	pF

NOTE:

2834 tbl 05

- This parameter is guaranteed by design but not tested.

TRUTH TABLE⁽¹⁾

CLK	Previous \overline{ADS}	\overline{ADS}	Address	\overline{WE}	\overline{CS}	\overline{OE}	I/O	Function
↑	H	L	Valid Input	X	X	—	—	Preset Address Counter
↑	X	H	—	—	—	—	—	Ignore External Address Pins
↑	L	X	—	—	—	—	—	Ignore External Address Pins
↑	X	H	—	—	L	—	—	Sequence Address Counter
↑	L	X	—	—	L	—	—	Sequence Address Counter
↑	X	H	—	—	H	—	—	Suspend Address Sequencing
↑	L	X	—	—	H	—	—	Suspend Address Sequencing
—	—	—	—	—	—	H	High-Z	Outputs Disabled
—	—	—	—	H	—	L	DATAOUT	Read
↑	X	H	—	L	L	H	DATAIN	Write
↑	L	X	—	L	L	H	DATAIN	Write
—	—	—	—	L	L	L	—	Not Allowed

NOTE:

1. H = HIGH, L = LOW, X = Don't Care, "—" = Unrelated, High-Z = High-impedance.

2834 tbl 06

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

(VCC = 5.0V ± 5%, TA = 0°C to 70°C)

Symbol	Parameter	Test Condition	Min.	7MP6085/7	Unit
				Max.	
I _{LI}	Input Leakage Current (Address, CLK, \overline{ADS})	VCC = 5.5V, VIN = 0V to VCC	—	40/80	μA
I _{LI}	Input Leakage Current (\overline{CS} , \overline{OE})	VCC = 5.5V, VIN = 0V to VCC	—	20	μA
I _{LI}	Input Leakage Current (Data, \overline{WE})	VCC = 5.5V, VIN = 0V to VCC	—	10/20	μA
I _{LO}	Output Leakage Current	\overline{CS} = VIH, VOUT = 0V to VCC, VCC = Max.	—	10/20	μA
VOL	Output Low Voltage	IoL = 8mA, VCC = Min.	—	0.4	V
VOH	Output High Voltage	IoH = -4mA, VCC = Min.	2.4	—	V

NOTE:

1. Specifications apply to both the IDT7MP6085 and IDT7MP6087 unless otherwise noted.

2834 drw 07

DC ELECTRICAL CHARACTERISTICS

(VCC = 5.0V ± 5%, TA = 0°C to 70°C)

Symbol	Parameter	Test Condition	IDT7MP6085	IDT7MP6087	Unit
Icc1	Operating Power Supply Current	$\overline{CS} \leq V_{IL}$ Outputs Open VCC = Max., f = 0 ⁽¹⁾	520	1040	mA
Icc2	Dynamic Operating Current	$\overline{CS} \leq V_{IL}$ Outputs Open VCC = Max., f = fMAX ⁽¹⁾	960	1920	mA

NOTE:

1. At f = fMAX, address and data inputs are cycling at the maximum frequency of read cycles of 1/trc. f = 0 means no input lines change.


2834 tbl 08



AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2834 tbl 09



2834 drw 03

Figure 1. Output Load



2834 drw 04

*including scope and jig

Figure 2. Output Load
(for IOHZ, ICHZ, IOLZ and ICLZ)

AC ELECTRICAL CHARACTERISTICS (VCC = 5.0V ± 5%, TA = 0° to +70°C)


Symbol	Parameter	7MP6085/6087SxxM				Unit
		40 MHz		33 MHz		
		Min.	Max.	Min.	Max.	
tCYC	Clock Cycle Time	25	—	30	—	ns
tCH	Clock Pulse HIGH	10	—	11	—	ns
tCL	Clock Pulse LOW	10	—	11	—	ns
ts1	Set-up Time (ADS, WE, CS)	4	—	4	—	ns
ts2	Set-up Time (Address, Input Data)	5	—	5	—	ns
th1	Hold Time (CS↓ Input Data)	1	—	1	—	ns
th2	Hold Time (CS↑, WE, Address)	2	—	2	—	ns
tADSH	Hold Time (ADS)	3	—	3	—	ns
tCD	Clock to Data Valid	—	19	—	24	ns
tDC	Data Valid After Clock	4	—	4	—	ns
toE	Output Enable to Output Valid	—	8	—	9	ns
tOLZ	Output Enable to Output in Low-Z ^(1,2)	2	—	2	—	ns
toHZ	Output Disable to Output in High-Z ^(1,2)	—	8	—	9	ns

NOTES:

1. Transition is measured ±200mV from low or high-impedance voltage with load (Figure 2).
2. This parameter is guaranteed, but not tested.

2834 tbl 10


TIMING WAVEFORM OF BURST READ CYCLE



2834 drw 05

- NOTES:**
1. If \overline{ADS} goes LOW during a burst cycle, a new address will be loaded and another burst cycle will be started.
 2. If \overline{CS} is taken inactive during a burst read cycle, the burst counter will discontinue counting until \overline{CS} input again goes active. The timing of the \overline{CS} input for this control of the burst counter must satisfy setup and hold parameters t_s and t_h .
 3. A-Data from input address. B-Data from input address except A_0 is now \overline{A}_0 . C-Data from input address except A_1 is now \overline{A}_1 . D-Data from input address except A_0 and A_1 are now \overline{A}_0 and \overline{A}_1 .

TIMING WAVEFORM OF WRITE CYCLE




2834 drw 06

- NOTES:**
1. \overline{OE} Must be taken inactive at least as long as $t_{OHZ} + t_s$ before the second rising clock edge of write cycle.
 2. \overline{CS} timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

7

TIMING WAVEFORM OF BURST WRITE CYCLE




2834 drw 07

NOTES:


1. \overline{OE} Must be taken inactive at least as long as $t_{OHZ} + t_s$ before the second rising clock edge of write cycle.
2. A-Data to be written to original input address.
 B-Data to be written to original input address except A_0 is now \overline{A}_0 .
 C-Data to be written to original input address except A_1 is now \overline{A}_1 .
 D-Data to be written to original input address except A_0 and A_1 are now \overline{A}_0 and \overline{A}_1 .
3. If \overline{ADS} goes low during a burst cycle, a new address will be loaded, and another burst cycle will be started.
4. If \overline{CS} is taken inactive during a burst write cycle the burst counter will discontinue counting until the \overline{CS} input again goes active. The timing of the \overline{CS} input for this control of the burst counter must satisfy setup and hold parameters t_s and t_h . \overline{CS} timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

PACKAGE DIMENSIONS IDT7MP6085



2834 drw 08


IDT7MP6087



2834 drw 09

7

ORDERING INFORMATION



2834 drw 10



Integrated Device Technology, Inc.

128K BYTE CMOS SECONDARY CACHE MODULE FOR THE INTEL™ i486™

IDT7MP6086

FEATURES:

- 128KB direct mapped secondary cache module
- Uses the IDT71589 32K x 9 CacheRAM™ with burst counter and self-timed write
- Matches all timing and signals of the i486™ processor
- 72 lead FR-4 SIMM (Single-in-Line Memory Module)
- Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible

DESCRIPTION:

The IDT7MP6086 is a 128KB direct mapped secondary cache module, using four IDT71589 32K x 9 CacheRAMs in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) substrate with gold-plated leads. Extremely high speeds are achieved using IDT's high performance, high reliability CMOS technology. This module is designed to facilitate the implementation of the highest perfor-

mance secondary caches for the i486 architecture while using low-speed logic devices and consuming the minimum board space.


The IDT7MP6086 contains a full set of write data and address registers. These registers are combined with the internal write abort logic to allow the processor to generate a self-timed write based upon a decision which can be left until the end of the write cycle. An internal burst address counter accepts the first cycle address from the processor and then cycles through the adjacent four locations using the i486's burst refill sequence on appropriate rising edges of the system clock.

Three program identification pins are provided so that the system can uniquely identify the IDT7MP6086.

Note that individual parity bits are grouped with their respective bytes, not all at the end.

The SIMM package configuration allows 72 leads to be placed on a package 4.25 inches long, 0.55 inches tall and 0.25 inches thick. All inputs and outputs of the IDT7MP6086 are TTL-compatible and operate from a single 5V power supply.

FUNCTIONAL BLOCK DIAGRAM



CacheRAM is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc. All others are trademarks of their respective companies.

COMMERCIAL TEMPERATURE RANGE

AUGUST 1993

©1993 Integrated Device Technology, Inc.

DSC-70893

PIN CONFIGURATION⁽¹⁾

	1	GND
GND	2	3 Vcc
I/O ₀	4	5 I/O ₁
I/O ₂	6	7 I/O ₃
I/O ₄	8	9 I/O ₅
I/O ₆	10	11 I/O ₇
I/O ₈	12	13 WE ₀
WE ₁	14	15 I/O ₉
I/O ₁₀	16	17 I/O ₁₁
GND	18	19 I/O ₁₂
I/O ₁₃	20	21 I/O ₁₄
I/O ₁₅	22	23 I/O ₁₆
I/O ₁₇	24	25 A ₀
A ₁	26	27 A ₂
A ₃	28	29 A ₄
A ₅	30	31 A ₆
A ₇	32	33 A ₈
ADS	34	35 CLK
Vcc	36	
	37	GND
CS	38	39 OE
A ₉	40	41 A ₁₀
A ₁₁	42	43 A ₁₂
A ₁₃	44	45 A ₁₄
I/O ₁₈	46	47 I/O ₁₉
I/O ₂₀	48	49 I/O ₂₁
I/O ₂₂	50	51 I/O ₂₃
I/O ₂₄	52	53 I/O ₂₅
I/O ₂₆	54	55 GND
WE ₂	56	57 WE ₃
I/O ₂₇	58	59 I/O ₂₈
I/O ₂₉	60	61 I/O ₃₀
I/O ₃₁	62	63 I/O ₃₂
I/O ₃₃	64	65 I/O ₃₄
I/O ₃₅	66	67 PD ₀
PD ₁	68	69 PD ₂
Vcc	70	71 GND
GND	72	

2835 drw 02

**SIMM
TOP VIEW**

NOTES:

1. Please consult the factory regarding program identification pins.

PIN NAMES

A ₀ -A ₁₄	Address Inputs
I/O ₀ -I/O ₃₅	Data Input/Output
CS	Chip Select/Count Enable
WE ₀₋₃	Byte Write Enables
OE	Output Enable
ADS	Address Status
CLK	System Clock
PD ₀₋₂	Program Identification
GND	Ground
Vcc	Power

2835 tbl 01

CAPACITANCE (TA = +25°C, F = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
C _{IN}	Input Capacitance (Data)	V _{IN} = 0V	13	·pF
C _{IN}	Input Capacitance (Address & Control)	V _{IN} = 0V	42	pF
C _{I/O}	Output Capacitance	V _{OUT} = 0V	13	pF

NOTE:

2835 tbl 02

1. This parameter is guaranteed by design but not tested.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-10 to +85	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

NOTE:

2835 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 5%

2835 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0.0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

2835 tbl 05

1. V_{IL} = -3.0V for pulse width less than 5ns.

TRUTH TABLE

CLK	Previous \overline{ADS}	\overline{ADS}	Address	\overline{WE}	\overline{CS}	\overline{OE}	I/O	Function
↑	H	L	Valid Input	X	X	—	—	Preset Address Counter
↑	X	H	—	—	—	—	—	Ignore External Address Pins
↑	L	X	—	—	—	—	—	Ignore External Address Pins
↑	X	H	—	—	L	—	—	Sequence Address Counter
↑	L	X	—	—	L	—	—	Sequence Address Counter
↑	X	H	—	—	H	—	—	Suspend Address Sequencing
↑	L	X	—	—	H	—	—	Suspend Address Sequencing
—	—	—	—	—	—	H	High-Z	Outputs Disabled
—	—	—	—	H	—	L	DATAOUT	Read
↑	X	H	—	L	L	H	DATAIN	Write
↑	L	X	—	L	L	H	DATAIN	Write
—	—	—	—	L	L	L	—	Not Allowed

NOTE:
H = HIGH
L = LOW
X = Don't Care
— = Unrelated
Hi-Z = High Impedance

2835 tbl 06

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 5\%$, $T_A = 0^\circ C$ TO $+70^\circ C$)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
I _{LI}	Input Leakage Current (Address & Control)	$V_{CC} = 5.5V$, $V_{IN} = 0V$ to V_{CC}	—	40	μA
I _{LI}	Input Leakage Current (Data)	$V_{CC} = 5.5V$, $V_{IN} = 0V$ to V_{CC}	—	10	μA
I _{LO}	Output Leakage Current	$\overline{CS} = V_{IH}$, $V_{OUT} = 0V$ to V_{CC} , $V_{CC} = Max.$	—	10	μA
V _{OL}	Output Low Voltage	$I_{OL} = 8mA$, $V_{CC} = Min.$	—	0.4	V
V _{OH}	Output High Voltage	$I_{OH} = -4mA$, $V_{CC} = Min.$	2.4	—	V

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 5\%$, $T_A = 0^\circ C$ to $+70^\circ C$)

Symbol	Parameter	Test Condition	40MHz	33MHz	Unit
I _{CC1}	Operating Power Supply Current	$\overline{CS} = V_{IL}$ Outputs Open $V_{CC} = Max.$, $f = 0^{(1)}$	520	520	mA
I _{CC2}	Dynamic Operating Current	$\overline{CS} = V_{IL}$ Outputs Open $V_{CC} = Max.$, $f = f_{MAX}^{(1)}$	960	880	mA

NOTE:
1. At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency of read cycles of $1/t_{RC}$. $f = 0$ means no input lines change.


2835 tbl 08

7

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2835 tbl 03



2835 drw 03

Figure 1. Output Load



2835 drw 04

Figure 1. Output Load
(for tOHZ, tCHZ, tOLZ and tCLZ)

*including scope and jig

AC ELECTRICAL CHARACTERISTICS (VCC = 5.0V ± 5%, TA = 0° to +70°C)


Symbol	Parameter	7MP6086SxxM				Unit
		40 MHz		33 MHz		
		Min.	Max.	Min.	Max.	
tCYC	Clock Cycle Time	25	—	30	—	ns
tCH	Clock Pulse HIGH	10	—	11	—	ns
tCL	Clock Pulse LOW	10	—	11	—	ns
ts1	Set-up Time (\overline{ADS} , \overline{WE} , \overline{CS})	4	—	4	—	ns
ts2	Set-up Time (Address, Input Data)	5	—	5	—	ns
th1	Hold Time (\overline{CS} ↓ Input Data)	1	—	1	—	ns
th2	Hold Time (\overline{CS} ↑, \overline{WE} , Address)	2	—	2	—	ns
tADSH	Hold Time (\overline{ADS})	3	—	3	—	ns
tCD	Clock to Data Valid	—	19	—	24	ns
tDC	Data Valid After Clock	4	—	4	—	ns
tOE	Output Enable to Output Valid	—	8	—	9	ns
tOLZ	Output Enable to Output in Low-Z ^(1,2)	2	—	2	—	ns
tOHZ	Output Disable to Output in High-Z ^(1,2)	—	8	—	9	ns

NOTES:

1. Transition is measured ±200mV from low or high-impedance voltage with load (Figure 2).
2. This parameter is guaranteed, but not tested.

2835 tbl 10


TIMING WAVEFORM OF BURST READ CYCLE



2835 drw 05

- NOTES:**
1. If \overline{ADS} goes LOW during a burst cycle, a new address will be loaded and another burst cycle will be started.
 2. If \overline{CS} is taken inactive during a burst read cycle, the burst counter will discontinue counting until \overline{CS} input again goes active. The timing of the \overline{CS} input for this control of the burst counter must satisfy setup and hold parameters t_s and t_H .
 3. A-Data from input address. B-Data from input address except A_0 is now \overline{A}_0 . C-Data from input address except A_1 is now \overline{A}_1 . D-Data from input address except A_0 and A_1 are now \overline{A}_0 and \overline{A}_1 .

TIMING WAVEFORM OF WRITE CYCLE




2835 drw 06

- NOTES:**
1. \overline{OE} Must be taken inactive at least as long as $t_{OHZ} + t_s$ before the second rising clock edge of write cycle.
 2. \overline{CS} timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

7

TIMING WAVEFORM OF BURST WRITE CYCLE




2835 drw 07

NOTES:


1. OE Must be taken inactive at least as long as tOHZ + ts before the second rising clock edge of write cycle.
2. A-Data to be written to original input address.
 B-Data to be written to original input address except A₀ is now \bar{A}_0 .
 C-Data to be written to original input address except A₁ is now \bar{A}_1 .
 D-Data to be written to original input address except A₀ and A₁ are now \bar{A}_0 and \bar{A}_1 .
3. If \bar{ADS} goes low during a burst cycle, a new address will be loaded, and another burst cycle will be started.
4. If \bar{CS} is taken inactive during a burst write cycle the burst counter will discontinue counting until the \bar{CS} input again goes active. The timing of the \bar{CS} input for this control of the burst counter must satisfy setup and hold parameters ts and th. \bar{CS} timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

PACKAGE DIMENSIONS



2835 drw 09

ORDERING INFORMATION



2835 drw 10



Integrated Device Technology, Inc.

128KB SECONDARY CACHE MODULE FOR THE INTEL® i486™

IDT7MB6098A

FEATURES

- Pin compatible with the Intel 485TurboCache™ 82485MB
- 128KB direct mapped, write-through, non-sectored, zero-wait-state secondary cache module
- Ideal for use with i486-based systems with an Intel 485TurboCache socket
- Uses IDT71589 32K x 9 CacheRAM™ with burst counter and self-timed write IDT71B74 cache-tag RAM and cache control ASIC
- Operates with external i486 speeds of up to 33MHz
- Concurrent snooping is supported
- 485TurboCache write-protect strap feature is not supported
- 113 lead FR-4 QIP (Quad in-Line Package)
- Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible
- For SIMM package version refer to the IDT7MP6104
- For 256KB version refer to the IDT7MP6105


DESCRIPTION

The IDT7MB6098A is a pin-compatible replacement for the Intel 485TurboCache 82485MB. The module is a 128KB direct-mapped, write-through, non-sectored, zero-wait-state secondary cache and is ideal for use with many i486-based systems that have an Intel 485TurboCache socket. The IDT7MB6098A uses four IDT71589 32K x 9 CacheRAMs, two IDT71B74 8K x 8 cache-tag RAMs and two IDT74FCT162373 Double-Density™ 16-bit latches in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board along with an ASIC based cache controller. Extremely high speeds are achieved using IDT's high-performance, high-reliability BiCMOS and CMOS technologies.

The quad in-line package (QIP) package configuration allows 113 leads to be placed on a package 2.9" long by 2.0" wide and 0.280" tall. SIMM package versions are available, please refer to the IDT7MP6104 datasheet. For 256KB upgrade to the IDT7MP6104, refer to the IDT7MP6105.

Multiple GND pins and on-board decoupling capacitors provide maximum noise protection. All inputs and outputs of the IDT7MB6098A are TTL-compatible and operate from a single 5V power supply.

FUNCTIONAL BLOCK DIAGRAM



2897 dwn 01

The IDT logo is a registered trademark and CacheRAM and Double-Density are trademarks of Integrated Device Technology, Inc. All others are trademarks of their respective companies.

COMMERCIAL TEMPERATURE RANGE

SEPTEMBER 1993

PIN CONFIGURATION⁽¹⁾

GND	A1	●	●	A2	RESET	\overline{CS}	A4	●	●	A5	GND
CLK	B1	●	●	B2	M \overline{IO}	\overline{CRDY}	B4	●	●	B5	\overline{CKEN}
RESV	C1	●	●	C2	\overline{FLUSH}	\overline{CBRDY}	C4	●	●	C5	\overline{BRDYO}
\overline{BLAST}	D1	●	●	D2	\overline{EADS}	Vcc	D4	●	●	D5	\overline{SKEN}
\overline{BOFF}	E1	●	●	E2	Vcc	WP	E4	●	●	E5	START
\overline{ADS}	F1	●	●	F2	W \overline{R}	D0	F4	●	●	F5	GND
GND	G1	●	●	G2	NC ⁽²⁾	D2	G4	●	●	G5	D1
$\overline{BE_0}$	H1	●	●	H2	$\overline{BE_1}$	GND	H4	●	●	H5	D3
$\overline{BE_2}$	I1	●	●	I2	$\overline{BE_3}$	D5	I4	●	●	I5	D4
A2	J1	●	●	J2	GND	D7	J4	●	●	J5	D6
Vcc	K1	●	●	K2	A3	D8	K4	●	●	K5	GND
A4	L1	●	●	L2	A5	D10	L4	●	●	L5	D9
A6	M1	●	●	M2	A7	Vcc	M4	●	●	M5	D11
A9	N1	●	●	N2	A8	D13	N4	●	●	N5	D12
A10	O1	●	●	O2	Vcc	D15	O4	●	●	O5	D14
GND	P1	●	●	P2	A11	DP0	P4	●	●	P5	GND
A31	Q1	●	●	Q2	A12	D16	Q4	●	●	Q5	DP1
A14	R1	●	●	R2	A13	GND	R4	●	●	R5	D17
A15	S1	●	●	S2	GND	D19	S4	●	●	S5	D18
A17	T1	●	●	T2	A16	D21	T4	●	●	T5	D20
A19	U1	●	●	U2	A18	D22	U4	●	●	U5	Vcc
Vcc	V1	●	●	V2	A20	D24	V4	●	●	V5	D23
A22	W1	●	●	W2	A21	GND	W4	●	●	W5	D25
A23	X1	●	●	X2	Vcc	D27	X4	●	●	X5	D26
A25	Y1	●	●	Y2	A24	D29	Y4	●	●	Y5	D28
A27	Z1	●	●	Z2	A26	D30	Z4	●	●	Z5	D31
A29	AA1	●	●	AA2	A28	DP2	AA4	●	●	AA5	DP3
GND	BB1	●	●	BB2	A30	Vcc	BB4	●	●	BB5	GND

QIP

TOP VIEW

2897 drw 02

NOTE:

1. Pin G2 is \overline{WPSTRP} on the Intel 485TurboCache. This signal is not used by the IDT7MB6098A and is N.C. (No Connect).

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
TSTG	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

2897 tbl 01

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 5%

2897 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0.0	0.0	0.0	V
VIH	Input HIGH Voltage	2.2	—	6.0	V
VIL	Input LOW Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

1. VIL = -3.0V for pulse width less than 5ns.

2897 tbl 02

CAPACITANCE⁽¹⁾

(TA = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
CIN	Input Capacitance (Address, Control)	VIN = 0V	15	pF
CIN	Input Capacitance (Clock)	VIN = 0V	45	pF
COU	Output Capacitance (Control)	VIN = 0V	15	pF
CI/O	Data I/O Capacitance	VOUT = 0V	10	pF

NOTE:

1. These parameters are guaranteed by design but not tested.

2897 tbl 04



PIN DESCRIPTION

Symbol	Parameter	Type	Active	Description
CLK	Clock	Input	N/A	This input is the timing reference for all of the IDT7MB6098A's functions. It is the same as the i486 CLK input.
RESET	Reset Cache	Input	HIGH	A synchronous positive-true reset input, which invalidates all cache locations and resets the cache control logic.
ADS	Address Strobe	Input	LOW	ADS is connected to the ADS# pin of the i486 CPU. It is used by the IDT7MB6098A to start any read or write cycle. CS must be asserted for ADS to be recognized.
M/IO	Memory/IO	Input	N/A	This pin is used by the i486 to indicate whether the current cycle is a memory or I/O cycle. I/O cycles are not cacheable by the IDT7MB6098A.
W/R	Write/Read	Input	N/A	Write cycles are indicated by a HIGH level on this pin, and read cycles are indicated by a LOW level.
START	Memory Start	Output	LOW	During a cache read miss cycle or a write cycle, the START pin signals that the main memory system should service the current access.
BRDYO	Burst Ready Out	Output	LOW	This is the IDT7MB6098A's means of signaling to the i486 that cache data is ready to be sampled.
CBRDY	Cache Burst Ready In	Input	LOW	This is the system input to the IDT7MB6098A to let the cache know that a main memory cache word is ready to be sampled by the CPU and the IDT7MB6098A during a burst access.
CRDY	Cache Ready In	Input	LOW	This is the system input to the IDT7MB6098A to let the cache know that a main memory cache word is ready to be sampled by the CPU and the IDT7MB6098A during a non-burst access.
BLAST	Burst Last	Input	LOW	This i486 output indicates to the IDT7MB6098A cache control logic that the current cycle is the last cycle of a burst access.
BOFF	Backoff	Input	LOW	This signal is used to stall the IDT7MB6098A. The IDT7MB6098A will also put its data bus into a high-impedance state. The IDT7MB6098A will only recognize invalidation cycles when BOFF is asserted.
PRSN	Presence	Output	LOW	This pin is hardwired to ground. It tells the system logic that the IDT7MB6098A is plugged into the system.
A2-A31	Processor Addresses	Input	N/A	These are the address inputs to the IDT7MB6098A.
BE0-BE3	Byte Enable	Input	LOW	The byte enable inputs are sampled only during CPU write cycles and are only used to control byte writes to valid cache lines during write hit cycles. The timing is the same as for the address input pins.
CS	Chip Select	Input	LOW	Chip select can be used for depth expansion. CS must be asserted for EADS or ADS to be recognized by the IDT7MB6098A.
D0-D31	Processor Data Lines	I/O	N/A	These are the data inputs from either the i486 or the system memory. D0-D7 define the least significant byte while D24-D31 define the most significant byte.
DP0-DP3	Data Parity	I/O	N/A	These are the parity bits from either the i486 or the system memory. The timing requirements are the same as the data lines.
CKEN	Cache Enable To CPU	Output	LOW	This signal is the cache enable signal generated by the IDT7MB6098A. The IDT7MB6098A will always assert CKEN during T1 cycles and during read hit cycles before the last BRDYO. The IDT7MB6098A will not assert CKEN during read miss cycles.
SKEN	System Cache Enable	Input	LOW	This signal is generated by the system to indicate that a line is cacheable. The IDT7MB6098A will look for SKEN to be asserted at least one cycle before the first word transfer and the cycle before the last word transfer of a line fill.
FLUSH	Flush Cache	Input	LOW	This signal causes the IDT7MB6098A to invalidate its entire cache contents.
WP	Write Protect	Input	HIGH	The write protect input is only sampled during the third transfer of a line fill. If a line is flagged as write protected during a line fill, it is considered non-cacheable.
WPSTRP	Write Protect Strap	N/A	N/A	This signal is not used by the IDT7MB6098A.
EADS	Valid External Address	Input	LOW	This signal indicates that an invalidation address is present on the IDT7MB6098A address bus. CS must be asserted for EADS to be recognized by the IDT7MB6098A.

FUNCTIONAL DESCRIPTION

Basic Operation

The IDT7MB6098A is a complete secondary cache subsystem designed to replace the Intel TurboCache485. The IDT7MB6098A is designed to support zero-wait-state line reads, i.e. four words of data in five clocks. The IDT7MB6098A supports all of the following bus cycles: read hit, read miss, write hit, write miss, invalidation and backoff. The IDT7MB6098A also features single pin reset and cache flush capabilities.

The IDT7MB6098A latches the address on the input of the module at the beginning of any read, write or invalidation cycle. The address remains latched for one cycle after the initiation of a read or write, and the address remains latched for two cycles after the initiation of an invalidation.

Reset

The IDT7MB6098A is reset when RESET is asserted. Asserting RESET will invalidate the entire contents of the cache, and reset the control logic of the cache. The cache will be reset regardless of the state of other control signals when RESET is asserted.

Flush

The entire cache contents of the IDT7MB6098A is invalidated when the FLUSH input is asserted. The cache will be invalidated regardless of the state of other control signals when FLUSH is asserted. FLUSH will not reset the cache control logic.

Read

The IDT7MB6098A recognizes the initiation of a read cycle when both ADS and CS are sampled LOW with M/IO HIGH and W/R LOW. As soon as the address is valid at the input of the module, the IDT7MB6098A begins its tag look-up. If the input address is not contained in the cache, then a miss has occurred, and the IDT7MB6098A will wait for the main memory system to service the current access. If the input address is present in the cache, then a hit has occurred, and the IDT7MB6098A will burst back a line of data to the CPU.

The IDT7MB6098A will not accept data returned in zero wait states. The earliest the IDT7MB6098A can accept data is the cycle after START is asserted.

The IDT7MB6098A will consider the data returned from the memory system as cacheable if SKEN is sampled LOW at least one cycle before CBRDY or CRDY is first asserted. The IDT7MB6098A will load the data word returned from the memory system into the cache each time CBRDY or CRDY is sampled LOW. If WP is sampled HIGH during the third word transfer of a line fill, the line is considered write protected, and the line of data is not validated. If the line is not write protected, the IDT7MB6098A will only validate the line of data returned from the memory system if SKEN is sampled LOW the cycle before the last data word is transferred from the memory system, i.e. the fourth time that CBRDY or CRDY is sampled LOW. The line fill is aborted if BLAST is sampled LOW concurrent with CBRDY or CRDY being sampled LOW prior to the last data word transfer.

The IDT7MB6098A will consider the data returned as non-cacheable if CBRDY or CRDY is sampled LOW before, or concurrently, with SKEN prior to the first word transfer. Therefore, to avoid a potential performance penalty, SKEN should not be asserted prior to CBRDY or CRDY if the data is considered non-cacheable, since the IDT7MB6098A will invalidate a line of data if SKEN is sampled LOW before CBRDY or CRDY is sampled LOW during a read miss.

The IDT7MB6098A requires that the read miss address (i.e. the address that was valid at the beginning of the read cycle) is present when SKEN is sampled LOW at the beginning of a line fill and again when SKEN is sampled at the end of a line fill. The address must be valid because it is latched at these times to invalidate a line at the beginning of the fill and then to validate the line at the end of the line fill. When the address is latched at the end of the line fill, it will remain latched until the last data word of the line is written to the cache.

If the IDT7MB6098A detects that the input address is contained in the cache, the IDT7MB6098A will supply data to the CPU. The IDT7MB6098A starts bursting data back to the CPU in the first T2 cycle. The IDT7MB6098A then transfers a new data word in each subsequent T2 cycle until BLAST is asserted to the cache. The IDT7MB6098A also forces START HIGH and BRDY LOW in the first T2 cycle. CKEN is asserted during the T1 cycle and again in the second, and subsequent, T2 cycles during a read hit.

Write

The IDT7MB6098A recognizes the initiation of a write cycle when both ADS and CS are sampled LOW with M/IO HIGH and W/R HIGH. As soon as the address is valid at the input of the module, the IDT7MB6098A begins its tag look-up. If the input address is contained in the cache, then a write hit has occurred, and the cache contents are updated when CRDY or CBRDY is returned from the system. The IDT7MB6098A requires the address to be valid in the cycle that the data is written to the cache, i.e. when CRDY or CBRDY is returned from the system; this requirement should have no impact at the system level since the i486 will maintain both the address and data on its outputs until the write cycle is completed. If the input address is not contained in the cache, then a write miss has occurred, the IDT7MB6098A ignores the write, and the cache contents are not updated. For both write hits and write misses the IDT7MB6098A will assert START until CRDY or CBRDY is returned from the system.

Invalidation

An invalidation is initiated by the simultaneous assertion of EADS and CS. If EADS and ADS are asserted simultaneously, ADS is ignored since invalidations have priority. At the initiation of an invalidation, the IDT7MB6098A begins its tag look-up. If the line is found in the cache, the line will be invalidated. The IDT7MB6098A requires two cycles after the assertion of EADS to invalidate a line; therefore, invalidations can only occur every third cycle. The IDT7MB6098A ignores invalidations only if an address is currently latched in the address latch. Therefore, the IDT7MB6098A ignores invalidations at the following times: the cycle after the initiation of a read or write cycle, the cycle after SKEN is first sampled LOW

7

during a line fill, the cycle(s) after sampling $\overline{\text{SKEN}} \text{ LOW}$ concurrent with (or after) the third word transfer and prior to the fourth word transfer of a line fill, and the two cycles following a previous invalidation.

Backoff

A cache backoff is initiated by the assertion of $\overline{\text{BOFF}}$. $\overline{\text{BOFF}}$ interrupts any other cache cycle that the IDT7MB6098A is

servicing. The cycle after $\overline{\text{BOFF}}$ is sampled LOW, the IDT7MB6098A will float its data bus, and the output control signals are driven to their idle levels, i.e. $\overline{\text{CKEN}} \text{ LOW}$, $\overline{\text{START}} \text{ HIGH}$ and $\overline{\text{BRDY}} \text{ HIGH}$. When $\overline{\text{BOFF}}$ is asserted, the IDT7MB6098A ignores all cache cycles except for invalidations; however, the IDT7MB6098A will still recognize the assertion of RESET or FLUSH when $\overline{\text{BOFF}}$ is asserted.

DC ELECTRICAL CHARACTERISTICS

($V_{CC} = 5.0V \pm 5\%$, $T_A = 0^\circ\text{C}$ to 70°C)


Symbol	Parameter	Test Condition	Min.	Max.	Unit
I _{LI}	Input Leakage Current (Address, Data, Control)	$V_{CC} = \text{Max}$, $V_{IN} = \text{GND to } V_{CC}$	—	10	μA
I _{LI}	Input Leakage Current (Clock)	$V_{CC} = \text{Max}$, $V_{IN} = \text{GND to } V_{CC}$	—	50	μA
I _{LO}	Output Leakage Current	$V_{OUT} = 0V \text{ to } V_{CC}$, $V_{CC} = \text{Max}$.	—	10	μA
V _{OLD}	Output LOW Voltage (Data)	$I_{OL} = 8\text{mA}$, $V_{CC} = \text{Min}$.	—	0.4	V
V _{OLC}	Output LOW Voltage (Control)	$I_{OL} = 12\text{mA}$, $V_{CC} = \text{Min}$.	—	0.5	V
V _{OHD}	Output HIGH Voltage (Data)	$I_{OH} = -4\text{mA}$, $V_{CC} = \text{Min}$.	2.4	—	V
V _{OHC}	Output HIGH Voltage (Control)	$I_{OH} = -2\text{mA}$, $V_{CC} = \text{Min}$.	2.4	—	V
I _{CC}	Operating Power Supply Current	$V_{CC} = \text{Max}$., $\overline{\text{CS}} \leq V_{IL}$, $f = f_{MAX}$, Outputs Open	—	1350	mA

2897 tbl 06

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2


2897 tbl 07



*including scope and jig

2897 drw 03

Figure 1. Output Load



*including scope and jig

2897 drw 04

Figure 2. Output Load (for t_{OHZ}, t_{CHZ}, t_{OLZ} and t_{CLZ})


AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V ± 5%, T_A = 0° to +70°C)

Symbol	Parameter	7MB6098SA33K		Unit
		Min.	Max.	
t ₁	Clock Period	30	—	ns
t ₂	Clock HIGH Time	11	—	ns
t ₃	Clock LOW Time	11	—	ns
t ₄	A ₂ -A ₃₁ , $\overline{BE_0}$ - $\overline{BE_3}$ Set-up Time	13	—	ns
t ₅	A ₂ -A ₃₁ , $\overline{BE_0}$ - $\overline{BE_3}$ Hold Time	10	—	ns
t ₆	A ₄ -A ₃₁ Line Fill Set-up Time	5	—	ns
t ₇	\overline{ADS} , $\overline{M/\overline{IO}}$, $\overline{W/\overline{R}}$ Set-up Time	13	—	ns
t ₈	\overline{ADS} , $\overline{M/\overline{IO}}$, $\overline{W/\overline{R}}$ Hold Time	3	—	ns
t ₉	\overline{BLAST} , \overline{CS} Set-up Time	9	—	ns
t ₁₀	\overline{BLAST} , \overline{CS} Hold Time	3	—	ns
t ₁₁	\overline{CRDY} , \overline{CBRDY} Set-up Time	11	—	ns
t ₁₂	\overline{CRDY} , \overline{CBRDY} Hold Time	3	—	ns
t ₁₃	\overline{SKEN} Set-up Time	9	—	ns
t ₁₄	\overline{SKEN} Hold Time	3	—	ns
t ₁₅	D ₀ -D ₃₁ , DP ₀ -DP ₃ Set-up Time	5	—	ns
t ₁₆	D ₀ -D ₃₁ , DP ₀ -DP ₃ Hold Time	3	—	ns
t ₁₇	\overline{EADS} Set-up Time	9	—	ns
t ₁₈	\overline{EADS} Hold Time	3	—	ns
t ₁₉	A ₄ -A ₃₁ Set-up Time (Snoop)	6	—	ns
t ₂₀	A ₄ -A ₃₁ Hold Time (Snoop)	10	—	ns
t ₂₁	RESET, \overline{FLUSH} Set-up Time	9	—	ns
t ₂₂	RESET, \overline{FLUSH} Hold Time	3	—	ns
t ₂₃	RESET, \overline{FLUSH} Pulse Width	80	—	ns
t ₂₄	\overline{BRDYO} Valid	—	16	ns
t ₂₅	\overline{CKEN} Valid	—	15	ns
t ₂₆	\overline{START} Valid	—	16	ns
t ₂₇	D ₀ -D ₃₁ , DP ₀ -DP ₃ Valid (Read Hit)	—	24	ns
t ₂₈	WP Set-up Time	9	—	ns
t ₂₉	WP Hold Time	3	—	ns
t ₃₀	BOFF Set-up Time	9	—	ns
t ₃₁	BOFF Hold Time	3	—	ns

2897 tbl 08


TIMING WAVEFORM OF A READ HIT CYCLE (READ LINE)⁽¹⁾



NOTE:
 1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.


2897 drw 05

TIMING WAVEFORM OF A RESET OPERATION



2897 drw 06

TIMING WAVEFORM OF A CACHEABLE BURST READ MISS CYCLE (WRITE LINE)⁽¹⁾
(NON-WRITE PROTECTED)




NOTE:
1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.

2897 drw 07

7

TIMING WAVEFORM OF A CACHEABLE BURST READ MISS CYCLE (WRITE LINE)⁽¹⁾
(WRITE PROTECTED)




NOTE:

1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.

2897 drw 08


TIMING WAVEFORM OF A CACHE INVALIDATION⁽¹⁾



NOTE:
1. If $\overline{\text{EADS}}$ and $\overline{\text{ADS}}$ are asserted simultaneously, $\overline{\text{ADS}}$ is ignored.

2897 drw 09


TIMING WAVEFORM OF A BACKOFF OPERATION



2897 drw 10

7

TIMING WAVEFORM OF A WRITE CYCLE^(1, 2)




NOTES:

1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.
2. For a write hit, data in the IDT7MB6098A is updated.


2897 drw 11

PACKAGE DIMENSIONS



2897 drw 12

ORDERING INFORMATION



2897 drw 13



Integrated Device Technology, Inc.

128KB/256KB SECONDARY CACHE MODULE FOR THE INTEL i486™

IDT7MP6104
IDT7MP6105

FEATURES

- 128KB/256KB direct mapped, write-through, non-sectored, zero-wait-state secondary cache module
- Ideal for use with i486-based systems
- Uses IDT71589 32K x 9 CacheRAM™ with burst counter and self-timed write and IDT71B74 cache-tag RAM
- Operates with external i486™ speeds of 25 and 33MHz
- Concurrent snooping is supported
- Software Instruction flushing is supported
- Write-protect function is detailed in IDT Technical Note TN-14
- 64-position dual read-out SIMM (Single In-line Memory Module) with 128 leads
- Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible


DESCRIPTION

The IDT7MP6104/7MP6105 is a 128KB/256KB direct-mapped, write-through, non-sectored, zero-wait-state secondary cache and is ideal for use with many i486-based systems. The IDT7MP6104/7MP6105 uses IDT71589 32K x 9 CacheRAMs, IDT71B74 8K x 8 cache-tag RAMs, IDT74FCT162373 Double-Density™ 16-bit latches along with cache control logic in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board. Extremely high speeds are achieved using IDT's high-performance, -high-reliability BiCMOS and CMOS technologies.

The dual read-out SIMM package configuration allows 128 signal leads to be placed on a package 3.85" x 0.215" x 1.3" (LxWxH) for the 7MP6104 version while the 7MP6105 has a width of 0.420".

All inputs and outputs of the IDT7MP6104/7MP6105 are TTL-compatible and operate from a single 5V power supply. Multiple GND pins and on-board decoupling capacitors ensure maximum protection from noise.

FUNCTIONAL BLOCK DIAGRAM



2904 drw 01

The IDT logo is a registered trademark and CacheRAM and Double-Density are trademarks of Integrated Device Technology, Inc. All others are trademarks of their respective companies.

COMMERCIAL TEMPERATURE RANGE

SEPTEMBER 1993

PIN CONFIGURATION⁽¹⁾

GND	65	1	GND
RESET	66	2	CLK
V _{CC}	67	3	V _{CC}
NC	68	4	NC
M/I _O	69	5	D/C
FLUSH	70	6	BLAST
EADS	71	7	BOFF
GND	72	8	GND
ADS	73	9	W/R
BE ₀	74	10	BE ₁
BE ₂	75	11	BE ₃
NC	76	12	CS
CRDY	77	13	CKEN
GND	78	14	GND
CBRDY	79	15	BRDY _O
SKEN	80	16	START
WP	81	17	NC
PRSN	82	18	NC
NC	83	19	NC
NC	84	20	NC
A ₂	85	21	A ₃
V _{CC}	86	22	V _{CC}
A ₄	87	23	A ₅
A ₆	88	24	A ₇
A ₈	89	25	A ₉
A ₁₀	90	26	A ₁₁
A ₁₂	91	27	A ₁₃
A ₁₄	92	28	A ₁₅
A ₁₆	93	29	A ₁₇
GND	94	30	GND
A ₁₈	95	31	A ₁₉
A ₂₀	96	32	A ₂₁
A ₂₂	97	33	A ₂₃
A ₂₄	98	34	A ₂₅
A ₂₆	99	35	A ₂₇
A ₂₈	100	36	A ₂₉
A ₃₀	101	37	A ₃₁
GND	102	38	GND
D ₀	103	39	D ₁
D ₂	104	40	D ₃
D ₄	105	41	D ₅
V _{CC}	106	42	V _{CC}
D ₆	107	43	D ₇
GND	108	44	GND
DP ₀	109	45	DP ₁
D ₈	110	46	D ₉
D ₁₀	111	47	D ₁₁
D ₁₂	112	48	D ₁₃
GND	113	49	GND
D ₁₄	114	50	D ₁₅
D ₁₆	115	51	D ₁₇
D ₁₈	116	52	D ₁₉
D ₂₀	117	53	D ₂₁
GND	118	54	GND
D ₂₂	119	55	D ₂₃
DP ₂	120	56	DP ₃
D ₂₄	121	57	D ₂₅
D ₂₆	122	58	D ₂₇
GND	123	59	GND
D ₂₈	124	60	D ₂₉
D ₃₀	125	61	D ₃₁
V _{CC}	126	62	V _{CC}
ID ₁	127	63	ID ₀
GND	128	64	GND

**SIMM
TOP VIEW**

2904 drw 02

NOTE:
1. Module pins 63 and 127 are used to identify the size of the cache present in the socket. Consult the ID Truth Table for more details.

2904 tbl 05

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Value	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-10 to +85	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

2904 tbl 01

NOTE:
Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC
OPERATING CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0.0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

2904 tbl 02

1. V_{IL} = -3.0V for pulse width less than 5ns.

**RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	5.0V ± 5%

2904 tbl 03

CAPACITANCE^(1, 2)

(T_A = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	7MP6104/5	Unit
C _{IN}	Input Capacitance (Address, Control)	V _{IN} = 0V	15/25	pF
C _{IN}	Input Capacitance (CLK)	V _{IN} = 0V	45/80	pF
C _{OUT}	Output Capacitance (Control)	V _{IN} = 0V	15/15	pF
C _{I/O}	Data I/O Capacitance	V _{OUT} = 0V	10/20	pF

NOTES:

2904 tbl 04

1. These parameters are guaranteed by design but not tested.
2. These parameters are maximum values.

ID TRUTH TABLE

ID ₁	ID ₀	Cache Size
1	1	128KB cache module
1	0	256KB cache module
0	1	512KB cache module
0	0	1MB cache module



PIN DESCRIPTION

Symbol	Parameter	Type	Active	Description
CLK	Clock	Input	N/A	This input is the timing reference for all of the IDT7MP6104/5's functions. It is the same as the i486 CLK input.
RESET	Reset Cache	Input	HIGH	A synchronous positive-true reset input, which invalidates all cache locations and resets the cache control logic.
\overline{ADS}	Address Strobe	Input	LOW	\overline{ADS} is connected to the ADS# pin of the i486 CPU. It is used by the IDT7MP6104/5 to start any read or write cycle. \overline{CS} must be asserted for \overline{ADS} to be recognized.
M/ \overline{IO}	Memory/IO	Input	N/A	This pin is used by the i486 to indicate whether the current cycle is a memory or I/O cycle. I/O cycles are not cacheable by the IDT7MP6104/5.
W/ \overline{R}	Write/Read	Input	N/A	Write cycles are indicated by a HIGH level on this pin, and read cycles are indicated by a LOW level.
D/ \overline{C}	Data/Control	Input	N/A	This pin is connected to the D/C# pin of the i486 CPU. It is used by the IDT7MP6104/5 in conjunction with M/ \overline{IO} , W/ \overline{R} , and \overline{BE}_{0-3} to determine when a software flush is being executed by the i486.
\overline{START}	Memory Start	Output	LOW	During a cache read miss cycle or a write cycle, the \overline{START} pin signals that the main memory system should service the current access.
\overline{BRDYO}	Burst Ready Out	Output	LOW	This is the IDT7MP6104/5's means of signaling to the i486 that cache data is ready to be sampled.
\overline{CBRDY}	Cache Burst Ready In	Input	LOW	This is the system input to the IDT7MP6104/5 to let the cache know that a main memory cache word is ready to be sampled by the CPU and the IDT7MP6104/5 during a burst access.
\overline{CRDY}	Cache Ready In	Input	LOW	This is the system input to the IDT7MP6104/7MP6105 to let the cache know that a main memory cache word is ready to be sampled by the CPU and the IDT7MP6104/5 during a non-burst access.
\overline{BLAST}	Burst Last	Input	LOW	This i486 output indicates to the IDT7MP6104/5 cache control logic that the current cycle is the last cycle of a burst access.
\overline{BOFF}	Backoff	Input	LOW	This signal is used to stall the IDT7MP6104/5. The IDT7MP6104/5 will also put its data bus into a high-impedance state. The IDT7MP6104/5 will only recognize invalidation cycles when \overline{BOFF} is asserted.
\overline{PRSN}	Presence	Output	LOW	This pin is hard-wired to ground. It tells the system logic that the IDT7MP6104/5 is plugged into the system.
A ₂ -A ₃₁	Processor Addresses	Input	N/A	These are the address inputs to the IDT7MP6104/5.
\overline{BE}_{0-3}	Byte Enable	Input	LOW	The byte enable inputs are sampled only during CPU write cycles and are only used to control byte writes to valid cache lines during write hit cycles. The timing is the same as for the address input pins.
\overline{CS}	Chip Select	Input	LOW	Chip select can be used for depth expansion. \overline{CS} must be asserted for \overline{EADS} or \overline{ADS} to be recognized by the IDT7MP6104/5.
D ₀ -D ₃₁	Processor Data Lines	I/O	N/A	These are the data inputs from either the i486 or the system memory. D ₀ -D ₇ define the least significant byte while D ₂₄ -D ₃₁ define the most significant byte.
DP ₀ -DP ₃	Data Parity	I/O	N/A	These are the parity bits from either the i486 or the system memory. The timing requirements are the same as the data lines.
\overline{CKEN}	Cache Enable To CPU	Output	LOW	This signal is the cache enable signal generated by the IDT7MP6104/5. The IDT7MP6104/5 will always assert \overline{CKEN} during T ₁ cycles and during read hit cycles before the last \overline{BRDYO} . The IDT7MP6104/5 will not assert \overline{CKEN} during read miss cycles.
\overline{SKEN}	System Cache Enable	Input	LOW	This signal is generated by the system to indicate that a line is cacheable. The IDT7MP6104/5 will look for \overline{SKEN} to be asserted at least one cycle before the first word transfer and the cycle before the last word transfer of a line fill.
\overline{FLUSH}	Flush Cache	Input	LOW	This signal causes the IDT7MP6104/5 to invalidate its entire cache contents.
WP	Write Protect	Input	HIGH	The write protect input is only sampled during the third transfer of a line fill. If a line is flagged as write protected during a line fill, it is considered non-cacheable.
\overline{WPSTRP}	Write Protect Strap	N/A	N/A	This signal is not used by the IDT7MP6104/5.
\overline{EADS}	Valid External Address	Input	LOW	This signal indicates that an invalidation address is present on the IDT7MP6104/5 address bus. \overline{CS} must be asserted for \overline{EADS} to be recognized by the IDT7MP6104/5.

FUNCTIONAL DESCRIPTION

Basic Operation

The IDT7MP6104/7MP6105 is a complete secondary cache subsystem designed for use with the Intel i486 CPU. The IDT7MP6104/7MP6105 is designed to support zero-wait-state line reads, i.e. four words of data in five clocks. The IDT7MP6104/7MP6105 supports all of the following bus cycles: read hit, read miss, write hit, write miss, invalidation and backoff. The IDT7MP6104/7MP6105 also features single pin reset and cache flush capabilities.

The IDT7MP6104/7MP6105 latches the address at the input of the module at the beginning of any read, write or invalidation cycle. The address remains latched for one cycle after the initiation of a read or write, and the address remains latched for two cycles after the initiation of an invalidation.

Reset

The IDT7MP6104/7MP6105 is reset when RESET is asserted. Asserting RESET will invalidate the entire contents of the cache, and reset the control logic of the cache. The cache will be reset regardless of the state of other control signals when RESET is asserted.

Flush

The entire cache contents of the IDT7MP6104/7MP6105 is invalidated when the FLUSH input is asserted. The cache will be invalidated regardless of the state of other control signals when FLUSH is asserted. FLUSH will not reset the cache control logic.

The IDT7MP6104/7MP6105 is also flushed when the i486 executes an INVD or a WBINVD command. The IDT7MP6104/7MP6105 determines the execution of these commands by detecting when the i486 issues a flush special bus cycle. The flush special bus cycle is indicated by the i486 when the $D/\bar{C}=0$, $M/\bar{IO}=0$, $W/\bar{R}=1$, $\bar{BE}3=1$, $\bar{BE}2=1$, $\bar{BE}1=0$, and $\bar{BE}0=1$.

Read

The IDT7MP6104/7MP6105 recognizes the initiation of a read cycle when both \bar{ADS} and \bar{CS} are sampled LOW with M/\bar{IO} HIGH and W/\bar{R} LOW. As soon as the address is valid at the input of the module, the IDT7MP6104/7MP6105 begins its tag look-up. If the input address is not contained in the cache, then a miss has occurred, and the IDT7MP6104/7MP6105 will wait for the main memory system to service the current access. If the input address is present in the cache, then a hit has occurred, and the IDT7MP6104/7MP6105 will burst back a line of data to the CPU.

The IDT7MP6104/7MP6105 will not accept data returned in zero wait states. The earliest the IDT7MP6104/7MP6105 can accept data is the cycle after \bar{START} is asserted.

The IDT7MP6104/7MP6105 will consider the data returned from the memory system as cacheable if \bar{SKEN} is sampled LOW at least one cycle before $\bar{C}BRDY$ or $\bar{C}RDY$ is first asserted. The IDT7MP6104/7MP6105 will load the data word returned from the memory system into the cache each time $\bar{C}BRDY$ or $\bar{C}RDY$ is sampled LOW. If WP is sampled HIGH during the third word transfer of a line fill, the line is

considered write protected, and the line of data is not validated. If the line is not write protected, the IDT7MP6104/7MP6105 will only validate the line of data returned from the memory system if \bar{SKEN} is sampled LOW the cycle before the last data word is transferred from the memory system, i.e. the fourth time that $\bar{C}BRDY$ or $\bar{C}RDY$ is sampled LOW. The line fill is aborted if \bar{BLAST} is sampled LOW concurrent with $\bar{C}BRDY$ or $\bar{C}RDY$ being sampled LOW prior to the last data word transfer.

The IDT7MP6104/7MP6105 will consider the data returned as non-cacheable if $\bar{C}BRDY$ or $\bar{C}RDY$ is sampled LOW before, or concurrently, with \bar{SKEN} prior to the first word transfer. Therefore, to avoid a potential performance penalty, \bar{SKEN} should not be asserted prior to $\bar{C}BRDY$ or $\bar{C}RDY$ if the data is considered non-cacheable, since the IDT7MP6104/7MP6105 will invalidate a line of data if \bar{SKEN} is sampled LOW before $\bar{C}BRDY$ or $\bar{C}RDY$ is sampled LOW during a read miss.

The IDT7MP6104/7MP6105 requires that the read miss address (i.e. the address that was valid at the beginning of the read cycle) is present when \bar{SKEN} is sampled LOW at the beginning of a line fill and again when \bar{SKEN} is sampled at the end of a line fill. The address must be valid because it is latched at these times to invalidate a line at the beginning of the fill and then to validate the line at the end of the line fill. When the address is latched at the end of the line fill, it will remain latched until the last data word of the line is written to the cache.

If the IDT7MP6104/7MP6105 detects that the input address is contained in the cache, the IDT7MP6104/7MP6105 will supply data to the CPU. The IDT7MP6104/7MP6105 starts bursting data back to the CPU in the first T2 cycle. The IDT7MP6104/7MP6105 then transfers a new data word in each subsequent T2 cycle until \bar{BLAST} is asserted to the cache. The IDT7MP6104/7MP6105 also forces \bar{START} HIGH and $\bar{BRDY}0$ LOW in the first T2 cycle. \bar{CKEN} is asserted during the T1 cycle and again in the second, and subsequent, T2 cycles during a read hit.

Write

The IDT7MP6104/7MP6105 recognizes the initiation of a write cycle when both \bar{ADS} and \bar{CS} are sampled LOW with M/\bar{IO} HIGH and W/\bar{R} HIGH. As soon as the address is valid at the input of the module, the IDT7MP6104/7MP6105 begins its tag look-up. If the input address is contained in the cache, then a write hit has occurred, and the cache contents are updated when $\bar{C}RDY$ or $\bar{C}BRDY$ is returned from the system. The IDT7MP6104/7MP6105 requires the address to be valid in the cycle that the data is written to the cache, i.e. when $\bar{C}RDY$ or $\bar{C}BRDY$ is returned from the system; this requirement should have no impact at the system level since the i486 will maintain both the address and data on its outputs until the write cycle is completed. If the input address is not contained in the cache, then a write miss has occurred, the IDT7MP6104/7MP6105 ignores the write, and the cache contents are not updated. For both write hits and write misses the IDT7MP6104/7MP6105 will assert \bar{START} until $\bar{C}RDY$ or $\bar{C}BRDY$ is returned from the system.

Invalidation

An invalidation is initiated by the simultaneous assertion of $\overline{\text{EADS}}$ and $\overline{\text{CS}}$. If $\overline{\text{EADS}}$ and $\overline{\text{ADS}}$ are asserted simultaneously, $\overline{\text{ADS}}$ is ignored since invalidations have priority. At the initiation of an invalidation, the IDT7MP6104/7MP6105 begins its tag look-up. If the line is found in the cache, the line will be invalidated. The IDT7MP6104/7MP6105 requires two cycles after the assertion of $\overline{\text{EADS}}$ to invalidate a line; therefore, invalidations can only occur every third cycle. The IDT7MP6104/7MP6105 ignores invalidations only if an address is currently latched in the address latch. Therefore, the IDT7MP6104/7MP6105 ignores invalidations at the following times: the cycle after the initiation of a read or write cycle, the cycle after $\overline{\text{SKEN}}$ is first sampled LOW during a line fill, the cycle(s) after sampling $\overline{\text{SKEN}}$ LOW concurrent with (or after)

the third word transfer and prior to the fourth word transfer of a line fill, and the two cycles following a previous invalidation.

Backoff

A cache backoff is initiated by the assertion of $\overline{\text{BOFF}}$. $\overline{\text{BOFF}}$ interrupts any other cache cycle that the IDT7MP6104/7MP6105 is servicing. The cycle after $\overline{\text{BOFF}}$ is sampled LOW, the IDT7MP6104/7MP6105 will float its data bus, and the output control signals are driven to their idle levels, i.e. $\overline{\text{CKEN}}$ LOW, $\overline{\text{START}}$ HIGH and $\overline{\text{BRDY}}$ HIGH. When $\overline{\text{BOFF}}$ is asserted, the IDT7MP6104/7MP6105 ignores all cache cycles except for invalidations; however, the IDT7MP6104/7MP6105 will still recognize the assertion of $\overline{\text{RESET}}$ or $\overline{\text{FLUSH}}$ when $\overline{\text{BOFF}}$ is asserted.

DC ELECTRICAL CHARACTERISTICS

($V_{CC} = 5.0V \pm 5\%$, $T_A = 0^\circ\text{C}$ to 70°C)


Symbol	Parameter	Test Condition	7MP6104/5 Min.	7MP6104/5 Max.	Unit
I_{L1}	Input Leakage Current (Data)	$V_{CC} = \text{Max}$, $V_{IN} = \text{GND to } V_{CC}$	—	10/20	μA
I_{L2}	Input Leakage Current (Address)	$V_{CC} = \text{Max}$, $V_{IN} = \text{GND to } V_{CC}$	—	10	μA
I_{L3}	Input Leakage Current (Control)	$V_{CC} = \text{Max}$, $V_{IN} = \text{GND to } V_{CC}$	-10/-300	10/60	μA
I_{L4}	Input Leakage Current (CLK)	$V_{CC} = \text{Max}$, $V_{IN} = \text{GND to } V_{CC}$	-50/-380	50/140	μA
I_{LO}	Output Leakage Current	$V_{OUT} = 0V$ to V_{CC} , $V_{CC} = \text{Max}$.	—	10/20	μA
V_{OLD}	Output Low Voltage (Data)	$I_{OL} = 8\text{mA}$, $V_{CC} = \text{Min}$.	—	0.4	V
V_{OLC}	Output Low Voltage (Control)	$I_{OL} = 12\text{mA}$, $V_{CC} = \text{Min}$.	—	0.5	V
V_{OHD}	Output High Voltage (Data)	$I_{OH} = -4\text{mA}$, $V_{CC} = \text{Min}$.	2.4	—	V
V_{OHC}	Output High Voltage (Control)	$I_{OH} = -2\text{mA}$, $V_{CC} = \text{Min}$.	2.4	—	V
I_{CC}	Operating Power Supply Current	$V_{CC} = \text{Max}$, $\overline{\text{CS}} \leq V_{IL}$, $f = f_{MAX}$, Outputs Open	—	1350/3050	mA

2904 tbi 07

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2


2904 tbi 08



*including scope and jig

Figure 1. Output Load

2904 drw 03



*including scope and jig

Figure 2. Output Load (for t_{OH} , t_{CH} , t_{OL} and t_{CL})

2904 drw 04

AC ELECTRICAL CHARACTERISTICS


(V_{CC} = 5.0V ± 5%, T_A = 0° to +70°C)

Symbol	Parameter	7MP6104/5S33M		Unit
		Min.	Max.	
t ₁	Clock Period	30	—	ns
t ₂	Clock HIGH Time	11	—	ns
t ₃	Clock LOW Time	11	—	ns
t ₄	A ₂ -A ₃₁ , \overline{BE}_0 - \overline{BE}_3 Set-up Time	13	—	ns
t ₅	A ₂ -A ₃₁ , \overline{BE}_0 - \overline{BE}_3 Hold Time	10	—	ns
t ₆	A ₄ -A ₃₁ Line Fill Set-up Time	5	—	ns
t ₇	\overline{ADS} , M/ \overline{IO} , W/ \overline{R} , D/ \overline{C} Set-up Time	13	—	ns
t ₈	\overline{ADS} , M/ \overline{IO} , W/ \overline{R} , D/ \overline{C} Hold Time	3	—	ns
t ₉	\overline{BLAST} , \overline{CS} Set-up Time	9	—	ns
t ₁₀	\overline{BLAST} , \overline{CS} Hold Time	3	—	ns
t ₁₁	\overline{CRDY} , \overline{CBRDY} Set-up Time	11	—	ns
t ₁₂	\overline{CRDY} , \overline{CBRDY} Hold Time	3	—	ns
t ₁₃	\overline{SKEN} Set-up Time	9	—	ns
t ₁₄	\overline{SKEN} Hold Time	3	—	ns
t ₁₅	D ₀ -D ₃₁ , DP ₀ -DP ₃ Set-up Time	5	—	ns
t ₁₆	D ₀ -D ₃₁ , DP ₀ -DP ₃ Hold Time	3	—	ns
t ₁₇	\overline{EADS} Set-up Time	9	—	ns
t ₁₈	\overline{EADS} Hold Time	3	—	ns
t ₁₉	A ₄ -A ₃₁ Set-up Time (Snoop)	6	—	ns
t ₂₀	A ₄ -A ₃₁ Hold Time (Snoop)	10	—	ns
t ₂₁	RESET, \overline{FLUSH} Set-up Time	9	—	ns
t ₂₂	RESET, \overline{FLUSH} Hold Time	3	—	ns
t ₂₃	RESET, \overline{FLUSH} Pulse Width	80	—	ns
t ₂₄	\overline{BRDY} Valid	—	16	ns
t ₂₅	\overline{CKEN} Valid	—	15	ns
t ₂₆	START Valid	—	16	ns
t ₂₇	D ₀ -D ₃₁ , DP ₀ -DP ₃ Valid (Read Hit)	—	24	ns
t ₂₈	WP Set-up Time	9	—	ns
t ₂₉	WP Hold Time	3	—	ns
t ₃₀	\overline{BOFF} Set-up Time	9	—	ns
t ₃₁	\overline{BOFF} Hold Time	3	—	ns

2904 tbl 09

7

TIMING WAVEFORM OF A READ HIT CYCLE (READ LINE)⁽¹⁾




NOTE:

1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.


2904 drw 05

TIMING WAVEFORM OF A RESET OPERATION



2904 drw 06

TIMING WAVEFORM OF A CACHEABLE BURST READ MISS CYCLE (WRITE LINE)⁽¹⁾
(NON-WRITE PROTECTED)




NOTE:
1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.

2904 drw 07

7


TIMING WAVEFORM OF A CACHEABLE BURST READ MISS CYCLE (WRITE LINE)⁽¹⁾
 (WRITE PROTECTED)



NOTE:
 1. RESET is held LOW, FLUSH is held HIGH, BOFF is held HIGH.

2904 drw 08

TIMING WAVEFORM OF A CACHE INVALIDATION⁽¹⁾




NOTE:

1. If EADS and ADS are asserted simultaneously, ADS is ignored.

2904 drw 09


TIMING WAVEFORM OF A BACKOFF OPERATION



2904 drw 10

7

TIMING WAVEFORM OF A WRITE CYCLE^(1, 2)




NOTES:

1. RESET is held LOW, \overline{FLUSH} is held HIGH, \overline{BOFF} is held HIGH.
2. For a write hit, data in the IDT7MP6104/7MP6105 is updated.

2904 drw 11

PACKAGE DIMENSIONS



7MP6104



2904 drw 12


7

7MP6105



ORDERING INFORMATION

2904 drw 13



2904 drw 14



Integrated Device Technology, Inc.

128KB/256KB SECONDARY CACHE MODULE FOR THE INTEL® i486™

ADVANCE INFORMATION IDT7MP6118 IDT7MP6119

FEATURES

- 128KB/256KB direct mapped, non-sectored, zero-wait-state secondary cache module
- Write-through and write-back functions supported
- Concurrent snooping is supported
- Software Instruction flushing is supported
- Ideal for use with i486-based systems
- Uses the IDT71589 32K x 9 CacheRAM™ with burst counter and self-timed write and the IDT71B74 cache-tag RAM
- Operates with external i486™ speeds of 33MHz
- 64 position dual read-out SIMM (Single In-line Memory Module) with 128 leads
- Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible

DESCRIPTION


The IDT7MP6118/19 is a 128KB/256KB direct-mapped, non-sectored, zero-wait-state secondary cache supporting write-through, write-back functions and is ideal for use with many i486-based systems. The IDT7MP6118/19 uses IDT71589 32K x 9 CacheRAMs, IDT71B74 8K x 8 cache-tag RAMs along with cache control logic in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board. Extremely high speeds are achieved using IDT's high-performance, high-reliability BiCMOS and CMOS technologies.

The IDT7MP6118/19 supports zero-wait-state operation (2-1-1-1 cycles) at 33MHz during read and write cycles if the data is in the cache.

The dual read-out SIMM package configuration allows 128 signal leads to be placed on a package 3.85" x 1.5" (L x W) and is intended for use with dual read-out SIMM sockets. The IDT7MP6118 module thickness is 0.210" and the IDT7MP6119 module thickness is 0.365".

All inputs and outputs of the IDT7MP6118/19 are TTL-compatible and operate from a single 5V power supply. Multiple GND pins and on-board decoupling capacitors ensure maximum protection from noise.

FUNCTIONAL BLOCK DIAGRAM⁽¹⁾



NOTE:

1. Block diagram only shows 128KB version.

3030 drw 01

The IDT logo is a registered trademark and CacheRAM and Double-Density are trademarks of Integrated Device Technology, Inc. All others are trademarks of their respective companies.

COMMERCIAL TEMPERATURE RANGE

AUGUST 1993

PIN CONFIGURATION^(1,2)

GND	65	1	GND
RESET	66	2	CLK
Vcc	67	3	Vcc
INV	68	4	CBOFF#
MIO#	69	5	D/C#
FLUSH#	70	6	BLAST#
EADS#	71	7	SBOFF#
GND	72	8	GND
ADS#	73	9	W/R#
BE#0	74	10	BE#1
BE#2	75	11	BE#3
PWT	76	12	CS#
CRDY#	77	13	CKEN#
GND	78	14	GND
BRDY#	79	15	PULL_UP
SKEN#	80	16	START#
(See Note 2)	81	17	CHITM#
PRSN#	82	18	HITM#
WB/WT#	83	19	LOCK#
ID2	84	20	PCD
A2	85	21	A3
VCC	86	22	Vcc
A4	87	23	A5
A6	88	24	A7
A8	89	25	A9
A10	90	26	A11
A12	91	27	A13
A14	92	28	A15
A16	93	29	A17
GND	94	30	GND
A18	95	31	A19
A20	96	32	A21
A22	97	33	A23
A24	98	34	A25
A26	99	35	A27
A28	100	36	A29
A30	101	37	A31
GND	102	38	GND
D0	103	39	D1
D2	104	40	D3
D4	105	41	D5
VCC	106	42	Vcc
D6	107	43	D7
GND	108	44	GND
DP0	109	45	DP1
D8	110	46	D9
D10	111	47	D11
D12	112	48	D13
GND	113	49	GND
D14	114	50	D15
D16	115	51	D17
D18	116	52	D19
D20	117	53	D21
GND	118	54	GND
D22	119	55	D23
DP2	120	56	DP3
D24	121	57	D25
D26	122	58	D27
GND	123	59	GND
D28	124	60	D29
D30	125	61	D31
VCC	126	62	VCC
ID1	127	63	ID0
GND	128	64	GND

ID TRUTH TABLE

ID2	ID1	ID0	Description
1	1	1	128KB, write-through .
1	1	0	256KB, write-through
1	0	1	512KB, write-through
1	0	0	1MB, write-through
0	1	1	128KB, write-back
0	1	0	256KB, write-back
0	0	1	512KB, write-back
0	0	0	1MB, write-back

3030 tbl 01

**SIMM
TOP VIEW**

3030 drw 02

NOTES:

1. Module pins 63, 84 and 127 are used to identify the size of the cache present in the socket. Consult the ID Truth Table for more details.
2. Pin 81 must be connected to VCC for proper operation of the module.

PIN DEFINITION

Symbol	Pin Function	I/O	Level	Description
CLK	Clock	I	N/A	This is the clock input to the cache. All timing references for the cache are made with respect to this input.
RESET	Reset	I	HIGH	If RESET is sampled HIGH by the cache, the cache control logic is reset to a known state. In addition, when RESET is sampled HIGH the entire cache contents is invalidated.
FLUSH#	Flush	I	LOW	If FLUSH# is sampled LOW, the cache control logic goes into a flush pending state. While the cache is in a flush pending state, it will continue to service CPU cycles until it detects an I/O cycle. After detecting an I/O cycle, the cache invalidates its entire contents as it searches through the cache for dirty lines. If a line is not dirty, that line is invalidated and all associated flags are cleared. If a line is dirty, that line is written back by the cache and then it is invalidated and the associated flags cleared.
SBOFF#	System Backoff	I	LOW	This input forces the cache off of the CPU address and data buses. When SBOFF# is asserted, the cache will only recognize invalidation and snoop cycles; however, the cache will not write the data back for an invalidation/snoop hit to a dirty line until SBOFF# is deasserted.
CBOFF#	Cache Backoff	O	LOW	This output is asserted by the cache to force the CPU off the bus when the cache detects that a dirty line must be evicted from the cache. If SBOFF# is asserted the cache will not assert CBOFF#, except when the cache detects an invalidation/snoop hit to a dirty line and it does not sample HITM# LOW.
EADS#	External Address Strobe	I	LOW	This input is used in conjunction with INV by external devices to snoop, or invalidate, a cache line. If EADS# is sampled LOW simultaneous with ADS# LOW during a memory write cycle to a write through line, the cache invalidates the line. If EADS# is sampled LOW simultaneous with ADS# LOW during either a memory write cycle to a write back line or a memory read cycle, the cache ignores EADS#.
INV	Invalidate	I	HIGH	This input is used in conjunction with EADS# to snoop, or invalidate, a cache line. If INV is HIGH the cache will consider the access as an invalidation. If INV is LOW when EADS# is asserted the cache will consider the access as a snoop.
ADS#	Address Strobe	I/O	LOW	This pin is used by external devices to inform the cache that a valid address is present on the input of the cache. This pin is driven by the cache, while the cache is asserting CBOFF#, to evict a dirty line from the cache or to supply dirty data for a snoop hit.
M/IO#	Memory/I/O	I/O	N/A	This pin is used by external devices to inform the cache that a memory access is being made when this pin is HIGH, or that an I/O access is being made when this pin is LOW. I/O cycles are not considered cacheable. This pin is driven HIGH by the cache, while the cache is asserting CBOFF#, to evict a dirty line from the cache or to supply dirty data for a snoop hit.
W/R#	Write/Read	I/O	N/A	This pin is used by external devices to inform the cache that either a write is being performed when this pin is HIGH, or that a read is being performed if this pin is LOW. This pin is driven HIGH by the cache, while the cache is asserting CBOFF#, to evict a dirty line from the cache or to supply dirty data for a snoop hit.
D/C#	Data/Control	I/O	N/A	This pin is used by the cache in conjunction with the M/IO#, W/R#,

7

				BE#(0:3) and A(2) to determine when a special bus cycle is being executed, and the type of special bus cycle being executed. This pin is driven HIGH by the cache, while the cache is asserting CBOFF#, to evict a dirty line from the cache or to supply dirty data for a snoop hit.
START#	Memory Start	O	LOW	This output is asserted by the cache to inform the system that it must service the current memory access. This output is also asserted during write/snoop cycles when ADS# and EADS# are sampled LOW simultaneously and the line is marked write through. START# is driven HIGH if the cache samples SBOFF# LOW.
BRDY#	Burst Data Ready	I/O	LOW	This pin is asserted by the cache when either a read hit is detected, or a write hit is detected and the line is marked as write back. This pin is an input to the cache when the cache detects a read miss, a write miss, or during locked bus cycles. This pin is also an input during write through write cycles. A write cycle is defined as write through if a hit occurs on a line that is marked write through. A write cycle is also considered write through if the cache samples either PCD or PWT HIGH at the initiation of the write cycle.
RDY#	Data Ready	I/O	LOW	This pin is asserted by the cache during the fourth word transfer of a burst cycle being serviced by the cache. This pin is an input to the cache when the cache detects a read miss, a write miss, or during locked bus cycles. This pin is also an input during write through write cycles. A write cycle is defined as write through if a hit occurs on a line that is marked write through. A write cycle is also considered write through if the cache samples either PCD or PWT HIGH at the initiation of the write cycle.
BLAST#	Burst Last	I/O	LOW	This pin is used by the cache to determine the last cycle of a burst cycle. This pin is driven by the cache during a line write, while the cache is asserting CBOFF#, when either evicting a line from the cache, or to supply dirty data for a snoop hit. The cache asserts BLAST# concurrent with the fourth word transfer from the cache.
A(2:31)	Address	I/O	N/A	These are the address lines to the cache. They are inputs to the cache, except when the cache is performing a write cycle for either a line eviction or to supply dirty data for a snoop hit.
BE#(0:3)	Byte Enable	I/O	LOW	These are the byte enable inputs to the cache. These inputs are sampled during write cycles to control byte writes, and they are used in conjunction with M/I/O#, W/R#, D/C# and A(2) to determine when a special bus cycle is being executed. These pins are driven LOW when the cache is performing a write cycle for either a line eviction, or to supply dirty data for a snoop hit.
CS#	Chip Select	I	LOW	This input is sampled at the beginning of all bus cycles and invalidation cycles. If CS# is sampled high at the beginning of the cycle, the cache will not recognize the cycle.
D(0:31)	Data	I/O	N/A	These are the data lines of the cache. The cache will place valid data on these lines during read hits, and when the cache is performing a write cycle for either a line eviction, or to supply dirty data for a snoop hit.
DP(0:3)	Data Parity	I/O	N/A	These are the data parity lines of the cache. Functionality is the same as the data lines described above.
WB/WT#	Write Back/ Write Through	I/O	N/A	WB/WT# is an input to the cache when a line of data is loaded into the cache. If PWT is sampled HIGH at the beginning of a read cycle that results in a cache miss, the value of this pin is ignored and the line returned is considered write through. If PWT is sampled LOW at the beginning of a read cycle, and WB/WT# is sampled HIGH during the first word transfer of a line fill, the line is marked as write back. If PWT is sampled LOW at the beginning of

				a read cycle, and WB/WT# is sampled LOW during the first word transfer of a line fill, the line is marked as write through. If the line is marked as write back, the cache will update its memory contents without passing the cycle on to other devices during a memory write cycle. If the line is marked as write through, the cache will update its memory contents when the write cycle is serviced by the system. The cache drives this pin when servicing read hit cycles, and when servicing write hit cycles to write back lines. The cache floats this pin during write miss cycles, and during write through write cycles.
HITM#	Hit-Modified Input	I	LOW	This input is used to indicate to the cache that a dirty line is present in the CPU level 1 cache during snoop or invalidation cycles.
CHITM#	Hit-Modified Output	O	LOW	This output is asserted by the cache to indicate that a dirty line is being accessed in the cache during a memory read bus cycles. The cache also asserts this output when a dirty line is present in the cache during a snoop or invalidation cycle.
CKEN#	Cacheable Data Output	O	LOW	This output is asserted by the cache to indicate whether data from the cache is considered cacheable by the CPU. The cache will assert CKEN# for read hit cycles.
SKEN#	Cacheable Data Input	I	LOW	This input is sampled by the cache to determine whether the data being returned during a read miss is cacheable. SKEN# must be sampled LOW at least one cycle before the first word is transferred to the cache, and SKEN# must also be sampled LOW at least one cycle before the last word is transferred. This input is ignored if either PCD is sampled HIGH, or LOCK# is sampled LOW at the beginning of a read cycle.
PWT	Page Write Through	I/O	HIGH	This input is sampled by the cache at the initiation of memory read and write cycles. If PWT is sampled HIGH at the initiation of a memory read that results in a cache miss, the line returned is automatically considered write through. If PWT is sampled HIGH at the initiation of memory write cycle, the cache ignores the value of its internal write back/write through flag, and it is forced to treat the write cycle as write through. The cache drives this pin LOW, while CBOFF# is asserted, when the cache executes a write cycle to evict a dirty line from the cache or to supply dirty data for a snoop hit.
PCD	Page Cache Disable	I/O	HIGH	If PCD is sampled HIGH at the beginning of a read cycle and the data is contained in the cache, the cache ignores the value of PCD and treats the cycle as a normal cycle. If the data is not contained in the cache, the cache considers the data returned as non-cacheable. If PCD is sampled HIGH at the beginning of a write cycle, the cache ignores its internal write back/write through flag, and it treats the write cycle as write through. The cache drives this pin LOW while CBOFF# is asserted, when the cache executes a write cycle to evict a dirty line from the cache or to supply dirty data for a snoop hit.
LOCK#	Lock	I/O	LOW	If LOCK# is sampled LOW at the beginning of a read cycle and the data in the cache is not dirty, the read cycle is treated as a non-cacheable read miss. If the cache contains dirty data at the read address location requested by the locked cycle, the cache performs a coordinated read cycle. In a coordinated read, the cache supplies data to the CPU, but the memory controller drives RDY# or BRDY# to complete the cycle. If LOCK# is sampled LOW at the beginning of a write cycle, the cache ignores its internal write back/write through flag, and it treats the write cycle as write through. LOCK# assertion is only recognized by the cache if LOCKEN is

7

				sampled HIGH simultaneously. The cache drives this pin HIGH, while CBOFF# is asserted, when the cache executes a write cycle to evict a dirty line from the cache or to supply dirty data for a snoop hit.
ID(0:2)	ID pins	O	N/A	These pins are used to identify the cache configuration to the system. These pins should be tied to pull-up resistors external to the cache. To produce a logic HIGH level on any ID pin, the pin is a no connect on the module. To produce a logic LOW level on any pin, the pin is hard-wired to ground on the module
PRSN#	Presence	O	LOW	This output informs the system that a cache module is present in the system. This pin is hard-wired to ground on the cache module.
PULL_UP	Pull up	O	HIGH	This output pin corresponds to the BRDYO# output of the IDT7MP6104, and it is tied to VCC through a pull up resistor.

3030 tbl 02

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0.0	V
VIH	Input High Voltage	2.2	—	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

1. VIL = -3.0V for pulse width less than 5ns.

3030 tbl 03

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
TSTG	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

3030 tbl 05

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE^(1, 2)

(TA = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	7MP6118/9	Unit
CIN	Input Capacitance (Address, Control)	VIN = 0V	15/15	pF
CIN	Input Capacitance (CLK)	VIN = 0V	45/75	pF
COUT	Output Capacitance (Control)	VIN = 0V	15/15	pF
CI/O	Data I/O Capacitance	VOU = 0V	10/20	pF

NOTES:

1. These parameters are guaranteed by design but not tested.
2. These parameters are maximum values.

3030 tbl 04

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 5%

3030 tbl 06

DC ELECTRICAL CHARACTERISTICS

($V_{CC} = 5.0V \pm 5\%$, $T_A = 0^\circ C$ to $70^\circ C$)


Symbol	Parameter	Test Condition	Min.	7MP6118 Max.	7MP6119 Max.	Unit
I _{LI}	Input Leakage Current (Data)	$V_{CC} = \text{Max}, V_{IN} = \text{GND to } V_{CC}$	—	10	20	μA
I _{LI}	Input Leakage Current (Address)	$V_{CC} = \text{Max}, V_{IN} = \text{GND to } V_{CC}$	—	10	10	μA
I _{LI}	Input Leakage Current (Control)	$V_{CC} = \text{Max}, V_{IN} = \text{GND to } V_{CC}$	—	10	10	μA
I _{LI}	Input Leakage Current (CLK)	$V_{CC} = \text{Max}, V_{IN} = \text{GND to } V_{CC}$	—	50	90	μA
I _{LO}	Output Leakage Current	$V_{OUT} = 0V \text{ to } V_{CC}, V_{CC} = \text{Max.}$	—	10	20	μA
V _{OLD}	Output Low Voltage (Data)	$I_{OL} = 8mA, V_{CC} = \text{Min.}$	—	0.4	0.4	V
V _{OLC}	Output Low Voltage (Control)	$I_{OL} = 12mA, V_{CC} = \text{Min.}$	—	0.5	0.5	V
V _{OH}	Output High Voltage (Data and Control)	$I_{OH} = -4mA, V_{CC} = \text{Min.}$	2.4	—	—	V
I _{CC}	Operating Power Supply Current	$V_{CC} = \text{Max.}, \overline{CS} \leq V_{IL}, f = f_{MAX}, \text{Outputs Open}$	—	1250	2400	mA

3030 tbl 06

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2


3030 tbl 07



3030 drw 03

*including scope and jig capacitances

Figure 1. Output Load



3030 drw 04

*including scope and jig capacitances

Figure 2. Output Load
(for t_{OHZ}, t_{CHZ}, t_{OLZ} and t_{CLZ})

AC ELECTRICAL CHARACTERISTICS^(1, 2)

(V_{CC} = 5.0V ± 5%, T_A = 0° to +70°C)



Symbol	Parameter	33MHz		Unit
		Min.	Max.	
t1	Clock Period	30	—	ns
t2	Clock HIGH Time	11	—	ns
t3	Clock LOW Time	11	—	ns
t4	A2-A31, BE#0-3 Set-up Time	13	—	ns
t5	A2-A31, BE#0-3 Hold Time	10	—	ns
t6	ADS#, M/IO#, W/R#, D/C# LOCK#, PCD, PWT Set-up Time	10	—	ns
t7	ADS#, M/IO#, W/R#, D/C# LOCK#, PCD, PWT Hold Time	3	—	ns
t8	BLAST#, CS# Set-up Time	8	—	ns
t9	BLAST#, CS# Hold Time	3	—	ns
t10	CRDY#, CBRDY# Set-up Time	10	—	ns
t11	CRDY#, CBRDY# Hold Time	3	—	ns
t12	SKEN# Set-up Time	8	—	ns
t13	SKEN# Hold Time	3	—	ns
t14	D0-D31, DP0-DP3 Set-up Time	5	—	ns
t15	D0-D31, DP0-DP3 Hold Time	3	—	ns
t16	EADS#, INV Set-up Time	8	—	ns
t17	EADS#, INV Hold Time	3	—	ns
t18	A4-A31 Set-up Time (Snoop)	6	—	ns
t19	A4-A31 Hold Time (Snoop)	10	—	ns
t20	RESET, FLUSH# Set-up Time	8	—	ns
t21	RESET, FLUSH# Hold Time	3	—	ns
t22	RESET, FLUSH# Pulse Width	80	—	ns
t23	RDY#, BRDY#, START#, CHITM#, WB/WT#, CKEN# Valid	—	18	ns
t24 ⁽³⁾	RDY#, BRDY#, WB/WT# Float Delay	—	11	ns
t25	A2-A31, BE#0-3 S, ADS#, M/IO#, D/C#, BLAST#, LOCK#, PCD, PWT Valid (Writeback)	—	16	ns
t26	A2-A31, BE#0-3 S, ADS#, M/IO#, D/C#, BLAST#, LOCK#, PCD, PWT Float Delay (Writeback)	—	20	ns
t27	D0-D31, DP0-DP3 Valid (Read Hit/Writeback)	—	22	ns
t28	WB/WT# Set-up Time	9	—	ns
t29	WB/WT# Hold Time	3	—	ns
t30	CBOFF# Valid Time	—	18	ns
t31	SBOFF# Set-up Time	9	—	ns
t32	SBOFF# Hold Time	3	—	ns

NOTES:

1. Please consult the factory for 50MHz versions.
2. AC parameters guaranteed by design.
3. RDY#, BRDY#, WB/WT# Float Delay time is measured from the falling edge of the CLK input.

3030 tbi 08



PACKAGE DIMENSIONS
7MP6118



3030 drw 05


PACKAGE DIMENSIONS

7MP6119



3030 drw 06

ORDERING INFORMATION



3030 drw 07



Integrated Device Technology, Inc.

128KB/256KB SECONDARY CACHE MODULES FOR THE INTEL® i486™ PROCESSOR

IDT7MP6121
IDT7MP6122

FEATURES

- 128KB/256KB secondary cache module family
- Ideal for use with many Intel i486 CPU-based systems that use the industry standard chipsets
- Operates with external i486 processor speeds of 50MHz
- 64 position dual read-out SIMM (Single In-line Memory Module) with 128 leads
- Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity


DESCRIPTION

The IDT7MP6121/22 are members of a family of secondary caches that are ideal for use with many Intel i486 CPU-based systems. The IDT7MP6121/22 use IDT's asynchronous SRAMs in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board. High speeds at optimum costs are achieved using IDT's high-performance, high-reliability CMOS technology.

The dual read-out SIMM package configuration allows 128 signal leads to be placed on a package 3.85" long. Depending on which cache configuration is used, the module is a maximum of 0.35" thick and a maximum of 1.05" tall.

The IDT7MP6121/22 operate from single 5V power supply. Multiple GND pins and on-board decoupling capacitors ensure maximum protection from noise.

FUNCTIONAL BLOCK DIAGRAM IDT7MP6122 – 256KB VERSION




2927 drw 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc. All others are trademarks of their respective companies.

COMMERCIAL TEMPERATURE RANGE

SEPTEMBER 1993

FUNCTIONAL BLOCK DIAGRAM
IDT7MP6121 – 128KB VERSION



2927 drw 02

PIN NAMES

CA4 – CA19	Cache Address Inputs
CA2, CA3B/2, CA3A, CA3B	Bank Cache Address Inputs
D0 – D31	Cache Data Inputs/Outputs
CSA0 – CSA3	Bank A Byte Chip Select Inputs
CSB0 – CSB3	Bank B Byte Chip Select Inputs
WEA0 – WEA3	Bank A Byte Write Enable Inputs
WEB0 – WEB3	Bank B Byte Write Enable Inputs
OEA	Bank A Output Enable Input
OB	Bank B Output Enable Input
TA4 – TA19	Tag, Dirty Bit Address Inputs
TAG0 – TAG7	Tag Data Inputs/Outputs
DIRTY	Dirty Bit Input/Output
TAGDRTCS	Tag/Dirty Chip Select Input
TAGWE	Tag Write Enable Input
DRTWE	Dirty Bit Write Enable Input
PD0 – PD2	Presence Detect Pins
N.C.	No Connect
GND	Ground
Vcc	Power Supply

2927 tbi 01

PIN CONFIGURATION⁽³⁾

PD0	1	65	PD1
PD2	2	66	GND
D0	3	67	D1
D2	4	68	D3
D4	5	69	VCC
D6	6	70	D5
D8	7	71	D7
GND	8	72	D9
D10	9	73	D11
D12	10	74	D13
D14	11	75	D15
D16	12	76	D17
D18	13	77	D19
D20	14	78	D21
GND	15	79	GND
D22	16	80	D23
D24	17	81	D25
VCC	18	82	VCC
D26	19	83	D27
D28	20	84	D29
D30	21	85	D31
(1) N.C.	22	86	N.C. (1)
(1) N.C.	23	87	N.C. (1)
GND	24	88	GND
CSA0	25	89	CSB0 ⁽²⁾
CSA1	26	90	CSB1 ⁽²⁾
CSA2	27	91	VCC
CSA3	28	92	CSB2 ⁽²⁾
GND	29	93	CSB3 ⁽²⁾
OEA	30	94	OB ⁽²⁾
WEA0	31	95	WEB0 ⁽²⁾
WEA1	32	96	WEB1 ⁽²⁾
WEA2	33	97	WEB2 ⁽²⁾
WEA3	34	98	WEB3 ⁽²⁾
TAGWE	35	99	DRTWE
TAGDRTCS	36	100	VCC
(1) N.C.	37	101	N.C. (1)
(1) N.C.	38	102	N.C. (1)
CA3A	39	103	CA3B/2
CA2	40	104	CA3B
GND	41	105	GND
CA4	42	106	CA5
CA6	43	107	CA7
CA8	44	108	CA9
CA10	45	109	CA11
CA12	46	110	CA13
CA14	47	111	CA15
CA16	48	112	CA17
CA18	49	113	CA19
GND	50	114	GND
TA4	51	115	TA5
TA6	52	116	TA7
TAB	53	117	TA9
TA10	54	118	TA11
TA12	55	119	TA13
TA14	56	120	TA15
TA16	57	121	TA17
TA18	58	122	TA19
GND	59	123	GND
TAG0	60	124	TAG1
TAG2	61	125	TAG3
TAG4	62	126	TAG5
TAG6	63	127	TAG7
DIRTY	64	128	VCC

**DUAL READ-OUT SIMM
TOP VIEW**

NOTES:

1. These pins are reserved for future use. Please consult the factory for details.
2. These pins are N.C. (no connect) on the IDT7MP6121 module.
3. The module pinout supports cache sizes up to 1MB.

2927 drw 03

PRESENCE DETECT TABLE

PD2	PD1	PD0	Size	Module
N.C.	N.C.	N.C.	—	no cache present
N.C.	N.C.	GND	—	reserved
N.C.	GND	N.C.	—	reserved
N.C.	GND	GND	128KB	IDT7MP6121
GND	N.C.	N.C.	256KB	IDT7MP6122
GND	N.C.	GND	—	reserved
GND	GND	N.C.	—	reserved
GND	GND	GND	—	reserved

2927 tbl 02

CAPACITANCE^(1, 2)

(TA = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	7MP6121/22	Unit
CIN1	Input Capacitance (Data Address)	VIN = 0V	50/95	pF
CIN2	Input Capacitance (Tag Address, TAGDRTCS)	VIN = 0V	20	pF
CIN3	Input Capacitance (\overline{OE}_A , \overline{OE}_B)	VIN = 0V	50	pF
CIN4	Input Capacitance (All other controls)	VIN = 0V	14	pF
CI/O1	Data I/O Capacitance	VOUT = 0V	14/25	pF
CI/O2	Tag I/O Capacitance	VOUT = 0V	12	pF

NOTES:

1. These parameters are guaranteed by design but not tested.
2. These parameters are maximum values.

2927 tbl 03

RECOMMENDED DC OPERATING CONDITIONS⁽¹⁾

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0.0	V
VIH	Input High Voltage	2.2	—	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

1. VIL = -3.0V for pulse width less than 5ns.

2927 tbl 04

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Commercial	0°C to +70°C	0V	5.0V

2927 tbl 05

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
TSTG	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2927 tbl 06

DC ELECTRICAL CHARACTERISTICS

(VCC = 5.0V ± 5%, TA = 0°C to 70°C)

Symbol	Parameter	Test Condition	7MP6121/22 Min.	7MP6121/22 Max.	Unit
I _{LI}	Input Leakage Current (Data)	VCC = Max, VIN = GND to VCC	—	10/20	μA
I _{LI}	Input Leakage Current (Data Address)	VCC = Max, VIN = GND to VCC	—	40/80	μA
I _{LI}	Input Leakage Current (Tag Address, TAGDRTCS)	VCC = Max, VIN = GND to VCC	—	20	μA
I _{LI}	Input Leakage Current (\overline{OE}_A , \overline{OE}_B)	VCC = Max, VIN = GND to VCC	—	40	μA
I _{LI}	Input Leakage Current (Control)	VCC = Max, VIN = GND to VCC	—	10	μA
I _{LO}	Output Leakage Current (Data)	VOUT = 0V to VCC, VCC = Max., $\overline{CS} \geq V_{IH}$	—	10/20	μA
I _{LO}	Output Leakage Current (Tag)	VOUT = 0V to VCC, VCC = Max., $\overline{CS} \geq V_{IH}$	—	10	μA
VOL	Output Low Voltage	IOL = 8mA, VCC = Min.	—	0.4	V
VOH	Output High Voltage	I _{OH} = -4mA, VCC = Min.	2.4	—	V
I _{CC}	Operating Power Supply Current	VCC = Max., $\overline{CS} \leq V_{IL}$, f = f _{MAX} , Outputs Open	—	935/1525	mA
I _{SB}	Standby Supply Current	VCC = Max., $\overline{CS} \geq V_{IH}$, f = f _{MAX} , Outputs Open	—	300/510	mA
I _{SB1}	Full Standby Supply Current	VCC = Max., $\overline{CS} \geq V_{CC} - 0.2V$, f = 0, VIN > VCC - 0.2V or < 0.2V	—	115/200	mA

2927 tbl 07

SRAM CYCLE TIMES^(1, 2)

Module Speed	Size	Data	Tag	Dirty
33MHz	128KB	20ns	15ns	15ns
33MHz	256KB	20ns	15ns	15ns


NOTES: 2927 tbl 08

- Cycle times are for the SRAMs themselves used on the module.
 Modules are tested for function only.
- Please consult the factory regarding other speeds.

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2927 tbl 09



2927 drw 04

Figure 1. Output Load




2927 drw 05

Figure 2. Output Load
 (for tOHZ, tCHZ, tOLZ and tCLZ)


PACKAGE DIMENSIONS

7MP6121




2927 drw 06

7MP6122



ORDERING INFORMATION



2927 drw 07

2927 drw 08



Integrated Device Technology, Inc.

128KB/256KB/512KB SECONDARY CACHE MODULES FOR THE INTEL® i486™ CPU/82420TX PCI SET

PRELIMINARY
IDT7MP6133
IDT7MP6134
IDT7MP6135
IDT7MP6151
IDT7MP6152
IDT7MP6153

FEATURES

- 128KB/256KB/512KB secondary cache module family
- Ideal for use with Intel i486 CPU-based systems that use the Intel 82420TX PCIsset core logic
- Operates with external i486 processor speeds of 33MHz
- Supports 128MB of cacheable memory
- Low cost low profile cardedge module with 112 leads
- Uses Burndy Computerbus™ connector, part number CELP2X56SC3Z48
- Presence detect pins map directly into 82424TX CDC
- Single 5V (±5%) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity

DESCRIPTION


The IDT7MP6133/34/35 and IDT7MP6151/52/53 are members of a family of low-cost secondary caches that are ideal for use with Intel i486 CPU-based systems using the Intel 82420TX PCIsset core logic. The IDT7MP6133/34/35 and IDT7MP6151/52/53 use IDT's asynchronous SRAMs and one IDT74FCT162373 balanced drive Double-Density™ latch in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board. High speeds are achieved using IDT's high-performance, high-reliability CMOS technology.

The low-profile cardedge package configuration allows 112 signal leads to be placed on a package 3.15" long. Depending on which cache configuration is used, the module is a maximum of 0.365" thick and a maximum of 1.2" tall.

The IDT7MP6133/34/35 and IDT7MP6151/52/53 operate from single 5V power supply. Multiple GND pins and on-board decoupling capacitors ensure maximum protection from noise.

FUNCTIONAL BLOCK DIAGRAM

IDT7MP6133/51 AND IDT7MP6135/53 – 128KB/512KB VERSIONS



Double-Density is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc. All others are trademarks of their respective companies.


2929 drw 01

COMMERCIAL TEMPERATURE RANGE

OCTOBER 1993



FUNCTIONAL BLOCK DIAGRAM
IDT7MP6134/52 – 256KB VERSIONS



PIN CONFIGURATION

GND	57	1	GND
D0	58	2	D1
D2	59	3	D3
D4	60	4	D5
D6	61	5	D7
VCC	62	6	VCC
(2) N.C.	63	7	N.C.(2)
D8	64	8	D9
D10	65	9	D11
D12	66	10	D13
GND	67	11	GND
D14	68	12	D15
D16	69	13	D17
D18	70	14	D19
D20	71	15	D21
VCC	72	16	VCC
D22	73	17	D23
(2) N.C.	74	18	N.C.(2)
D24	75	19	D25
D26	76	20	D27
GND	77	21	GND
D28	78	22	D29
D30	79	23	D31
A2-0	80	24	A2-1 (1)
A3-0	81	25	A3-1 (1)
VCC	82	26	VCC
A4	83	27	A5
A6	84	28	A7
A8	85	29	A9
A10	86	30	A11
A12	87	31	A13
A14	88	32	A15
A16	89	33	A17
A18	90	34	N.C.
GND	91	35	GND
DIRTYI	92	36	DIRTYO
TAG0	93	37	TAG1
TAG2	94	38	TAG3
TAG4	95	39	TAG5
GND	96	40	GND
TAG6	97	41	TAG7(3)
VALID	98	42	TAG8(3)
TAGCS	99	43	ALE
TAGWE	100	44	WE0
VCC	101	45	VCC
GND	102	46	GND
TAGOE	103	47	WE1
DIRTYWE	104	48	WE2
DIRTYCS	105	49	WE3
VCC	106	50	VCC
OE0	107	51	OE1(1)
CS0	108	52	CS1(1)
PD0	109	53	PD1
PD2	110	54	PD3
PD4	111	55	N.C.
GND	112	56	GND

**LOW PROFILE CARDEDGE MODULE
 TOP VIEW**

NOTES:

1. These pins are N.C. (no connect) on the IDT7MP6133, IDT7MP6135, IDT7MP6151 and IDT7MP6153 modules.
2. Please consult the factory regarding the IDT7MP6164 and IDT7MP6165 module versions that support parity.
3. These pins are N.C. (no connect) on the IDT7MP6133, IDT7MP6134 and IDT7MP6135 modules.

2929 drw 03

PIN NAMES

A4 – A18	Address Inputs
A2-0 – A3-0	Lower Order Bank 0 Address Inputs
A2-1 – A3-1	Lower Order Bank 1 Address Inputs
D0 – D31	Cache Data Inputs/Outputs
CS0	Bank 0 Chip Select Input
CS1	Bank 1 Chip Select Input (256KB only)
WE0 – WE3	Byte Write Enable Inputs
OE0	Bank 0 Output Enable Input
OE1	Bank 1 Output Enable Input (256KB only)
ALE	Address Latch Enable Input
TAG0 – TAG8	Tag Data Inputs/Outputs
VALID	Valid Bit Input/Output
TAGWE	Tag and Valid Bit Write Enable Input
TAGOE	Tag and Valid Bit Output Enable Input
TAGCS	Tag and Valid Bit Chip Select Input
DIRTYI	Dirty Bit Input
DIRTYO	Dirty Bit Output
DRTCS	Dirty Bit Chip Select Input
DRTWE	Dirty Bit Write Enable Input
PD0 – PD4	Presence Detect Pins
N.C.	No Connect
GND	Ground
Vcc	Power Supply

2929 tbl 01

PRESENCE DETECT TABLE(1)

PD4	PD3	PD2	PD1	PD0	Size	Max(2)	Module
N.C.	N.C.	N.C.	N.C.	N.C.	—	—	no cache present
Vcc	Vcc	N.C.	N.C.	N.C.	64KB	8MB	—
Vcc	Vcc	N.C.	N.C.	Vcc	128KB	16MB	IDT7MP6133
Vcc	Vcc	N.C.	Vcc	N.C.	256KB	32MB	IDT7MP6134
Vcc	Vcc	N.C.	Vcc	Vcc	512KB	64MB	IDT7MP6135
Vcc	N.C.	Vcc	N.C.	N.C.	64KB	32MB	—
Vcc	N.C.	Vcc	N.C.	Vcc	128KB	64MB	IDT7MP6151
Vcc	N.C.	Vcc	Vcc	N.C.	256KB	128MB	IDT7MP6152
Vcc	N.C.	Vcc	Vcc	Vcc	512KB	128MB(3)	IDT7MP6153

NOTES:

1. Pins PD4 - PD0 map directly to the 82424TX CDC Secondary Cache Control Register bits:
 PD4 – CP (cache present)
 PD3, PD2 – TAW (tag address width)
 PD1, PD0 – SCS (secondary cache size)
2. Maximum cacheable address space based on a 7- or 9-bit tag field.
3. The maximum cacheable address space allowed by the core logic is 128MB.

2929 tbl 02



RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V

2929 tbl 03

CAPACITANCE^(1,2)

(TA = +25°C, f = 1.0 MHz)

Symbol	Parameter	Condition	Module ⁽³⁾	Unit
CIN1	Input Capacitance (ALE, DIRTYI, Dirty Control)	VIN = 0V	12	pF
CIN2	Input Capacitance (\overline{WE})	VIN = 0V	12/22/12	pF
CIN3	Input Capacitance (A4 - A18, Tag Control)	VIN = 0V	12 ⁽⁴⁾	pF
CIN4	Input Capacitance (\overline{CS} , \overline{OE} , A2 - A3)	VIN = 0V	50	pF
CIO1	Data I/O Capacitance	VOUT = 0V	14/25/14	pF
CIO2	Tag I/O Capacitance	VOUT = 0V	12	pF
Co	Output Capacitance	VOUT = 0V	12	pF

NOTES:

2929 tbl 04

- These parameters are guaranteed by design but not tested.
- These parameters are maximum values.
- The module specifications are for either 128K/256KB/512KB versions respectively or all versions if the specification is a single number.
- For the IDT7MP6151/52/53 modules, the specification is 22pF.

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
TSTG	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

NOTE:

2929 tbl 05

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS⁽¹⁾

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0.0	V
VIH	Input High Voltage	2.2	—	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

2929 tbl 06

- VIL = -3.0V for pulse width less than 5ns.

DC ELECTRICAL CHARACTERISTICS

(VCC = 5.0V ± 5%, TA = 0°C to 70°C)

Symbol	Parameter	Test Condition	Module Min.	Module Max.	Unit
ILI	Input Leakage Current	VCC = Max, VIN = GND to Vcc	—	20	μA
LI	Input Leakage Current (\overline{CS} , \overline{OE} , A2 - A3)	VCC = Max, VIN = GND to Vcc	—	40	μA
ILO	Output Leakage Current	VOUT = 0V to Vcc, VCC = Max., $\overline{CS} \geq V_{IH}$	—	20	μA
VOL	Output Low Voltage	IOL = 8mA, VCC = Min.	—	0.4	V
VOH	Output High Voltage	I _{OH} = -4mA, VCC = Min.	2.4	—	V
ICC	Operating Power Supply Current	VCC = Max., $\overline{CS} \leq V_{IL}$, f = fMAX, Outputs Open	—	995 ⁽¹⁾ 1140 ⁽²⁾	mA
ISB	Standby Supply Current	VCC = Max., $\overline{CS} \geq V_{IH}$, f = fMAX, Outputs Open	—	405 ⁽¹⁾ 445 ⁽²⁾	mA
ISB1	Full Standby Supply Current	VCC = Max., $\overline{CS} \geq V_{CC} - 0.2V$, f = 0, VIN > VCC - 0.2V or < 0.2V	—	185 ⁽¹⁾ 205 ⁽²⁾	mA

NOTES:


2929 tbl 07

- This specification is for the IDT7MP6133/34/35 modules.
- This specification is for the IDT7MP6151/52/53 modules.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2


2929 tbl 08



2929 dnw 04

*including scope and jig capacitances

Figure 1. Output Load



2929 dnw 05

*including scope and jig capacitances

Figure 2. Output Load
(for tOHZ, tCHZ, tOLZ and tCLZ)

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V ± 5%, T_A = 0°C to 70°C)

Symbol	Parameter	7MP6133/34/35S33M and IDT7MP6151/52/53S33M						Unit
		Data		Tag		Dirty		
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle								
t _{RC}	Read Cycle Time	30	—	30	—	30	—	ns
t _{AA} A2 - A3	Address Access Time	—	18	—	—	—	—	ns
t _{AA} A4 - A16 ⁽³⁾	Address Access Time	—	30	—	12 ⁽²⁾	—	28	ns
t _{ACS}	Chip Select Access Time	—	18	—	12	—	30	ns
t _{OE}	Output Enable to Output Valid	—	15	—	10	—	—	ns
t _{CHZ} ⁽¹⁾	Chip Deselect to Output in High-Z	—	15	—	10	—	15	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High-Z	—	15	—	10	—	—	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	3	—	ns
Write Cycle								
t _{WC}	Write Cycle Time	30	—	30	—	30	—	ns
t _{WP}	Write Pulse Width	13	—	13	—	13	—	ns
t _{DS}	Data Setup to Write Time	11	—	13	—	13	—	ns
t _{DH}	Data Hold from Write Time	0	—	0	—	0	—	ns
t _{CW}	Chip Select to End-of-Write	20	—	20	—	20	—	ns
t _{AW} A4 - A16	Address Valid to End-of-Write	23	—	20	—	23	—	ns
t _{AS} A2 - A3	Address Set-up Time	2	—	—	—	—	—	ns
t _{AS} A4 - A16	Address Set-up Time	10	—	2	—	10	—	ns

NOTES:


1. This parameter is guaranteed by design, but not tested.
2. Module supports i486DX2 CPU. For support for i486SX/DX support, please consult the factory.
3. This parameter is for the condition when ALE is high.

2929 tbl 09

7


PACKAGE DIMENSIONS

IDT7MP6133



2929 drw 06


IDT7MP6134




2929 drw 07

PACKAGE DIMENSIONS

IDT7MP6135



IDT7MP6151




2929 drw 08

2929 drw 09




PACKAGE DIMENSIONS


IDT7MP6152



IDT7MP6153



ORDERING INFORMATION



2929 drw 12



Integrated Device Technology, Inc.

256KB/512KB SECONDARY CACHE MODULES FOR THE PENTIUM™ AND POWER PC™ CPUs

PRODUCT PREVIEW

- IDT7MP6140
- IDT7MP6141
- IDT7MP6142
- IDT7MP6143
- IDT7MP6144
- IDT7MP6145

FEATURES

- 256KB/512KB secondary cache module family
- Ideal for use with many Pentium and PowerPC CPU-based systems
- 68 position dual read-out SIMM (Single In-line Memory Module) with 136 leads
- Operates from a single 5.0V power supply with 3.3V I/O compatibility
- Multiple GND pins and decoupling capacitors for maximum noise immunity


DESCRIPTION

The IDT7MP6140/1/2/3/4/5 is a family of 256KB/512KB secondary caches that is ideal for use with many Pentium and PowerPC CPU-based systems. The IDT7MP6140/41/42/43/44/45 uses IDT's burst CacheRAMs™ in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board. Extremely high speeds at optimum costs are achieved using IDT's high-performance, high-reliability BiCMOS and CMOS technologies.

The dual read-out SIMM package configuration allows 136 signal leads to be placed on a package that is 4.05" long, 0.25" thick and 1.0" tall.

The IDT7MP6140/41/42/43/44/45 operate from a single 5.0V power supply with 3.3V compatibility for the input/outputs (I/Os). Equal clock line trace lengths ensure minimum clock skew. Multiple GND pins and on-board decoupling capacitors ensure maximum protection from noise.

FUNCTIONAL BLOCK DIAGRAM



2930 drw 01

The IDT logo is a registered trademark and CacheRAM is a trademark of Integrated Device Technology, Inc. All others are trademarks of their respective companies.

COMMERCIAL TEMPERATURE RANGE

OCTOBER 1993

PIN CONFIGURATION

PD0	1	69	GND
PD1	2	70	PD2
D0	3	71	VCC
D1	4	72	D2
VCC	5	73	D3
D4	6	74	D5
D6	7	75	D7
DP0	8	76	GND
D8	9	77	D9
D10	10	78	D11
GND	11	79	D12
CLK0	12	80	GND
GND	13	81	D13
D14	14	82	D15
VCC	15	83	DP1
D16	16	84	GND
D17	17	85	D18
D19	18	86	D20
D21	19	87	D22
VCC	20	88	D23
DP2	21	89	GND
D24	22	90	D25
D26	23	91	D27
D28	24	92	D29
GND	25	93	D30
D31	26	94	GND
DP3	27	95	CE0
GND	28	96	WE1
WE0	29	97	WE3
WE2	30	98	OE0
ADSP	31	99	ADSC
ADV	32	100	GND
VCC	33	101	OE1
WE4	34	102	WE5
WE6	35	103	WE7
D32	36	104	CE1
D33	37	105	D34
GND	38	106	D35
D36	39	107	D37
D38	40	108	VCC
D39	41	109	DP4
D40	42	110	D41
VCC	43	111	D42
D43	44	112	D44
D45	45	113	GND
D46	46	114	D47
DP5	47	115	D48
GND	48	116	D49
CLK1	49	117	GND
GND	50	118	D50
D52	51	119	D51
D53	52	120	D54
D55	53	121	D56
DP6	54	122	GND
VCC	55	123	D57
D58	56	124	D59
D60	57	125	D61
D62	58	126	D63
DP7	59	127	VCC
A0	60	128	A1
A2	61	129	A3
A4	62	130	A5
A6	63	131	A7
A8	64	132	GND
A10	65	133	A9
A12	66	134	A11
A14	67	135	A13
GND	68	136	A15

2930 drw 02

**DUAL READ-OUT SIMM
TOP VIEW**

PIN NAMES

A0 – A15	Address Inputs
D0 – D63	Inputs/Outputs
DP0 – DP7	Parity Inputs/Outputs
CE0 – CE1	Chip Enable Inputs
WE0 – WE7	Byte Write Enable Inputs
OE0 – OE1	Output Enable Inputs
ADSP	Address Status Processor Input
ADSC	Address Status Cache Controller Input
ADV	Burst Address Advance Input
CLK0 – CLK1	Clock Inputs
PD0 – PD2	Presence Detect Pins
N.C.	No Connect
GND	Ground
Vcc	Power Supply

2930 tbl 01

PRESENCE DETECT TABLE

PD2	PD1	PD0	Type	Size	Module
N.C.	N.C.	N.C.	—	—	no cache
N.C.	N.C.	GND	—	—	reserved
N.C.	GND	N.C.	Linear Burst	256KB	IDT7MP6144
N.C.	GND	GND	Linear Burst	512KB	IDT7MP6145
GND	N.C.	N.C.	Interleaved Burst ⁽¹⁾	256KB	IDT7MP6142
GND	N.C.	GND	Interleaved Burst ⁽¹⁾	512KB	IDT7MP6143
GND	GND	N.C.	Interleaved Burst	256KB	IDT7MP6140
GND	GND	GND	Interleaved Burst	512KB	IDT7MP6141

NOTE:

2930 tbl 02

1. This version has additional special features to the standard 2-1-1-1 burst; please consult the factory for details.

**RECOMMENDED DC
OPERATING CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0.0	V
VIH	Input High Voltage	2.2	—	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

2930 tbl 03

1. VIL = -3.0V for pulse width less than 5ns.

**RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V

2930 tbl 04



CAPACITANCE^(1, 2)

(TA = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	7MP6140-45	Unit
CIN1	Input Capacitance (Address, Control)	VIN = 0V	25	pF
CIN2	Input Capacitance (\overline{CE} , \overline{OE} , CLK)	VIN = 0V	15	pF
CIN3	Input Capacitance (\overline{WE})	VIN = 0V	8	pF
C _{I/O}	I/O Capacitance	VOUT = 0V	10	pF

NOTES:

- These parameters are guaranteed by design but not tested.
- These parameters are maximum values.

2930 tbl 05

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
TSTG	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

2930 tbl 06

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS

(VCC = 5.0V ± 5%, TA = 0°C to 70°C)


Symbol	Parameter	Test Condition	7MP6140-45	7MP6140-45	Unit
			Min.	Max.	
ILI	Input Leakage Current (Address, Control)	VCC = Max, VIN = GND to VCC	—	20	μA
ILI	Input Leakage Current (\overline{CE} , \overline{OE} , CLK)	VCC = Max, VIN = GND to VCC	—	10	μA
ILI	Input Leakage Current (\overline{WE})	VCC = Max, VIN = GND to VCC	—	5	μA
ILO	Output Leakage Current	VOUT = 0V to VCC, VCC = Max.	—	5	μA
VOL	Output Low Voltage	IOL = 8mA, VCC = Min.	—	0.4	V
VOH	Output High Voltage	I _{OH} = -4mA, VCC = Min.	2.4	—	V
ICC	Operating Power Supply Current	VCC = Max., $\overline{CE} \leq V_{IL}$, f = fMAX, Outputs Open	—	1000	mA
ISB	Standby Power Supply Current	VCC = Max., $\overline{CE} \geq V_{IH}$, f = fMAX, Outputs Open	—	200	mA
ISB1	Full Standby Power Supply Current	VCC = Max., $\overline{CE} \geq VCC - 0.2V$, f = 0, VIN ≤ 0.2V or VIN ≥ VCC - 0.2V, Outputs Open	—	120	mA

2930 tbl 07

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2


2930 tbl 08



2930 drw 03

*including scope and jig

Figure 1. Output Load




2930 drw 04

*including scope and jig


Figure 2. Output Load
(for tOHZ, tCHZ, tOLZ and tCLZ)

PACKAGE DIMENSIONS



2930 drw 03

ORDERING INFORMATION



2930 drw 04



Integrated Device Technology, Inc.

256KB, 512KB AND 1MB SECONDARY CACHE MODULES FOR THE INTEL® PENTIUM™ PROCESSOR

PRELIMINARY
IDT7MP6157
IDT7MP6158
IDT7MP6159
IDT7MP6160

FEATURES

- 256KB, 512KB and 1MB secondary cache module family
- Ideal for use with many Intel Pentium CPU-based systems and those that use the Intel 82430 PCiset core logic
- Operates with external Pentium processor speeds of 66MHz
- Low-cost, low-profile cardedge module with 160 leads
- Uses Burndy Computerbus™ connector, part number CELP2X80SC3Z48
- Single 5V (±5) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity


DESCRIPTION

The IDT7MP6157/58/59/60 are a family of 256KB/1MB/256KB/512KB secondary caches that are ideal for use with many Intel Pentium CPU-based systems and is particularly tailored for those that use the Intel 82430 PCiset core logic. The IDT7MP6157/58/59/60 use IDT's burst and asynchronous CacheRAMs™ in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board. Extremely high speeds are achieved using IDT's high-performance, high-reliability BiCMOS and CMOS technologies.

The low profile cardedge package configuration allows 160 signal leads to be placed on a package 4.35" long. Depending on which cache configuration is used, the module is a maximum of 0.445" thick and a maximum of 1.15" tall.

All inputs and outputs of the IDT7MP6157/58/59/60 are TTL-compatible, and operate from a single 5V supply. Burst SRAM versions are 3.3V I/O compatible. Equal clock line trace lengths ensure minimum clock skew. Multiple GND pins and on-board decoupling capacitors ensure maximum protection from noise.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark and CacheRAM is a trademark of Integrated Device Technology, Inc. All others are trademarks of their respective companies.

COMMERCIAL TEMPERATURE RANGE

OCTOBER 1993

PIN CONFIGURATION

GND	81	1	GND
D63	82	2	D62
VCC	83	3	VCC
D61	84	4	D60
VCC	85	5	VCC
D59	86	6	D58
D57	87	7	D56
GND	88	8	GND
(2) DP7	89	9	DP6(2)
D55	90	10	D54
D53	91	11	D52
D51	92	12	D50
GND	93	13	GND
D49	94	14	D48
D47	95	15	D46
D45	96	16	D44
D43	97	17	D42
GND	98	18	GND
D41	99	19	D40
(2) DP5	100	20	DP4(2)
D39	101	21	D38
D37	102	22	D36
D35	103	23	D34
GND	104	24	GND
D33	105	25	D32
D31	106	26	D30
D29	107	27	D28
D27	108	28	D26
D25	109	29	D24
GND	110	30	GND
(2) DP3	111	31	DP2(2)
D23	112	32	D22
D21	113	33	D20
VCC	114	34	VCC
D19	115	35	D18
GND	116	36	GND
D17	117	37	D16
VCC	118	38	VCC
D15	119	39	D14
D13	120	40	D12
GND	121	41	GND
D11	122	42	D10
VCC	123	43	VCC
D9	124	44	D8
(2) DP1	125	45	DP0(2)
VCC	126	46	VCC
D7	127	47	D6
D5	128	48	D4
D3	129	49	D2
D1	130	50	D0
GND	131	51	GND
A3-1	132	52	A3-0
A4-1	133	53	A4-0
A5-1	134	54	A5-0
A6-1	135	55	A6-0
A7	136	56	A8
GND	137	57	GND
A9	138	58	A10
A11	139	59	A12
A13	140	60	A14
A15	141	61	A16
A17	142	62	A18
GND	143	63	GND
A19	144	64	PD0
PD1	145	65	PD2
(1) CLK0	146	66	CLK1(1)
(1) CLK2	147	67	CLK3(1)
GND	148	68	GND
WE7	149	69	WE6
WE5	150	70	WE4
WE3	151	71	WE2
WE1	152	72	WE0
GND	153	73	GND
(1) ADSc1	154	74	ADSc0(1)
CE1	155	75	CE0
(1) ADV1	156	76	ADV0(1)
OE1	167	77	OE0
VCC	158	78	VCC
(1) ADSP1	159	79	ADSP0(1)
GND	160	80	GND

PIN NAMES

A3 – A19	Address Inputs
D0 – D63	Inputs/Outputs
DP0 – DP7	Parity Inputs/Outputs
\overline{CE}_0 – \overline{CE}_1	Chip Enable Inputs
\overline{WE}_0 – \overline{WE}_7	Byte Write Enable Inputs
\overline{OE}_0 – \overline{OE}_1	Output Enable Inputs
\overline{ADSP}_0 – \overline{ADSP}_1	Address Status Processor Inputs
\overline{ADSc}_0 – \overline{ADSc}_1	Address Status Cache Controller Inputs
\overline{ADV}_0 – \overline{ADV}_1	Burst Address Advance Inputs
CLK0 – CLK3	Clock Inputs
PD0 – PD2	Presence Detect Pins
N.C.	No Connect
GND	Ground
Vcc	Power Supply

3031 tbl 01

PRESENCE DETECT TABLE

PD2	PD1	PD0	SRAM	Type	Size	Module
N.C.	N.C.	N.C.	—	—	—	No cache present
N.C.	N.C.	GND	128K x 8	Asynch	1MB	IDT7MP6158
N.C.	GND	N.C.	32K x 8	Asynch	256KB	IDT7MP6157
N.C.	GND	GND	—	—	—	Reserved
GND	N.C.	N.C.	—	—	—	Reserved
GND	N.C.	GND	—	—	—	Reserved
GND	GND	N.C.	32K x 18	Burst	256KB	IDT7MP6159
GND	GND	GND	64K x 18	Burst	512KB	IDT7MP6160

3031 tbl 02

**LOW PROFILE CARDEGE MODULE
TOP VIEW**

- NOTES:**
1. These pins are no connects for the asynchronous module version.
 2. These pins are no connects for the module versions without parity.

3031 drw 02



RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0.0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

1. V_{IL} = -3.0V for pulse width less than 5ns.

3031 tbl 03

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	5.0V ± 5%

3031 tbl 04

CAPACITANCE^(1, 2)

(T_A = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	'6157/8	'6159/60	Unit
C _{IN1}	Input Capacitance (Address)	V _{IN} = 0V	45	25	pF
C _{IN2}	Input Capacitance (CE, OE, Control)	V _{IN} = 0V	25	15	pF
C _{IN3}	Input Capacitance (WE, CLK)	V _{IN} = 0V	8	8	pF
C _{I/O}	I/O Capacitance	V _{OUT} = 0V	10	10	pF

NOTES:

1. These parameters are guaranteed by design but not tested.
2. These parameters are maximum values.

3031 tbl 05

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Value	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-10 to +85	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

3031 tbl 06

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V ± 5%, T_A = 0°C to 70°C)


Symbol	Parameter	Test Condition	7MP6157/58		7MP6159/60		Unit
			Min.	Max.	Min.	Max.	
I _{LI}	Input Leakage Current (Address)	V _{CC} = Max, V _{IN} = GND to V _{CC}	—	40	—	40	µA
I _{LI}	Input Leakage Current (CE, OE, Control)	V _{CC} = Max, V _{IN} = GND to V _{CC}	—	20	—	20	µA
I _{LI}	Input Leakage Current (WE, CLK)	V _{CC} = Max, V _{IN} = GND to V _{CC}	—	5	—	5	µA
I _{LO}	Output Leakage Current	V _{OUT} = 0V to V _{CC} , V _{CC} = Max.	—	5	—	5	µA
V _{OL}	Output Low Voltage	I _{OL} = 8mA, V _{CC} = Min.	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA, V _{CC} = Min.	2.4	—	2.4	—	V
I _{CC}	Operating Power Supply Current	V _{CC} = Max., CE ≤ V _{IL} , f = f _{MAX} , Outputs Open	—	1280/1200	—	1000	mA
I _{SB}	Standby Power Supply Current	V _{CC} = Max., CE ≥ V _{IH} , f = f _{MAX} , Outputs Open	—	480/360	—	200	mA
I _{SB1}	Full Standby Power Supply Current	V _{CC} = Max., CE ≥ V _{CC} - 0.2V, f = 0, V _{IN} ≤ 0.2V or V _{IN} ≥ V _{CC} - 0.2V, Outputs Open	—	160	—	120	mA

3031 tbl 07

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2


3031 tbl 08



*including scope and jig capacitances

3031 drw 03

Figure 1. Output Load




*including scope and jig capacitances

3031 drw 04

Figure 2. Output Load
(for tOHZ, tCHZ, tOLZ and tCLZ)

PACKAGE DIMENSIONS

7MP6157




7

3031 drw 05


PACKAGE DIMENSIONS

7MP6158




3031 drw 06

7MP6159, 7MP6160



3031 drw 07

ORDERING INFORMATION



3031 drw 08



One 800# does it all!

Dial 1-800-345-7015 to contact either your local sales office or corporate headquarters. Dial the 800 number above then dial "1" to be routed to your local sales office or "2" for corporate headquarters and an operator will assist you in contacting technical support or customer service.

DOMESTIC SALES REPRESENTATIVES

ALABAMA

IDT

555 Sparkman Drive
Suite 1238
Huntsville, AL 35816

ALASKA

Thorson Co. Northwest
12340 NE 8th St., #201
Bellevue, WA 98005

ARIZONA

Western High Tech Mktg.
9414 E. San Salvador
Suite 206
Scottsdale, AZ 85258

ARKANSAS

IDT

(S. Cen. Regional Office)
14285 Midway Rd.,
Suite 100
Dallas, TX 75244

CALIFORNIA

IDT

(Corporate Headquarters)
2975 Stender Way
P.O. Box 58015
Santa Clara, CA 95052

IDT

(Western Headquarters)
2975 Stender Way
Santa Clara, CA 95052

IDT

(SW Regional Office)
6 Jenner Drive
Suite 100
Irvine, CA 92718

IDT

(SW Regional Office)
16130 Ventura Blvd.
Suite 370
Encino, CA 91436

Quest-Rep

6494 Weathers Place
Suite 200
San Diego, CA 92121

CANADA

(EASTERN)

Dynasty Components
1140 Morrison Drive
Unit 110
Ottawa, Ontario
Canada K2H 8S9

Dynasty Components
2339 Otami Trail
Mississauga, Ontario
Canada L5H 3N2

Dynasty Components
1870 Sources Boulevard
Suite 202
Pointe Claire, Quebec
Canada H9R 5N4

CANADA

(WESTERN)

Dynasty Components
2 Mountain River Estates
Site 17, R.R.#2
Calgary, Alberta
Canada T2P 2G5

Thorson Co. Northwest
12340 NE 8th St., #201
Bellevue, WA 98005
(Covering British
Columbia)

COLORADO

IDT

(NW Regional Office)
1616 17th Street
Suite 370
Denver, CO 80202

Thorson Rocky Mountain
7108 "D" S. Alton Way
Suite A
Englewood, CO 80112

CONNECTICUT

SJ New England
10 Copper Ridge Circle
Guilford, CT 06437

SJ New England
15 Coventry Lane
Naugatuck, CT 06770

DELAWARE

IDT

(SE Regional Office)
Horn Point Harbor
105 Eastern Avenue
Suite 201
Annapolis, MD 21403

S-J Mid Atlantic, Inc.
131-D Gaither Drive
Mt. Laurel, NJ 08054

FLORIDA

IDT

(SE Headquarters)
1413 S. Patrick Drive
Suite 10
Indian Harbor Beach, FL
32937

IDT

18167 U.S. 19 North
Suite 455
Clearwater, FL 34624

IDT

1500 N.W. 49th Street
Suite 500
Ft. Lauderdale, FL 33309

GEORGIA

IDT

(SE Regional Office)
18167 U.S. 19 North
Suite 455
Clearwater, FL 34624

HAWAII

IDT

(Western Headquarters)
2975 Stender Way
Santa Clara, CA 95052

IDAHO

(NORTHERN)
Anderson Associates
270 S. Main Street
Suite 108
Bountiful, UT 84010

IDAHO

(SOUTHERN)

Thorson Rocky Mountain
1831 E. Fort Union Blvd.
Suite 103
Salt Lake City, UT 84121

ILLINOIS

IDT

(Central Regional Office)
1375 E. Woodfield Road
Suite 380
Schaumburg, IL 60173

Synmark Sales
1440 N. Northwest Hwy.
Suite 300
Park Ridge, IL 60068

INDIANA

Arete Sales
2260 Lake Avenue
Suite 250
Ft. Wayne, IN 46805

Arete Sales
918 Fry Road
Suite D
Greenwood, IN 46142

IOWA

Rep Associates
4905 Lakeside Drive N.E.
Suite 107
Cedar Rapids, IA 52402

Rush & West Associates
4537 Brady Street
Davenport, IA 52807

KANSAS

Rush & West Associates
333 E. Poplar Street
Olathe, KS 66061

KENTUCKY

(EASTERN)
Norm Case Associates
21010 Center Ridge Road
Rocky River, OH 44116

KENTUCKY

(WESTERN)

Arete Sales
2260 Lake Avenue
Suite 250
Ft. Wayne, IN 46805

LOUISIANA

IDT

(S. Cen. Regional Office)
14285 Midway Road
Suite 100
Dallas, TX 75244

MAINE

IDT

(NE Headquarters)
#2 Westboro Business Pk.
200 Friberg PKWay,
Suite 4002
Westboro, MA 01581

MARYLAND

IDT

(SE Regional Office)
Horn Point Harbor
105 Eastern Avenue
Suite 201
Annapolis, MD 21403

MASSACHUSETTS

IDT

(NE Headquarters)
#2 Westboro Business Pk.
200 Friberg PKWay,
Suite 4002
Westboro, MA 01581

SJ New England
11 Waterman Street
Worcester, MA 01603

MICHIGAN

Tritech Sales
33900 W. Eight Mile Rd.
Suite 181
Farmington Hills, MI
48335

MINNESOTA

IDT
(N. Cen. Regional Office)
1650 W. 82nd Street
Suite 1040
Minneapolis, MN 55431

OHMS Technology Inc.
5780 Lincoln Drive
Suite 400
Edina, MN 55436

MISSISSIPPI

IDT
555 Sparkman Drive
Suite 1238
Huntsville, AL 35816

MISSOURI

Rush & West Associates
2170 Mason Road
St. Louis, MO 63131

MONTANA

Thorson Rocky Mountain
7108 "D" S. Alton Way
Suite A
Englewood, CO 80112

NEBRASKA

IDT
(Central Headquarters)
1375 E. Woodfield Road
Suite 380
Schaumburg, IL 60173

NEVADA (NORTHERN)

IDT
(Western Headquarters)
2975 Stender Way
Santa Clara, CA 95052

NEVADA (SOUTHERN)

Western High Tech Mktg.
9414 E. San Salvador,
Suite 206
Scottsdale, AZ 85258

NEW HAMPSHIRE

IDT
(NE Headquarters)
#2 Westboro Business Pk.
200 Friberg PkWay,
Suite 4002
Westboro, MA 01581

NEW JERSEY

IDT
(SE Regional Office)
One Greentree Centre,
Suite 202
Marlton, NJ 08053

SJ Mid-Atlantic, Inc.
1331-D Gaither Drive
Mt. Laurel, NJ 08054

NEW JERSEY (NORTHERN)

SJ Associates
265 Sunrise HWay, #20
Rockville Centre, NY
11570

NEW MEXICO

Western High Tech Mktg.
9414 E. San Salvador
Suite 206
Scottsdale, AZ 85258

NEW YORK

IDT
(NE Regional Office)
1160 Pittsford Victor Rd.
Bldg. E
Pittsford, NY 14534

Quality Components
3343 Hariem Road
Buffalo, NY 14225

Quality Components
116 E. Fayette Street
Manlius, NY 13104

Quality Components
2318 Titus Avenue
Rochester, NY 14622

NEW YORK (cont.)

Quality Components
RD #2, Box 31 E
Glassfactory Road
Holland Patent, NY 13354

SJ Associates
265 Sunrise HWay, #20
Rockville Centre, NY
11570

NORTH CAROLINA

Tingen Technical Sales
304A W. Millbrook Road
Raleigh, NC 27609

NORTH DAKOTA

OHMS Technology Inc.
5780 Lincoln Drive
Suite 400
Edina, MN 55436

OHIO

Norm Case Associates
21010 Center Ridge Road
Rocky River, OH 44116

OKLAHOMA

IDT
(S. Cen. Regional Office)
14285 Midway Road
Suite 100
Dallas, TX 75244

OREGON

IDT
(NW Regional Office)
15455 NW Greenbriar
PkWay
Suite 210
Beaverton, OR 97006

Thorson Co. Northwest
9600 S.W. Oak Street
Suite 320
Portland, OR 97223

PENNSYLVANIA (WESTERN)

Norm Case Associates
21010 Center Ridge Road
Rocky River, OH 44116

PENNSYLVANIA (EASTERN)

S-J Mid-Atlantic
131-D Gaither Drive
Mt. Laurel, NJ 08054

RHODE ISLAND

IDT
(NE Headquarters)
#2 Westboro Business Pk.
200 Friberg PkWay,
Suite 4002
Westboro, MA 01581

SOUTH CAROLINA

Tingen Technical Sales
304A W. Millbrook Road
Raleigh, NC 27609

SOUTH DAKOTA

OHMS Technology Inc.
5780 Lincoln Drive
Suite 400
Edina, MN 55436

TENNESSEE

IDT
555 Sparkman Drive
Suite 1200-D
Huntsville, AL 35816

TEXAS

IDT
(S. Cen. Regional Office)
14285 Midway Road
Suite 100
Dallas, TX 75244

IDT
11782 Jollyville Road
Suite 204B
Austin, TX 78759

UTAH

Anderson Associates
270 S. Main Street
Suite 108
Bountiful, UT 84010

Thorson Rocky Mountain
1831 E. Fort Union Blvd.
Suite 103
Salt Lake City, UT 84121

VERMONT

IDT
(NE Headquarters)
#2 Westboro Business Pk.
200 Friberg PkWay,
Suite 4002
Westboro, MA 01581

VIRGINIA

IDT
(SE Regional Office)
Horn Point Harbor
105 Eastern Avenue
Suite 201
Annapolis, MD 21403

WASHINGTON

Thorson Co. Northwest
12340 N.E. 8th St., #201
Bellevue, WA 98005

WEST VIRGINIA

Norm Case Associates
21010 Center Ridge Road
Rocky River, OH 44116

WISCONSIN

Synmark Sales
1440 N. Northwest HWay
Suite 300
Park Ridge, IL 60068

WYOMING

Thorson Rocky Mountain
7108 "D" S. Alton Way
Suite A
Englewood, CO 80112

AUTHORIZED DISTRIBUTORS (U.S. and Canada)

Alliance Future Hamilton/Avnet-Hall-Mark Insight Port Vantage Zentronics
Electronics Electronics Electronics Electronics Electronics Components

Contact your local office.

INTERNATIONAL SALES REPRESENTATIVES

AFRICA

Prime Source (PTY) Ltd.
Oraange Grove, So. Africa
Tel.: 444-7237

AUSTRALIA

GEC Electronics Division
Rydalmere, NSW Australia
Tel.: 612-638-1999/1888

GEC Electronics Division
Adelaide, SA, Australia
Tel.: 613-223-1222

GEC Electronics Division
Burwood, Australia
Tel.: 613-245-3230

GEC Electronics Division
Perth, WA, Australia
Tel.: 613-381-4040

GEC Electronics Division
Bowen Hills, Australia
Tel.: 619-252-5801

AUSTRIA

Eibatex GmbH
Vienna, Austria
Tel.: 43-186-32110

BELGIUM

ACAL N.V.
Betea Components
Zaventem, Belgium
Tel.: 322-725-1080

DENMARK

Exatex A/S
Skovlunde, Denmark
Tel.: 45-44-927-000

AVNET Nortec OY
Herlev, Denmark
Tel.: 45-44-92-15-52

FINLAND

AVNET Nortec OY
Helsingfors, Finland
Tel.: 358-068-21819

FRANCE

IDT
(So. Europe Reg. Office)
15 Rue du Buisson aux
Fraises
91300 Massy, France
Tel.: 33-1-69-30-89-00

A2M
Brignolles, France
Tel.: 33-1-94-59-2293

A2M
Bron, France
Tel.: 33-1-72-37-0414

A2M
Buc, France
Tel.: 33-1-39-56-8181

A2M
Cesson-Sevigne, France
Tel.: 33-1-99-63-3232

A2M
La Chesnay Cedex,
France
Tel.: 33-1-39-54-9113

A2M
Merignac, France
Tel.: 33-1-56-34-1097

COMPRESS
Rungis Cedex, France
Tel.: 331-4687-8020

AVNET EMG
Cesson-Sevigne, France
Tel.: 33-99-83-9898

AVNET EMG
Chantillon, France
Tel.: 33-149-652-2750

AVNET EMG
Rognes, France
Tel.: 33-42-50-1805

AVNET EMG
Saint-Etienne, France
Tel.: 33-77-79-7970

AVNET EMG
Schwerwiller, France
Tel.: 33-88-82-5514

GERMANY

IDT
(Gen. Europe Reg. Office)
Gottfried-Von-Cramm-Str.1
8056 Neufahrn, Germany
Tel.: 49-8165-5024

Jermyn GmbH
Limburg, Germany
Tel.: 49-6431/508-0

Jermyn GmbH
Berlin, Germany
Tel.: 49-30/2142056

Jermyn GmbH
Dusseldorf, Germany
Tel.: 49-211/25001-0

Jermyn GmbH
Heimstetten, Germany
49-89/909903-0

Jermyn GmbH
Herrenberg, Germany
Tel.: 49-7032/203-01

Jermyn GmbH
Norderstedt, Germany
Tel.: 49-40/5282041

Scantec GmbH
Planegg, Germany
Tel.: 49-859-8021

Scantec GmbH
Kirchheim, Germany
Tel.: 49-70-215-4027

Scantec GmbH
Ruckersdorf, Germany
Tel.: 49-91-157-9529

Topas Electronic GmbH
Hannover, Germany
Tel.: 49-51-113-1217

Topas Electronic GmbH
Quickborn, Germany
Tel.: 49-4106-73097

GREECE

Digital Electronics
Athens, Greece
Tel.: 30-1-576-5754

HONG KONG

IDT ASIA LTD.
Unit 1102
China Hong Kong City
Tower 3, 33 Canton Road
Hong Kong
Tel.: 852-736-0122

Lestina International Ltd.
Kowloon, Hong Kong
Tel.: 852-735-1736

INDIA

Techno Trends
San José, CA
Tel.: (408) 294-2833

Sritech Information
Technology, Inc
Javanagar, Bangalore
0812-643608

ISRAEL

Active Technologies
New Hyde Park, NY
Tel.: (516) 488-1226

Vectronics, Ltd.
Herzlia, Israel
Tel.: 972-9-55-60-70

ITALY

IDT
(IDT Italia S.r.L.)
Central Direzionale
Colleoni
Palazzo Andromeda
Scala N.3
Via Paracelso 20
20041 Agrate Brianza,
Milan, Italy

Lasi Electronica
Bologna, Italy
Tel.: (3951) 353815/
374556

Lasi Electronica
Firenze, Italy
Tel.: (3955) 582627

Lasi Electronica
Milano, Italy
Tel.: (39) 266-101370

Lasi Electronica
Roma, Italy
Tel.: (19396) 5405301/
5409614

Lasi Electronica
Torino, Italy
Tel.: (3911) 328588/
359277

JAPAN

IDT KK
(Japan Headquarters)
Sumitomo Fudosan
Sanbacho Bldg.
6-26 Sanbacho
Chiyoda-Ku
Tokyo 102, Japan
Tel.: 813-3221-9821

Dia Semicon Systems
Tokyo, Japan
Tel.: 813-3439-2700

Kanematsu Semiconductor
Corp.
Tokyo, Japan
Tel.: 813-3551-7791

Tachibana Tectron Co., Ltd.
Tokyo, Japan
Tel.: 813-3793-1171

KOREA

Uniquest
Seoul, Korea
Tel.: 822-562-8805

NETHERLANDS

ACAL Auriema
Eindhoven, Netherlands
Tel.: 040-502-602

NEW ZEALAND

GEC Electronics Division
Auckland, New Zealand
Tel.: 649-526-0107

NORWAY

AVNET Nortec AS
Hvalstad, Norway
Tel.: 47-66-84-62-10

SINGAPORE/ FAR EAST

Serial System PTE LTD
11 Jalan Mesin 06-00
Singapore 1336
Tel.: 65-280-0200

SPAIN

Anatronic, S.A.
Madrid, Spain
Tel.: 34-1-542-5566

Anatronic, S.A.
Barcelona, Spain
Tel.: 34-3-458-1906/7

SWEDEN

IDT
(IDT AB)
Veddestavagen 13
S-175 62 Jarfalla, Sweden
Tel.: 468-761-1130

AVNET Nortec AB
Solna, Sweden
Tel.: 468-705-1800

SWITZERLAND

Eibatex AG
Wettingen, Switzerland
Tel.: 011-41-56275-777

TAIWAN

Johnson Trading Co.
Taipei, Taiwan
Tel.: 886-273-31211

UTC
Taipei, Taiwan
Tel.: 886-2-506-3320

World Peace Industrial
Co., Ltd.
Nankang, Taipei, Taiwan
Tel.: 886-2788-5200

UNITED KINGDOM

IDT
(European Headquarters/
No. Europe Reg. Office)
21 The Crescent
Leatherhead
Surrey, UK KT228DY
Tel.: 44-372-363-339/734

Avnet Access, Ltd.
Letchworth, Hertfordshire,
UK
Tel.: 0462-480888

MicroCall, Ltd.
Thame Oxon, UK
Tel.: 44-844-261-939



Integrated
Device Technology, Inc.

2975 Stender Way

Santa Clara, CA 95054-3090

(800) 345-7015

FAX: (408) 492-8674