

Introduction

When designing with standard PLDs such as the GAL20V8 and GAL22V10, system design engineers are sometimes faced with a situation where a few extra product terms or macrocells are necessary to implement the design. These situations usually do not warrant adding a second standard PLD. The ideal solution is to find a way to add these extra product terms and/or outputs while still keeping the design in one device. The design example given in this application note illustrates one example of how the extra outputs of the GAL26CV12 can solve the common problem of needing additional outputs. The design will show a programmable frequency divider that uses a 10-bit counter as a base and can therefore divide the incoming frequency by up to 1024.

Design Example


The design requirements for the programmable logic device are 10 macrocells for the internal counter, one macrocell for the programmable output frequency, four inputs for the frequency selection and one input clock.

Figure 1 below shows the simple block diagram of the programmable frequency divider.

This frequency divider implementation, using D-type registers, requires more than eight product terms for the two most significant counter bits on the 10-bit counter. The programmable frequency output also requires more than eight products terms. Therefore, even two GAL20V8 devices (or other standard PAL devices) would not work for this design, since they only have a maximum of eight product terms per output. Since a total of 11 macrocells is required to implement the counter and the programmable frequency output, even a 22V10 device would not work.

A single GAL26CV12 device satisfies both the product term requirements and the output macrocell requirements for the example design. The equations and output pin assignments required to implement the 10-bit programmable frequency divider are provided in Example 1. Notice that the outputs that require more than eight product terms are assigned to the inner-most pins of the device, since the inner-most pins have the highest number of product terms available.

Figure 1. Programmable Frequency Divider Block Diagram



GAL26CV12: Programmable Frequency Divider

Summary

The GAL26CV12 has a total of 12 output logic macrocells and a product term distribution of eight terms on the outermost pins to 12 on the innermost pins. It comes in a 28-pin DIP and PLCC package, with center Vcc and Ground pins on the DIP package. When design engi-

neers are frustrated by the limitations on the number of available product terms, output macrocells, or input pins on standard PLD devices, using the GAL26CV12 is a valuable design alternative. Since the GAL26CV12 can often save the cost of adding a second PLD, the design is simplified while also cutting cost and board space requirements.

Example 1. Equations and Output Pin Assignments for a 10-Bit Programmable Frequency Divider

```

Q0.D = (!Q0);          "PIN 27
Q1.D = (Q0 & !Q1
      # !Q0 & Q1);      "PIN 26
Q2.D = ( Q0 & Q1 & !Q2
      # !Q1 & Q2
      # !Q0 & Q2);      "PIN 25
Q3.D = (Q0 & Q1 & Q2 & !Q3
      # !Q2 & Q3
      # !Q1 & Q3
      # !Q0 & Q3);      "PIN 23
Q4.D = (Q0 & Q1 & Q2 & Q3 & !Q4
      # !Q3 & Q4
      # !Q2 & Q4
      # !Q1 & Q4
      # !Q0 & Q4);      "PIN 15
Q5.D = (Q0 & Q1 & Q2 & Q3 & Q4 & !Q5
      # !Q4 & Q5
      # !Q3 & Q5
      # !Q2 & Q5
      # !Q1 & Q5
      # !Q0 & Q5);      "PIN 16
Q6.D = (Q0 & Q1 & Q2 & Q3 & Q4 & Q5 & !Q6
      # !Q5 & Q6
      # !Q4 & Q6
      # !Q3 & Q6
      # !Q2 & Q6
      # !Q1 & Q6
      # !Q0 & Q6);      "PIN 17
Q7.D = (Q0 & Q1 & Q2 & Q3 & Q4 & Q5 & Q6
      & !Q7
      # !Q6 & Q7
      # !Q5 & Q7
      # !Q4 & Q7
      # !Q3 & Q7
      # !Q2 & Q7
      # !Q1 & Q7
      # !Q0 & Q7);      "PIN 18
Q8.D = (Q0 & Q1 & Q2 & Q3 & Q4 & Q5 & Q6 & Q7
      & !Q8
      # !Q7 & Q8
      # !Q6 & Q8
      # !Q5 & Q8
      # !Q4 & Q8
      # !Q3 & Q8
      # !Q2 & Q8
      # !Q1 & Q8
      # !Q0 & Q8);      "PIN 19
Q9.D = (Q0 & Q1 & Q2 & Q3 & Q4 & Q5 & Q6 & Q7
      & Q8 & !Q9
      # !Q8 & Q9
      # !Q7 & Q9
      # !Q6 & Q9
      # !Q5 & Q9
      # !Q4 & Q9
      # !Q3 & Q9
      # !Q2 & Q9
      # !Q1 & Q9
      # !Q0 & Q9);      "PIN 20
FDIV = (SEL0 & !SEL1 & !SEL2 & SEL3 & Q9
      # !SEL0 & !SEL1 & !SEL2 & SEL3 & Q8
      # SEL0 & SEL1 & SEL2 & !SEL3 & Q7
      # !SEL0 & SEL1 & SEL2 & !SEL3 & Q6
      # SEL0 & !SEL1 & SEL2 & !SEL3 & Q5
      # !SEL0 & !SEL1 & SEL2 & !SEL3 & Q4
      # SEL0 & SEL1 & !SEL2 & !SEL3 & Q3
      # !SEL0 & SEL1 & !SEL2 & !SEL3 & Q2
      # SEL0 & !SEL1 & !SEL2 & !SEL3 & Q1
      # !SEL0 & !SEL1 & !SEL2 & !SEL3 & Q0);
      "PIN 22

```



Copyright © 1996 Lattice Semiconductor Corporation.

E²CMOS, GAL, ispGAL, ispLSI, pLSI, pDS, Silicon Forest, UltraMOS, Lattice Logo, L with Lattice Semiconductor Corp. and L (Stylized) are registered trademarks of Lattice Semiconductor Corporation (LSC). The LSC Logo, Generic Array Logic, In-System Programmability, In-System Programmable, ISP, ispATE, ispCODE, ispDOWNLOAD, ispGDS, ispStarter, ispSTREAM, ispTEST, ispTURBO, Latch-Lock, pDS+, RFT, Total ISP and Twin GLB are trademarks of Lattice Semiconductor Corporation. ISP is a service mark of Lattice Semiconductor Corporation. All brand names or product names mentioned are trademarks or registered trademarks of their respective holders.

Lattice Semiconductor Corporation (LSC) products are made under one or more of the following U.S. and international patents: 4,761,768 US, 4,766,569 US, 4,833,646 US, 4,852,044 US, 4,855,954 US, 4,879,688 US, 4,887,239 US, 4,896,296 US, 5,130,574 US, 5,138,198 US, 5,162,679 US, 5,191,243 US, 5,204,556 US, 5,231,315 US, 5,231,316 US, 5,237,218 US, 5,245,226 US, 5,251,169 US, 5,272,666 US, 5,281,906 US, 5,295,095 US, 5,329,179 US, 5,331,590 US, 5,336,951 US, 5,353,246 US, 5,357,156 US, 5,359,573 US, 5,394,033 US, 5,394,037 US, 5,404,055 US, 5,418,390 US, 5,493,205 US, 0194091 EP, 0196771B1 EP, 0267271 EP, 0196771 UK, 0194091 GB, 0196771 WG, P3686070.0-08 WG. LSC does not represent that products described herein are free from patent infringement or from any third-party right.

The specifications and information herein are subject to change without notice. Lattice Semiconductor Corporation (LSC) reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. LSC recommends its customers obtain the latest version of the relevant information to establish, before ordering, that the information being relied upon is current.

LSC warrants performance of its products to current and applicable specifications in accordance with LSC's standard warranty. Testing and other quality control procedures are performed to the extent LSC deems necessary. Specific testing of all parameters of each product is not necessarily performed, unless mandated by government requirements.

LSC assumes no liability for applications assistance, customer's product design, software performance, or infringements of patents or services arising from the use of the products and services described herein.

LSC products are not authorized for use in life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited.

LATTICE SEMICONDUCTOR CORPORATION

5555 Northeast Moore Court
Hillsboro, Oregon 97124 U.S.A.

Tel.: (503) 681-0118

FAX: (503) 681-3037

<http://www.latticesemi.com>

November 1996
