


September 1992
pLSI and ispLSI
Data Book
Supplement



pLSI and ispLSI Product Index**Commercial Grade pLSI and ispLSI Devices**

DEVICE	t _{pd}	f _{max}	DESCRIPTION	PAGE
pLSI 1016	12, 15, 20	90, 80, 60	44-pin programmable Large Scale Integration Device	3-1
pLSI 1024	15, 20	80, 60	68-pin programmable Large Scale Integration Device	3-17
pLSI 1032	15, 20	80, 60	84-pin programmable Large Scale Integration Device	3-33
pLSI 1048	18, 24	70, 50	120-pin programmable Large Scale Integration Device	3-49
ispLSI 1016	12, 15, 20	90, 80, 60	44-pin in-system programmable Large Scale Integration Device	4-1
ispLSI 1024	15, 20	80, 60	68-pin in-system programmable Large Scale Integration Device	4-21
ispLSI 1032	15, 20	80, 60	84-pin in-system programmable Large Scale Integration Device	4-41
ispLSI 1048	18, 24	70, 50	120-pin in-system programmable Large Scale Integration Device	4-61

Industrial Grade pLSI and ispLSI Devices

DEVICE	t _{pd}	f _{max}	DESCRIPTION	PAGE
pLSI 1016	20	60	44-pin programmable Large Scale Integration Device	3-1
pLSI 1024	20	60	68-pin programmable Large Scale Integration Device	3-17
pLSI 1032	20	60	84-pin programmable Large Scale Integration Device	3-33
pLSI 1048	24	50	120-pin programmable Large Scale Integration Device	3-49
ispLSI 1016	20	60	44-pin in-system programmable Large Scale Integration Device	4-1
ispLSI 1024	20	60	68-pin in-system programmable Large Scale Integration Device	4-21
ispLSI 1032	20	60	84-pin in-system programmable Large Scale Integration Device	4-41
ispLSI 1048	24	50	120-pin in-system programmable Large Scale Integration Device	4-61

Military Grade pLSI and ispLSI Devices

DEVICE	t _{pd}	f _{max}	DESCRIPTION	PAGE
pLSI 1016/883	20	60	44-pin programmable Large Scale Integration Device	5-3
pLSI 1024/883	20	60	68-pin programmable Large Scale Integration Device	5-13
pLSI 1032/883	20	60	84-pin programmable Large Scale Integration Device	5-23
pLSI 1048/883	24	50	132-pin programmable Large Scale Integration Device	5-33
ispLSI 1016/883	20	60	44-pin in-system programmable Large Scale Integration Device	5-43
ispLSI 1024/883	20	60	68-pin in-system programmable Large Scale Integration Device	5-55
ispLSI 1032/883	20	60	84-pin in-system programmable Large Scale Integration Device	5-67
ispLSI 1048/883	24	50	132-pin in-system programmable Large Scale Integration Device	5-79


Thank you for your continued interest in our High-Density pLSI and ispLSI product families.

Lattice Semiconductor is pleased to provide you with this pLSI and ispLSI Data Book Supplement which includes Commercial, Industrial and Military data sheets for all eight members of the pLSI and ispLSI families of High-Density PLDs.

This Supplement is intended to be used in conjunction with our 1992 pLSI and ispLSI Data Book and Handbook which contains valuable information regarding development tools, design techniques, device quality and reliability.

We look forward to meeting your system design requirements with our high-performance pLSI and ispLSI Families.

Sincerely,



Steven A. Laub
Vice President and General Manager

pLSI and ispLSI
Data Book
Supplement

September 1992





Copyright © 1992 Lattice Semiconductor Corporation

pLSI, ispLSI, pDS, pDS+, Generic Array Logic, Latch-Lock, and RFT are trademarks of Lattice Semiconductor Corporation.
ispGAL, GAL, E²CMOS and UltraMOS are registered trademarks of Lattice Semiconductor Corporation.

All brand names or product names mentioned are trademarks or registered trademarks of their respective holders.

Products discussed in this literature are covered by U.S. Patents No. 4,761,768, 4,766,569, 4,833,646, 4,852,044, 4,855,954, 4,879,688, 4,887,239, 4,896,296 and 5,130,574 issued to Lattice Semiconductor Corporation, and by U.S. and foreign patents pending.

LATTICE SEMICONDUCTOR CORP.
5555 Northeast Moore Court
Hillsboro, Oregon 97124 U.S.A.
Tel.: (503) 681-0118
FAX: (503) 681-3037
TELEX 277338 LSC UR
HOTLINE (800) LATTICE

Table of Contents

Section 1: Introduction to pLSI and ispLSI	
Introduction to pLSI and ispLSI	1-1
Family Overview	1-2
The pLSI and ispLSI Architecture	1-2
In-System Programmability	1-5
Lattice Development Systems	1-7
pLSI/ispLSI Development System (pDS™)	1-7
pLSI/ispLSI Development System Plus (pDS+™)	1-8
Third Party Programming Support	1-8
isp Engineering Kit	1-8
Section 2: pLSI and ispLSI Architectural Description	
Introduction	2-1
Generic Logic Block	2-2
Product Term Sharing Matrix	2-5
The Megablock	2-5
Input Routing	2-6
The Output Routing Pool	2-6
I/O Cell	2-7
The Output Enable Control	2-9
Global Routing Pool	2-10
Clock Distribution Network	2-10
Security Cell	2-11
Device Programming	2-11
Latch-up Protection	2-11
Timing Model	2-12
Circuit Timing Example	2-13
ispLSI Programming Information	2-14
Section 3: pLSI Data Sheets	
pLSI 1016	3-1
pLSI 1024	3-17
pLSI 1032	3-33
pLSI 1048	3-49
Section 4: ispLSI Data Sheets	
ispLSI 1016	4-1
ispLSI 1024	4-21
ispLSI 1032	4-41
ispLSI 1048	4-61

Section 5: Military pLSI and ispLSI Data Sheets

Military Program Overview	5-1
pLSI 1016	5-3
pLSI 1024	5-13
pLSI 1032	5-23
pLSI 1048	5-33
ispLSI 1016	5-43
ispLSI 1024	5-55
ispLSI 1032	5-67
ispLSI 1048	5-79

Section 6: General Information

Package Thermal Resistance	6-1
Sales Offices	6-2

Section 1: Introduction to pLSI and ispLSI

Introduction to pLSI and ispLSI 1-1
Family Overview 1-2
The pLSI and ispLSI Architecture 1-2
In-System Programmability 1-5
Lattice Development Systems 1-7
pLSI/ispLSI Development System (pDS™) 1-7
pLSI/ispLSI Development System Plus (pDS+™) 1-8
Third Party Programming Support 1-8
isp Engineering Kit 1-8

Section 2: pLSI and ispLSI Architectural Description

Section 3: pLSI Data Sheets

Section 4: ispLSI Data Sheets

Section 5: Military pLSI and ispLSI Data Sheets

Section 6: General Information

Introduction to pLSI and ispLSI

1

Introduction to pLSI and ispLSI

Lattice Semiconductor's pLSI (programmable Large Scale Integration) and ispLSI (in-system programmable Large Scale Integration) are two families of high-density and high-performance E²CMOS[®] programmable logic devices (see figure 1-1). They provide design engineers with a superior system solution for integrating high-speed logic features on a single chip.

The Lattice pLSI and ispLSI families are the first programmable logic devices to combine the performance and ease of use of PLDs with the density and flexibility of FPGAs.

The ispLSI family also pioneers non-volatile, in-system programmability, a technology that allows real-time programming, less expensive manufacturing and end-user reconfiguration.

Lattice's E²CMOS technology features reprogrammability, the ability to program the device again and again to easily incorporate any design modifications. This same capability allows full parametric testability during manufacturing, which guarantees 100 percent programming and functional yield.

All the necessary development tools are available from Lattice and industry standard third-party vendors. Development tools offered range from Lattice's low cost pDS software, featuring Boolean entry in a graphical Windows™ based environment, to our pDS+ family of fitters that interfaces with third party development software packages. pDS+ features schematic capture, state machine and VHDL entry. Designs can now be completed in hours as opposed to days or weeks.

pLSI and ispLSI Product Features

- 90 MHz System Performance
- 12 ns Pin-to-Pin Delay
- Deterministic Performance
- High Density (2,000-8,000 PLD Gates)
- Flexible Architecture
- Easy-to-Use
- In-System Programmable (ispLSI)
- Low Power Consumption


pLSI and ispLSI Technology

- E²CMOS — the PLD Technology of Choice
- Proven UltraMOS Technology
- Electrically Erasable/Programmable/Reprogrammable
- 100% Tested During Manufacture
- 100% Programming Yield
- High-Speed Programming

pLSI and ispLSI Development Tools

- Easy-to-Use Graphical Interface (MS Windows)
- Boolean Equations and Macro Input
- VHDL and Schematic Capture Entry
- Industry-Standard Third-Party Design Environments and Platforms
- Timing and Functional Simulation

Figure 1-1. pLSI and ispLSI Device Families



Introduction to pLSI and ispLSI

Family Overview

The pLSI and ispLSI families of high-density devices address high-performance system logic needs, ranging from registers, to counters, to multiplexers, to complex state machines.

With PLD gate densities ranging from 2,000 to 8,000, the pLSI and ispLSI families provide a wide range of programmable logic solutions to meet design requirements for today's and tomorrow's needs.

Each device contains multiple Generic Logic Blocks (GLBs), which are designed to maximize system flexibility and performance. A balanced ratio of registers and I/O cells provides the optimum combination of internal logic and external connections. A global interconnect scheme ties everything together, enabling utilization of up to 80% of available logic. Table 1-1 describes the family attributes.

The pLSI and ispLSI Architecture

The pLSI and ispLSI architecture was constructed with actual system design requirements in mind. This architecture provides the designer with the following advantages. Figure 1-2 shows the pLSI 1032 architecture.

- High Speed
- Predictable Performance
- Integration of Multiple Logic Functions
- Asynchronous Designs
- Flexible Logic Paths
- Advanced Global Clock Network

The Global Routing Pool (GRP)

Central to the pLSI and ispLSI architecture is the Global Routing Pool (GRP) which connects all of the internal logic and makes it available to the designer. The GRP provides complete interconnectivity with fixed and predictable delays. This unique connection scheme consistently provides high performance and allows effortless implementation of complex designs.

The Output Routing Pool (ORP)

Pin assignment flexibility is maximized via the Output Routing Pool (ORP) which provides the connections between the GLB outputs and the output pins.

Figure 1-2. pLSI 1032 Architecture




Table 1-1. pLSI and ispLSI Family Attributes

Family Member	1016	1024	1032	1048
Density (PLD Gates)	2,000	4,000	6,000	8,000
Speed: f_{max} (MHz)	90	80	80	70
Speed: t_{pd} (ns)	12	15	15	18
GLBs	16	24	32	48
Registers	96	144	192	288
Inputs + I/O	36	54	72	106
Pin/Package	44-pin PLCC	68-pin PLCC	84-pin PLCC	120-pin PQFP

Generic Logic Block (GLB)

The basic logic element in the pLSI and ispLSI architecture is the Generic Logic Block (GLB). This powerful logic element provides an input-to-output ratio greater than 4:1. With 18 inputs driving an array of 20 product terms (PTs) — which in turn feed four outputs — the GLB efficiently handles both wide and narrow gating functions. Figure 1-3 describes the GLB functionality.


One element of architectural flexibility is the Product Term Sharing Array (PTSA). The PTSA allows the 20 PTs from the AND array to be shared with any and all of the four GLB outputs as needed to implement logic designs. This ability to share PTs between all of the GLB outputs provides a highly efficient implementation of complex state machines by eliminating duplicate product term groups.

The architecture flexibility of the GLB, combined with its optimum input-to-output ratio, allows the GLB to implement virtually all 4-bit MSI functions.

Each of the four outputs from the PTSA feeds into a flexible Output Logic Macrocell (OLMC), consisting of a D-type flip-flop with an Exclusive-OR (XOR) gate on the input. The OLMC allows each GLB output to be configured either combinatorial or registered. Combinatorial mode is available as AND-OR or XOR; registered mode is available as D, T or J-K.

The GLB can be clocked synchronously or asynchronously. Global clocks from external pins or internally generated, provide all GLBs and I/O cells with synchronous clock signals with selectable polarity. This provides multiple synchronous clock phases to all GLBs and I/Os.

Figure 1-3. Simplified Generic Logic Block Functionality



Introduction to pLSI and ispLSI

The GLB has several configuration options for each OLMC. These can be mixed within each GLB in any combination. The configurations are described individually for clarification and they are; standard, high-speed bypass, XOR and multi-mode configurations. Figure 1-4 demonstrates the multi-mode configuration.

Standard Configuration

- GLB Outputs have 4, 4, 5 or 7 Product Terms
- The PTSA Can Combine up to 20 PTs per GLB Output to Meet the Needs of Both Wide and Narrow Logic Functions.

High-Speed Bypass Configuration

- For Speed-Critical Timing Paths
- Enables Design of Fast Address Decoders

- Bypasses the PTSA and the Internal XOR Gate of the OLMC
- Provides Four Product Terms Per Output


XOR Configuration

- Utilizes Powerful XOR Architecture
- Powerful for Counters, Comparators and ALU Functions

Multi-Mode Configuration

- Individual Outputs are Independently Configurable
- PTSA Allows Flexibility on the Number and Selection of Product Terms Per Output

Figure 1-4. GLB: Multi-Mode Configuration



In-System Programmability

The in-system programmable Large Scale Integration (ispLSI) family is the industry's only high-density programmable logic family offering non-volatile in-system reconfigurability.

The ispLSI family is 100 percent functionally and parametrically compatible with the pLSI family, with the added ability of 5-volt in-system programmability and reprogrammability.

Complex logic functions can be implemented in multiple ispLSI devices, with complete on-board configurability. In-system programming of multiple ispLSI chip solutions is easily achieved through a proprietary in-system erase/program/verify technique.

In-system programmability can revolutionize the way boards are designed, manufactured and serviced (see figure 1-5).

Prototype Board Designs - In-system programming allows the programming and modification of logic designs "in-system" without removing the device(s) from the board.


This accelerates the system and board-level debug process and enables definition of board layout earlier in the design process.

Reconfigurable Systems - The options for accommodating changes are greatly increased when you have the ability to change the functionality of devices already soldered on a board. Multiple hardware configurations can be implemented with the same circuit board design. Multiple protocols or multiple system interfaces can be defined on a generic board as the last step in the manufacturing flow.

Diagnostic Capability - Using the ispLSI device, the diagnostic capability of the system can be enhanced. A test pattern can be programmed into the ispLSI device at board-test, enabling the logic to control and observe specific nodes on the board. After the diagnostic testing is complete, the functional pattern can be programmed into the device for normal system operation.

Easier Field Updates - With software reconfigurable systems, field updates are as easy as loading a new device configuration from a floppy, or downloading it through a modem.

Figure 1-5. In-System Programmable "Generic" Board



Multiple ispLSI devices can be reconfigured through multiplexed signals interfaced via an edge connector, 5-post connector, microcontroller or microprocessor.

□ ispLSI Devices
■ isp Interface

Introduction to pLSI and ispLSI

A powerful benefit of the ispLSI family is its potential to streamline the manufacturing process by eliminating the separate programming and labeling steps usually associated with PLDs. Quality is enhanced when product handling steps are reduced, in this case, those associated with programming, labeling and re-inventorying multiple device types. Eliminating socketing further improves quality and reduces board cost. Figure 1-6 shows the enhanced manufacturing with the ispLSI device.

All necessary programming is achieved via five TTL-level logic interface signals (see figure 1-7). These five signals control the on-chip programming circuitry, which protects against inadvertent reprogramming via on-chip state machines. The ispLSI family can also be programmed using popular third-party logic programmers.

Figure 1-6. Manufacturing Flow Comparison





Figure 1-7. In-System Programming Interface (Multi-Chip Solution)



Lattice Development Systems

The Lattice pLSI/ispLSI Development System (pDS) software is used to implement designs in pLSI and ispLSI devices. Design alternatives can be quickly implemented using Lattice's low cost pDS software or the pDS+ family of fitters that interface with third-party development software packages. This section describes the pDS and pDS+ Development Systems. Programmer support is also discussed.

pLSI/ispLSI Development System (pDS)

Features


- High-Performance, Low-Cost Development Environment
- Supports pLSI and ispLSI Device Families
- Boolean Logic and Text File Design Entry
- Windows Based Graphical User Interface
- Over 225 Macros Available
- Automatic Place and Route
- Static Timing Table
- Logic Simulation with Viewlogic™ Viewsim™
- JEDEC File Download Direct to Programmer or ispLSI Device

General Description

Both the pLSI and ispLSI families are supported by Lattice's low-cost pDS software. It runs on IBM-compatible (386/486) PCs with Microsoft® Windows.

The easy-to-use graphical user interface with the familiar mouse driven pull-down menus, combined with Boolean logic data entry using ABEL™-like syntax, makes design entry with the pLSI and ispLSI quick and straightforward (see figure 1-8).

Figure 1-8. pDS Design Flow



The pDS software supports over 225 macros to help the design process. These macros cover most TTL functions, from gate primitives to 16-bit counters. The software also supports user-definable macros which can be modifications of existing macros or custom creations.

The pDS software automatically verifies the design, performs logic minimization and checks for signal availability.

The Lattice Place and Route assigns pins and critical speed paths while routing the design.

Quick compilation speeds the design, debug and rework process dramatically. Incremental design techniques are also supported.

Timing and functional simulation are available from Lattice, using Viewsim simulation software.

The Windows graphical user interface makes programming easy, using pull-down menus, intuitive point-and-click commands and self explanatory instructions. Without any up-front training, designs can be completed within hours instead of days or weeks.

Introduction to pLSI and ispLSI

pLSI/ispLSI Development System Plus (pDS+)

Features

- Supports pLSI and ispLSI Device Families
- Schematic Capture, State Machine and VHDL Design Entry
- Expanded Macro Library (>350)
- Automatic Logic Minimization and Partitioning
- Automatic Place and Route
- Logic and Timing Simulation
- EDIF Compatible
- JEDEC File Download Direct to Programmer or ispLSI Device

General Description

For higher level design entry environments, Lattice offers pDS+ development software packages, which expand on the core capabilities of pDS. Schematic capture, state machine and VHDL entry are supported, along with an expanded macro library.

The pDS+ software utilizes industry standard third-party design environments such as Viewlogic's Viewdraw™ and Data I/O's ABEL.

Running on IBM compatible (386/486) PCs or workstation platforms, pDS+ software supports automatic logic minimization and partitioning as well as place and route, resulting in 100% routability at greater than 80% utilization.

For logic and timing simulation, support is available from Lattice through Viewlogic Viewsim simulation tools.

Third Party Programming Support

The pLSI and ispLSI families are supported by popular third-party logic programmers including Data I/O, Logical Devices, BP-Microsystems, Stag, System General, SMS Micro Systems and Advin. Table 1-2 describes each vendor's specific programmer models that support the pLSI and ispLSI devices. No proprietary, expensive, high pin-count programmers are required. Additionally, the ispLSI family can be programmed on the board (in-system), which eliminates the need for a stand-alone programmer. Package programming adapters are available from third-party manufacturers. For specific details refer to the Lattice Programming Tools Guide available from your local sales representative.

Table 1-2. Programming Support

Programmer Vendor	Model
Advin Systems	Pilot-U84
	Pilot-U40
	Pilot-GL/GCE
BP-Microsystems	PLD-1128
	CP-1128
Data I/O	2900
	3900
	Unisite
Logical Devices	Allpro 40
	Allpro 88
SMS Micro Systems	Sprint Expert
Stag	System 3000
	ZL30/A
System General	TURPRO-1

isp Engineering Kit

The ispLSI family may also be programmed with Lattice's isp Engineering Kit. This kit is designed for engineering purposes only and is not intended for production use. By connecting an 8 wire cable to the parallel printer port of a PC, JEDEC files can be easily downloaded into the ispLSI device. Additionally, this cable can be connected directly to the circuit board facilitating on-board in-system programming.

Section 1: Introduction to pLSI and ispLSI

Section 2: pLSI and ispLSI Architectural Description

- Introduction 2-1
- Generic Logic Block 2-2
- Product Term Sharing Matrix..... 2-5
- The Megablock 2-5
- Input Routing 2-6
- The Output Routing Pool..... 2-6
- I/O Cell..... 2-7
- The Output Enable Control 2-9
- Global Routing Pool 2-10
- Clock Distribution Network 2-10
- Security Cell 2-11
- Device Programming..... 2-11
- Latch-up Protection 2-11
- Timing Model..... 2-12
- Circuit Timing Example 2-13
- ispLSI Programming Information..... 2-14

Section 3: pLSI Data Sheets

Section 4: ispLSI Data Sheets

Section 5: Military pLSI and ispLSI Data Sheets

Section 6: General Information

pLSI and ispLSI Architectural Description

Introduction

The basic unit of logic for the pLSI and ispLSI families is the Generic Logic Block (GLB). Figure 2-1 illustrates the pLSI 1032 with its 32 GLBs labelled A0, A1 .. D7. There are a total of 16 GLBs in the pLSI and ispLSI 1016 device, increasing to 48 GLBs in the pLSI and ispLSI 1048 device. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the Global Routing Pool (GRP) and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.

The devices also have 32 to 96 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered input, latched input, output or bi-directional I/O pin with 3-state control. Additionally, all outputs are polarity selectable, active high or active low. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA.


The I/O cells are grouped in sets of 16 as shown in figure 2-1. Each of these I/O groups is associated with a Megablock through the use of the Output Routing Pool (ORP).

Eight GLBs, 16 I/O cells, one ORP and two dedicated inputs are connected together to make a Megablock. The outputs of the eight GLBs are connected to a set of 16 universal I/O cells by the ORP. Each megablock shares a common Output Enable (OE) signal. The pLSI 1032 device, shown in figure 2-1 contains four Megablocks

The GRP has as its inputs the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the devices are selected using the Clock Distribution Network. The dedicated clock pins (Y0, Y1, Y2 and Y3) are brought into the distribution network, and five outputs (CLK 0, CLK1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O cells. The Clock Distribution Network can also be driven from a special GLB (C0 on the pLSI and ispLSI 1032 device). The logic of this GLB allows the user to create an internal clock from a combination of internal signals within the device.

Figure 2-1. pLSI 1032 Functional Block Diagram



pLSI and ispLSI Architectural Description

Generic Logic Block

The Generic Logic Block (GLB) is the standard logic block of the Lattice High-Density pLSI and ispLSI devices. A GLB has 18 inputs, four outputs and the logic necessary to implement most standard logic functions. The internal logic of the GLB is divided into four separate sections: the AND Array, the Product Term Sharing Array (PTSA), the Reconfigurable Registers, and the Control Functions (see figure 2-2). The AND array consists of 20 product terms which can produce the logical sum of any of the 18 GLB inputs. Sixteen of the inputs come from the Global Routing Pool, and are either feedback signals from any of the GLBs or inputs from the external I/O cells. The two remaining inputs come directly from two dedicated input pins. These signals are available to the product terms in both the logical true and the complemented forms which makes boolean logic reduction more efficient.

The PTSA takes the 20 product terms and routes them to the four GLB outputs. There are four OR gates, with four, four, five and seven product terms each (see figure 2-2). The output of any of these OR gates can be routed to any

of the four GLB outputs, and if more product terms are needed, the PTSA can combine them as necessary. In addition, the PTSA can share product terms similar to a PLA device. If the user's main concern is speed, the PTSA can use a bypass circuit which provides four product terms to each output, to increase the performance of the cell (see figure 2-3). This can be done to any or all of the four outputs from the GLB.

The Reconfigurable Registers consist of four D-type flip-flops with an XOR gate on the input. The XOR gate in the GLB can be used either as a logic element or to reconfigure the D-type flip-flop to emulate a J-K or T-type flip-flop (see figure 2-4). This greatly simplifies the design of counters, comparators and ALU type functions. The registers can be bypassed if the user needs a combinatorial output. Each register output is brought back into the Global Routing Pool and is also brought to the I/O cells via the Output Routing Pool. Reconfigurable registers are not available when the four product term bypass is used.

Figure 2-2. GLB: Product Term Sharing Array Example






Figure 2-3. GLB: Four Product Term Bypass Example



2

Figure 2-4. GLB: XOR Gate Example



pLSI and ispLSI Architectural Description

Generic Logic Block (continued)


The PTSA is flexible enough to allow these features to be used in virtually any combination that the user desires. In the GLB shown in figure 2-5, Output Three (O3) is configured using the XOR gate while Output Two (O2) is configured using the four Product Term Bypass. Output One (O1) uses one of the inputs from the five Product Term OR gate while Output Zero (O0) combines the remaining four product terms with all of the product terms from the seven Product Term OR gate for a total of eleven (7+4).

Various signals which control the operation of the GLB outputs are driven from the Control Functions (see figure 2-5). The clock for the registers can come from any of three sources developed in the Clock Distribution Network (see

Clock Distribution Network section) or from a product term within the GLB. The Reset Signal for the GLB can come from the Global Reset pin ($\overline{\text{RESET}}$) or from a product term within the block. The global reset pin is always connected and is logically "ORed" with the PT reset (if used). An active reset signal always sets the Q of the registers to a logic 0 state. The Output Enable for the I/O cells associated with the GLB comes from a product term within the block. Use of a product term for a control function makes that product term unavailable for use as a logic term. Refer to the Product Term Sharing Matrix (table 2-1) to determine which logic functions are affected.

There are many additional features in a GLB which allow implementation of logic intensive functions. These features are accessible using the Hard Macros from the software and require no intervention on the part of the user.

Figure 2-5. GLB: Various Logical Combination Examples



pLSI and ispLSI Architectural Description

Product Term Sharing Matrix

This matrix shows how each of the product terms are used in the various modes. As an example, Product Term 12 can be used as an input to the five input OR gate in the standard configuration. This OR gate under standard configuration can be routed to any of the four GLB outputs. Product Term

12 is not used in the four product term bypass mode. When GLB output one is used in the XOR mode Product Term 12 becomes one of the inputs to the four input OR Gate. If Product Term 12 is not used in the logic, then it is available for use as either the Asynchronous Clock signal or the GLB Reset signal.

Table 2-1. Product Term Sharing Matrix

Product Term #	Standard Configuration	Four Product Term	Single Product Term	XOR Function	Alternate Function
	Output Number 3 2 1 0	Bypass Output Number 3 2 1 0	Output Number 3 2 1 0	Output Number 3 3 2 2 1 1 0 0	
0	■ ■ ■ ■	■	■	■	
1	■ ■ ■ ■	■		■	
2	■ ■ ■ ■	■		■	
3	■ ■ ■ ■	■		■	
4	■ ■ ■ ■	■	■	■	
5	■ ■ ■ ■	■		■	
6	■ ■ ■ ■	■		■	
7	■ ■ ■ ■	■		■	
8	■ ■ ■ ■	■	■	■	
9	■ ■ ■ ■	■		■	
10	■ ■ ■ ■	■		■	
11	■ ■ ■ ■	■		■	
12	■ ■ ■ ■			■	■ CLK/Reset
13	■ ■ ■ ■	■	■	■	
14	■ ■ ■ ■	■		■	
15	■ ■ ■ ■	■		■	
16	■ ■ ■ ■	■		■	
17	■ ■ ■ ■	■		■	
18	■ ■ ■ ■	■		■	
19	■ ■ ■ ■	■		■	■ OE/Reset

The Megablock

A Megablock consists of eight GLBs, an ORP, 16 I/O cells, two dedicated inputs and a common OE. Each of these will be explained in detail in the following sections. These elements are coupled together as shown in figure 2-6. The various members of the pLSI and ispLSI families combine from two to six Megablocks on a single device (see table 2-2).

The eight GLBs within the Megablock share two dedicated input pins. These dedicated input pins are not available to GLBs in any other Megablock. These pins are dedicated (non-registered) inputs only and are automatically assigned

by software. The OE signal is generated within the Megablock and is common to all sixteen of the I/O cells in the Megablock. The OE signal can be generated using a product term (PT19) in any of the eight GLBs within the Megablock (see the section on the Output Enable Control for further details).


Because of the shared logic within the Megablock, signals which share a common function (counters, busses, etc.) should be grouped within a Megablock. This will allow the user to obtain the best utilization of the logic within the device and eliminate routing bottlenecks.

pLSI and ispLSI Architectural Description

Table 2-2. Device Resources

pLSI and ispLSI Devices	Megablocks	GLBs	I/O Cells	Dedicated Inputs
1016	2	16	32	4
1024	3	24	48	6
1032	4	32	64	8
1048	6	48	96	10

Figure 2-6. The Megablock Block Diagram



Input Routing

Signal inputs are handled in two ways within the device. First, each I/O cell within the device has its input routed directly to the GRP. This gives every GLB within the device access to each I/O cell input. Second, each Megablock has two dedicated inputs which are directly routed to the eight GLBs within the Megablock. Both input paths are shown in figure 2-6.

The Output Routing Pool

The ORP routes signals from the GLB outputs to I/O cells configured as outputs or bi-directional pins (see figure 2-7). The purpose of the ORP is to allow greater flexibility when assigning I/O pins. It also simplifies the job for the routing software which results in a higher degree of utilization.

By examining the ORP in figure 2-7, it can be seen that a GLB output can be connected to one of four I/O cells. Further flexibility is provided by using the PTSA, (figures 2-2 through 2-5) which makes the GLB outputs completely interchangeable. This allows the routing program to freely interchange the outputs to achieve the best routability. This is an automatic process and requires no intervention on the part of the user.

The ORP bypass connections (see figure 2-8) further increase the flexibility of the device. The ORP bypass connects specific GLB outputs to specific I/O cells at a faster speed. The bypass path tends to restrict the routability of the device and should only be used for critical signals.

Figure 2-7. Output Routing Pool





Figure 2-8. Output Routing Pool showing Bypass



I/O Cell

The I/O cell (see figure 2-9) is used to route input, output or bi-directional signals connected to the I/O pin. The two logic inputs come from the ORP (see figure 2-9). One comes from the ORP, and the other comes from the faster ORP bypass. A pair of multiplexers select which signal will be used, and its polarity. The Output Enable of the I/O cell is controlled by the OE signal generated within each Megablock.

As with the data path, a multiplexer selects the signal polarity. The Output Enable can be set to a logic high (enabled) when an output pin is desired, or logic low (disabled) when an input pin is needed. The Global Reset (RESET) signal is driven by the active low chip reset pin.

This reset is always connected to all GLB and I/O registers. Each I/O cell can individually select one of the two clock signals (IOCLK 0 or IOCLK 1). These clock signals are generated by the Clock Distribution Network.

Using the multiplexers, the I/O cell can be configured as an input, an output, a 3-stated output or a bi-directional I/O. The D-type register can be configured as a level sensitive transparent latch or an edge triggered flip-flop to store the incoming data. Figure 2-10 illustrates some of the various I/O cell configurations possible.

There is an active pull-up resistor on the I/O pins which is automatically used when the pin is not connected. An option exists to have active pull-up resistors connected to all pins. This improves the noise immunity and reduces Icc for the device.

pLSI and ispLSI Architectural Description

Figure 2-9. I/O Cell Architecture





Figure 2-10. Examples of I/O Cell Configurations




The Output Enable Control

One OE signal can be generated within each GLB using the OE Product Term (PT19). One of the eight OE signals within a Megablock is then routed to all of the I/O cells within that Megablock (see figure 2-11). This OE signal can simultaneously control all of the 16 I/O cells which are used in 3-state mode. Individual I/O cells also have independent control for permanently enabling or disabling the output

buffer (refer to the I/O cell section). Only one OE signal is allowed per Megablock for 3-state operation. The advantage to this approach is that the OE signal can be generated in any GLB within the Megablock which happens to have an unused OE product term. This frees up the other OE product terms for use as logic.

Figure 2-11. Output Enable Control for a Megablock




pLSI and ispLSI Architectural Description

Global Routing Pool

The GRP is a Lattice proprietary interconnect structure which offers fast predictable speeds with complete connectivity. The GRP allows the outputs from the GLBs or the I/O cell inputs to be connected to the inputs of the GLBs. Any GLB output is available to the input of all other GLBs,

and similarly an input from an I/O pin is available as an input to all of the GLBs. Because of the uniform architecture of the pLSI and ispLSI devices, the delays through the GRP are both consistent and predictable. However, they are slightly affected by GLB loading as shown in the example pLSI 1032-80 GLB Loading Delay graph (see figure 2-12).

Figure 2-12. Example Graph of GRP Delay vs GLB Loading



Clock Distribution Network

The Clock Distribution Networks are shown in figure 2-13. They generate five global clock signals CLK 0, CLK 1, CLK 2, IOCLK 0 and IOCLK 1. The first three, CLK 0, CLK 1 and CLK 2 are used for clocking all the GLBs in the device. Similarly, IOCLK 0 and IOCLK 1 signals are used for clocking all of the I/O cells in the device. There are four dedicated system clock pins (Y0, Y1, Y2, Y3), three for the pLSI and ispLSI 1016 (Y0, Y1, Y2), which can be directed to any GLB or any I/O cell using the Clock Distribution Network. The other inputs to the Clock Distribution Network are the four outputs of a dedicated clock GLB ("C0" for the pLSI 1032 is shown in figure 2-1). These clock GLB outputs can be used to create a user-defined internal clocking scheme.


For example, the clock GLB can be clocked using the external main clock pin Y0 connected to global clock signal CLK 0. The outputs of the clock GLB in turn can generate a "divide by" signal of the CLK 0 which can be connected to CLK 1, CLK 2, IOCLK 0 or IOCLK 1 global clock lines.

All GLBs have the capability of generating their own asynchronous clocks using the clock Product Term (PT12). CLK 0, CLK 1 and CLK 2 feed to their corresponding clock MUX inputs on all the GLBs (see figure 2-2).

The two I/O clocks generated in the Clock Distribution Network IOCLK 0 and IOCLK 1, are brought to all the I/O cells and the user programs the I/O cell to use one of the two.

pLSI and ispLSI Architectural Description

Figure 2-13. Clock Distribution Networks



2

Security Cell

A security cell is provided in the pLSI and ispLSI devices to prevent unauthorized copying of the array patterns. Once programmed, this cell prevents further read access to the functional bits in the device. This cell can only be erased by reprogramming the device, so the original configuration can never be examined once this cell is programmed.

Device Programming

pLSI and ispLSI devices are programmed using a Lattice-approved device programmer, available from a number of third party manufacturers. Complete programming of the device takes only a few seconds. Erasing of the device is automatic and is completely transparent to the user. In-system programming is available with ispLSI devices only, this allows programming on the circuit board using Lattice programming algorithms and standard 5V system power.

Latch-up Protection

pLSI and ispLSI devices are designed with an on-board charge pump to negatively bias the substrate. The negative bias is of sufficient magnitude to prevent input undershoots from causing the internal circuitry to latch-up. Additionally, outputs are designed with n-channel pull-ups instead of the traditional p-channel pull-ups to eliminate any possibility of SCR induced latching.


pLSI and ispLSI Architectural Description

Timing Model

The task of determining the timing through the device is simple and straightforward. The device timing model is shown in figure 2-14. To determine the time that it takes for data to propagate through the device, simply determine the path the data is expected to follow, and add the various

delays together (figure 2-15). Critical timing paths are shown in figure 2-14, using data sheet parameters. Note that the Internal timing parameters are given for reference only, and are not tested. (External timing parameters are tested and guaranteed on every device).

Figure 2-14. pLSI and ispLSI Timing Model¹



*Note: Y1 and Y2 only for the pLSI and ispLSI 1016.

Figure 2-15. pLSI and ispLSI Timing Model Examples¹

Combinatorial Paths

$$\begin{aligned} \text{tpd1} &= \text{tiobp} + \text{tgrp4} + \text{t4ptbp} + \text{torpbp} + \text{tob} \\ \#1 &= \#20 + \#28 + \#33 + \#46 + \#47 \end{aligned}$$

$$\begin{aligned} \text{tpd2} &= \text{tiobp} + \text{tgrp4} + \text{txoradj} + \text{torp} + \text{tob} \\ \#2 &= \#20 + \#28 + \#36 + \#45 + \#47 \end{aligned}$$

Registered Paths

General Form:

$$\begin{aligned} \text{tsu} &= \text{Logic} + \text{Regsu} - \text{Clock}(\text{min}) \\ \text{th} &= \text{Clock}(\text{max}) + \text{Regh} - \text{Logic} \\ \text{tco} &= \text{Clock}(\text{max}) + \text{Regco} + \text{Output} \end{aligned}$$

Specific Examples:

$$\begin{aligned} \text{tsu1} &= (\text{tiobp} + \text{tgrp4} + \text{t4ptbp}) + \text{tgsu} - \text{tgy0}(\text{min}) \\ \#6 &= (\#20 + \#28 + \#33) + \#38 - \#50 \end{aligned}$$

$$\begin{aligned} \text{th1} &= \text{tgy0}(\text{max}) + \text{tgh} - (\text{tiobp} + \text{tgrp4} + \text{t4ptbp}) \\ \#8 &= \#50 + \#39 - (\#20 + \#28 + \#33) \end{aligned}$$

$$\begin{aligned} \text{tco1} &= \text{tgy0}(\text{max}) + \text{tgco} + (\text{torpbp} + \text{tob}) \\ \#7 &= \#50 + \#40 + (\#46 + \#47) \end{aligned}$$

1. The timing parameter reference numbers refer to the Internal Timing Parameters contained in the individual data sheets.

Figure 2-15. pLSI and ispLSI Timing Model Examples¹ (continued)


$$\begin{aligned}
 t_{su2} &= (t_{iobp} + t_{grp4} + t_{xoradj}) + t_{gsu} + t_{gy0}(\min) \\
 \#9 &= (\#20 + \#28 - \#36) + \#38 + \#50 \\
 \\
 t_h &= t_{gy0}(\max) + t_{gh} - (t_{iobp} + t_{grp4} + t_{xoradj}) \\
 \#11 &= \#50 + \#39 - (\#20 + \#28 + \#36) \\
 \\
 t_{co2} &= t_{gy0}(\max) + t_{gco} + (t_{orp} + t_{ob}) \\
 \#10 &= \#50 + \#40 + (\#45 + \#47)
 \end{aligned}$$

1. The timing parameter reference numbers refer to the Internal Timing Parameters contained in the individual data sheets.

Circuit Timing Example

Figure 2-16. Timing Calculation Example

A design requires two logic levels (each uses the 20PTXOR path). The design then uses a GLB register before exiting the device using the ORP bypass. Calculate t_{su} , t_h and t_{co} .



$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } su - \text{Clock } (\min) \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor} + t_{gbp} + t_{grp4} + t_{20ptxor}) + t_{gsu} - t_{gy0}(\min) \\
 19.5 \text{ ns} &= (\#20 + \#28 + \#35 + \#37 + \#28 + \#35) + \#38 - \#50 \\
 &= (2.0 + 2.0 + 8.0 + 1.0 + 2.0 + 8.0) + 1.0 - 4.5 \\
 \\
 t_h &= \text{Clock } (\max) + \text{Reg } h - \text{Logic} \\
 &= t_{gy0}(\max) + t_{gh} - (t_{iobp} + t_{grp4} + t_{20ptxor} + t_{gbp} + t_{grp4} + t_{20ptxor}) \\
 -14.0 \text{ ns} &= \#50 + \#39 - (\#20 + \#28 + \#35 + \#37 + \#28 + \#35) \\
 &= 4.5 + 4.5 - (2.0 + 2.0 + 8.0 + 1.0 + 2.0 + 8.0) \\
 \\
 t_{co} &= \text{Clock } (\max) + \text{Reg } co + \text{Output} \\
 &= t_{gy0}(\max) + t_{gco} + (t_{orpbp} + t_{ob}) \\
 10.0 \text{ ns} &= \#50 + \#40 + (\#46 + \#47) \\
 &= 4.5 + 2.0 + (0.5 + 3.0)
 \end{aligned}$$

1. The delay values used are for a pLSI 1032-80 device.

pLSI and ispLSI Architectural Description

ispLSI Programming Information


The following general programming information on the ispLSI (in-system programmable Large Scale Integration) devices describes how the internal state machine is implemented for programming and how to use the five programming interface signals to step through the state machine. The device specific information, such as timing and pin outs, can be found in the individual data sheets. The programming information given in this section applies to all ispLSI devices.

Programming Overview

To distinguish between normal operation and programming, two modes are defined: normal mode and edit mode. Once the device is in edit mode, the entire programming operation of the device is controlled by the internal isp state machine. The in-system programming enable ($\overline{\text{ispEN}}$) signal controls the device operation modes.

The programming is controlled by the on-chip state machine via five programming interface signals. The $\overline{\text{ispEN}}$ signal is used to enable and disable the four programming control signals which include Serial Data In (SDI), Mode (MODE), Serial Data Out (SDO) and Serial Clock (SCLK). When the device is in normal mode, the four programming control signal pins can be used as normal Dedicated Input Pins. Figure 2-17 illustrates one such possible configuration for programming multiple ispLSI devices. With this scheme the $\overline{\text{ispEN}}$ signal for individual devices is enabled separately and one device is placed in the edit mode at a time. Since the other devices are in the normal mode, they can continue to perform normal system functions. This simple scheme requires connecting all four programming control signal pins together and precludes their use as dedicated inputs for normal system functions. $\overline{\text{ispEN}}$ is the only programming interface signal that is dedicated to a pin.

Figure 2-17. ispLSI Programming Interface



Normal Mode

In Normal Mode the four programming control pins become Dedicated Input pins. By multiplexing the programming control pins, these programming control pins can have a normal input function during Normal Mode. Figures 2-18 and 2-19 illustrate two alternate schemes which allow the designer to utilize the four programming control signal pins for performing normal system functions. Internal to the device, the programming functions are completely isolated from the normal operating functions when the device is in Normal Mode. Keeping the $\overline{\text{ispEN}}$ signal high puts the device in Normal Mode. For simplicity, the four programming control pins can be left unused for normal input functions. These pins can be reserved for isp use using the isp switch in the development tools. By leaving these pins unused, the programming interface is simplified when the programming signals and the Normal Mode input signals are not multiplexed.

Edit Mode

Programming circuitry is enabled by driving the $\overline{\text{ispEN}}$ signal low which puts the device in Edit Mode. In Edit Mode, all the functional I/O pins and input pins that are not used during programming are 3-stated. With the exception of the SDO signal, the remainder of the programming interface signals are input signals. When multiplexing the programming interface signals, the input driving the SDO pin must be 3-stated to make sure that there is no signal contention. All programming is accomplished in the Edit Mode by controlling the programming state machine with the MODE and SDI signals. SCLK is used to clock programming data in and out through SDI and SDO pins. SDI has a dual role as one of the two control signals for the state machine and as the serial data input. To avoid any internal register data contentions, Lattice recommends that the device Reset pin be pulled to ground when the device is in Edit Mode.

Programming Interface

The five programming interface pins are $\overline{\text{ispEN}}$, SDI, MODE, SDO and SCLK. Once in Edit Mode, programming is controlled by SDI, MODE, SDO and SCLK signals. In Normal Mode, the programming control pins can be used as dedicated inputs to the device.

$\overline{\text{ispEN}}$ is an active low, dedicated enable pin, which enables the four programming control pins when it is driven low (V_{IL}) and disables the programming control pins when it is driven high (V_{IH}). All other I/O pins are 3-stated during Edit Mode and pulled up by the internal active pull-up resistors (equivalent to 100K Ω).

SDI performs two different functions. First, as the input to the serial shift register and second, as one of the two control pins for the programming state machine. Because of this dual role, SDI's function is controlled by the MODE signal. When MODE is low SDI is the serial input to the shift registers and when MODE is high SDI becomes the control signal. Internal to the device, the SDI is multiplexed to address shift register, high order data shift register and low order data shift register. The different shift instructions of the state machine determine which of these shift registers gets the input of the SDI.

The MODE signal combined with the SDI signal controls the programming state machine. This signal connects in parallel to all ispLSI devices.

SCLK is the serial shift register clock that is used to clock the internal serial shift registers. A low-to-high (positive) clock transition clocks the state machine. It also connects in parallel to all ispLSI devices. Similar to SDI, the shift instructions determine which of the shift registers are clocked for the data input from SDI.

SDO is the output of the serial shift registers. The selection of shift register is determined by the state machine's shift instruction. In the flow through instruction and when MODE is driven high, the SDO connects directly to the SDI, and bypasses the device's shift registers. Since this is the only output pin for the Edit Mode, this signal will drive the external devices that are connected to this pin.

Programming Details

The programming is completely controlled by the state machine, once the device is in the Edit Mode. The state machine consists of three states, in which all programming related operations are performed. In order to run these programming operations, five bit instructions are defined (see table 2-4). Each instruction is then shifted into the device in one of the three states and executed in another state. The initial state of the state machine is used when the device is idle during edit, or to shift out the eight bit device identification code.

The following sections describe the general information about the critical timing parameters, state machine, state machine instructions, and device layout that apply to all the ispLSI devices. Any device specific information like the size of the shift registers and the device specific timing information can be found in the individual device data sheet.

pLSI and ispLSI Architectural Description

Figure 2-18. The Scan and Multiplex Programming Mode





Figure 2-19. The Scan and Multiplex Programming Mode



Critical Timing Parameters

When programming the ispLSI devices there are several critical timing parameters that must be met in order to program the devices properly. The most critical of these parameters are the programming pulse width (t_{pwp}) and the bulk erase pulse width (t_{bew}). These pulse widths determine the programming and erasing of the E² cells. Figure 2-20 shows these critical program and erase timing specifications.

Along with the two programming and erasing specification, the following timing specifications must also be met.

- t_d - Time delay that must elapse between events. It is the time delay from the termination of the previous event.
- t_{isp} - Specifies the time it takes to get into the isp mode after \overline{ispEN} signal is activated or the time it takes to come out from the isp mode after the \overline{ispEN} becomes inactive.

- t_{su} - Set up time of the control signals before the SCLK or the set up time of input signals against other control signal where applicable.
- t_h - Hold time of the control signal after the SCLK. It also applies to the same input signals from the set up time.
- t_{clkL} - Minimum clock pulse width.
- t_{clkH} - Minimum clock pulse width.
- t_{pww} - Verify or read pulse width. The minimum time requirement from the rising clock edge of verify/load instruction execution to the next rising clock edge (see figure 2-20).
- t_{rst} - Power on reset timing requirement. t_{rst} must elapse after power up before any operations are performed on the device.

All the programming timing parameters are summarized in the timing diagram (see figure 2-21).

Figure 2-20. Program, Verify & Bulk Erase Timing






Figure 2-21. isp Programming Timing Requirements



pLSI and ispLSI Architectural Description

Figure 2-22. Programming State Machine



State Machine Operation

The state machine has three states to control the programming and uses the MODE and SDI as inputs for each state. Based on these input signals, each of the three states make decisions to either stay in the same state or to branch to another state. The three states are Idle/ID State, Command Shift State and Execute State. The programming state machine diagram in figure 2-22 shows the three states and the status of the control signals in each state for indicated operation.

Idle/ID State

The Idle/ID state is the first state which is active when the device gets into the Edit Mode. The state machine is in the Idle/ID state when the device is idle, in the Edit Mode, or when the user needs to read the device identification. The eight bit device identification is loaded into the shift register by driving MODE high, SDI low and clocking the state machine with SCLK. Once the ID is loaded, it is read out serially by driving MODE low. Notice that when reading the device ID serially, SDI can either be high or low (don't care) and the state machine needs only seven clocks to read out eight bits of ID. The default state for the control signals is MODE high and SDI low. State transition to Command Shift State occurs when both MODE and SDI are high while state machine gets a clock transition. Table 2-3 lists the eight bit device ID's for all the ispLSI devices. As with most shift registers the Least Significant Bit (LSB) of the ID gets shifted out from the SDO first.

Command Shift State

This state is strictly used for shifting in the command instructions into the state machine. The entire five-bit instruction set is listed in the next section. When MODE is low and SDI is don't care in the Command Shift State,

Table 2-3. ispLSI Device ID Codes

Device	MSB	LSB
ispLSI 1016	00000001	
ispLSI 1024	00000010	
ispLSI 1032	00000011	
ispLSI 1048	00001000	

SCLK shifts the instruction into the state machine. Once the instruction is shifted into the state machine, the state machine must transition to the Execute State to execute the instruction. Driving both MODE and SDI high and applying the clock will transfer the state machine from Command Shift State to Execute State. If needed, the state machine can move from Command Shift State to Idle/ID State by driving MODE high and SDI low.

Execute State

In the Execute State, the state machine executes instructions that are loaded into the device in the Command Shift State. For some instructions, the state machine requires more than one clock to execute the command. An example of this multiple clock requirement is the address or data shift instruction. The number of clock pulses required for these instructions depends on the device shift register sizes (refer to the isp programming section of the data sheet). When executing instructions such as Program, Verify or Bulk Erase, the necessary timing requirements must be followed to make sure that the commands are executed properly. For specific timing information refer to the individual data sheets.

To execute a command, the MODE is driven low and SDI is don't care. For multiple clock instructions the control signals must remain in the same state throughout the

pLSI and ispLSI Architectural Description

duration of the execution. MODE high and SDI high will take the state machine back to the Command Shift State and MODE high and SDI low will take the state machine to the Idle/ID State.

Instructions

Table 2-4 lists the instructions that can be loaded into the state machine in the Command Shift State and then executed in the Execute State. Notice that reading the device identification is done during the Idle/ID State and does not require an instruction.

Table 2-4. State Machine Instruction Set

Instruction	Operation	Description
00000	NOP	No operation performed.
00001	ADDSHIFT	Address Register Shift: Shift address into the address shift register from SDI.
00010	DATASHIFT	Data Register Shift: Shifts data into or out of the data serial register.
00011	UBE	User Bulk Erase: Erase the entire device.
00100	GRPBE	Global Routing Pool Bulk Erase: Bulk erases the GRP array only.
00101	GLBBE	Generic Logic Block Bulk Erase: Bulk erases all the GLB array only.
00110	ARCHBE	Architecture Bulk Erase: Bulk erases the architecture array and I/O configuration only.
00111	PRGMH	Program High Order Bits: The data in the shift register is programmed into the addressed row's high order bits.
01000	PRGML	Program Low Order Bits: The data in the data shift register is programmed into the addressed row's low order bits.
01001	PRGMS	Program Security Cell: Programs the security cell of the device.
01010	VER/LDH	Verify/Load High Order Bits: Load the data from the selected row's high order bits into the data shift register for programmed verification.
01011	VER/LDL	Verify/Load Low Order Bits: Load the data from the selected row's low order bits into the data shift register for programmed verification.
01110	FLOWTHRU	Flow Through: Bypasses all the internal shift registers and SDO becomes the same as SDI.
10010	VE/LDH	Verify Erase/Load High Order Bits: Load the data from the selected row's high order bits into the data shift register for erased verification.
10011	VE/LDL	Verify Erase/Load Low Order Bits: Load the data from the selected row's low order bits into the data shift register for erased verification.

pLSI and ispLSI Architectural Description

While it is possible to erase the individual arrays of the device, it is recommended that the entire device be erased (User Bulk Erase) and programmed in one operation. This Bulk Erase operation should precede every programming cycle as an initialization.

When a device is secured by programming the security cell (PRGMSC), the on-chip verify and load circuitry is disabled. Securing of the device should be done as the last procedure after all the device verifications have been completed. The only way to erase the security cell is to perform a bulk erase on the device.

Device Layout

The purpose of knowing the device layout is to be able to translate the JEDEC format programming file into the serial data stream format for programming ispLSI devices. Two main factors determine how the translation is implemented. The length of the address shift register and the length of the data shift register. The length of the address shift register indicates how many rows of data are to be programmed into the device. The length of the data shift register indicates how many bits are to be programmed in each row. Both registers operate on the First In First Out (FIFO) basis where the Least Significant Bit (LSB) of the data or address is shifted in first and the Most Significant Bit (MSB) of the data or address is shifted in last. For the data shift register, the low order bits and the high order bits are separately shifted.

Figure 2-23 on page 2-21 illustrates the general layout of all the ispLSI devices. Between all ispLSI devices there are exactly the same number of rows for the I/O and architecture array as there are for the GLB array. The GRP array size is proportional to the size of the device. According to the size of the GRP array, the size of the address shift register is adjusted for different devices. Tables 2-5 and 2-6 summarize the array and shift register sizes for all ispLSI devices.

Table 2-5. Summary of Address Shift Register Rows

Address SR Rows	ispLSI 1016	ispLSI 1024	ispLSI 1032	ispLSI 1048
I/O & Arch. Array	12	12	12	12
GLB Array	72	72	72	72
GRP Array	12	18	24	36
Total Address SR Rows	96	102	108	120

Using ispLSI 1032 as a specific example the transition from a JEDEC format programming file to the ispLSI device format is illustrated below. The JEDEC format programming file for the ispLSI 1032 is organized as follows:

```

L00000  01010101....  ....010101010*
L00040  11111111....  ....111111111*
L00080  00000000....  ....000000000*
L00120  11111111....  ....111111111*
L00160  01010101....  ....010101010*
    
```

The L field in the JEDEC programming file indicates the first cell number of each row. The JEDEC standard requires that there is at least the beginning cell number L00000. L fields of the subsequent lines are optional. From this reference cell location all other cell locations can be determined. Zero in the cell location indicates that the E² cell in that particular location is programmed (or has a logic connection equivalent to a metal fuse being intact). A one (1) in the cell location indicates that the cell is erased (equivalent to a blown fuse). The successful operation of Fusemap in the Lattice software generates this JEDEC standard programming file. This is also the standard that is widely used in the PLD industry for translating design ideas into the device specific layout for programming.

pLSI and ispLSI Architectural Description

Figure 2-23. ispLSI Device & Shift Register Layout




Table 2-6. Summary of Data Shift Register Bits

Data SR Bits	ispLSI 1016	ispLSI 1024	ispLSI 1032	ispLSI 1048
High Order Data SR LSB	0	0	0	0
High Order Data SR MSB	79	119	159	239
Low Order Data SR LSB	80	120	160	240
Low Order Data SR MSB	159	239	319	479
Data SR Size (Bits)	160	240	320	480

pLSI and ispLSI Architectural Description

Translating the JEDEC programming file into the ispLSI 1032 device format, the layout should be as follows:

	LSB	MSB
Row# 0000 High	L00000....L00159
Row# 0000 Low	L00160....L00319
Row# 0001 High	L00320....L00479
Row# 0001 Low	L00480....L00639
.		
.		
.		

The least significant bit of the data shift register matches up with the lowest cell number of the corresponding cells from the JEDEC programming file.

Command Stream

The first step of programming the ispLSI devices is to determine the type of device to be programmed. This can be done by reading the eight-bit device ID of all the devices. By keeping the SDI to a known level (either high or low), the ID shift can be terminated when a sequence of eight ones or eight zeros is read. From the device ID the serial bit stream for programming can be arranged. A typical programming sequence is as follows:

- 1) ADDSHFT command shift
- 2) Execute ADDSHFT command
- 3) Shift address
- 4) DATASHFT command shift
- 5) Execute DATASHFT command
- 6) Shift high order data
- 7) PRGMH command shift
- 8) Execute PRGMH
- 9) DATASHFT command shift
- 10) Execute DATASHFT command
- 11) Shift low order data
- 12) PRGML command shift
- 13) Execute PRGML
- 14) Repeat from 1) until all rows are programmed.

Diagnostic Register Preload

This section explains how to preload all of the buried registers and I/O registers to a known state to test the logic function of a device. The process of loading the register will reduce the time necessary to test a function that is deeply into the logic of an ispLSI device.

To preload a device the isp state machine is used with the same five pins that are used for programming $\overline{\text{ispEN}}$, SDI, MODE, SDO and SCLK. Two state machine commands preload all of the registers: GLBRLD and IOPRLD. These two commands enable two different shift registers and enable data to be loaded into the device. The process of loading data into the device is:

1. Enter the isp programming mode by driving $\overline{\text{ispEN}}$ pin to Vih.
2. Load command GLBRLD and execute command (wait one tclk).
3. Clock in the GLB preload data.
4. Load the command IOPRLD and execute the command (wait one tclk).
5. Clock in the I/O preload data.
6. Return to the normal mode by driving the $\overline{\text{ispEN}}$ pin to Vih.
7. Execute the vectors.

When preloading a device it is important to keep the dedicated input pins ($\overline{\text{RESET}}$, Y0, Y1, Y2 and Y3) in the same state as the previous vector. If the state of these pins is switched during the preload sequence the register may not load correctly and the results cannot be guaranteed.


The preload feature is not recommended on designs which use product term resets. The asynchronous nature of these resets can cause registers to be reset unexpectedly, therefore the results cannot be guaranteed.

There are two shift registers used to preload an ispLSI device, the GLB shift register and the I/O shift register (see table 2-7). The data format for both devices is shown in figure 2-24. The GLB registers are listed with their outputs (i.e. A7 00) indicating output 0, of GLB A7).

Table 2-7. Preload Shift Registers

Device	GLB Shift Reg. Length	I/O Shift Reg. Length
ispLSI 1016	64 bits	32 bits
ispLSI 1024	96 bits	48 bits
ispLSI 1032	128 bits	64 bits
ispLSI 1048	192 bits	96 bits

Figure 2-24. GLB Shift Register and I/O Shift Register Format



pLSI and ispLSI Architectural Description

Diagnostics Using ispLSI Devices

A different type of diagnostic feature takes advantage of the in-system programmability. For diagnostics, the ispLSI devices can be programmed with the test functions in diagnostic mode. When the diagnostic is complete, the ispLSI devices can then be reprogrammed with the functional pattern.

Programming Tools

To support use of the ispLSI devices Lattice provides some sample C language routines which are available on the Lattice Bulletin Board System (BBS): (408)-980-9814. Included are sample routines of:

- Programming a Device.
- Verifying a Device.
- Reading a Device.
- Securing a Device.
- Bulk Erasing a Device.

These routines are provided to guide development of custom ispLSI drivers for individual applications.

Section 1: Introduction to pLSI and ispLSI
Section 2: pLSI and ispLSI Architectural Description
Section 3: pLSI Data Sheets
 pLSI 1016 3-1
 pLSI 1024 3-17
 pLSI 1032 3-33
 pLSI 1048 3-49
Section 4: ispLSI Data Sheets
Section 5: Military pLSI and ispLSI Data Sheets
Section 6: General Information

Features

- **PROGRAMMABLE HIGH-DENSITY LOGIC**
 - Member of Lattice's pLSI Family
 - High-Speed Global Interconnects
 - 32 I/O Pins, Four Dedicated Inputs
 - 96 Registers
 - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
 - Small Logic Block Size for Random Logic
 - Security Cell Prevents Unauthorized Copying
- **HIGH PERFORMANCE E²CMOS® TECHNOLOGY**
 - $f_{max} = 90$ MHz Maximum Operating Frequency
 - $t_{pd} = 12$ ns Propagation Delay
 - TTL Compatible Inputs and Outputs
 - Electrically Erasable and Re-Programmable
 - 100% Tested
- **COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS**
 - Complete Programmable Device can Combine Glue Logic and Structured Designs
 - 100% Routable with High Utilization
 - Three Dedicated Clock Input Pins
 - Synchronous and Asynchronous Clocks
 - Flexible Pin Placement
 - Optimized Global Routing Pool Allows Global Interconnectivity
- **pLSI/ispLSI™ DEVELOPMENT SYSTEM (pDS™)**


pDS Software

- Easy to Use PC Windows™ Interface
- Boolean Logic Compiler
- Manual Partitioning
- Automatic Place and Route
- Static Timing Table

pDS+™ Software

- Industry Standard, Third Party Design Environments
- Schematic Capture, State Machine, VHDL
- Automatic Partitioning
- Automatic Place and Route
- Comprehensive Logic and Timing Simulation
- PC and Workstation Platforms

Functional Block Diagram




Description

The Lattice pLSI 1016 is a High-Density Programmable Logic Device which contains 96 Registers, 32 Universal I/O pins, four Dedicated Input pins, three Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.

The basic unit of logic on the pLSI 1016 device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 ..B7, (see figure 1). There are a total of 16 GLBs in the pLSI 1016 device. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.

Functional Block Diagram

Figure 1. pLSI 1016 Functional Block Diagram



The device also has 32 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered input, latched input, output or bi-directional I/O pin with 3-state control. Additionally, all outputs are polarity selectable, active high or active low. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA.

Eight GLBs, 16 I/O cells, two dedicated inputs and one ORP are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to a set of 16 universal I/O cells by the ORP. The pLSI 1016 device contains two of these Megablocks.

The GRP has as its inputs the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the pLSI 1016 device are selected using the Clock Distribution Network. Three dedicated clock pins (Y0, Y1 and Y2) are brought into the distribution network, and five clock outputs (CLK 0, CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O cells. The Clock Distribution Network can also be driven from a special clock GLB (B0 on the pLSI 1016 device). The logic of this GLB allows the user to create an internal clock from a combination of internal signals within the device.

Absolute Maximum Ratings ¹

- Supply Voltage V_{CC} -0.5 to +7.0V
 Input Voltage Applied -2.5 to $V_{CC} + 1.0V$
 Off-State Output Voltage Applied -2.5 to $V_{CC} + 1.0V$
 Storage Temperature -65 to 125°C
 Ambient Temp. with Power Applied -55 to 125°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	
V_{CC}	Supply Voltage	Commercial $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	4.75	5.25	V
		Industrial $T_A = -40^\circ\text{C to } +85^\circ\text{C}$	4.5	5.5	
V_{IL}	Input Low Voltage	0	0.8	V	
V_{IH}	Input High Voltage	2.0	$V_{CC} + 1$	V	

Capacitance ($T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$)

SYMBOL	PARAMETER	MAXIMUM ¹	UNITS	TEST CONDITIONS
C_1	Dedicated Input Capacitance	8	pf	$V_{CC} = 5.0V$, $V_{IN} = 2.0V$
C_2	I/O and Clock Capacitance	10	pf	$V_{CC} = 5.0V$, V_{IO} , $V_T = 2.0V$

1. Guaranteed but not 100% tested.

Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	-	YEARS
Erase/Reprogram Cycles	-	100	CYCLES

Switching Test Conditions


Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	≤ 3ns 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure 2

3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions (see figure 2)

Test Condition	R1	R2	CL
1	470Ω	390Ω	35pF
2	∞	390Ω	35pF
	470Ω	390Ω	35pF
3	∞	390Ω	5pF
	470Ω	390Ω	5pF

Figure 2. Test Load



*CL includes Test Fixture and Probe Capacitance.

DC Electrical Characteristics

Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS
VOL	Output Low Voltage	I _{OL} = 8 mA	–	–	0.4	V
VOH	Output High Voltage	I _{OH} = -4 mA	2.4	–	–	V
IIL	Input or I/O Low Leakage Current	0V ≤ V _{IN} ≤ V _{IL} (MAX.)	–	–	-10	μA
IIH	Input or I/O High Leakage Current	V _{IH} ≤ V _{IN} ≤ V _{CC}	–	–	10	μA
IIL-PU	I/O Active Pull-Up Current	0V ≤ V _{IN} ≤ V _{IL}	–	–	-150	μA
IOS1	Output Short Circuit Current	V _{CC} = 5V, V _{OUT}	-60	–	-200	mA
ICC2	Operating Power Supply Current	V _{IL} = 0.5V, V _{IH} = 3.0V	–	100	150	mA
		f _{TOGGLE} = 20 MHz	–	100	170	mA

- One output at a time for a maximum duration of one second.
- Measured using four 16-bit counters.
- Typical values are at V_{CC} = 5V and T_A = 25°C.

External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST ⁵ COND.	# ²	DESCRIPTION ¹	-90		-80		-60		UNITS
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	12	-	15	-	20	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	-	17	-	20	-	25	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	90.9	-	80	-	60	-	MHz
f _{max} (Ext.)	-	4	Clock Frequency with External Feedback $\left(\frac{1}{t_{su2} + t_{co1}}\right)$	58.8	-	50	-	38	-	MHz
f _{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	125	-	100	-	83	-	MHz
t _{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	6	-	7	-	9	-	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	8	-	10	-	13	ns
t _{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	0	-	0	-	ns
t _{su2}	-	9	GLB Reg. Setup Time before Clock	9	-	10	-	13	-	ns
t _{co2}	-	10	GLB Reg. Clock to Output Delay	-	10	-	12	-	16	ns
t _{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	0	-	0	-	ns
t _{r1}	1	12	Ext. Reset Pin to Output Delay	-	15	-	17	-	22.5	ns
t _{rw1}	-	13	Ext. Reset Pulse Duration	10	-	10	-	13	-	ns
t _{en}	2	14	Input to Output Enable	-	15	-	18	-	24	ns
t _{dis}	3	15	Input to Output Disable	-	15	-	18	-	24	ns
t _{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	4	-	5	-	6	-	ns
t _{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	4	-	5	-	6	-	ns
t _{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y1, Y2)	2	-	2	-	2.5	-	ns
t _{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y1, Y2)	6.5	-	6.5	-	8.5	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than 1/(t_{wh} + t_{wl}). This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

3

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-90		-80		-60		UNITS
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Inputs									
t _{iobp}	20	I/O Register Bypass	-	1.0	-	2.0	-	2.7	ns
t _{iolat}	21	I/O Latch Delay	-	2.0	-	3.0	-	4.0	ns
t _{iosu}	22	I/O Register Setup Time before Clock	4.5	-	5.5	-	7.3	-	ns
t _{ioh}	23	I/O Register Hold Time after Clock	2.0	-	1.0	-	1.3	-	ns
t _{ioco}	24	I/O Register Clock to Out Delay	-	2.0	-	3.0	-	4.0	ns
t _{ior}	25	I/O Register Reset to Out Delay	-	2.5	-	2.5	-	3.3	ns
t _{din}	26	Dedicated Input Delay	-	2.0	-	4.0	-	5.3	ns
GRP									
t _{grp1}	27	GRP Delay, 1 GLB Load	-	0.7	-	1.5	-	2.0	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	-	1.0	-	2.0	-	2.7	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	-	1.8	-	3.0	-	4.0	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	-	2.6	-	3.8	-	5.0	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	-	3.4	-	4.5	-	6.0	ns
GLB									
t _{4ptbp}	33	4 Product Term Bypass Path Delay	-	6.5	-	6.5	-	8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	-	7.0	-	7.0	-	9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	-	8.0	-	8.0	-	10.6	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	-	9.5	-	9.5	-	12.7	ns
t _{gbp}	37	GLB Register Bypass Delay	-	0.5	-	1.0	-	1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	1.0	-	1.0	-	1.3	-	ns
t _{gh}	39	GLB Register Hold Time after Clock	3.5	-	4.5	-	6.0	-	ns
t _{gco}	40	GLB Register Clock to Output Delay	-	1.5	-	2.0	-	2.7	ns
t _{gr}	41	GLB Register Reset to Output Delay	-	2.5	-	2.5	-	3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	-	10.0	-	10.0	-	13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	-	9.0	-	9.0	-	12.0	ns
t _{ptck}	44	GLB Product Term Clock Delay	3.5	7.5	3.5	7.5	4.6	9.9	ns
ORP									
t _{orp}	45	ORP Delay	-	2.5	-	2.5	-	3.3	ns
t _{orpbp}	46	ORP Bypass Delay	-	0.5	-	0.5	-	0.7	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-90		-80		-60		UNITS
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Outputs									
t _{ob}	47	Output Buffer Delay	–	2.5	–	3.0	–	4.0	ns
t _{oen}	48	I/O Cell OE to Output Enabled	–	4.0	–	5.0	–	6.7	ns
t _{odis}	49	I/O Cell OE to Output Disabled	–	4.0	–	5.0	–	6.7	ns
Clocks									
t _{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	3.5	3.5	4.5	4.5	6.0	6.0	ns
t _{gy1/2}	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	2.5	4.5	3.5	5.5	4.6	7.3	ns
t _{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.0	5.0	1.0	5.0	1.3	6.6	ns
t _{ioy1/2}	53	Clock Delay, Y1 or Y2 to I/O Cell Global Clock Line	2.5	4.5	3.5	5.5	4.6	7.3	ns
t _{iocp}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.0	5.0	1.0	5.0	1.3	6.6	ns
Global Reset									
t _{gr}	55	Global Reset to GLB and I/O Registers	–	7.5	–	9.0	–	12.0	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.

External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST COND. # ⁵	# ²	DESCRIPTION ¹	-60		UNITS
				MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	20	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	-	25	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	60	-	MHz
f _{max} (Ext.)	-	4	Clock Frequency with External Feedback $\left(\frac{1}{t_{su2} + t_{co1}}\right)$	38	-	MHz
f _{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	83	-	MHz
t _{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	9	-	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	13	ns
t _{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	ns
t _{su2}	-	9	GLB Reg. Setup Time before Clock	13	-	ns
t _{co2}	-	10	GLB Reg. Clock to Output Delay	-	16	ns
t _{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	ns
t _{tr1}	1	12	Ext. Reset Pin to Output Delay	-	22.5	ns
t _{rw1}	-	13	Ext. Reset Pulse Duration	13	-	ns
t _{en}	2	14	Input to Output Enable	-	24	ns
t _{dis}	3	15	Input to Output Disable	-	24	ns
t _{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	6	-	ns
t _{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	6	-	ns
t _{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y1, Y2)	2.5	-	ns
t _{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y1, Y2)	8.5	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than $1/(t_{wh} + t_{wl})$. This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Inputs					
t _{iobp}	20	I/O Register Bypass	-	2.7	ns
t _{iolat}	21	I/O Latch Delay	-	4.0	ns
t _{iosu}	22	I/O Register Setup Time before Clock	7.3	-	ns
t _{ioh}	23	I/O Register Hold Time after Clock	1.3	-	ns
t _{ioco}	24	I/O Register Clock to Out Delay	-	4.0	ns
t _{ior}	25	I/O Register Reset to Out Delay	-	3.3	ns
t _{din}	26	Dedicated Input Delay	-	5.3	ns
GRP					
t _{grp1}	27	GRP Delay, 1 GLB Load	-	2.0	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	-	2.7	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	-	4.0	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	-	5.0	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	-	6.0	ns
GLB					
t _{4ptbp}	33	4 Product Term Bypass Path Delay	-	8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	-	9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	-	10.6	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	-	12.7	ns
t _{gbp}	37	GLB Register Bypass Delay	-	1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	1.3	-	ns
t _{gh}	39	GLB Register Hold Time after Clock	6.0	-	ns
t _{gco}	40	GLB Register Clock to Output Delay	-	2.7	ns
t _{gr}	41	GLB Register Reset to Output Delay	-	3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	-	13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	-	12.0	ns
t _{ptck}	44	GLB Product Term Clock Delay	4.6	9.9	ns
ORP					
t _{orp}	45	ORP Delay	-	3.3	ns
t _{orpbp}	46	ORP Bypass Delay	-	0.7	ns


1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Outputs					
t_{ob}	47	Output Buffer Delay	-	4.0	ns
t_{oen}	48	I/O Cell OE to Output Enabled	-	6.7	ns
t_{odis}	49	I/O Cell OE to Output Disabled	-	6.7	ns
Clocks					
t_{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	6.0	6.0	ns
$t_{gy1/2}$	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	4.6	7.3	ns
t_{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.3	6.6	ns
$t_{ioy1/2}$	53	Clock Delay, Y1 or Y2 to I/O Cell Global Clock Line	4.6	7.3	ns
t_{iocp}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.3	6.6	ns
Global Reset					
t_{gr}	55	Global Reset to GLB and I/O Registers	-	12.0	ns

1. Internal Timing Parameters are not tested and are for reference only.

2. Refer to Timing Model in this data sheet for further details.

pLSI 1016 Timing Model

Derivations of t_{su} , t_h and t_{co} from the Product Term Clock¹


$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{iobp} + t_{grp4} + t_{ptck(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#20 + \#28 + \#44) \\
 8.0 \text{ ns} &= (1.0 + 1.0 + 8.0) + (3.5) - (1.0 + 1.0 + 3.5) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#20 + \#28 + \#44) + (\#39) - (\#20 + \#28 + \#35) \\
 2.5 \text{ ns} &= (1.0 + 1.0 + 7.5) + (3.0) - (1.0 + 1.0 + 8.0) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#20 + \#28 + \#44) + (\#40) + (\#45 + \#47) \\
 16.0 \text{ ns} &= (1.0 + 1.0 + 7.5) + (2.0) + (2.5 + 2.0)
 \end{aligned}$$

Derivations of t_{su} , t_h and t_{co} from the Clock GLB¹

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{gy0(min)} + t_{gco} + t_{gcp(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#50 + \#40 + \#52) \\
 7.0 \text{ ns} &= (1.0 + 1.0 + 8.0) + (3.5) - (3.5 + 2.0 + 1.0) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#50 + \#40 + \#52) + (\#39) - (\#20 + \#28 + \#35) \\
 3.5 \text{ ns} &= (3.5 + 2.0 + 5.0) + (3.0) - (1.0 + 1.0 + 8.0) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#50 + \#40 + \#52) + (\#40) + (\#45 + \#47) \\
 17.0 \text{ ns} &= (3.5 + 2.0 + 5.0) + (2.0) + (2.5 + 2.0)
 \end{aligned}$$


1. Calculations are based upon timing specs for the pLSI 1016-90.

Figure 3. Typical Device Power Consumption vs fmax



Notes: Configuration of Four 16-bit Counters
 Typical Current at 5V, 25°C

Figure 4. Maximum GRP Delay vs GLB Loads




Pin Description

Name	PLCC Pin Numbers	Description
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31	15, 16, 17, 18, 19, 20, 21, 22, 25, 26, 27, 28, 29, 30, 31, 32, 37, 38, 39, 40, 41, 42, 43, 44, 3, 4, 5, 6, 7, 8, 9, 10	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
IN 0 - IN 3	14, 24, 36, 2	Dedicated input pins to the device.
Y0 Y1/ <u>RESET</u> Y2 NC	11 35 33 13	<p>Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.</p> <p>This pin performs two functions:</p> <ul style="list-style-type: none"> - Dedicated clock input. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device. - Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device. <p>Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell in the device.</p> <p>This pin should be left floating or tied to V_{cc}. This pin should never be tied to GND.</p>
GND VCC	1, 23 12, 34	Ground (GND) V_{cc}


Pin Configuration

pLSI 1016 PLCC Pinout Diagram




Package Diagram

44-Pin PLCC



Part Number Description



3

Ordering Information

COMMERCIAL

f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
90	12	pLSI 1016-90LJ	44-Pin PLCC
80	15	pLSI 1016-80LJ	44-Pin PLCC
60	20	pLSI 1016-60LJ	44-Pin PLCC


INDUSTRIAL

f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
60	20	pLSI 1016-60LJI	44-Pin PLCC

Features

- **PROGRAMMABLE HIGH-DENSITY LOGIC**
 - Member of Lattice's pLSI Family
 - High-Speed Global Interconnects
 - 48 I/O Pins, Six Dedicated Inputs
 - 144 Registers
 - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
 - Small Logic Block Size for Random Logic
 - Security Cell Prevents Unauthorized Copying
- **HIGH PERFORMANCE E²C²MOS® TECHNOLOGY**
 - $f_{max} = 80$ MHz Maximum Operating Frequency
 - $t_{pd} = 15$ ns Propagation Delay
 - TTL Compatible Inputs and Outputs
 - Electrically Erasable and Re-Programmable
 - 100% Tested
- **COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS**
 - Complete Programmable Device can Combine Glue Logic and Structured Designs
 - 100% Routable with High Utilization
 - Four Dedicated Clock Input Pins
 - Synchronous and Asynchronous Clocks
 - Flexible Pin Placement
 - Optimized Global Routing Pool Allows Global Interconnectivity
- **pLSI/ispLSI™ DEVELOPMENT SYSTEM (pDS™)**
 - **pDS Software**
 - Easy to Use PC Windows™ Interface
 - Boolean Logic Compiler
 - Manual Partitioning
 - Automatic Place and Route
 - Static Timing Table
 - **pDS+™ Software**
 - Industry Standard, Third Party Design Environments
 - Schematic Capture, State Machine, VHDL
 - Automatic Partitioning
 - Automatic Place and Route
 - Comprehensive Logic and Timing Simulation
 - PC and Workstation Platforms

Functional Block Diagram




Description

The Lattice pLSI 1024 is a High-Density Programmable Logic Device which contains 144 Registers, 48 Universal I/O pins, six Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.

The basic unit of logic on the pLSI 1024 device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 ..C7, (see figure 1). There are a total of 24 GLBs in the pLSI 1024 device. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated pins. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.

Functional Block Diagram

Figure 1. pLSI 1024 Functional Block Diagram



The device also has 48 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered input, latched input, output or bi-directional I/O pin with 3-state control. Additionally, all outputs are polarity selectable, active high or active low. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA.

Eight GLBs, 16 I/O cells, two dedicated inputs and one ORP are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to a set of 16 universal I/O cells by the ORP. The I/O cells within the Megablock also shares a common Output Enable (OE) signal. The pLSI 1024 device contains three of these Megablocks.

The GRP has as its inputs the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the pLSI 1024 device are selected using the Clock Distribution Network. Four dedicated clock pins (Y0, Y1, Y2 and Y3) are brought into the distribution network, and five clock outputs (CLK 0, CLK1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O cells. The Clock Distribution Network can also be driven from a special clock GLB (B4 on the pLSI 1024 device). The logic of this GLB allows the user to create an internal clock from a combination of internal signals within the device.

Absolute Maximum Ratings ¹

- Supply Voltage V_{CC} -0.5 to +7.0V
- Input Voltage Applied -2.5 to $V_{CC} + 1.0V$
- Off-State Output Voltage Applied -2.5 to $V_{CC} + 1.0V$
- Storage Temperature -65 to 125°C
- Ambient Temp. with Power Applied -55 to 125°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	
V_{CC}	Supply Voltage	Commercial $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	4.75	5.25	V
		Industrial $T_A = -40^\circ\text{C to } +85^\circ\text{C}$	4.5	5.5	
V_{IL}	Input Low Voltage	0	0.8	V	
V_{IH}	Input High Voltage	2.0	$V_{CC} + 1$	V	

Capacitance ($T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$)

SYMBOL	PARAMETER	MAXIMUM ¹	UNITS	TEST CONDITIONS
C_1	Dedicated Input Capacitance	8	pf	$V_{CC} = 5.0V$, $V_{IN} = 2.0V$
C_2	I/O and Clock Capacitance	10	pf	$V_{CC} = 5.0V$, $V_{I/O}$, $V_Y = 2.0V$

1. Guaranteed but not 100% tested.

Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	—	YEARS
Erase/Reprogram Cycles	—	100	CYCLES

Switching Test Conditions


Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	≤ 3ns 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure 2

3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions (see figure 2)

Test Condition	R1	R2	CL	
1	470Ω	390Ω	35pF	
2	Active High	∞	390Ω	35pF
	Active Low	470Ω	390Ω	35pF
3	Active High to Z at $V_{OH} - 0.5V$	∞	390Ω	5pF
	Active Low to Z at $V_{OL} + 0.5V$	470Ω	390Ω	5pF

Figure 2. Test Load



* C_L includes Test Fixture and Probe Capacitance.

DC Electrical Characteristics

Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS	
V_{OL}	Output Low Voltage	$I_{OL} = 8 \text{ mA}$	-	-	0.4	V	
V_{OH}	Output High Voltage	$I_{OH} = -4 \text{ mA}$	2.4	-	-	V	
I_{IL}	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	-	-	-10	μA	
I_{IH}	Input or I/O High Leakage Current	$V_{IH} \leq V_{IN} \leq V_{CC}$	-	-	10	μA	
I_{IL-PU}	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$	-	-	-150	μA	
I_{OS1}	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT}$	-60	-	-200	mA	
I_{CC2}	Operating Power Supply Current	$V_{IL} = 0.5V, V_{IH} = 3.0V$ $f_{TOGGLE} = 20 \text{ MHz}$	Commercial	-	130	190	mA
			Industrial	-	130	215	mA

- One output at a time for a maximum duration of one second.
- Measured using six 16-bit counters.
- Typical values are at $V_{CC} = 5V$ and $T_A = 25^\circ\text{C}$.

External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST ⁵ COND.	# ²	DESCRIPTION ¹	-80		-60		UNITS
				MIN.	MAX.	MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	15	-	20	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	-	20	-	25	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	80	-	60	-	MHz
f _{max} (Ext.)	-	4	Clock Frequency with External Feedback $\left(\frac{1}{t_{su2} + t_{co1}}\right)$	50	-	38	-	MHz
f _{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	100	-	83	-	MHz
t _{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	7	-	9	-	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	10	-	13	ns
t _{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	0	-	ns
t _{su2}	-	9	GLB Reg. Setup Time before Clock	10	-	13	-	ns
t _{co2}	-	10	GLB Reg. Clock to Output Delay	-	12	-	16	ns
t _{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	0	-	ns
t _{r1}	1	12	Ext. Reset Pin to Output Delay	-	17	-	22.5	ns
t _{rw1}	-	13	Ext. Reset Pulse Duration	10	-	13	-	ns
t _{en}	2	14	Input to Output Enable	-	18	-	24	ns
t _{dis}	3	15	Input to Output Disable	-	18	-	24	ns
t _{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	5	-	6	-	ns
t _{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	5	-	6	-	ns
t _{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)	2	-	2.5	-	ns
t _{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	6.5	-	8.5	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than 1/(t_{wh} + t_{wl}). This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

3

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-80		-60		UNITS
			MIN.	MAX.	MIN.	MAX.	
Inputs							
t _{iobp}	20	I/O Register Bypass	–	2.0	–	2.7	ns
t _{iolat}	21	I/O Latch Delay	–	3.0	–	4.0	ns
t _{iosu}	22	I/O Register Setup Time before Clock	5.5	–	7.3	–	ns
t _{ioh}	23	I/O Register Hold Time after Clock	1.0	–	1.3	–	ns
t _{ioco}	24	I/O Register Clock to Out Delay	–	3.0	–	4.0	ns
t _{ior}	25	I/O Register Reset to Out Delay	–	2.5	–	3.3	ns
t _{din}	26	Dedicated Input Delay	–	4.0	–	5.3	ns
GRP							
t _{grp1}	27	GRP Delay, 1 GLB Load	–	1.5	–	2.0	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	–	2.0	–	2.7	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	–	3.0	–	4.0	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	–	3.8	–	5.0	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	–	4.5	–	6.0	ns
t _{grp24}	32	GRP Delay, 24 GLB Loads	–	6.3	–	8.3	ns
GLB							
t _{4ptbp}	33	4 Product Term Bypass Path Delay	–	6.5	–	8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	–	7.0	–	9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	–	8.0	–	10.6	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	–	9.5	–	12.7	ns
t _{gbp}	37	GLB Register Bypass Delay	–	1.0	–	1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	1.0	–	1.3	–	ns
t _{gh}	39	GLB Register Hold Time after Clock	4.5	–	6.0	–	ns
t _{gco}	40	GLB Register Clock to Output Delay	–	2.0	–	2.7	ns
t _{gr}	41	GLB Register Reset to Output Delay	–	2.5	–	3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	–	10.0	–	13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	–	9.0	–	12.0	ns
t _{ptck}	44	GLB Product Term Clock Delay	3.5	7.5	4.6	9.9	ns
ORP							
t _{orp}	45	ORP Delay	–	2.5	–	3.3	ns
t _{orpbp}	46	ORP Bypass Delay	–	0.5	–	0.7	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-80		-60		UNITS
			MIN.	MAX.	MIN.	MAX.	
Outputs							
t_{ob}	47	Output Buffer Delay	-	3.0	-	4.0	ns
t_{oen}	48	I/O Cell OE to Output Enabled	-	5.0	-	6.7	ns
t_{odis}	49	I/O Cell OE to Output Disabled	-	5.0	-	6.7	ns
Clocks							
t_{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	4.5	4.5	6.0	6.0	ns
t_{gy1/2}	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	3.5	5.5	4.6	7.3	ns
t_{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.0	5.0	1.3	6.6	ns
t_{ioy2/3}	53	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	3.5	5.5	4.6	7.3	ns
t_{iocp}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.0	5.0	1.3	6.6	ns
Global Reset							
t_{gr}	55	Global Reset to GLB and I/O Registers	-	9.0	-	12.0	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.

3

External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST COND. # ⁵	# ²	DESCRIPTION ¹	-60		UNITS
				MIN	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	20	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	-	25	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	60	-	MHz
f _{max} (Ext.)	-	4	Clock Frequency with External Feedback $\left(\frac{1}{\tau_{su2} + \tau_{co1}}\right)$	38	-	MHz
f _{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	83	-	MHz
t _{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	9	-	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	13	ns
t _{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	ns
t _{su2}	-	9	GLB Reg. Setup Time before Clock	13	-	ns
t _{co2}	-	10	GLB Reg. Clock to Output Delay	-	16	ns
t _{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	ns
t _{r1}	1	12	Ext. Reset Pin to Output Delay	-	22.5	ns
t _{rw1}	-	13	Ext. Reset Pulse Duration	13	-	ns
t _{en}	2	14	Input to Output Enable	-	24	ns
t _{dis}	3	15	Input to Output Disable	-	24	ns
t _{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	6	-	ns
t _{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	6	-	ns
t _{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)	2.5	-	ns
t _{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	8.5	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than 1/(t_{wh} + t_{wl}). This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

Internal Timing Parameters¹


PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Inputs					
t _{iobp}	20	I/O Register Bypass	-	2.7	ns
t _{iolat}	21	I/O Latch Delay	-	4.0	ns
t _{iosu}	22	I/O Register Setup Time before Clock	7.3	-	ns
t _{ioh}	23	I/O Register Hold Time after Clock	1.3	-	ns
t _{ioco}	24	I/O Register Clock to Out Delay	-	4.0	ns
t _{ior}	25	I/O Register Reset to Out Delay	-	3.3	ns
t _{din}	26	Dedicated Input Delay	-	5.3	ns
GRP					
t _{grp1}	27	GRP Delay, 1 GLB Load	-	2.0	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	-	2.7	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	-	4.0	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	-	5.0	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	-	6.0	ns
t _{grp24}	32	GRP Delay, 24 GLB Loads	-	8.3	ns
GLB					
t _{4ptbp}	33	4 Product Term Bypass Path Delay	-	8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	-	9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	-	10.6	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	-	12.7	ns
t _{gbp}	37	GLB Register Bypass Delay	-	1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	1.3	-	ns
t _{gh}	39	GLB Register Hold Time after Clock	6.0	-	ns
t _{gco}	40	GLB Register Clock to Output Delay	-	2.7	ns
t _{gr}	41	GLB Register Reset to Output Delay	-	3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	-	13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	-	12.0	ns
t _{ptck}	44	GLB Product Term Clock Delay	4.6	9.9	ns
ORP					
t _{orp}	45	ORP Delay	-	3.3	ns
t _{orpbp}	46	ORP Bypass Delay	-	0.7	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Outputs					
t _{ob}	47	Output Buffer Delay	–	4.0	ns
t _{oen}	48	I/O Cell OE to Output Enabled	–	6.7	ns
t _{odis}	49	I/O Cell OE to Output Disabled	–	6.7	ns
Clocks					
t _{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	6.0	6.0	ns
t _{gy1/2}	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	4.6	7.3	ns
t _{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.3	6.6	ns
t _{ioy2/3}	53	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	4.6	7.3	ns
t _{iocp}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.3	6.6	ns
Global Reset					
t _{gr}	55	Global Reset to GLB and I/O Registers	–	12.0	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.

pLSI 1024 Timing Model

Derivations of t_{su} , t_h and t_{co} from the Product Term Clock¹


$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{iobp} + t_{grp4} + t_{ptck(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#20 + \#28 + \#44) \\
 5.5 \text{ ns} &= (2.0 + 2.0 + 8.0) + (1.0) - (2.0 + 2.0 + 3.5) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#20 + \#28 + \#44) + (\#39) - (\#20 + \#28 + \#35) \\
 4.0 \text{ ns} &= (2.0 + 2.0 + 7.5) + (4.5) - (2.0 + 2.0 + 8.0) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#20 + \#28 + \#44) + (\#40) + (\#45 + \#47) \\
 19.0 \text{ ns} &= (2.0 + 2.0 + 7.5) + (2.0) + (2.5 + 3.0)
 \end{aligned}$$

Derivations of t_{su} , t_h and t_{co} from the Clock GLB¹

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{gy0(min)} + t_{gco} + t_{gcp(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#50 + \#40 + \#52) \\
 7.0 \text{ ns} &= (2.0 + 2.0 + 8.0) + (1.0) - (3.0 + 2.0 + 1.0) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#50 + \#40 + \#52) + (\#39) - (\#20 + \#28 + \#35) \\
 2.5 \text{ ns} &= (3.0 + 2.0 + 5.0) + (4.5) - (2.0 + 2.0 + 8.0) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#50 + \#40 + \#52) + (\#40) + (\#45 + \#47) \\
 17.5 \text{ ns} &= (3.0 + 2.0 + 5.0) + (2.0) + (2.5 + 3.0)
 \end{aligned}$$


1. Calculations are based upon timing specs for the pLSI 1024-80.

Figure 3. Typical Device Power Consumption vs fmax



Notes: Configuration of Six 16-bit Counters
Typical Current at 5V, 25°C

Figure 4. Maximum GRP Delay vs GLB Loads




Pin Description

Name	PLCC Pin Numbers	Description
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31 I/O 32 - I/O 35 I/O 36 - I/O 39 I/O 40 - I/O 43 I/O 44 - I/O 47	22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
IN 0 - IN 3 IN 4 - IN 5	21, 34, 49, 55, 2, 15	Dedicated input pins to the device.
RESET	20	Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
Y0	16	Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.
Y1	54	Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB on the device.
Y2	51	Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB and/or any I/O cell on the device.
Y3	50	Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell on the device.
NC	19	This pin should be left floating or tied to V_{cc} . This pin should never be tied to GND.
GND VCC	1, 18, 35, 52 17, 36, 53, 68	Ground (GND) V_{cc}

Pin Configuration


pLSI 1024 PLCC Pinout Diagram




Package Diagram

68-Pin PLCC

Dimensions in inches MIN./MAX.



Part Number Description



3

Ordering Information

COMMERCIAL

f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
80	15	pLSI 1024-80LJ	68-Pin PLCC
60	20	pLSI 1024-60LJ	68-Pin PLCC

INDUSTRIAL

f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
60	20	pLSI 1024-60LJI	68-Pin PLCC

Features

- PROGRAMMABLE HIGH-DENSITY LOGIC
 - Member of Lattice's pLSI Family
 - High-Speed Global Interconnects
 - 64 I/O Pins, Eight Dedicated Inputs
 - 192 Registers
 - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
 - Small Logic Block Size for Fast Random Logic
 - Security Cell Prevents Unauthorized Copying
- HIGH PERFORMANCE E²CMOS® TECHNOLOGY
 - f_{max} = 80 MHz Maximum Operating Frequency
 - t_{pd} = 15 ns Propagation Delay
 - Low Power Consumption
 - TTL Compatible Inputs and Outputs
 - Electrically Erasable and Re-Programmable
 - 100% Tested
- COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS
 - Complete Programmable Device can Combine Glue Logic and Structured Designs
 - 100% Routable with High Utilization
 - Four Dedicated Clock Input Pins
 - Synchronous and Asynchronous Clocks
 - Flexible Pin Placement
 - Optimized Global Routing Pool Allows Global Interconnectivity
- pLSI/ispLSI™ DEVELOPMENT SYSTEM (pDS™)


pDS Software

- Easy to Use PC Windows™ Interface
- Boolean Logic Compiler
- Manual Partitioning
- Automatic Place and Route
- Static Timing Table

pDS+™ Software

- Industry Standard, Third Party Design Environments
- Schematic Capture, State Machine, VHDL
- Automatic Partitioning
- Automatic Place and Route
- Comprehensive Logic and Timing Simulation
- PC and Workstation Platforms

Functional Block Diagram




Description

The Lattice pLSI 1032 is a High-Density Programmable Logic Device which contains 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins, four Output Routing Pools and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.

The basic unit of logic on the pLSI 1032 device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 .. D7, (see figure 1). There are a total of 32 GLBs in the pLSI 1032 device. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.

Functional Block Diagram

Figure 1. pLSI 1032 Functional Block Diagram



The device also has 64 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered input, latched input, output or bi-directional I/O pin with 3-state control. Additionally, all outputs are polarity selectable, active high or active low. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA.

Eight GLBs, 16 I/O cells, two dedicated inputs and one ORP are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to a set of 16 universal I/O cells by the ORP. The I/O cells within the Megablock also share a common Output Enable (OE) signal. The pLSI 1032 device contains four of these Megablocks.

The GRP has as its inputs the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the pLSI 1032 device are selected using the Clock Distribution Network. Four dedicated clock pins (Y0, Y1, Y2 and Y3) are brought into the distribution network, and five clock outputs (CLK 0, CLK1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O cells. The Clock Distribution Network can also be driven from a special clock GLB (C0 on the pLSI 1032 device). The logic of this GLB allows the user to create an internal clock from a combination of internal signals within the device.

Absolute Maximum Ratings ¹

- Supply Voltage V_{CC} -0.5 to +7.0V
 Input Voltage Applied -2.5 to $V_{CC} + 1.0V$
 Off-State Output Voltage Applied -2.5 to $V_{CC} + 1.0V$
 Storage Temperature -65 to 125°C
 Ambient Temp. with Power Applied -55 to 125°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	
V_{CC}	Supply Voltage	Commercial $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	4.75	5.25	V
		Industrial $T_A = -40^\circ\text{C to } +85^\circ\text{C}$	4.5	5.5	
V_{IL}	Input Low Voltage	0	0.8	V	
V_{IH}	Input High Voltage	2.0	$V_{CC} + 1$	V	

Capacitance ($T_A=25^\circ\text{C}$, $f=1.0\text{ MHz}$)

SYMBOL	PARAMETER	MAXIMUM ¹	UNITS	TEST CONDITIONS
C_1	Dedicated Input Capacitance	8	pf	$V_{CC}=5.0V$, $V_{IN}=2.0V$
C_2	I/O and Clock Capacitance	10	pf	$V_{CC}=5.0V$, V_{IO} , $V_Y=2.0V$

1. Guaranteed but not 100% tested.

Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	-	YEARS
Erase/Reprogram Cycles	-	100	CYCLES


Switching Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	$\leq 3\text{ns}$ 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure 2

3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions (see figure 2)

Test Condition	R1	R2	CL
1	470 Ω	390 Ω	35pF
2	Active High	∞	390 Ω
	Active Low	470 Ω	390 Ω
3	Active High to Z at $V_{OH} - 0.5\text{V}$	∞	390 Ω
	Active Low to Z at $V_{OL} + 0.5\text{V}$	470 Ω	390 Ω

Figure 2. Test Load


* C_L includes Test Fixture and Probe Capacitance.

DC Electrical Characteristics
Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS	
V_{OL}	Output Low Voltage	$I_{OL} = 8\text{ mA}$	-	-	0.4	V	
V_{OH}	Output High Voltage	$I_{OH} = -4\text{ mA}$	2.4	-	-	V	
I_{IL}	Input or I/O Low Leakage Current	$0\text{V} \leq V_{IN} \leq V_{IL} (\text{MAX.})$	-	-	-10	μA	
I_{IH}	Input or I/O High Leakage Current	$V_{IH} \leq V_{IN} \leq V_{CC}$	-	-	10	μA	
I_{IL-PU}	I/O Active Pull-Up Current	$0\text{V} \leq V_{IN} \leq V_{IL}$	-	-	-150	μA	
I_{OS1}	Output Short Circuit Current	$V_{CC} = 5\text{V}, V_{OUT}$	-60	-	-200	mA	
I_{CC2}	Operating Power Supply Current	$V_{IL} = 0.5\text{V}, V_{IH} = 3.0\text{V}$	Commercial	-	135	195	mA
		$f_{TOGGLE} = 20\text{ MHz}$	Industrial	-	135	220	mA

1. One output at a time for a maximum duration of one second.
2. Measured using eight 16-bit counters.
3. Typical values are at $V_{CC} = 5\text{V}$ and $T_A = 25^\circ\text{C}$.

External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST ⁵ COND.	# ²	DESCRIPTION ¹	-80		-60		UNITS
				MIN.	MAX.	MIN.	MAX.	
t_{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	15	-	20	ns
t_{pd2}	1	2	Data Propagation Delay, Worst Case Path	-	20	-	25	ns
f_{max}	1	3	Clock Frequency with Internal Feedback ³	80	-	60	-	MHz
f_{max} (Ext.)	-	4	Clock Frequency with External Feedback ($\frac{1}{t_{su2} + t_{co1}}$)	50	-	38	-	MHz
f_{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	100	-	83	-	MHz
t_{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	7	-	9	-	ns
t_{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	10	-	13	ns
t_{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	0	-	ns
t_{su2}	-	9	GLB Reg. Setup Time before Clock	10	-	13	-	ns
t_{co2}	-	10	GLB Reg. Clock to Output Delay	-	12	-	16	ns
t_{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	0	-	ns
t_{r1}	1	12	Ext. Reset Pin to Output Delay	-	17	-	22.5	ns
t_{rw1}	-	13	Ext. Reset Pulse Duration	10	-	13	-	ns
t_{en}	2	14	Input to Output Enable	-	18	-	24	ns
t_{dis}	3	15	Input to Output Disable	-	18	-	24	ns
t_{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	5	-	6	-	ns
t_{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	5	-	6	-	ns
t_{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)	2	-	2.5	-	ns
t_{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	6.5	-	8.5	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than 1/(t_{wh} + t_{wl}). This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

3

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-80		-60		UNITS
			MIN.	MAX.	MIN.	MAX.	
Inputs							
t _{iobp}	20	I/O Register Bypass	-	2.0	-	2.7	ns
t _{iolat}	21	I/O Latch Delay	-	3.0	-	4.0	ns
t _{iosu}	22	I/O Register Setup Time before Clock	5.5	-	7.3	-	ns
t _{ioh}	23	I/O Register Hold Time after Clock	1.0	-	1.3	-	ns
t _{ioco}	24	I/O Register Clock to Out Delay	-	3.0	-	4.0	ns
t _{ior}	25	I/O Register Reset to Out Delay	-	2.5	-	3.3	ns
t _{din}	26	Dedicated Input Delay	-	4.0	-	5.3	ns
GRP							
t _{grp1}	27	GRP Delay, 1 GLB Load	-	1.5	-	2.0	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	-	2.0	-	2.7	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	-	3.0	-	4.0	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	-	3.8	-	5.0	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	-	4.5	-	6.0	ns
t _{grp32}	32	GRP Delay, 32 GLB Loads	-	8.0	-	10.6	ns
GLB							
t _{4ptbp}	33	4 Product Term Bypass Path Delay	-	6.5	-	8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	-	7.0	-	9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	-	8.0	-	10.6	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	-	9.5	-	12.7	ns
t _{gbp}	37	GLB Register Bypass Delay	-	1.0	-	1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	1.0	-	1.3	-	ns
t _{gh}	39	GLB Register Hold Time after Clock	4.5	-	6.0	-	ns
t _{gco}	40	GLB Register Clock to Output Delay	-	2.0	-	2.7	ns
t _{gr}	41	GLB Register Reset to Output Delay	-	2.5	-	3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	-	10.0	-	13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	-	9.0	-	12.0	ns
t _{ptck}	44	GLB Product Term Clock Delay	3.5	7.5	4.6	9.9	ns
ORP							
t _{orp}	45	ORP Delay	-	2.5	-	3.3	ns
t _{orpbp}	46	ORP Bypass Delay	-	0.5	-	0.7	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-80		-60		UNITS
			MIN.	MAX.	MIN.	MAX.	
Outputs							
t _{ob}	47	Output Buffer Delay	–	3.0	–	4.0	ns
t _{oen}	48	I/O Cell OE to Output Enabled	–	5.0	–	6.7	ns
t _{odis}	49	I/O Cell OE to Output Disabled	–	5.0	–	6.7	ns
Clocks							
t _{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	4.5	4.5	6.0	6.0	ns
t _{gy1/2}	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	3.5	5.5	4.6	7.3	ns
t _{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.0	5.0	1.3	6.6	ns
t _{ioy2/3}	53	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	3.5	5.5	4.6	7.3	ns
t _{iocp}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.0	5.0	1.3	6.6	ns
Global Reset							
t _{gr}	55	Global Reset to GLB and I/O Registers	–	9.0	–	12.0	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.

3

External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST COND. ⁵	# ²	DESCRIPTION ¹	-60		UNITS
				MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	–	20	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	–	25	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	60	–	MHz
f _{max} (Ext.)	–	4	Clock Frequency with External Feedback $\left(\frac{1}{t_{su2} + t_{co1}}\right)$	38	–	MHz
f _{max} (Tog.)	–	5	Clock Frequency, Max Toggle ⁴	83	–	MHz
t _{su1}	–	6	GLB Reg. Setup Time before Clock, 4PT bypass	9	–	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	–	13	ns
t _{h1}	–	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	–	ns
t _{su2}	–	9	GLB Reg. Setup Time before Clock	13	–	ns
t _{co2}	–	10	GLB Reg. Clock to Output Delay	–	16	ns
t _{h2}	–	11	GLB Reg. Hold Time after Clock	0	–	ns
t _{r1}	1	12	Ext. Reset Pin to Output Delay	–	22.5	ns
t _{rw1}	–	13	Ext. Reset Pulse Duration	13	–	ns
t _{en}	2	14	Input to Output Enable	–	24	ns
t _{dis}	3	15	Input to Output Disable	–	24	ns
t _{wh}	–	16	Ext. Sync. Clock Pulse Duration, High	6	–	ns
t _{wl}	–	17	Ext. Sync. Clock Pulse Duration, Low	6	–	ns
t _{su5}	–	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)	2.5	–	ns
t _{h5}	–	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	8.5	–	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than $1/(t_{wh} + t_{wl})$. This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Inputs					
t _{iobp}	20	I/O Register Bypass	–	2.7	ns
t _{iolat}	21	I/O Latch Delay	–	4.0	ns
t _{iosu}	22	I/O Register Setup Time before Clock	7.3	–	ns
t _{ioh}	23	I/O Register Hold Time after Clock	1.3	–	ns
t _{ioco}	24	I/O Register Clock to Out Delay	–	4.0	ns
t _{ior}	25	I/O Register Reset to Out Delay	–	3.3	ns
t _{din}	26	Dedicated Input Delay	–	5.3	ns
GRP					
t _{grp1}	27	GRP Delay, 1 GLB Load	–	2.0	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	–	2.7	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	–	4.0	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	–	5.0	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	–	6.0	ns
t _{grp32}	32	GRP Delay, 32 GLB Loads	–	10.6	ns
GLB					
t _{4ptbp}	33	4 Product Term Bypass Path Delay	–	8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	–	9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	–	10.6	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	–	12.7	ns
t _{gbp}	37	GLB Register Bypass Delay	–	1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	1.3	–	ns
t _{gh}	39	GLB Register Hold Time after Clock	6.0	–	ns
t _{gco}	40	GLB Register Clock to Output Delay	–	2.7	ns
t _{gr}	41	GLB Register Reset to Output Delay	–	3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	–	13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	–	12.0	ns
t _{ptck}	44	GLB Product Term Clock Delay	4.6	9.9	ns
ORP					
t _{orp}	45	ORP Delay	–	3.3	ns
t _{orpbp}	46	ORP Bypass Delay	–	0.7	ns


1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Outputs					
t _{ob}	47	Output Buffer Delay	-	4.0	ns
t _{oen}	48	I/O Cell OE to Output Enabled	-	6.7	ns
t _{odis}	49	I/O Cell OE to Output Disabled	-	6.7	ns
Clocks					
t _{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	6.0	6.0	ns
t _{gy1/2}	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	4.6	7.3	ns
t _{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.3	6.6	ns
t _{ioy2/3}	53	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	4.6	7.3	ns
t _{iocp}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.3	6.6	ns
Global Reset					
t _{gr}	55	Global Reset to GLB and I/O Registers	-	12.0	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.

pLSI 1032 Timing Model



3

Derivations of t_{su} , t_h and t_{co} from the Product Term Clock¹


$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{iobp} + t_{grp4} + t_{ptck(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#20 + \#28 + \#44) \\
 5.5 \text{ ns} &= (2.0 + 2.0 + 8.0) + (1.0) - (2.0 + 2.0 + 3.5) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#20 + \#28 + \#44) + (\#39) - (\#20 + \#28 + \#35) \\
 4.0 \text{ ns} &= (2.0 + 2.0 + 7.5) + (4.5) - (2.0 + 2.0 + 8.0) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#20 + \#28 + \#44) + (\#40) + (\#45 + \#47) \\
 19.0 \text{ ns} &= (2.0 + 2.0 + 7.5) + (2.0) + (2.5 + 3.0)
 \end{aligned}$$

Derivations of t_{su} , t_h and t_{co} from the Clock GLB¹

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{gy0(min)} + t_{gco} + t_{gcp(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#50 + \#40 + \#52) \\
 7.0 \text{ ns} &= (2.0 + 2.0 + 8.0) + (1.0) - (3.0 + 2.0 + 1.0) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#50 + \#40 + \#52) + (\#39) - (\#20 + \#28 + \#35) \\
 2.5 \text{ ns} &= (3.0 + 2.0 + 5.0) + (4.5) - (2.0 + 2.0 + 8.0) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#50 + \#40 + \#52) + (\#40) + (\#45 + \#47) \\
 17.5 \text{ ns} &= (3.0 + 2.0 + 5.0) + (2.0) + (2.5 + 3.0)
 \end{aligned}$$


1. Calculations are based upon timing specs for the pLSI 1032-80.

Figure 3. Typical Device Power Consumption vs fmax



Notes: Configuration of eight 16-bit Counters
 Typical Current at 5V, 25°C

Figure 4. Maximum GRP Delay vs GLB Loads




Pin Description

Name	PLCC Pin Numbers	Description
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31 I/O 32 - I/O 35 I/O 36 - I/O 39 I/O 40 - I/O 43 I/O 44 - I/O 47 I/O 48 - I/O 51 I/O 52 - I/O 55 I/O 56 - I/O 59 I/O 60 - I/O 63	26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
IN 0 - IN 3 IN 4 - IN 7	25, 42, 44, 61 67, 84, 2, 19	Dedicated input pins to the device.
RESET	24	Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
Y0	20	Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.
Y1	66	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB on the device.
Y2	63	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB and/or any I/O cell on the device.
Y3	62	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell on the device.
NC	23	This pin should be left floating or tied to V_{cc} . This pin should never be tied to GND.
GND VCC	1, 22, 43, 64 21, 65	Ground (GND) V_{cc}


Pin Configuration

pLSI 1032 PLCC Pinout Diagram




Package Diagram

84-Pin PLCC



Part Number Description



Ordering Information

COMMERCIAL

f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
80	15	pLSI 1032-80LJ	84-Pin PLCC
60	20	pLSI 1032-60LJ	84-Pin PLCC


INDUSTRIAL

f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
60	20	pLSI 1032-60LJI	84-Pin PLCC

Features

- **PROGRAMMABLE HIGH-DENSITY LOGIC**
 - Member of Lattice's pLSI Family
 - High-Speed Global Interconnects
 - 96 I/O Pins, Ten Dedicated Inputs
 - 288 Registers
 - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
 - Small Logic Block Size for Random Logic
 - Security Cell Prevents Unauthorized Copying
- **HIGH PERFORMANCE E²CMOS® TECHNOLOGY**
 - $f_{max} = 70$ MHz Maximum Operating Frequency
 - $t_{pd} = 18$ ns Propagation Delay
 - TTL Compatible Inputs and Outputs
 - Electrically Erasable and Re-Programmable
 - 100% Tested
- **COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS**
 - Complete Programmable Device can Combine Glue Logic and Structured Designs
 - 100% Routable with High Utilization
 - Four Dedicated Clock Input Pins
 - Synchronous and Asynchronous Clocks
 - Flexible Pin Placement
 - Optimized Global Routing Pool Allows Global Interconnectivity
- **pLSI/ispLSI™ DEVELOPMENT SYSTEM (pDS™)**
 - pDS Software**
 - Easy to Use PC Windows™ Interface
 - Boolean Logic Compiler
 - Manual Partitioning
 - Automatic Place and Route
 - Static Timing Table
 - pDS+™ Software**
 - Industry Standard, Third Party Design Environments
 - Schematic Capture, State Machine, VHDL
 - Automatic Partitioning
 - Automatic Place and Route
 - Comprehensive Logic and Timing Simulation
 - PC and Workstation Platforms

Functional Block Diagram




Description

The Lattice pLSI 1048 is a High-Density Programmable Logic Device which contains 288 Registers, 96 Universal I/O pins, ten Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.

The basic unit of logic on the pLSI 1048 device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 ..F7, (see figure 1). There are a total of 48 GLBs in the pLSI 1048 device. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.

Functional Block Diagram

Figure 1. pLSI 1048 Functional Block Diagram



The device also has 96 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered input, latched input, output or bi-directional I/O pin with 3-state control. Additionally, all outputs are polarity selectable, active high or active low. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA.

Eight GLBs, 16 I/O cells, two dedicated inputs (one dedicated input in Megablock B and E) and one ORP are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to a set of 16 universal I/O cells by the ORP. The pLSI 1048 device contains six of these Megablocks.

The GRP has as its inputs the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the pLSI 1048 device are selected using the Clock Distribution Network. Four dedicated clock pins (Y0, Y1, Y2 and Y3) are brought into the distribution network, and five clock outputs (CLK 0, CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O cells. The Clock Distribution Network can also be driven from a special GLB (D0 on the pLSI 1048 device). The logic of this GLB allows the user to create an internal clock from a combination of internal signals within the device.

Absolute Maximum Ratings ¹

- Supply Voltage V_{CC}-0.5 to +7.0V
- Input Voltage Applied.-2.5 to $V_{CC} + 1.0V$
- Off-State Output Voltage Applied-2.5 to $V_{CC} + 1.0V$
- Storage Temperature-65 to 125°C
- Ambient Temp. with Power Applied-55 to 125°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	
V_{CC}	Supply Voltage	Commercial $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	4.75	5.25	V
		Industrial $T_A = -40^\circ\text{C to } +85^\circ\text{C}$	4.5	5.5	
V_{IL}	Input Low Voltage	0	0.8	V	
V_{IH}	Input High Voltage	2.0	$V_{CC} + 1$	V	

Capacitance ($T_A=25^\circ\text{C}$, $f=1.0\text{ MHz}$)

SYMBOL	PARAMETER	MAXIMUM ¹	UNITS	TEST CONDITIONS
C_1	Dedicated Input Capacitance	8	pf	$V_{CC}=5.0V$, $V_{IN}=2.0V$
C_2	I/O and Clock Capacitance	10	pf	$V_{CC}=5.0V$, V_{IO} , $V_Y=2.0V$

1. Guaranteed but not 100% tested.

Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	-	YEARS
Erase/Reprogram Cycles	-	100	CYCLES

Switching Test Conditions


Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	≤ 3ns 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure 2

3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions (see figure 2)

Test Condition	R1	R2	CL
1	470Ω	390Ω	35pF
2	Active High	∞	390Ω
	Active Low	470Ω	390Ω
3	Active High to Z at $V_{OH} - 0.5V$	∞	390Ω
	Active Low to Z at $V_{OL} + 0.5V$	470Ω	390Ω

Figure 2. Test Load



*CL includes Test Fixture and Probe Capacitance.

DC Electrical Characteristics

Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS	
V_{OL}	Output Low Voltage	$I_{OL} = 8 \text{ mA}$	—	—	0.4	V	
V_{OH}	Output High Voltage	$I_{OH} = -4 \text{ mA}$	2.4	—	—	V	
I_{IL}	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	—	—	-10	μA	
I_{IH}	Input or I/O High Leakage Current	$V_{IH} \leq V_{IN} \leq V_{CC}$	—	—	10	μA	
I_{IL-PU}	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$	—	—	-150	μA	
I_{OS1}	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT}$	-60	—	-200	mA	
I_{CC2}	Operating Power Supply Current	$V_{IL} = 0.5V, V_{IH} = 3.0V$ $f_{TOGGLE} = 20 \text{ MHz}$	Commercial	—	165	235	mA
			Industrial	—	165	260	mA

- One output at a time for a maximum duration of one second.
- Measured using twelve 16-bit counters.
- Typical values are at $V_{CC} = 5V$ and $T_A = 25^\circ\text{C}$.

External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST ⁵ COND.	# ²	DESCRIPTION ¹	-70		-50		UNITS
				MIN.	MAX.	MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	18	-	24	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	-	23	-	30.7	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	71.4	-	53.6	-	MHz
f _{max} (Ext.)	-	4	Clock Frequency with External Feedback ($\frac{1}{t_{su2} + t_{co1}}$)	41.7	-	31.3	-	MHz
f _{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	83	-	71.4	-	MHz
t _{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	9	-	12	-	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	12	-	16	ns
t _{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	0	-	ns
t _{su2}	-	9	GLB Reg. Setup Time before Clock	12	-	16	-	ns
t _{co2}	-	10	GLB Reg. Clock to Output Delay	-	14	-	18.7	ns
t _{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	0	-	ns
t _{r1}	1	12	Ext. Reset Pin to Output Delay	-	17	-	22.7	ns
t _{rw1}	-	13	Ext. Reset Pulse Duration	10	-	13	-	ns
t _{en}	2	14	Input to Output Enable	-	20	-	26.7	ns
t _{dis}	3	15	Input to Output Disable	-	20	-	26.7	ns
t _{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	6	-	7	-	ns
t _{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	6	-	7	-	ns
t _{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)	2	-	2.7	-	ns
t _{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	6.5	-	8.7	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than 1/(t_{wh} + t_{wl}). This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

3

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-70		-50		UNITS
			MIN.	MAX.	MIN.	MAX.	
Inputs							
t _{iobp}	20	I/O Register Bypass	–	3.0	–	4.0	ns
t _{iolat}	21	I/O Latch Delay	–	4.0	–	5.3	ns
t _{iosu}	22	I/O Register Setup Time before Clock	6.0	–	8.1	–	ns
t _{ioh}	23	I/O Register Hold Time after Clock	0.5	–	0.9	–	ns
t _{ioco}	24	I/O Register Clock to Out Delay	–	3.0	–	3.9	ns
t _{ior}	25	I/O Register Reset to Out Delay	–	3.5	–	4.6	ns
t _{din}	26	Dedicated Input Delay	–	6.0	–	8.0	ns
GRP							
t _{grp1}	27	GRP Delay, 1 GLB Load	–	2.5	–	3.3	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	–	3.0	–	4.0	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	–	4.0	–	5.3	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	–	5.0	–	6.7	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	–	6.0	–	8.0	ns
t _{grp48}	32	GRP Delay, 48 GLB Loads	–	16.0	–	21.3	ns
GLB							
t _{4ptbp}	33	4 Product Term Bypass Path Delay	–	6.5	–	8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	–	7.0	–	9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	–	7.5	–	10.0	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	–	9.5	–	12.7	ns
t _{gbp}	37	GLB Register Bypass Delay	–	1.0	–	1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	1.5	–	2.0	–	ns
t _{gh}	39	GLB Register Hold Time after Clock	6.0	–	8.0	–	ns
t _{gco}	40	GLB Register Clock to Output Delay	–	2.5	–	3.3	ns
t _{gr}	41	GLB Register Reset to Output Delay	–	2.5	–	3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	–	10.0	–	13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	–	9.0	–	11.9	ns
t _{ptck}	44	GLB Product Term Clock Delay	3.5	7.5	4.6	9.9	ns
ORP							
t _{orp}	45	ORP Delay	–	3.5	–	4.7	ns
t _{orpbp}	46	ORP Bypass Delay	–	1.5	–	2.0	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-70		-50		UNITS
			MIN.	MAX.	MIN.	MAX.	
Outputs							
t_{ob}	47	Output Buffer Delay	–	3.0	–	4.0	ns
t_{oen}	48	I/O Cell OE to Output Enabled	–	5.0	–	6.7	ns
t_{odis}	49	I/O Cell OE to Output Disabled	–	5.0	–	6.7	ns
Clocks							
t_{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	5.0	5.0	6.7	6.7	ns
t_{gy1/2}	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	4.0	6.0	5.3	8.0	ns
t_{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.0	5.0	1.3	6.6	ns
t_{ioy2/3}	53	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	4.0	6.0	5.3	8.0	ns
t_{iocp}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.0	5.0	1.3	6.6	ns
Global Reset							
t_{gr}	55	Global Reset to GLB and I/O Registers	–	8.0	–	10.6	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.

3

External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST COND. # ⁵	# ²	DESCRIPTION ¹	-50		UNITS
				MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	24	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	-	30.7	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	53.6	-	MHz
f _{max} (Ext.)	-	4	Clock Frequency with External Feedback ($\frac{1}{(t_{su2} + t_{co1})}$)	31.3	-	MHz
f _{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	71.4	-	MHz
t _{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	12	-	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	16	ns
t _{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	ns
t _{su2}	-	9	GLB Reg. Setup Time before Clock	16	-	ns
t _{co2}	-	10	GLB Reg. Clock to Output Delay	-	18.7	ns
t _{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	ns
t _{tr1}	1	12	Ext. Reset Pin to Output Delay	-	22.7	ns
t _{rw1}	-	13	Ext. Reset Pulse Duration	13	-	ns
t _{en}	2	14	Input to Output Enable	-	26.7	ns
t _{dis}	3	15	Input to Output Disable	-	26.7	ns
t _{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	7	-	ns
t _{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	7	-	ns
t _{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)	2.7	-	ns
t _{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	8.7	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than 1/(t_{wh} + t_{wl}). This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-50		UNITS
			MIN.	MAX.	
Inputs					
t _{iobp}	20	I/O Register Bypass	-	4.0	ns
t _{iolat}	21	I/O Latch Delay	-	5.3	ns
t _{iosu}	22	I/O Register Setup Time before Clock	8.1	-	ns
t _{ioh}	23	I/O Register Hold Time after Clock	0.9	-	ns
t _{ioco}	24	I/O Register Clock to Out Delay	-	3.9	ns
t _{ior}	25	I/O Register Reset to Out Delay	-	4.6	ns
t _{din}	26	Dedicated Input Delay	-	8.0	ns
GRP					
t _{grp1}	27	GRP Delay, 1 GLB Load	-	3.3	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	-	4.0	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	-	5.3	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	-	6.7	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	-	8.0	ns
t _{grp48}	32	GRP Delay, 48 GLB Loads	-	21.3	ns
GLB					
t _{4ptbp}	33	4 Product Term Bypass Path Delay	-	8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	-	9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	-	10.0	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	-	12.7	ns
t _{gbp}	37	GLB Register Bypass Delay	-	1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	2.0	-	ns
t _{gh}	39	GLB Register Hold Time after Clock	8.0	-	ns
t _{gco}	40	GLB Register Clock to Output Delay	-	3.3	ns
t _{gr}	41	GLB Register Reset to Output Delay	-	3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	-	13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	-	11.9	ns
t _{ptck}	44	GLB Product Term Clock Delay	4.6	9.9	ns
ORP					
t _{orp}	45	ORP Delay	-	4.7	ns
t _{orpbp}	46	ORP Bypass Delay	-	2.0	ns


1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice Hard Macros.

3

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-50		UNITS
			MIN.	MAX.	
Outputs					
t _{ob}	47	Output Buffer Delay		4.0	ns
t _{oen}	48	I/O Cell OE to Output Enabled	-	6.7	ns
t _{odis}	49	I/O Cell OE to Output Disabled	-	6.7	ns
Clocks					
t _{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	6.7	6.7	ns
t _{gy1/2}	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	5.3	8.0	ns
t _{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.3	6.6	ns
t _{ioy2/3}	53	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	5.3	8.0	ns
t _{iocp}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.3	6.6	ns
Global Reset					
t _{gr}	55	Global Reset to GLB and I/O Registers	-	10.6	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.

pLSI 1048 Timing Model

Derivations of t_{su} , t_h and t_{co} from the Product Term Clock¹

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{iobp} + t_{grp4} + t_{ptck(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#20 + \#28 + \#44) \\
 5.5 \text{ ns} &= (3.0 + 3.0 + 7.5) + (1.5) - (3.0 + 3.0 + 3.5) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#20 + \#28 + \#44) + (\#39) - (\#20 + \#28 + \#35) \\
 6.0 \text{ ns} &= (3.0 + 3.0 + 7.5) + (6.0) - (3.0 + 3.0 + 7.5) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#20 + \#28 + \#44) + (\#40) + (\#45 + \#47) \\
 22.5 \text{ ns} &= (3.0 + 3.0 + 7.5) + (2.5) + (3.5 + 3.0)
 \end{aligned}$$

Derivations of t_{su} , t_h and t_{co} from the Clock GLB¹

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{gy0(min)} + t_{gco} + t_{gcp(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#50 + \#40 + \#52) \\
 6.5 \text{ ns} &= (3.0 + 3.0 + 7.5) + (1.5) - (5.0 + 2.5 + 1.0) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#50 + \#40 + \#52) + (\#39) - (\#20 + \#28 + \#35) \\
 5.0 \text{ ns} &= (5.0 + 2.5 + 5.0) + (6.0) - (3.0 + 3.0 + 7.5) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#50 + \#40 + \#52) + (\#40) + (\#45 + \#47) \\
 21.5 \text{ ns} &= (5.0 + 2.5 + 5.0) + (2.5) + (3.5 + 3.0)
 \end{aligned}$$

1. Calculations are based upon timing specs for the pLSI 1048-70.

Figure 3. Typical Device Power Consumption vs f_{max}





Figure 4. Maximum GRP Delay vs GLB Loads




Pin Description

Name	PQFP Pin Numbers	Description
I/O 0 - I/O 5 I/O 6 - I/O 11 I/O 12 - I/O 17 I/O 18 - I/O 23 I/O 24 - I/O 29 I/O 30 - I/O 35 I/O 36 - I/O 41 I/O 42 - I/O 47 I/O 48 - I/O 53 I/O 54 - I/O 59 I/O 60 - I/O 65 I/O 66 - I/O 71 I/O 72 - I/O 77 I/O 78 - I/O 83 I/O 84 - I/O 89 I/O 90 - I/O 95	20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
IN 0 - IN 5 IN 6 - IN 11	14, 44, - 47, 48, 73, 79, 104, 105, - 108, 13	Dedicated input pins to the device. (IN 2 and IN 9 not available)
$\overline{\text{RESET}}$	18	Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
Y0	14	Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.
Y1	78	Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB on the device.
Y2	75	Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB and/or any I/O cell on the device.
Y3	74	Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell on the device.
NC	17	This pin should be left floating or tied to V_{CC} . This pin should never be tied to GND.
GND V_{CC}	46, 76, 106, 16 15, 45, 77, 107	Ground (GND) V_{CC}

Pin Configuration


pLSI 1048 PQFP Pinout Diagram




Package Diagram

120-Pin PQFP

Dimensions in inches MIN./MAX.



Part Number Description



Ordering Information

COMMERCIAL

f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
70	18	pLSI 1048-70LQ	120-Pin PQFP
50	24	pLSI 1048-50LQ	120-Pin PQFP

INDUSTRIAL


f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
50	24	pLSI 1048-50LQI	120-Pin PQFP

Section 1: Introduction to pLSI and ispLSI
Section 2: pLSI and ispLSI Architectural Description
Section 3: pLSI Data Sheets
Section 4: ispLSI Data Sheets
 ispLSI 1016 4-1
 ispLSI 1024 4-21
 ispLSI 1032 4-41
 ispLSI 1048 4-61
Section 5: Military pLSI and ispLSI Data Sheets
Section 6: General Information

Features

- **IN-SYSTEM PROGRAMMABLE HIGH-DENSITY LOGIC**
 - Member of Lattice's ispLSI Family
 - Fully Compatible with Lattice's pLSI™ Family
 - High-Speed Global Interconnects
 - 32 I/O Pins, Four Dedicated Inputs
 - 96 Registers
 - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
 - Small Logic Block Size for Random Logic
 - Security Cell Prevents Unauthorized Copying
- **HIGH PERFORMANCE E²CMOS® TECHNOLOGY**
 - $f_{max} = 90$ MHz Maximum Operating Frequency
 - $t_{pd} = 12$ ns Propagation Delay
 - TTL Compatible Inputs and Outputs
- **IN-SYSTEM PROGRAMMABLE (5-VOLT ONLY)**
 - Change Logic and Interconnects "on-the-fly" in Seconds
 - Reprogram Soldered Device for Debugging
 - Non-Volatile E²CMOS Technology
 - 100% Tested
- **COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS**
 - Complete Programmable Device can Combine Glue Logic and Structured Designs
 - 100% Routable with High Utilization
 - Three Dedicated Clock Input Pins
 - Synchronous and Asynchronous Clocks
 - Flexible Pin Placement
 - Optimized Global Routing Pool Allows Global Interconnectivity
- **pLSI/ispLSI DEVELOPMENT SYSTEM (pDS™)**
 - pDS Software**
 - Easy to Use PC Windows™ Interface
 - Boolean Logic Compiler
 - Manual Partitioning
 - Automatic Place and Route
 - Static Timing Table
 - pDS+™ Software**
 - Industry Standard, Third Party Design Environments
 - Schematic Capture, State Machine, VHDL
 - Automatic Partitioning
 - Automatic Place and Route
 - Comprehensive Logic and Timing Simulation
 - PC and Workstation Platforms

Functional Block Diagram




Description

The Lattice ispLSI 1016 is a High-Density Programmable Logic Device featuring 5-Volt in-system programmability and in-system diagnostic capabilities. The device contains 96 Registers, 32 Universal I/O pins, four Dedicated Input pins, three Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. It is the first device which offers non-volatile "on-the-fly" reprogrammability of the logic, as well as the interconnects to provide truly reconfigurable systems. It is architecturally and parametrically compatible to the pLSI 1016 device, but multiplexes four of the dedicated input pins to control in-system programming.

The basic unit of logic on the ispLSI 1016 device is the Generic Logic Block (GLB). The GLBs are labeled A0 .. B7 (see figure 1). There are a total of 16 GLBs in the ispLSI 1016 device. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.

Functional Block Diagram

Figure 1. ispLSI 1016 Functional Block Diagram



The device also has 32 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered input, latched input, output or bi-directional I/O pin with 3-state control. Additionally, all outputs are polarity selectable, active high or active low. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA.

Eight GLBs, 16 I/O cells, two dedicated inputs and one ORP are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to a set of 16 universal I/O cells by the ORP. The ispLSI 1016 device contains two of these Megablocks.

The GRP has as its inputs the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI 1016 device are selected using the Clock Distribution Network. Three dedicated clock pins (Y0, Y1 and Y2) are brought into the distribution network, and five clock outputs (CLK 0, CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O cells. The Clock Distribution Network can also be driven from a special clock GLB (B0 on the ispLSI 1016 device). The logic of this GLB allows the user to create an internal clock from a combination of internal signals within the device.

Absolute Maximum Ratings ¹

Supply Voltage V_{CC}	-0.5 to +7.0V
Input Voltage Applied	-2.5 to $V_{CC} + 1.0V$
Off-State Output Voltage Applied	-2.5 to $V_{CC} + 1.0V$
Storage Temperature	-65 to 125°C
Ambient Temp. with Power Applied	-55 to 125°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

4

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	
V_{CC}	Supply Voltage	Commercial $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	4.75	5.25	V
		Industrial $T_A = -40^\circ\text{C to } +85^\circ\text{C}$	4.5	5.5	
V_{IL}	Input Low Voltage	0	0.8	V	
V_{IH}	Input High Voltage	2.0	$V_{CC} + 1$	V	

Capacitance ($T_A=25^\circ\text{C}$, $f=1.0\text{ MHz}$)

SYMBOL	PARAMETER	MAXIMUM ¹	UNITS	TEST CONDITIONS
C_1	Dedicated Input Capacitance	8	pf	$V_{CC}=5.0V$, $V_{IN}=2.0V$
C_2	I/O and Clock Capacitance	10	pf	$V_{CC}=5.0V$, V_{IO} , $V_Y=2.0V$

1. Guaranteed but not 100% tested.

Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	-	YEARS
Erase/Reprogram Cycles	-	1000	CYCLES


Switching Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	≤ 3ns 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure 2

3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions (see figure 2)

Test Condition	R1	R2	CL
1	470Ω	390Ω	35pF
2	Active High	∞	390Ω
	Active Low	470Ω	390Ω
3	Active High to Z at $V_{OH} - 0.5V$	∞	390Ω
	Active Low to Z at $V_{OL} + 0.5V$	470Ω	390Ω

Figure 2. Test Load


*CL includes Test Fixture and Probe Capacitance.

DC Electrical Characteristics
Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS	
VOL	Output Low Voltage	$I_{OL} = 8 \text{ mA}$	–	–	0.4	V	
VOH	Output High Voltage	$I_{OH} = -4 \text{ mA}$	2.4	–	–	V	
IIL	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	–	–	-10	μA	
IIH	Input or I/O High Leakage Current	$V_{IH} \leq V_{IN} \leq V_{CC}$	–	–	10	μA	
IIL-isp	isp Input Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	–	–	-150	μA	
IIL-PU	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$	–	–	-150	μA	
IOS¹	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT}$	-60	–	-200	mA	
ICC²	Operating Power Supply Current	$V_{IL} = 0.5V, V_{IH} = 3.0V$	Commercial	–	100	150	mA
		$f_{TOGGLE} = 20 \text{ MHz}$	Industrial	–	100	170	mA

- One output at a time for a maximum duration of one second.
- Measured using four 16-bit counters.
- Typical values are at $V_{CC} = 5V$ and $T_A = 25^\circ\text{C}$.

External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST COND. ⁵	# ²	DESCRIPTION ¹	-90		-80		-60		UNITS
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	12	-	15	-	20	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	-	17	-	20	-	25	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	90.9	-	80	-	60	-	MHz
f _{max} (Ext.)	-	4	Clock Frequency with External Feedback ($\frac{1}{t_{su2} + t_{co1}}$)	58.8	-	50	-	38	-	MHz
f _{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	125	-	100	-	83	-	MHz
t _{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	6	-	7	-	9	-	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	8	-	10	-	13	ns
t _{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	0	-	0	-	ns
t _{su2}	-	9	GLB Reg. Setup Time before Clock	9	-	10	-	13	-	ns
t _{co2}	-	10	GLB Reg. Clock to Output Delay	-	10	-	12	-	16	ns
t _{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	0	-	0	-	ns
t _{r1}	1	12	Ext. Reset Pin to Output Delay	-	15	-	17	-	22.5	ns
t _{rw1}	-	13	Ext. Reset Pulse Duration	10	-	10	-	13	-	ns
t _{en}	2	14	Input to Output Enable	-	15	-	18	-	24	ns
t _{dis}	3	15	Input to Output Disable	-	15	-	18	-	24	ns
t _{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	4	-	5	-	6	-	ns
t _{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	4	-	5	-	6	-	ns
t _{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y1, Y2)	2	-	2	-	2.5	-	ns
t _{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y1, Y2)	6.5	-	6.5	-	8.5	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than 1/(t_{wh} + t_{wl}). This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-90		-80		-60		UNITS
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Inputs									
t_{iobp}	20	I/O Register Bypass	–	1.0	–	2.0	–	2.7	ns
t_{iolat}	21	I/O Latch Delay	–	2.0	–	3.0	–	4.0	ns
t_{iosu}	22	I/O Register Setup Time before Clock	4.5	–	5.5	–	7.3	–	ns
t_{ioh}	23	I/O Register Hold Time after Clock	2.0	–	1.0	–	1.3	–	ns
t_{ioco}	24	I/O Register Clock to Out Delay	–	2.0	–	3.0	–	4.0	ns
t_{ior}	25	I/O Register Reset to Out Delay	–	2.5	–	2.5	–	3.3	ns
t_{din}	26	Dedicated Input Delay	–	2.0	–	4.0	–	5.3	ns
GRP									
t_{grp1}	27	GRP Delay, 1 GLB Load	–	0.7	–	1.5	–	2.0	ns
t_{grp4}	28	GRP Delay, 4 GLB Loads	–	1.0	–	2.0	–	2.7	ns
t_{grp8}	29	GRP Delay, 8 GLB Loads	–	1.8	–	3.0	–	4.0	ns
t_{grp12}	30	GRP Delay, 12 GLB Loads	–	2.6	–	3.8	–	5.0	ns
t_{grp16}	31	GRP Delay, 16 GLB Loads	–	3.4	–	4.5	–	6.0	ns
GLB									
t_{4ptbp}	33	4 Product Term Bypass Path Delay	–	6.5	–	6.5	–	8.6	ns
t_{1ptxor}	34	1 Product Term/XOR Path Delay	–	7.0	–	7.0	–	9.3	ns
t_{20ptxor}	35	20 Product Term/XOR Path Delay	–	8.0	–	8.0	–	10.6	ns
t_{xoradj}	36	XOR Adjacent Path Delay ³	–	9.5	–	9.5	–	12.7	ns
t_{gbp}	37	GLB Register Bypass Delay	–	0.5	–	1.0	–	1.3	ns
t_{gsu}	38	GLB Register Setup Time before Clock	1.0	–	1.0	–	1.3	–	ns
t_{gh}	39	GLB Register Hold Time after Clock	3.5	–	4.5	–	6.0	–	ns
t_{gco}	40	GLB Register Clock to Output Delay	–	1.5	–	2.0	–	2.7	ns
t_{gr}	41	GLB Register Reset to Output Delay	–	2.5	–	2.5	–	3.3	ns
t_{ptre}	42	GLB Product Term Reset to Register Delay	–	10.0	–	10.0	–	13.3	ns
t_{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	–	9.0	–	9.0	–	12.0	ns
t_{ptck}	44	GLB Product Term Clock Delay	3.5	7.5	3.5	7.5	4.6	9.9	ns
ORP									
t_{orp}	45	ORP Delay	–	2.5	–	2.5	–	3.3	ns
t_{orpbp}	46	ORP Bypass Delay	–	0.5	–	0.5	–	0.7	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-90		-80		-60		UNITS
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Outputs									
t _{ob}	47	Output Buffer Delay	-	2.5	-	3.0	-	4.0	ns
t _{oen}	48	I/O Cell OE to Output Enabled	-	4.0	-	5.0	-	6.7	ns
t _{odis}	49	I/O Cell OE to Output Disabled	-	4.0	-	5.0	-	6.7	ns
Clocks									
t _{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	3.5	3.5	4.5	4.5	6.0	6.0	ns
t _{gy1/2}	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	2.5	4.5	3.5	5.5	4.6	7.3	ns
t _{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.0	5.0	1.0	5.0	1.3	6.6	ns
t _{ioy1/2}	53	Clock Delay, Y1 or Y2 to I/O Cell Global Clock Line	2.5	4.5	3.5	5.5	4.6	7.3	ns
t _{iocp}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.0	5.0	1.0	5.0	1.3	6.6	ns
Global Reset									
t _{gr}	55	Global Reset to GLB and I/O Registers	-	7.5	-	9.0	-	12.0	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.

4

External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST COND. ⁵	# ²	DESCRIPTION ¹	-60		UNITS
				MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	20	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	-	25	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	60	-	MHz
f _{max} (Ext.)	-	4	Clock Frequency with External Feedback $\left(\frac{1}{t_{su2} + t_{co1}}\right)$	38	-	MHz
f _{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	83	-	MHz
t _{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	9	-	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	13	ns
t _{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	ns
t _{su2}	-	9	GLB Reg. Setup Time before Clock	13	-	ns
t _{co2}	-	10	GLB Reg. Clock to Output Delay	-	16	ns
t _{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	ns
t _{r1}	1	12	Ext. Reset Pin to Output Delay	-	22.5	ns
t _{rw1}	-	13	Ext. Reset Pulse Duration	13	-	ns
t _{en}	2	14	Input to Output Enable	-	24	ns
t _{dis}	3	15	Input to Output Disable	-	24	ns
t _{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	6	-	ns
t _{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	6	-	ns
t _{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y1, Y2)	2.5	-	ns
t _{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y1, Y2)	8.5	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than $1/(t_{wh} + t_{wl})$. This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Inputs					
t _{iobp}	20	I/O Register Bypass	-	2.7	ns
t _{iolat}	21	I/O Latch Delay	-	4.0	ns
t _{iosu}	22	I/O Register Setup Time before Clock	7.3	-	ns
t _{ioh}	23	I/O Register Hold Time after Clock	1.3	-	ns
t _{ioco}	24	I/O Register Clock to Out Delay	-	4.0	ns
t _{ior}	25	I/O Register Reset to Out Delay	-	3.3	ns
t _{din}	26	Dedicated Input Delay	-	5.3	ns
GRP					
t _{grp1}	27	GRP Delay, 1 GLB Load	-	2.0	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	-	2.7	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	-	4.0	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	-	5.0	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	-	6.0	ns
GLB					
t _{4ptbp}	33	4 Product Term Bypass Path Delay	-	8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	-	9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	-	10.6	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	-	12.7	ns
t _{gbp}	37	GLB Register Bypass Delay	-	1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	1.3	-	ns
t _{gh}	39	GLB Register Hold Time after Clock	6.0	-	ns
t _{gco}	40	GLB Register Clock to Output Delay	-	2.7	ns
t _{gr}	41	GLB Register Reset to Output Delay	-	3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	-	13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	-	12.0	ns
t _{ptck}	44	GLB Product Term Clock Delay	4.6	9.9	ns
ORP					
t _{orp}	45	ORP Delay	-	3.3	ns
t _{orpbp}	46	ORP Bypass Delay	-	0.7	ns

1. Internal Timing Parameters are not tested and are for reference only.
 2. Refer to Timing Model in this data sheet for further details.
 3. The XOR Adjacent path can only be used by Lattice Hard Macros.


4

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Outputs					
t_{ob}	47	Output Buffer Delay	-	4.0	ns
t_{oen}	48	I/O Cell OE to Output Enabled	-	6.7	ns
t_{odis}	49	I/O Cell OE to Output Disabled	-	6.7	ns
Clocks					
t_{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	6.0	6.0	ns
t_{gy1/2}	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	4.6	7.3	ns
t_{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.3	6.6	ns
t_{ioy1/2}	53	Clock Delay, Y1 or Y2 to I/O Cell Global Clock Line	4.6	7.3	ns
t_{iocp}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.3	6.6	ns
Global Reset					
t_{gr}	55	Global Reset to GLB and I/O Registers	-	12.0	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.

ispLSI 1016 Timing Model



Derivations of t_{su} , t_h and t_{co} from the Product Term Clock¹


$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{iobp} + t_{grp4} + t_{ptck(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#20 + \#28 + \#44) \\
 8.0 \text{ ns} &= (1.0 + 1.0 + 8.0) + (3.5) - (1.0 + 1.0 + 3.5) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#20 + \#28 + \#44) + (\#39) - (\#20 + \#28 + \#35) \\
 2.5 \text{ ns} &= (1.0 + 1.0 + 7.5) + (3.0) - (1.0 + 1.0 + 8.0) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#20 + \#28 + \#44) + (\#40) + (\#45 + \#47) \\
 16.0 \text{ ns} &= (1.0 + 1.0 + 7.5) + (2.0) + (2.5 + 2.0)
 \end{aligned}$$

Derivations of t_{su} , t_h and t_{co} from the Clock GLB¹

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{gy0(min)} + t_{gco} + t_{gcp(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#50 + \#40 + \#52) \\
 7.0 \text{ ns} &= (1.0 + 1.0 + 8.0) + (3.5) - (3.5 + 2.0 + 1.0) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#50 + \#40 + \#52) + (\#39) - (\#20 + \#28 + \#35) \\
 3.5 \text{ ns} &= (3.5 + 2.0 + 5.0) + (3.0) - (1.0 + 1.0 + 8.0) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#50 + \#40 + \#52) + (\#40) + (\#45 + \#47) \\
 17.0 \text{ ns} &= (3.5 + 2.0 + 5.0) + (2.0) + (2.5 + 2.0)
 \end{aligned}$$


1. Calculations are based upon timing specs for the ispLSI 1016-90.

Figure 3. Typical Device Power Consumption vs fmax



Notes: Configuration of Four 16-bit Counters
Typical Current at 5V, 25°C

Figure 4. Maximum GRP Delay vs GLB loads




In-System Programmability

The ispLSI devices are the in-system programmable version of the Lattice High-Density programmable Large Scale Integration (pLSI) devices. By integrating all the high voltage programming circuitry on-chip, the programming can be accomplished by simply shifting data into the device. Once the function is programmed, the non-volatile E²CMOS cells will not lose the pattern even when the power is turned off.

All necessary programming is done via five TTL level logic interface signals. These five signals are fed into the on-chip programming circuitry where a state machine controls the programming. The interface signals are isp Enable ($\overline{\text{ispEN}}$), Serial Data In (SDI), Serial Data Out (SDO), Serial Clock (SCLK) and Mode (MODE) control. Figure 5 illustrates the block diagram of one possible scheme for programming the ispLSI devices. For details on the operation of the internal state machine and programming of the device please refer to the in-system programming section in this pLSI and ispLSI Data Book Supplement.

Figure 5. ispLSI Programming Interface




4

Programming Voltage/Timing Specifications

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
V_{CCP}	Programming Voltage	Commercial	4.75	5	5.25	V
		Industrial	4.5	5	5.5	
I_{CCP}	Programming Supply Current	$\overline{\text{ispEN}}$ = Low	–	50	100	mA
V_{IHP}	Input Voltage High		2.0	–	V_{CCP}	V
V_{ILP}	Input Voltage Low		0	–	0.8	V
I_{IP}	Input Current		–	100	200	μA
V_{OHP}	Output Voltage High	$I_{OH} = -3.2 \text{ mA}$	2.4	–	V_{CCP}	V
V_{OLP}	Output Voltage Low	$I_{OL} = 5 \text{ mA}$	0	–	0.5	V
t_r, t_f	Input Rise and Fall		–	–	0.1	μs
t_{isp}	$\overline{\text{ispEN}}$ to Output 3-State		–	2	10	μs
t_{su}	Setup Time		0.1	0.5	–	μs
t_{co}	Clock to Output		0.1	0.5	–	μs
t_h	Hold Time		0.1	0.5	–	μs
t_{clkh}, t_{ckl}	Clock Pulse Width, High and Low		0.5	1	–	μs
t_{pwv}	Verify Pulse Width		20	30	–	μs
t_{pw}	Programming Pulse Width		40	–	100	ms
t_{bew}	Bulk Erase Pulse Width		200	–	–	ms
t_{rst}	Reset Time From Valid V_{CCP}		45	–	–	μs

Figure 6. Timing Waveforms for In-System Programming



4

Figure 7. Program, Verify & Bulk Erase Waveforms





Figure 8 illustrates the address and data shift register bits for the ispLSI 1016. For a detailed explanation refer to the Device Layout discussion in the pLSI and ispLSI Architectural Description section of this Data Book Supplement.

Figure 8. ispLSI Device & Shift Register Layout



Note: A logic "1" in the Address Shift Register bit position enables the row for programming or verification. A logic "0" disables it.


Pin Description

Name	PLCC Pin Numbers	Description
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31	15, 16, 17, 18, 19, 20, 21, 22, 25, 26, 27, 28, 29, 30, 31, 32, 37, 38, 39, 40, 41, 42, 43, 44, 3, 4, 5, 6, 7, 8, 9, 10	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
IN 3	2	Dedicated input pins to the device.
ispEN	13	Input – Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK options become active.
SDI/IN 0	14	Input – This pin performs two functions. It is a dedicated input pin when ispEN is logic high. When ispEN is logic low, it functions as an input pin to load programming data into the device. SDI/IN 0 also is used as one of the two control pins for the isp state machine.
MODE/IN 2	36	Input – This pin performs two functions. It is a dedicated input pin when ispEN is logic high. When ispEN is logic low, it functions as a pin to control the operation of the isp state machine.
SDO/IN 1	24	Input/Output – This pin performs two functions. It is a dedicated clock input pin when ispEN is logic high. When ispEN is logic low, it functions as an output pin to read serial shift register data.
SCLK/Y2	33	Input – This pin performs two functions. It is a dedicated clock input when ispEN is logic high. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device. When ispEN is logic low, it functions as a clock pin for the Serial Shift Register.
Y0	11	Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.
Y1/RESET	35	This pin performs two functions: <ul style="list-style-type: none"> – Dedicated clock input. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device. – Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
GND VCC	1, 23 12, 34	Ground (GND) V _{cc}

4


Pin Configuration

ispLSI 1016 PLCC Pinout Diagram




Package Diagram

44-Pin PLCC



Part Number Description



4

Ordering Information

COMMERCIAL

f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
90	12	ispLSI 1016-90LJ	44-Pin PLCC
80	15	ispLSI 1016-80LJ	44-Pin PLCC
60	20	ispLSI 1016-60LJ	44-Pin PLCC


INDUSTRIAL

f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
60	20	ispLSI 1016-60LJI	44-Pin PLCC

Features

- **IN-SYSTEM PROGRAMMABLE HIGH-DENSITY LOGIC**
 - Member of Lattice's ispLSI Family
 - Fully Compatible with Lattice's pLSI™ Family
 - High-Speed Global Interconnects
 - 48 I/O Pins, Six Dedicated Inputs
 - 144 Registers
 - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
 - Small Logic Block Size for Fast Random Logic
 - Security Cell Prevents Unauthorized Copying
- **HIGH PERFORMANCE E²CMOS® TECHNOLOGY**
 - $f_{max} = 80$ MHz Maximum Operating Frequency
 - $t_{pd} = 15$ ns Propagation Delay
 - TTL Compatible Inputs and Outputs
- **IN-SYSTEM PROGRAMMABLE (5-VOLT ONLY)**
 - Change Logic and Interconnects "on-the-fly" in Seconds
 - Reprogram Soldered Device for Debugging
 - Non-Volatile E²CMOS Technology
 - 100% Tested
- **COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS**
 - Complete Programmable Device can Combine Glue Logic and Structured Designs
 - 100% Routable with High Utilization
 - Four Dedicated Clock Input Pins
 - Synchronous and Asynchronous Clocks
 - Flexible Pin Placement
 - Optimized Global Routing Pool Allows Global Interconnectivity
- **pLSI/ispLSI DEVELOPMENT SYSTEM (pDS™)**
 - pDS Software**
 - Easy to Use PC Windows™ Interface
 - Boolean Logic Compiler
 - Manual Partitioning
 - Automatic Place and Route
 - Static Timing Table
 - pDS+™ Software**
 - Industry Standard, Third Party Design Environments
 - Schematic Capture, State Machine, VHDL
 - Automatic Partitioning
 - Automatic Place and Route
 - Comprehensive Logic and Timing Simulation
 - PC and Workstation Platforms

Functional Block Diagram



Description

The Lattice ispLSI 1024 is a High-Density Programmable Logic Device featuring 5-Volt in-system programmability and in-system diagnostic capabilities. The device contains 144 Registers, 48 Universal I/O pins, six Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. It is the first device which offers non-volatile "on-the-fly" reprogrammability of the logic, as well as the interconnects to provide truly reconfigurable systems. It is architecturally and parametrically compatible to the pLSI 1024 device, but multiplexes four of the dedicated input pins to control in-system programming.

The basic unit of logic on the ispLSI 1024 device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 .. C7 (see figure 1). There are a total of 24 GLBs in the ispLSI 1024 device. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.


Copyright © 1992 Lattice Semiconductor Corp. GAL, E²CMOS and UltraMOS are registered trademarks of Lattice Semiconductor Corp. pLSI, ispLSI, pDS, pDS+ and Generic Array Logic are trademarks of Lattice Semiconductor Corp. The specifications and information herein are subject to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 681-0118; FAX (503) 681-3037; Applications Hotline: 1-800-LATTICE (528-8423)

September 1992. Rev. C

Functional Block Diagram

Figure 1. ispLSI 1024 Functional Block Diagram



The device also has 48 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered input, latched input, output or bi-directional I/O pin with 3-state control. Additionally, all outputs are polarity selectable, active high or active low. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA.

Eight GLBs, 16 I/O cells, two dedicated inputs and one ORP are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to a set of 16 universal I/O cells by the ORP. The I/O cells within the Megablock also share a common Output Enable (OE) signal. The ispLSI 1024 device contains three of these Megablocks.

The GRP has as its inputs the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI 1024 device are selected using the Clock Distribution Network. Four dedicated clock pins (Y0, Y1, Y2 and Y3) are brought into the distribution network, and five clock outputs (CLK 0, CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O cells. The Clock Distribution Network can also be driven from a special clock GLB (B4 on the ispLSI 1024 device). The logic of this GLB allows the user to create an internal clock from a combination of internal signals within the device.

Absolute Maximum Ratings ¹

Supply Voltage V_{CC}	-0.5 to +7.0V
Input Voltage Applied	-2.5 to $V_{CC} + 1.0V$
Off-State Output Voltage Applied	-2.5 to $V_{CC} + 1.0V$
Storage Temperature	-65 to 125°C
Ambient Temp. with Power Applied	-55 to 125°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

4

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	
V_{CC}	Supply Voltage	Commercial $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	4.75	5.25	V
		Industrial $T_A = -40^\circ\text{C to } +85^\circ\text{C}$	4.5	5.5	
V_{IL}	Input Low Voltage	0	0.8	V	
V_{IH}	Input High Voltage	2.0	$V_{CC} + 1$	V	

Capacitance ($T_A=25^\circ\text{C}$, $f=1.0\text{ MHz}$)

SYMBOL	PARAMETER	MAXIMUM ¹	UNITS	TEST CONDITIONS
C_1	Dedicated Input Capacitance	8	pf	$V_{CC}=5.0V$, $V_{IN}=2.0V$
C_2	I/O and Clock Capacitance	10	pf	$V_{CC}=5.0V$, V_{IO} , $V_V=2.0V$

1. Guaranteed but not 100% tested.

Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	-	YEARS
Erase/Reprogram Cycles	-	1000	CYCLES

Switching Test Conditions


Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	≤ 3ns 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure 2

3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions

Test Condition	R1	R2	CL
1	470Ω	390Ω	35pF
2	Active High	∞	390Ω
	Active Low	470Ω	390Ω
3	Active High to Z at $V_{OH} - 0.5V$	∞	390Ω
	Active Low to Z at $V_{OL} + 0.5V$	470Ω	390Ω

Figure 2. Test Load



*CL includes Test Fixture and Probe Capacitance.

DC Electrical Characteristics

Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS	
V_{OL}	Output Low Voltage	$I_{OL} = 8 \text{ mA}$	-	-	0.4	V	
V_{OH}	Output High Voltage	$I_{OH} = -4 \text{ mA}$	2.4	-	-	V	
I_{IL}	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	-	-	-10	μA	
I_{IH}	Input or I/O High Leakage Current	$V_{IH} \leq V_{IN} \leq V_{CC}$	-	-	10	μA	
I_{IL-isp}	isp Input Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	-	-	-150	μA	
I_{IL-PU}	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$	-	-	-150	μA	
I_{OS1}	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT}$	-60	-	-200	mA	
I_{CC2}	Operating Power Supply Current	$V_{IL} = 0.5V, V_{IH} = 3.0V$	Commercial	-	130	190	mA
		$f_{TOGGLE} = 20 \text{ MHz}$	Industrial	-	130	215	mA

- One output at a time for a maximum duration of one second.
- Measured using six 16-bit counters.
- Typical values are at $V_{CC} = 5V$ and $T_A = 25^\circ C$.

External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST COND. ⁵	# ²	DESCRIPTION ¹	-80		-60		UNITS
				MIN.	MAX.	MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	15	-	20	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	-	20	-	25	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	80	-	60	-	MHz
f _{max} (Ext.)	-	4	Clock Frequency with External Feedback ($\frac{1}{t_{su2} + t_{co1}}$)	50	-	38	-	MHz
f _{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	100	-	83	-	MHz
t _{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	7	-	9	-	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	10	-	13	ns
t _{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	0	-	ns
t _{su2}	-	9	GLB Reg. Setup Time before Clock	10	-	13	-	ns
t _{co2}	-	10	GLB Reg. Clock to Output Delay	-	12	-	16	ns
t _{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	0	-	ns
t _{tr1}	1	12	Ext. Reset Pin to Output Delay	-	17	-	22.5	ns
t _{rw1}	-	13	Ext. Reset Pulse Duration	10	-	13	-	ns
t _{en}	2	14	Input to Output Enable	-	18	-	24	ns
t _{dis}	3	15	Input to Output Disable	-	18	-	24	ns
t _{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	5	-	6	-	ns
t _{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	5	-	6	-	ns
t _{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)	2	-	2.5	-	ns
t _{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	6.5	-	8.5	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than 1/(t_{wh} + t_{wl}). This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-80		-60		UNITS
			MIN.	MAX.	MIN.	MAX.	
Inputs							
t iobp	20	I/O Register Bypass	–	2.0	–	2.7	ns
t iolat	21	I/O Latch Delay	–	3.0	–	4.0	ns
t iosu	22	I/O Register Setup Time before Clock	5.5	–	7.3	–	ns
t ioh	23	I/O Register Hold Time after Clock	1.0	–	1.3	–	ns
t ioco	24	I/O Register Clock to Out Delay	–	3.0	–	4.0	ns
t ior	25	I/O Register Reset to Out Delay	–	2.5	–	3.3	ns
t din	26	Dedicated Input Delay	–	4.0	–	5.3	ns
GRP							
t grp1	27	GRP Delay, 1 GLB Load	–	1.5	–	2.0	ns
t grp4	28	GRP Delay, 4 GLB Loads	–	2.0	–	2.7	ns
t grp8	29	GRP Delay, 8 GLB Loads	–	3.0	–	4.0	ns
t grp12	30	GRP Delay, 12 GLB Loads	–	3.8	–	5.0	ns
t grp16	31	GRP Delay, 16 GLB Loads	–	4.5	–	6.0	ns
t grp24	32	GRP Delay, 24 GLB Loads	–	6.3	–	8.3	ns
GLB							
t 4ptbp	33	4 Product Term Bypass Path Delay	–	6.5	–	8.6	ns
t 1ptxor	34	1 Product Term/XOR Path Delay	–	7.0	–	9.3	ns
t 20ptxor	35	20 Product Term/XOR Path Delay	–	8.0	–	10.6	ns
t xoradj	36	XOR Adjacent Path Delay ³	–	9.5	–	12.7	ns
t gbp	37	GLB Register Bypass Delay	–	1.0	–	1.3	ns
t gsu	38	GLB Register Setup Time before Clock	1.0	–	1.3	–	ns
t gh	39	GLB Register Hold Time after Clock	4.5	–	6.0	–	ns
t gco	40	GLB Register Clock to Output Delay	–	2.0	–	2.7	ns
t gr	41	GLB Register Reset to Output Delay	–	2.5	–	3.3	ns
t ptre	42	GLB Product Term Reset to Register Delay	–	10.0	–	13.3	ns
t ptoe	43	GLB Product Term Output Enable to I/O Cell Delay	–	9.0	–	12.0	ns
t ptck	44	GLB Product Term Clock Delay	3.5	7.5	4.6	9.9	ns
ORP							
t orp	45	ORP Delay	–	2.5	–	3.3	ns
t orpbp	46	ORP Bypass Delay	–	0.5	–	0.7	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-80		-60		UNITS
			MIN.	MAX.	MIN.	MAX.	
Outputs							
t _{ob}	47	Output Buffer Delay	–	3.0	–	4.0	ns
t _{oen}	48	I/O Cell OE to Output Enabled	–	5.0	–	6.7	ns
t _{odis}	49	I/O Cell OE to Output Disabled	–	5.0	–	6.7	ns
Clocks							
t _{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	4.5	4.5	6.0	6.0	ns
t _{gy1/2}	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	3.5	5.5	4.6	7.3	ns
t _{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.0	5.0	1.3	6.6	ns
t _{ioy2/3}	53	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	3.5	5.5	4.6	7.3	ns
t _{iocp}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.0	5.0	1.3	6.6	ns
Global Reset							
t _{gr}	55	Global Reset to GLB and I/O Registers	–	9.0	–	12.0	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.

4

External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST ⁵ COND.	# ²	DESCRIPTION ¹	-60		UNITS
				MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	20	20	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	25	25	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	60	60	MHz
f _{max} (Ext.)	-	4	Clock Frequency with External Feedback $\left(\frac{1}{t_{su2} + t_{co1}}\right)$	38	-	MHz
f _{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	83	-	MHz
t _{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	9	-	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	13	ns
t _{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	ns
t _{su2}	-	9	GLB Reg. Setup Time before Clock	13	-	ns
t _{co2}	-	10	GLB Reg. Clock to Output Delay	-	16	ns
t _{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	ns
t _{r1}	1	12	Ext. Reset Pin to Output Delay	-	22.5	ns
t _{rw1}	-	13	Ext. Reset Pulse Duration	13	-	ns
t _{en}	2	14	Input to Output Enable	-	24	ns
t _{dis}	3	15	Input to Output Disable	-	24	ns
t _{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	6	-	ns
t _{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	6	-	ns
t _{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)	2.5	-	ns
t _{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	8.5	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than 1/(t_{wh} + t_{wl}). This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

Internal Timing Parameters¹


PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Inputs					
t _{iobp}	20	I/O Register Bypass	–	2.7	ns
t _{iolat}	21	I/O Latch Delay	–	4.0	ns
t _{iosu}	22	I/O Register Setup Time before Clock	7.3	–	ns
t _{ioh}	23	I/O Register Hold Time after Clock	1.3	–	ns
t _{ioco}	24	I/O Register Clock to Out Delay	–	4.0	ns
t _{ior}	25	I/O Register Reset to Out Delay	–	3.3	ns
t _{din}	26	Dedicated Input Delay	–	5.3	ns
GRP					
t _{grp1}	27	GRP Delay, 1 GLB Load	–	2.0	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	–	2.7	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	–	4.0	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	–	5.0	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	–	6.0	ns
t _{grp24}	32	GRP Delay, 24 GLB Loads	–	8.3	ns
GLB					
t _{4ptbp}	33	4 Product Term Bypass Path Delay	–	8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	–	9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	–	10.6	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	–	12.7	ns
t _{gbp}	37	GLB Register Bypass Delay	–	1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	1.3	–	ns
t _{gh}	39	GLB Register Hold Time after Clock	6.0	–	ns
t _{gco}	40	GLB Register Clock to Output Delay	–	2.7	ns
t _{gr}	41	GLB Register Reset to Output Delay	–	3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	–	13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	–	12.0	ns
t _{ptck}	44	GLB Product Term Clock Delay	4.6	9.9	ns
ORP					
t _{orp}	45	ORP Delay	–	3.3	ns
t _{orpbp}	46	ORP Bypass Delay	–	0.7	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Outputs					
t_{ob}	47	Output Buffer Delay	—	4.0	ns
t_{oen}	48	I/O Cell OE to Output Enabled	—	6.7	ns
t_{odis}	49	I/O Cell OE to Output Disabled	—	6.7	ns
Clocks					
t_{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	6.0	6.0	ns
$t_{gy1/2}$	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	4.6	7.3	ns
t_{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.3	6.6	ns
$t_{ioy2/3}$	53	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	4.6	7.3	ns
t_{iopc}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.3	6.6	ns
Global Reset					
t_{gr}	55	Global Reset to GLB and I/O Registers	—	12.0	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.

ispLSI 1024 Timing Model


4

Derivations of t_{su} , t_h and t_{co} from the Product Term Clock¹


$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{iobp} + t_{grp4} + t_{ptck(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#20 + \#28 + \#44) \\
 5.5 \text{ ns} &= (2.0 + 2.0 + 8.0) + (1.0) - (2.0 + 2.0 + 3.5) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#20 + \#28 + \#44) + (\#39) - (\#20 + \#28 + \#35) \\
 4.0 \text{ ns} &= (2.0 + 2.0 + 7.5) + (4.5) - (2.0 + 2.0 + 8.0) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#20 + \#28 + \#44) + (\#40) + (\#45 + \#47) \\
 19.0 \text{ ns} &= (2.0 + 2.0 + 7.5) + (2.0) + (2.5 + 3.0)
 \end{aligned}$$

Derivations of t_{su} , t_h and t_{co} from the Clock GLB¹

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{gy0(min)} + t_{gco} + t_{gcp(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#50 + \#40 + \#52) \\
 7.0 \text{ ns} &= (2.0 + 2.0 + 8.0) + (1.0) - (3.0 + 2.0 + 1.0) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#50 + \#40 + \#52) + (\#39) - (\#20 + \#28 + \#35) \\
 2.5 \text{ ns} &= (3.0 + 2.0 + 5.0) + (4.5) - (2.0 + 2.0 + 8.0) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#50 + \#40 + \#52) + (\#40) + (\#45 + \#47) \\
 17.5 \text{ ns} &= (3.0 + 2.0 + 5.0) + (2.0) + (2.5 + 3.0)
 \end{aligned}$$


1. Calculations are based upon timing specs for the ispLSI 1024-80.

Figure 3. Typical Device Power Consumption vs fmax



Notes: Configuration of Six 16-bit Counters
Typical Current at 5V, 25°C

Figure 4. Maximum GRP Delay vs GLB Loads




In-System Programmability

The ispLSI devices are the in-system programmable version of the Lattice High-Density programmable Large Scale Integration (pLSI) devices. By integrating all the high voltage programming circuitry on-chip, the programming can be accomplished by simply shifting data into the device. Once the function is programmed, the non-volatile E²CMOS cells will not lose the pattern even when the power is turned off.

All necessary programming is done via five TTL level logic interface signals. These five signals are fed into the on-chip programming circuitry where a state machine controls the programming. The interface signals are isp Enable (ispEN), Serial Data In (SDI), Serial Data Out (SDO), Serial Clock (SCLK) and Mode (MODE) control. Figure 5 illustrates the block diagram of one possible scheme for programming the ispLSI devices. For details on the operation of the internal state machine and programming of the device please refer to the in-system programming section in this pLSI and ispLSI Data Book Supplement.


Figure 5. ispLSI Programming Interface



Programming Voltage/Timing Specifications

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
V_{CCP}	Programming Voltage	Commercial	4.75	5	5.25	V
		Industrial	4.5	5	5.5	
I_{CCP}	Programming Supply Current	$\overline{\text{ispEN}}$ = Low	–	50	100	mA
V_{IHP}	Input Voltage High		2.0	–	V_{CCP}	V
V_{ILP}	Input Voltage Low		0	–	0.8	V
I_{IP}	Input Current		–	100	200	μA
V_{OHP}	Output Voltage High	$I_{OH} = -3.2 \text{ mA}$	2.4	–	V_{CCP}	V
V_{OLP}	Output Voltage Low	$I_{OL} = 5 \text{ mA}$	0	–	0.5	V
t_r, t_f	Input Rise and Fall		–	–	0.1	μs
t_{isp}	$\overline{\text{ispEN}}$ to Output 3-State		–	2	10	μs
t_{su}	Setup Time		0.1	0.5	–	μs
t_{co}	Clock to Output		0.1	0.5	–	μs
t_h	Hold Time		0.1	0.5	–	μs
t_{clkh}, t_{ckl}	Clock Pulse Width, High and Low		0.5	1	–	μs
t_{pwv}	Verify Pulse Width		20	30	–	μs
t_{pwp}	Programming Pulse Width		40	–	100	ms
t_{bew}	Bulk Erase Pulse Width		200	–	–	ms
t_{rst}	Reset Time From Valid V_{CCP}		45	–	–	μs

Figure 6. Timing Waveforms for In-System Programming



4

Figure 7. Program, Verify & Bulk Erase Waveforms





Figure 8 illustrates the address and data shift register bits for the ispLSI 1024. For a detailed explanation refer to the Device Layout discussion in the pLSI and ispLSI Architectural Description section of this Data Book Supplement.

Figure 8. ispLSI Device & Shift Register Layout




Note: A logic "1" in the Address Shift Register bit position enables the row for programming or verification. A logic "0" disables it.

Pin Description


Name	PLCC Pin Numbers	Description
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31 I/O 32 - I/O 35 I/O 36 - I/O 39 I/O 40 - I/O 43 I/O 44 - I/O 47	22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
IN 4 - IN 5	2, 15	Dedicated input pins to the device.
$\overline{\text{ispEN}}$	19	Input – Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK options become active.
SDI/IN 0	21	Input – This pin performs two functions. It is a dedicated input pin when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as an input pin to load programming data into the device. SDI/IN 0 also is used as one of the two control pins for the isp state machine.
MODE/IN 3	55	Input – This pin performs two functions. It is a dedicated input pin when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as a pin to control the operation of the isp state machine.
SDO/IN 1	34	Input/Output – This pin performs two functions. It is a dedicated clock input pin when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as an output pin to read serial shift register data.
SCLK/IN 2	49	Input – This pin performs two functions. It is a dedicated input when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as a clock pin for the Serial Shift Register.
$\overline{\text{RESET}}$	20	Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
Y0	16	Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.
Y1	54	Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB on the device.
Y2	51	Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB and/or any I/O cell on the device.
Y3	50	Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell on the device.
GND VCC	1, 18, 35, 52 17, 36, 53, 68	Ground (GND) V _{cc}


Pin Configuration

ispLSI 1024 PLCC Pinout Diagram



Package Diagram



Part Number Description

Ordering Information
COMMERCIAL

f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
80	15	ispLSI 1024-80LJ	68-Pin PLCC
60	20	ispLSI 1024-60LJ	68-Pin PLCC


INDUSTRIAL

f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
60	20	ispLSI 1024-60LJI	68-Pin PLCC

Features

- **IN-SYSTEM PROGRAMMABLE HIGH-DENSITY LOGIC**
 - Member of Lattice's ispLSI Family
 - Fully Compatible with Lattice's pLSI™ Family
 - High-Speed Global Interconnects
 - 64 I/O Pins, Eight Dedicated Inputs
 - 192 Registers
 - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
 - Small Logic Block Size for Fast Random Logic
 - Security Cell Prevents Unauthorized Copying
- **HIGH PERFORMANCE E²CMOS® TECHNOLOGY**
 - $f_{max} = 80$ MHz Maximum Operating Frequency
 - $t_{pd} = 15$ ns Propagation Delay
 - TTL Compatible Inputs and Outputs
- **IN-SYSTEM PROGRAMMABLE (5-VOLT ONLY)**
 - Change Logic and Interconnects "on-the-fly" in Seconds
 - Reprogram Soldered Device for Debugging
 - Non-Volatile E²CMOS Technology
 - 100% Tested
- **COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS**
 - Complete Programmable Device can Combine Glue Logic and Structured Designs
 - 100% Routable with High Utilization
 - Four Dedicated Clock Input Pins
 - Synchronous and Asynchronous Clocks
 - Flexible Pin Placement
 - Optimized Global Routing Pool Allows Global Interconnectivity
- **pLSI/ispLSI DEVELOPMENT SYSTEM (pDS™)**
 - pDS Software**
 - Easy to Use PC Windows™ Interface
 - Boolean Logic Compiler
 - Manual Partitioning
 - Automatic Place and Route
 - Static Timing Table
 - pDS™ Software**
 - Industry Standard, Third Party Design Environments
 - Schematic Capture, State Machine, VHDL
 - Automatic Partitioning
 - Automatic Place and Route
 - Comprehensive Logic and Timing Simulation
 - PC and Workstation Platforms

Functional Block Diagram




Description

The Lattice ispLSI 1032 is a High-Density Programmable Logic Device featuring 5-Volt in-system programmability and in-system diagnostic capabilities. The device contains 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. It is the first device which offers non-volatile "on-the-fly" reprogrammability of the logic, as well as the interconnects to provide truly reconfigurable systems. It is architecturally and parametrically compatible to the pLSI 1032 device, but multiplexes four of the dedicated input pins to control in-system programming.

The basic unit of logic on the ispLSI 1032 device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 .. D7 (see figure 1). There are a total of 32 GLBs in the ispLSI 1032 device. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinational or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.

Copyright © 1992 Lattice Semiconductor Corp. GAL, E²CMOS and UltraMOS are registered trademarks of Lattice Semiconductor Corp. pLSI, ispLSI, pDS, pDS+ and Generic Array Logic are trademarks of Lattice Semiconductor Corp. The specifications and information herein are subject to change without notice.

Functional Block Diagram
Figure 1. ispLSI 1032 Functional Block Diagram


The device also has 64 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered input, latched input, output or bi-directional I/O pin with 3-state control. Additionally, all outputs are polarity selectable, active high or active low. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA.

Eight GLBs, 16 I/O cells, two dedicated inputs and one ORP are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to a set of 16 universal I/O cells by the ORP. The I/O cells within the Megablock also share a common Output Enable (OE) signal. The ispLSI 1032 device contains four of these Megablocks.

The GRP has as its inputs the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI 1032 device are selected using the Clock Distribution Network. Four dedicated clock pins (Y0, Y1, Y2 and Y3) are brought into the distribution network, and five clock outputs (CLK 0, CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O cells. The Clock Distribution Network can also be driven from a special clock GLB (C0 on the ispLSI 1032 device). The logic of this GLB allows the user to create an internal clock from a combination of internal signals within the device.

Absolute Maximum Ratings ¹

Supply Voltage V_{CC} -0.5 to +7.0V
 Input Voltage Applied -2.5 to $V_{CC} + 1.0V$
 Off-State Output Voltage Applied -2.5 to $V_{CC} + 1.0V$
 Storage Temperature -65 to 125°C
 Ambient Temp. with Power Applied -55 to 125°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

4

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	
V_{CC}	Supply Voltage	Commercial $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	4.75	5.25	V
		Industrial $T_A = -40^\circ\text{C to } +85^\circ\text{C}$	4.5	5.5	
V_{IL}	Input Low Voltage	0	0.8	V	
V_{IH}	Input High Voltage	2.0	$V_{CC} + 1$	V	

Capacitance ($T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$)

SYMBOL	PARAMETER	MAXIMUM ¹	UNITS	TEST CONDITIONS
C_1	Dedicated Input Capacitance	8	pf	$V_{CC} = 5.0V$, $V_{IN} = 2.0V$
C_2	I/O and Clock Capacitance	10	pf	$V_{CC} = 5.0V$, V_{IO} , $V_Y = 2.0V$

1. Guaranteed but not 100% tested.

Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	-	YEARS
Erase/Reprogram Cycles	-	1000	CYCLES

Switching Test Conditions


Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	≤ 3ns 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure 2

3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions (see figure 2)

Test Condition	R1	R2	CL
1	470Ω	390Ω	35pF
2	Active High	∞	390Ω
	Active Low	470Ω	390Ω
3	Active High to Z at $V_{OH} - 0.5V$	∞	390Ω
	Active Low to Z at $V_{OL} + 0.5V$	470Ω	390Ω

Figure 2. Test Load



* C_L includes Test Fixture and Probe Capacitance.

DC Electrical Characteristics

Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS	
V_{OL}	Output Low Voltage	$I_{OL} = 8 \text{ mA}$	–	–	0.4	V	
V_{OH}	Output High Voltage	$I_{OH} = -4 \text{ mA}$	2.4	–	–	V	
I_{IL}	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	–	–	-10	μA	
I_{IH}	Input or I/O High Leakage Current	$V_{IH} \leq V_{IN} \leq V_{CC}$	–	–	10	μA	
I_{IL-isp}	isp Input Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	–	–	-150	μA	
I_{IL-PU}	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$	–	–	-150	μA	
I_{OS1}	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT}$	-60	–	-200	mA	
I_{CC2}	Operating Power Supply Current	$V_{IL} = 0.5V, V_{IH} = 3.0V$	Commercial	–	135	195	mA
		$f_{TOGGLE} = 20 \text{ MHz}$	Industrial	–	135	220	mA

- One output at a time for a maximum duration of one second.
- Measured using eight 16-bit counters.
- Typical values are at $V_{CC} = 5V$ and $T_A = 25^\circ C$.

External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST ⁵ COND.	# ²	DESCRIPTION ¹	-80		-60		UNITS
				MIN.	MAX.	MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	15	-	20	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	-	20	-	25	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	80	-	60	-	MHz
f _{max} (Ext.)	-	4	Clock Frequency with External Feedback ($\frac{1}{(t_{su2} + t_{co1})}$)	50	-	38	-	MHz
f _{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	100	-	83	-	MHz
t _{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	7	-	9	-	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	10	-	13	ns
t _{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	0	-	ns
t _{su2}	-	9	GLB Reg. Setup Time before Clock	10	-	13	-	ns
t _{co2}	-	10	GLB Reg. Clock to Output Delay	-	12	-	16	ns
t _{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	0	-	ns
t _{r1}	1	12	Ext. Reset Pin to Output Delay	-	17	-	22.5	ns
t _{rw1}	-	13	Ext. Reset Pulse Duration	10	-	13	-	ns
t _{en}	2	14	Input to Output Enable	-	18	-	24	ns
t _{dis}	3	15	Input to Output Disable	-	18	-	24	ns
t _{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	5	-	6	-	ns
t _{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	5	-	6	-	ns
t _{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)	2	-	2.5	-	ns
t _{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	6.5	-	8.5	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than 1/(t_{wh} + t_{wl}). This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-80		-60		UNITS
			MIN.	MAX.	MIN.	MAX.	
Inputs							
t _{iobp}	20	I/O Register Bypass	–	2.0	–	2.7	ns
t _{iolat}	21	I/O Latch Delay	–	3.0	–	4.0	ns
t _{iosu}	22	I/O Register Setup Time before Clock	5.5	–	7.3	–	ns
t _{ioh}	23	I/O Register Hold Time after Clock	1.0	–	1.3	–	ns
t _{ioco}	24	I/O Register Clock to Out Delay	–	3.0	–	4.0	ns
t _{ior}	25	I/O Register Reset to Out Delay	–	2.5	–	3.3	ns
t _{din}	26	Dedicated Input Delay	–	4.0	–	5.3	ns
GRP							
t _{grp1}	27	GRP Delay, 1 GLB Load	–	1.5	–	2.0	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	–	2.0	–	2.7	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	–	3.0	–	4.0	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	–	3.8	–	5.0	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	–	4.5	–	6.0	ns
t _{grp32}	32	GRP Delay, 32 GLB Loads	–	8.0	–	10.6	ns
GLB							
t _{4ptbp}	33	4 Product Term Bypass Path Delay	–	6.5	–	8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	–	7.0	–	9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	–	8.0	–	10.6	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	–	9.5	–	12.7	ns
t _{gbp}	37	GLB Register Bypass Delay	–	1.0	–	1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	1.0	–	1.3	–	ns
t _{gh}	39	GLB Register Hold Time after Clock	4.5	–	6.0	–	ns
t _{gco}	40	GLB Register Clock to Output Delay	–	2.0	–	2.7	ns
t _{gr}	41	GLB Register Reset to Output Delay	–	2.5	–	3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	–	10.0	–	13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	–	9.0	–	12.0	ns
t _{ptck}	44	GLB Product Term Clock Delay	3.5	7.5	4.6	9.9	ns
ORP							
t _{orp}	45	ORP Delay	–	2.5	–	3.3	ns
t _{orpbp}	46	ORP Bypass Delay	–	0.5	–	0.7	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-80		-60		UNITS
			MIN.	MAX.	MIN.	MAX.	
Outputs							
t _{ob}	47	Output Buffer Delay	–	3.0	–	4.0	ns
t _{oen}	48	I/O Cell OE to Output Enabled	–	5.0	–	6.7	ns
t _{odis}	49	I/O Cell OE to Output Disabled	–	5.0	–	6.7	ns
Clocks							
t _{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	4.5	4.5	6.0	6.0	ns
t _{gy1/2}	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	3.5	5.5	4.6	7.3	ns
t _{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.0	5.0	1.3	6.6	ns
t _{ioy2/3}	53	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	3.5	5.5	4.6	7.3	ns
t _{iocp}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.0	5.0	1.3	6.6	ns
Global Reset							
t _{gr}	55	Global Reset to GLB and I/O Registers	–	9.0	–	12.0	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.

4

External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST COND. # ⁵	# ²	DESCRIPTION ¹	-60		UNITS
				MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	20	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	-	25	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	60	-	MHz
f _{max} (Ext.)	-	4	Clock Frequency with External Feedback ($\frac{1}{t_{su2} + t_{co1}}$)	38	-	MHz
f _{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	83	-	MHz
t _{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	9	-	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	13	ns
t _{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	ns
t _{su2}	-	9	GLB Reg. Setup Time before Clock	13	-	ns
t _{co2}	-	10	GLB Reg. Clock to Output Delay	-	16	ns
t _{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	ns
t _{r1}	1	12	Ext. Reset Pin to Output Delay	-	22.5	ns
t _{rw1}	-	13	Ext. Reset Pulse Duration	13	-	ns
t _{en}	2	14	Input to Output Enable	-	24	ns
t _{dis}	3	15	Input to Output Disable	-	24	ns
t _{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	6	-	ns
t _{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	6	-	ns
t _{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)	2.5	-	ns
t _{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	8.5	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than $1/(t_{wh} + t_{wl})$. This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

Internal Timing Parameters¹


PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Inputs					
t _{iobp}	20	I/O Register Bypass	-	2.7	ns
t _{iolat}	21	I/O Latch Delay	-	4.0	ns
t _{iosu}	22	I/O Register Setup Time before Clock	7.3	-	ns
t _{ioh}	23	I/O Register Hold Time after Clock	1.3	-	ns
t _{ioco}	24	I/O Register Clock to Out Delay	-	4.0	ns
t _{ior}	25	I/O Register Reset to Out Delay	-	3.3	ns
t _{din}	26	Dedicated Input Delay	-	5.3	ns
GRP					
t _{grp1}	27	GRP Delay, 1 GLB Load	-	2.0	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	-	2.7	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	-	4.0	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	-	5.0	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	-	6.0	ns
t _{grp32}	32	GRP Delay, 32 GLB Loads	-	10.6	ns
GLB					
t _{4ptbp}	33	4 Product Term Bypass Path Delay	-	8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	-	9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	-	10.6	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	-	12.7	ns
t _{gbp}	37	GLB Register Bypass Delay	-	1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	1.3	-	ns
t _{gh}	39	GLB Register Hold Time after Clock	6.0	-	ns
t _{gco}	40	GLB Register Clock to Output Delay	-	2.7	ns
t _{gr}	41	GLB Register Reset to Output Delay	-	3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	-	13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	-	12.0	ns
t _{ptck}	44	GLB Product Term Clock Delay	4.6	9.9	ns
ORP					
t _{orp}	45	ORP Delay	-	3.3	ns
t _{orpbp}	46	ORP Bypass Delay	-	0.7	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Outputs					
t _{ob}	47	Output Buffer Delay	–	4.0	ns
t _{oen}	48	I/O Cell OE to Output Enabled	–	6.7	ns
t _{odis}	49	I/O Cell OE to Output Disabled	–	6.7	ns
Clocks					
t _{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	6.0	6.0	ns
t _{gy1/2}	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	4.6	7.3	ns
t _{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.3	6.6	ns
t _{ioy2/3}	53	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	4.6	7.3	ns
t _{iocp}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.3	6.6	ns
Global Reset					
t _{gr}	55	Global Reset to GLB and I/O Registers	–	12.0	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.

ispLSI 1032 Timing Model

Derivations of t_{su} , t_h and t_{co} from the Product Term Clock¹


$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{iobp} + t_{grp4} + t_{ptck(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#20 + \#28 + \#44) \\
 5.5 \text{ ns} &= (2.0 + 2.0 + 8.0) + (1.0) - (2.0 + 2.0 + 3.5) \\
 \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#20 + \#28 + \#44) + (\#39) - (\#20 + \#28 + \#35) \\
 4.0 \text{ ns} &= (2.0 + 2.0 + 7.5) + (4.5) - (2.0 + 2.0 + 8.0) \\
 \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#20 + \#28 + \#44) + (\#40) + (\#45 + \#47) \\
 19.0 \text{ ns} &= (2.0 + 2.0 + 7.5) + (2.0) + (2.5 + 3.0)
 \end{aligned}$$

Derivations of t_{su} , t_h and t_{co} from the Clock GLB¹

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{gy0(min)} + t_{gco} + t_{gcp(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#50 + \#40 + \#52) \\
 7.0 \text{ ns} &= (2.0 + 2.0 + 8.0) + (1.0) - (3.0 + 2.0 + 1.0) \\
 \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#50 + \#40 + \#52) + (\#39) - (\#20 + \#28 + \#35) \\
 2.5 \text{ ns} &= (3.0 + 2.0 + 5.0) + (4.5) - (2.0 + 2.0 + 8.0) \\
 \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#50 + \#40 + \#52) + (\#40) + (\#45 + \#47) \\
 17.5 \text{ ns} &= (3.0 + 2.0 + 5.0) + (2.0) + (2.5 + 3.0)
 \end{aligned}$$


1. Calculations are based upon timing specs for the ispLSI 1032-80.

Figure 3. Typical Device Power Consumption vs fmax



Notes: Configuration of eight 16-bit Counters
 Typical Current at 5V, 25°C

Figure 4. Maximum GRP Delay vs GLB Loads




In-System Programmability

The ispLSI devices are the in-system programmable version of the Lattice High-Density programmable Large Scale Integration (pLSI) devices. By integrating all the high voltage programming circuitry on-chip, the programming can be accomplished by simply shifting data into the device. Once the function is programmed, the non-volatile E²CMOS cells will not lose the pattern even when the power is turned off.

All necessary programming is done via five TTL level logic interface signals. These five signals are fed into the on-chip programming circuitry where a state machine controls the programming. The interface signals are isp Enable ($\overline{\text{ispEN}}$), Serial Data In (SDI), Serial Data Out (SDO), Serial Clock (SCLK) and Mode (MODE) control. Figure 5 illustrates the block diagram of one possible scheme for programming the ispLSI devices. For details on the operation of the internal state machine and programming of the device please refer to the in-system programming section in this pLSI and ispLSI Data Book Supplement.


Figure 5. ispLSI Programming Interface



Programming Voltage/Timing Specifications

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
V_{CCP}	Programming Voltage	Commercial	4.75	5	5.25	V
		Industrial	4.5	5	5.5	
I_{CCP}	Programming Supply Current	<i>ispEN</i> = Low	–	50	100	mA
V_{IHP}	Input Voltage High		2.0	–	V_{CCP}	V
V_{ILP}	Input Voltage Low		0	–	0.8	V
I_{IP}	Input Current		–	100	200	μA
V_{OHP}	Output Voltage High	$I_{OH} = -3.2 \text{ mA}$	2.4	–	V_{CCP}	V
V_{OLP}	Output Voltage Low	$I_{OL} = 5 \text{ mA}$	0	–	0.5	V
t_r, t_f	Input Rise and Fall		–	–	0.1	μs
t_{isp}	<i>ispEN</i> to Output 3-State		–	2	10	μs
t_{su}	Setup Time		0.1	0.5	–	μs
t_{co}	Clock to Output		0.1	0.5	–	μs
t_h	Hold Time		0.1	0.5	–	μs
t_{ckh}, t_{ckl}	Clock Pulse Width, High and Low		0.5	1	–	μs
t_{pwv}	Verify Pulse Width		20	30	–	μs
t_{pw}	Programming Pulse Width		40	–	100	ms
t_{bew}	Bulk Erase Pulse Width		200	–	–	ms
t_{rst}	Reset Time From Valid V_{CCP}		45	–	–	μs

Figure 6. Timing Waveforms for In-System Programming



4

Figure 7. Program, Verify & Bulk Erase Waveforms





Figure 8 illustrates the address and data shift register bits Device Layout discussion in the pLSI and ispLSI Architectural Description section of this Data Book Supplement.

Figure 8. ispLSI Device & Shift Register Layout



Note: A logic "1" in the Address Shift Register bit position enables the row for programming or verification. A logic "0" disables it.


Pin Description

Name	PLCC Pin Numbers	Description
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31 I/O 32 - I/O 35 I/O 36 - I/O 39 I/O 40 - I/O 43 I/O 44 - I/O 47 I/O 48 - I/O 51 I/O 52 - I/O 55 I/O 56 - I/O 59 I/O 60 - I/O 63	26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
IN 4 - IN 7	67, 84, 2, 19	Dedicated input pins to the device.
$\overline{\text{ispEN}}$	23	Input – Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK options become active.
SDI/IN 0	25	Input – This pin performs two functions. It is a dedicated input pin when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as an input pin to load programming data into the device. SDI/IN 0 also is used as one of the two control pins for the isp state machine.
MODE/IN 1	42	Input – This pin performs two functions. It is a dedicated input pin when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as a pin to control the operation of the isp state machine.
SDO/IN 2	44	Input/Output – This pin performs two functions. It is a dedicated input pin when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as an output pin to read serial shift register data.
SCLK/IN 3	61	Input – This pin performs two functions. It is a dedicated input when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as a clock pin for the Serial Shift Register.
RESET	24	Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
Y0	20	Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.
Y1	66	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB on the device.
Y2	63	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB and/or any I/O cell on the device.
Y3	62	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell on the device.
GND VCC	1, 22, 43, 64 21, 65	Ground (GND) V _{cc}

4


Pin Configuration

ispLSI 1032 PLCC Pinout Diagram




Package Diagram

84-Pin PLCC



Part Number Description



Ordering Information

COMMERCIAL

f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
80	15	ispLSI 1032-80LJ	84-Pin PLCC
60	20	ispLSI 1032-60LJ	84-Pin PLCC


INDUSTRIAL

f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
60	20	ispLSI 1032-60LJI	84-Pin PLCC

Features

- **IN-SYSTEM PROGRAMMABLE HIGH-DENSITY LOGIC**
 - Member of Lattice's ispLSI Family
 - Fully Compatible with Lattice's pLSI™ Family
 - High-Speed Global Interconnects
 - 96 I/O Pins, Ten Dedicated Inputs
 - 288 Registers
 - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
 - Small Logic Block Size for Random Logic
 - Security Cell Prevents Unauthorized Copying
- **HIGH PERFORMANCE E²CMOS* TECHNOLOGY**
 - $f_{max} = 70$ MHz Maximum Operating Frequency
 - $t_{pd} = 18$ ns Propagation Delay
 - TTL Compatible Inputs and Outputs
- **IN-SYSTEM PROGRAMMABLE (5-VOLT ONLY)**
 - Change Logic and Interconnects "on-the-fly" in Seconds
 - Reprogram Soldered Device for Debugging
 - Non-Volatile E²CMOS Technology
 - 100% Tested
- **COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS**
 - Complete Programmable Device can Combine Glue Logic and Structured Designs
 - 100% Routable with High Utilization
 - Four Dedicated Clock Input Pins
 - Synchronous and Asynchronous Clocks
 - Flexible Pin Placement
 - Optimized Global Routing Pool Allows Global Interconnectivity
- **pLSI/ispLSI DEVELOPMENT SYSTEM (pDS™)**
 - pDS Software**
 - Easy to Use PC Windows™ Interface
 - Boolean Logic Compiler
 - Manual Partitioning
 - Automatic Place and Route
 - Static Timing Table
 - pDS+™ Software**
 - Industry Standard, Third Party Design Environments
 - Schematic Capture, State Machine, VHDL
 - Automatic Partitioning
 - Automatic Place and Route
 - Comprehensive Logic and Timing Simulation
 - PC and Workstation Platforms

Functional Block Diagram



Description


The Lattice ispLSI 1048 is a High-Density Programmable Logic Device featuring 5-Volt in-system programmability and in-system diagnostic capabilities. The device contains 288 Registers, 96 Universal I/O pins, ten Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. It is the first device which offers non-volatile "on-the-fly" reprogrammability of the logic, as well as the interconnects to provide truly reconfigurable systems. It is architecturally and parametrically compatible to the pLSI 1048 device, but multiplexes four of the dedicated input pins to control in-system programming.

The basic unit of logic on the ispLSI 1048 device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 .. F7 (see figure 1). There are a total of 48 GLBs in the ispLSI 1048 device. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.

Copyright © 1992 Lattice Semiconductor Corp. GAL, E²CMOS and UltraMOS are registered trademarks of Lattice Semiconductor Corp. pLSI, ispLSI, pDS, pDS+ and Generic Array Logic are trademarks of Lattice Semiconductor Corp. The specifications and information herein are subject to change without notice.

Functional Block Diagram

Figure 1. ispLSI 1048 Functional Block Diagram



The device also has 96 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered input, latched input, output or bi-directional I/O pin with 3-state control. Additionally, all outputs are polarity selectable, active high or active low. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA.

Eight GLBs, 16 I/O cells, two dedicated inputs (one dedicated input in Megablock B and E) and one ORP are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to a set of 16 universal I/O cells by the ORP. The ispLSI 1048 device contains six of these Megablocks.

The GRP has as its inputs the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI 1048 device are selected using the Clock Distribution Network. Four dedicated clock pins (Y0, Y1, Y2 and Y3) are brought into the distribution network, and five clock outputs (CLK 0, CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O cells. The Clock Distribution Network can also be driven from a special clock GLB (D0 on the ispLSI 1048 device). The logic of this GLB allows the user to create an internal clock from a combination of internal signals within the device.

Absolute Maximum Ratings ¹

- Supply Voltage V_{CC} -0.5 to +7.0V
- Input Voltage Applied -2.5 to $V_{CC} + 1.0V$
- Off-State Output Voltage Applied -2.5 to $V_{CC} + 1.0V$
- Storage Temperature -65 to 125°C
- Ambient Temp. with Power Applied -55 to 125°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	
V_{CC}	Supply Voltage	Commercial $T_A = 0^\circ C$ to $+70^\circ C$	4.75	5.25	V
		Industrial $T_A = -40^\circ C$ to $+85^\circ C$	4.5	5.5	
V_{IL}	Input Low Voltage	0	0.8	V	
V_{IH}	Input High Voltage	2.0	$V_{CC} + 1$	V	

Capacitance ($T_A = 25^\circ C$, $f = 1.0$ MHz)

SYMBOL	PARAMETER	MAXIMUM ¹	UNITS	TEST CONDITIONS
C_1	Dedicated Input Capacitance	8	pf	$V_{CC} = 5.0V$, $V_{IN} = 2.0V$
C_2	I/O and Clock Capacitance	10	pf	$V_{CC} = 5.0V$, V_{IO} , $V_Y = 2.0V$

1. Guaranteed but not 100% tested.

Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	–	YEARS
Erase/Reprogram Cycles	–	1000	CYCLES

Switching Test Conditions


Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	≤ 3ns 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure 2

3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions (see figure 2)

Test Condition	R1	R2	CL
1	470Ω	390Ω	35pF
2	Active High	∞	390Ω
	Active Low	470Ω	390Ω
3	Active High to Z at $V_{OH} - 0.5V$	∞	390Ω
	Active Low to Z at $V_{OL} + 0.5V$	470Ω	390Ω

Figure 2. Test Load



*CL includes Test Fixture and Probe Capacitance.

DC Electrical Characteristics

Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS	
V_{OL}	Output Low Voltage	$I_{OL} = 8 \text{ mA}$	-	-	0.4	V	
V_{OH}	Output High Voltage	$I_{OH} = -4 \text{ mA}$	2.4	-	-	V	
I_{IL}	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	-	-	-10	μA	
I_{IH}	Input or I/O High Leakage Current	$V_{IH} \leq V_{IN} \leq V_{CC}$	-	-	10	μA	
I_{IL-isp}	isp Input Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	-	-	-150	μA	
I_{IL-PU}	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$	-	-	-150	μA	
I_{OS}¹	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT}$	-60	-	-200	mA	
I_{CC}²	Operating Power Supply Current	$V_{IL} = 0.5V, V_{IH} = 3.0V$	Commercial	-	165	235	mA
		$f_{TOGGLE} = 20 \text{ MHz}$	Industrial	-	165	260	mA

1. One output at a time for a maximum duration of one second.
2. Measured using twelve 16-bit counters.
3. Typical values are at $V_{CC} = 5V$ and $T_A = 25^\circ\text{C}$.

External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST ⁵ COND.	# ²	DESCRIPTION ¹	-70		-50		UNITS
				MIN.	MAX.	MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	18	-	24	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	-	23	-	30.7	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	71.4	-	53.6	-	MHz
f _{max} (Ext.)	-	4	Clock Frequency with External Feedback $\left(\frac{1}{t_{su2} + t_{co1}}\right)$	41.7	-	31.3	-	MHz
f _{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	83	-	71.4	-	MHz
t _{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	9	-	12	-	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	12	-	16	ns
t _{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	0	-	ns
t _{su2}	-	9	GLB Reg. Setup Time before Clock	12	-	16	-	ns
t _{co2}	-	10	GLB Reg. Clock to Output Delay	-	14	-	18.7	ns
t _{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	0	-	ns
t _{r1}	1	12	Ext. Reset Pin to Output Delay	-	17	-	22.7	ns
t _{rw1}	-	13	Ext. Reset Pulse Duration	10	-	13	-	ns
t _{en}	2	14	Input to Output Enable	-	20	-	26.7	ns
t _{dis}	3	15	Input to Output Disable	-	20	-	26.7	ns
t _{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	6	-	7	-	ns
t _{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	6	-	7	-	ns
t _{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)	2	-	2.7	-	ns
t _{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	6.5	-	8.7	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than 1/(t_{wh} + t_{wl}). This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-70		-50		UNITS
			MIN.	MAX.	MIN.	MAX.	
Inputs							
t _{iobp}	20	I/O Register Bypass	-	3.0	-	4.0	ns
t _{iolat}	21	I/O Latch Delay	-	4.0	-	5.3	ns
t _{iosu}	22	I/O Register Setup Time before Clock	6.0	-	8.1	-	ns
t _{ioh}	23	I/O Register Hold Time after Clock	0.5	-	0.9	-	ns
t _{ioco}	24	I/O Register Clock to Out Delay	-	3.0	-	3.9	ns
t _{ior}	25	I/O Register Reset to Out Delay	-	3.5	-	4.6	ns
t _{din}	26	Dedicated Input Delay	-	6.0	-	8.0	ns
GRP							
t _{grp1}	27	GRP Delay, 1 GLB Load	-	2.5	-	3.3	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	-	3.0	-	4.0	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	-	4.0	-	5.3	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	-	5.0	-	6.7	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	-	6.0	-	8.0	ns
t _{grp48}	32	GRP Delay, 48 GLB Loads	-	16.0	-	21.3	ns
GLB							
t _{4ptbp}	33	4 Product Term Bypass Path Delay	-	6.5	-	8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	-	7.0	-	9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	-	7.5	-	10.0	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	-	9.5	-	12.7	ns
t _{gbp}	37	GLB Register Bypass Delay	-	1.0	-	1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	1.5	-	2.0	-	ns
t _{gh}	39	GLB Register Hold Time after Clock	6.0	-	8.0	-	ns
t _{gco}	40	GLB Register Clock to Output Delay	-	2.5	-	3.3	ns
t _{gr}	41	GLB Register Reset to Output Delay	-	2.5	-	3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	-	10.0	-	13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	-	9.0	-	11.9	ns
t _{ptck}	44	GLB Product Term Clock Delay	3.5	7.5	4.6	9.9	ns
ORP							
t _{orp}	45	ORP Delay	-	3.5	-	4.7	ns
t _{orpbp}	46	ORP Bypass Delay	-	1.5	-	2.0	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-70		-50		UNITS
			MIN.	MAX.	MIN.	MAX.	
Outputs							
t _{ob}	47	Output Buffer Delay	–	3.0	–	4.0	ns
t _{oen}	48	I/O Cell OE to Output Enabled	–	5.0	–	6.7	ns
t _{odis}	49	I/O Cell OE to Output Disabled	–	5.0	–	6.7	ns
Clocks							
t _{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	5.0	5.0	6.7	6.7	ns
t _{gy1/2}	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	4.0	6.0	5.3	8.0	ns
t _{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.0	5.0	1.3	6.6	ns
t _{ioy2/3}	53	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	4.0	6.0	5.3	8.0	ns
t _{iocp}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.0	5.0	1.3	6.6	ns
Global Reset							
t _{gr}	55	Global Reset to GLB and I/O Registers	–	8.0	–	10.6	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.

4

External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST COND. # ⁵	# ²	DESCRIPTION ¹	-50		UNITS
				MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	24	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	-	30.7	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	53.6	-	MHz
f _{max} (Ext.)	-	4	Clock Frequency with External Feedback $\left(\frac{1}{t_{su2} + t_{co1}}\right)$	31.3	-	MHz
f _{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	71.4	-	MHz
t _{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	12	-	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	16	ns
t _{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	ns
t _{su2}	-	9	GLB Reg. Setup Time before Clock	16	-	ns
t _{co2}	-	10	GLB Reg. Clock to Output Delay	-	18.7	ns
t _{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	ns
t _{r1}	1	12	Ext. Reset Pin to Output Delay	-	22.7	ns
t _{rw1}	-	13	Ext. Reset Pulse Duration	13	-	ns
t _{en}	2	14	Input to Output Enable	-	26.7	ns
t _{dis}	3	15	Input to Output Disable	-	26.7	ns
t _{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	7	-	ns
t _{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	7	-	ns
t _{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)	2.7	-	ns
t _{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	8.7	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than $1/(t_{wh} + t_{wl})$. This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

Internal Timing Parameters¹


PARAMETER	# ²	DESCRIPTION	-50		UNITS
			MIN.	MAX.	
Inputs					
t _{iobp}	20	I/O Register Bypass	-	4.0	ns
t _{iolat}	21	I/O Latch Delay	-	5.3	ns
t _{iosu}	22	I/O Register Setup Time before Clock	8.1	-	ns
t _{ioh}	23	I/O Register Hold Time after Clock	0.9	-	ns
t _{ioco}	24	I/O Register Clock to Out Delay	-	3.9	ns
t _{ior}	25	I/O Register Reset to Out Delay	-	4.6	ns
t _{din}	26	Dedicated Input Delay	-	8.0	ns
GRP					
t _{grp1}	27	GRP Delay, 1 GLB Load	-	3.3	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	-	4.0	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	-	5.3	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	-	6.7	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	-	8.0	ns
t _{grp48}	32	GRP Delay, 48 GLB Loads	-	21.3	ns
GLB					
t _{4ptbp}	33	4 Product Term Bypass Path Delay	-	8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	-	9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	-	10.0	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	-	12.7	ns
t _{gbp}	37	GLB Register Bypass Delay	-	1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	2.0	-	ns
t _{gh}	39	GLB Register Hold Time after Clock	8.0	-	ns
t _{gco}	40	GLB Register Clock to Output Delay	-	3.3	ns
t _{gr}	41	GLB Register Reset to Output Delay	-	3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	-	13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	-	11.9	ns
t _{ptck}	44	GLB Product Term Clock Delay	4.6	9.9	ns
ORP					
t _{orp}	45	ORP Delay	-	4.7	ns
t _{orpbp}	46	ORP Bypass Delay	-	2.0	ns

- Internal Timing Parameters are not tested and are for reference only.
- Refer to Timing Model in this data sheet for further details.
- The XOR Adjacent path can only be used by Lattice Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-50		UNITS
			MIN.	MAX.	
Outputs					
t _{ob}	47	Output Buffer Delay	-	4.0	ns
t _{oen}	48	I/O Cell OE to Output Enabled	-	6.7	ns
t _{odis}	49	I/O Cell OE to Output Disabled	-	6.7	ns
Clocks					
t _{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	6.7	6.7	ns
t _{gy1/2}	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	5.3	8.0	ns
t _{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.3	6.6	ns
t _{ioy2/3}	53	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	5.3	8.0	ns
t _{iocp}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.3	6.6	ns
Global Reset					
t _{gr}	55	Global Reset to GLB and I/O Registers	-	10.6	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.

ispLSI 1048 Timing Model

Derivations of t_{su} , t_h and t_{co} from the Product Term Clock¹

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{iobp} + t_{grp4} + t_{ptck(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#20 + \#28 + \#44) \\
 5.5 \text{ ns} &= (3.0 + 3.0 + 7.5) + (1.5) - (3.0 + 3.0 + 3.5) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#20 + \#28 + \#44) + (\#39) - (\#20 + \#28 + \#35) \\
 6.0 \text{ ns} &= (3.0 + 3.0 + 7.5) + (6.0) - (3.0 + 3.0 + 7.5) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#20 + \#28 + \#44) + (\#40) + (\#45 + \#47) \\
 22.5 \text{ ns} &= (3.0 + 3.0 + 7.5) + (2.5) + (3.5 + 3.0)
 \end{aligned}$$

Derivations of t_{su} , t_h and t_{co} from the Clock GLB¹

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{gy0(min)} + t_{gco} + t_{gcp(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#50 + \#40 + \#52) \\
 6.5 \text{ ns} &= (3.0 + 3.0 + 7.5) + (1.5) - (5.0 + 2.5 + 1.0) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#50 + \#40 + \#52) + (\#39) - (\#20 + \#28 + \#35) \\
 5.0 \text{ ns} &= (5.0 + 2.5 + 5.0) + (6.0) - (3.0 + 3.0 + 7.5) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#50 + \#40 + \#52) + (\#40) + (\#45 + \#47) \\
 21.5 \text{ ns} &= (5.0 + 2.5 + 5.0) + (2.5) + (3.5 + 3.0)
 \end{aligned}$$

1. Calculations are based upon timing specs for the ispLSI 1048-70.

Figure 3. Typical Device Power Consumption vs fmax





Figure 4. Maximum GRP Delay vs GLB Loads




In-System Programmability

The ispLSI devices are the in-system programmable version of the Lattice High-Density programmable Large Scale Integration (pLSI) devices. By integrating all the high voltage programming circuitry on-chip, the programming can be accomplished by simply shifting data into the device. Once the function is programmed, the non-volatile E²CMOS cells will not lose the pattern even when the power is turned off.

All necessary programming is done via five TTL level logic interface signals. These five signals are fed into the on-chip programming circuitry where a state machine controls the programming. The interface signals are isp Enable ($\overline{\text{ispEN}}$), Serial Data In (SDI), Serial Data Out (SDO), Serial Clock (SCLK) and Mode (MODE) control. Figure 5 illustrates the block diagram of one possible scheme for programming the ispLSI devices. For details on the operation of the internal state machine and programming of the device please refer to the in-system programming section in this pLSI and ispLSI Data Book Supplement.


Figure 5. ispLSI Programming Interface



Programming Voltage/Timing Specifications

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
V _{CCP}	Programming Voltage	Commercial	4.75	5	5.25	V
		Industrial	4.5	5	5.5	
I _{CCP}	Programming Supply Current	$\overline{\text{ispEN}} = \text{Low}$	–	50	100	mA
V _{IHP}	Input Voltage High		2.0	–	V _{CCP}	V
V _{ILP}	Input Voltage Low		0	–	0.8	V
I _{IP}	Input Current		–	100	200	μA
V _{OHP}	Output Voltage High	I _{OH} = -3.2 mA	2.4	–	V _{CCP}	V
V _{OLP}	Output Voltage Low	I _{OL} = 5 mA	0	–	0.5	V
t _r , t _f	Input Rise and Fall		–	–	0.1	μs
t _{isp}	$\overline{\text{ispEN}}$ to Output 3-State		–	2	10	μs
t _{su}	Setup Time		0.1	0.5	–	μs
t _{co}	Clock to Output		0.1	0.5	–	μs
t _h	Hold Time		0.1	0.5	–	μs
t _{ckh} , t _{ckl}	Clock Pulse Width, High and Low		0.5	1	–	μs
t _{pvv}	Verify Pulse Width		20	30	–	μs
t _{pw}	Programming Pulse Width		40	–	100	ms
t _{bew}	Bulk Erase Pulse Width		200	–	–	ms
t _{rst}	Reset Time From Valid V _{CCP}		45	–	–	μs

Figure 6. Timing Waveforms for In-System Programming



4

Figure 7. Program, Verify & Bulk Erase Waveforms





Figure 8 illustrates the address and data shift register bits for the ispLSI 1048. For a detailed explanation refer to the Device Layout discussion in the pLSI and ispLSI Architectural Description section of this Data Book Supplement.

Figure 8. ispLSI Device & Shift Register Layout




Note: A logic "1" in the Address Shift Register bit position enables the row for programming or verification. A logic "0" disables it.

Pin Description

Name	PQFP Pin Numbers	Description
I/O 0 - I/O 5 I/O 6 - I/O 11 I/O 12 - I/O 17 I/O 18 - I/O 23 I/O 24 - I/O 29 I/O 30 - I/O 35 I/O 36 - I/O 41 I/O 42 - I/O 47 I/O 48 - I/O 53 I/O 54 - I/O 59 I/O 60 - I/O 65 I/O 66 - I/O 71 I/O 72 - I/O 77 I/O 78 - I/O 83 I/O 84 - I/O 89 I/O 90 - I/O 95	20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
IN 4 IN 6 - IN 11	48, 79, 104, 105, - 108, 13	Dedicated input pins to the device. (IN 2 and IN 9 not available)
$\overline{\text{ispEN}}$ SDI/IN 0 MODE/IN 1 SDO/IN 3 SCLK/IN 5	17 19 44 47 73	<p>Input - Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK options become active.</p> <p><u>Input</u> - This pin performs <u>two functions</u>. It is a dedicated input pin when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as an input pin to load programming data into the device. SDI/IN 0 also is used as one of the two control pins for the isp state machine.</p> <p><u>Input</u> - This pin performs <u>two functions</u>. It is a dedicated input pin when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as a pin to control the operation of the isp state machine.</p> <p>Input/Output - This pin performs <u>two functions</u>. It is a dedicated clock input pin when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as an output pin to read serial shift register data.</p> <p><u>Input</u> - This pin performs <u>two functions</u>. It is a dedicated input when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as a clock pin for the Serial Shift Register.</p>
$\overline{\text{RESET}}$ Y0 Y1 Y2 Y3	18 14 78 75 74	<p>Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.</p> <p>Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.</p> <p>Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB on the device.</p> <p>Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB and/or any I/O cell on the device.</p> <p>Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell on the device.</p>
GND VCC	46, 76, 106, 16 15, 45, 77, 107	Ground (GND) V _{CC}

Pin Configuration


ispLSI 1048 PQFP Pinout Diagram




Package Diagram

120-Pin PQFP

Dimensions in inches MIN./MAX.



Part Number Description

Ordering Information

4

COMMERCIAL

f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
70	18	ispLSI 1048-70LQ	120-Pin PQFP
50	24	ispLSI 1048-50LQ	120-Pin PQFP

INDUSTRIAL

f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
50	24	ispLSI 1048-50LQI	120-Pin PQFP

Section 1: Introduction to pLSI and ispLSI

Section 2: pLSI and ispLSI Architectural Description

Section 3: pLSI Data Sheets

Section 4: ispLSI Data Sheets

Section 5: Military pLSI and ispLSI Data Sheets

Military Program Overview	5-1
pLSI 1016	5-3
pLSI 1024	5-13
pLSI 1032	5-23
pLSI 1048	5-33
ispLSI 1016	5-43
ispLSI 1024	5-55
ispLSI 1032	5-67
ispLSI 1048	5-79

Section 6: General Information

Military Program Overview

CORPORATE PHILOSOPHY

Lattice Semiconductor is committed to leadership in performance and quality. Our families of Military pLSI and ispLSI devices are consistent with this philosophy. Lattice manufactures all devices under strict Quality Assurance guidelines. All grades, Commercial through MIL-STD-883, are monitored under a quality program conformant to MIL-M-38510 Appendix A with inspections conformant to MIL-I-45208.

Complete reviews of Lattice's procedures, documentation and technical data are welcomed and can be arranged at the Company's facility near Portland, Oregon.

For the latest availability information on MIL-STD-883 processed pLSI and ispLSI devices, please contact your local sales office.

QUALITY AND TESTABILITY

Lattice Semiconductor processes its Military pLSI and ispLSI devices in strict conformance with MIL-STD-883 Class B. In conjunction with the Military flow, the inherent testability of E²CMOS technology allows Lattice to achieve a quality level superior to other PLD or FPGA technologies.

All pLSI and ispLSI devices are patterned and tested dozens of times throughout the manufacturing flow. Every device is tested under worst case configurations to assure customers achieve 100% yields. Tests are performed using the same E² cell array that will be used for the final patterning of the devices. The 100% "actual test" philosophy eliminates the correlated and simulated testing that is necessary with other technologies.

MIL-STD-883 COMPLIANCE

MIL-STD-883 provides a uniform and precise method for environmental, mechanical and electrical testing which ensures the suitability of microelectronic devices for use in military and aerospace systems. Table I (page 5-2) summarizes the MIL-STD-883 Class B Flow. Table II summarizes the detailed Quality Conformance Inspection tests rigorously performed by Lattice as required by MIL-STD-883, Method 5005.

MIL-M-38510

MIL-M-38510, when used in conjunction with MIL-STD-883, defines design, packaging, material, marking, sampling, qualification and quality system requirements for military devices.

GROUP DATA

Group A and B data is taken on every inspection lot per MIL-STD-883, Class B requirements. This data, along with Generic Group C and D can be supplied upon written request, with your device shipment. Your Lattice sales representative can advise you of charges and leadtime necessary for providing this data.

STANDARD MILITARY DRAWINGS

Lattice actively supports the DESC Standard Military Drawing (SMD) Program. The SMD Program offers a cost effective alternative to source control drawings and provides standardized MIL-STD-883 product specifications to simplify military procurement.

Lattice recognizes the growing demand for SMD qualified devices, and in response, all new 883 products released by Lattice will be submitted to DESC for SMD qualification. Customers may facilitate this process by submitting a "Nonstandard Part Approval Request", DD Form 2052, to DESC. This form allows you to recommend to DESC the qualification of Lattice devices to SMD status.

Military Program Overview

MILITARY SCREENING FLOW (TABLE I)

Screen	Method	Requirement
Internal Visual	2010 Cond. B	100%
Temp. Cycling	1010 Cond. C	100%
Constant Acceleration	2001 Cond. E, Y ₁ axis	100%
Hermeticity	1014	100%
Fine	Cond. A or B	
Gross	Cond. C	
Endurance Test	1033	100%
Retention Test	Unbiased Bake 24 Hrs. T _A = 180°C	100%
Pre Burn-in Electrical	Applicable Device Specification T _C = 25°C	100%
Dynamic Burn-in	1015 Cond. D	
Post Burn-in Electrical	Applicable Device Specification T _C = 25°C PDA = 5%	100%
Final Electrical Test	Applicable Device Specification T _C = 125°C	100%
Final Electrical Test	Applicable Device Specification T _C = 55°C	100%
Final Electrical Test	Applicable Device Specification T _C = 25°C	100%
External Visual	2009	100%
QCI Sample Selection	MIL-M-38510 Sec. 4.5 and MIL-STD-883 Sec. 1.2	Sample


MILITARY QUALITY CONFORMANCE INSPECTIONS (TABLE II)

Subgroup	Method	Sample
GROUP A: Electrical Tests		
<i>Subgroups 1, 7, 9</i> Electrical Test	Applicable Device Spec. 25°C	LTPD = 2
<i>Subgroups 2, 8A, 10</i> Electrical Test	Applicable Device Spec. Max. Operating Temp.	LTPD = 2
<i>Subgroups 3, 8B, 11</i> Electrical Test	Applicable Device Spec. Min. Operating Temp.	LTPD = 2
GROUP B: Mechanical Tests		
<i>Subgroup 2</i> Solvent Resistance	2015	4(0)
<i>Subgroup 3</i> Solderability	2003	LTPD = 10
<i>Subgroup 5</i> Bond Strength	2011	LTPD = 15
GROUP C: Chip Integrity Tests		
<i>Subgroup 1</i> Dynamic Life Test End Point Electrical	1005, 1,000 Hrs., 125°C Applicable Device Spec.	LTPD = 5
<i>Subgroup 2</i> Unbiased Retention End Point Electrical	1,000 Hrs., 150°C Applicable Device Spec.	LTPD = 5
GROUP D: Environmental Integrity		
<i>Subgroup 1</i> Physical Dimensions	2016	LTPD = 15
<i>Subgroup 2</i> Lead Integrity Hermeticity	2004, Cond. B 1014	LTPD = 5
<i>Subgroup 3</i> Thermal Shock Temp. Cycle Moisture Resistance Hermeticity Visual Examination Endpoint Electrical	1011, Cond. B, 15 Cycles 1010, Cond. C, 100 Cycles 1004 1014 1004, 1010 Applicable Device Spec.	LTPD = 15
<i>Subgroup 4</i> Mechanical Shock Vibration Constant Acceleration Hermiticity Visual Examination Endpoint Electrical	2002, Cond. B 2007, Cond. A 2001, Cond. E, Y ₁ axis 1014 1010, 1011 Applicable Device Spec.	LTPD = 15
<i>Subgroup 5</i> Salt Atmosphere Hermeticity Visual Examination	1009, Cond. A 1014 1009	LTPD = 15
<i>Subgroup 6</i> Internal Water Vapor	1018<5,000 PPM, 100°C	3(0)
<i>Subgroup 7</i> Lead Finish Adhesion	2025	LTPD = 15

Features

- PROGRAMMABLE HIGH-DENSITY LOGIC
 - MIL-STD-883 Version of the pLSI 1016
 - High-Speed Global Interconnects
 - 32 I/O Pins, Four Dedicated Inputs
 - 96 Registers
 - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
 - Small Logic Block Size for Random Logic
 - Security Cell Prevents Unauthorized Copying
- HIGH PERFORMANCE E²CMOS® TECHNOLOGY
 - f_{max} = 60 MHz Maximum Operating Frequency
 - t_{pd} = 20 ns Propagation Delay
 - TTL Compatible Inputs and Outputs
 - Electrically Erasable and Re-Programmable
 - 100% Tested
- COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS
 - Complete Programmable Device can Combine Glue Logic and Structured Designs
 - 100% Routable with High Utilization
 - Three Dedicated Clock Input Pins
 - Synchronous and Asynchronous Clocks
 - Flexible Pin Placement
 - Optimized Global Routing Pool Allows Global Interconnectivity
- pLSI/ispLSI™ DEVELOPMENT SYSTEM (pDS™)
 - pDS Software**
 - Easy to Use PC Windows™ Interface
 - Boolean Logic Compiler
 - Manual Partitioning
 - Automatic Place and Route
 - Static Timing Table
 - pDS+™ Software Environments**
 - Industry Standard, Third Party Design Environments
 - Schematic Capture, State Machine, VHDL
 - Automatic Partitioning
 - Automatic Place and Route
 - Comprehensive Logic and Timing Simulation
 - PC and Workstation Platforms

Functional Block Diagram



Description

The Lattice MIL-STD-883 pLSI 1016 is a High-Density Programmable Logic Device which contains 96 Registers, 32 Universal I/O pins, four Dedicated Input pins, three Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.

The basic unit of logic on the pLSI 1016/883 device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 ..B7, (see figure 1). There are a total of 16 GLBs in the pLSI 1016/883 device. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.

Absolute Maximum Ratings ¹

- Supply Voltage V_{CC} -0.5 to +7.0V
- Input Voltage Applied -2.5 to $V_{CC} + 1.0V$
- Off-State Output Voltage Applied -2.5 to $V_{CC} + 1.0V$
- Storage Temperature -65 to 150°C
- Ambient Temp. with Power Applied -55 to 125°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
TC	Case Temperature	-55	+125	°C
V_{CC}	Supply Voltage	4.5	5.5	V
V_{IL}	Input Low Voltage	0	0.8	V
V_{IH}	Input High Voltage	2.0	$V_{CC} + 1$	V

Capacitance ($T_A=25^\circ\text{C}$, $f=1.0\text{ MHz}$)

SYMBOL	PARAMETER	MAXIMUM ¹	UNITS	TEST CONDITIONS
C₁	Dedicated Input Capacitance	10	pf	$V_{CC}=5.0V$, $V_{IN}=2.0V$
C₂	I/O and Clock Capacitance	10	pf	$V_{CC}=5.0V$, V_{IO} , $V_Y=2.0V$

1. Guaranteed but not 100% tested.


Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention (at 55°C)	20	-	YEARS
Erase/Reprogram Cycles	-	100	CYCLES

Switching Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	≤ 3ns 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure 2

3-state levels are measured 0.5V from steady-state active level.

Figure 2. Test Load


*CL includes Test Fixture and Probe Capacitance.

Output Load Conditions (see figure 2)

Test Condition	R1	R2	CL
1	470Ω	390Ω	35pF
2	Active High	∞	390Ω
	Active Low	470Ω	390Ω
3	Active High to Z at $V_{OH} - 0.5V$	∞	390Ω
	Active Low to Z at $V_{OL} + 0.5V$	470Ω	390Ω

DC Electrical Characteristics
Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS
VOL	Output Low Voltage	$I_{OL} = 8 \text{ mA}$	–	–	0.4	V
VOH	Output High Voltage	$I_{OH} = -4 \text{ mA}$	2.4	–	–	V
IIL	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	–	–	-10	μA
IIH	Input or I/O High Leakage Current	$V_{IH} \leq V_{IN} \leq V_{CC}$	–	–	10	μA
IIL-PU	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$	–	–	-150	μA
IQS1	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT}$	-60	–	-200	mA
ICC2	Operating Power Supply Current	$V_{IL} = 0.5V, V_{IH} = 3.0V$ $f_{TOGGLE} = 20 \text{ MHz}$	–	100	170	mA

1. One output at a time for a maximum duration of one second (25°C only).
2. Measured using four 16-bit counters.
3. Typical values are at $V_{CC} = 5V$ and $T_c = 25^\circ\text{C}$.

External Timing Parameters
Over Recommended Operating Conditions

PARAMETER	TEST COND. ⁵	# ²	DESCRIPTION ¹	-60		UNITS
				MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	20	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	-	25	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	60	-	MHz
f _{max} (Ext.)	-	4	Clock Frequency with External Feedback $\left(\frac{1}{t_{su2} + t_{co1}}\right)$	38	-	MHz
f _{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	83	-	MHz
t _{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	9	-	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	13	ns
t _{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	ns
t _{su2}	-	9	GLB Reg. Setup Time before Clock	13	-	ns
t _{co2}	-	10	GLB Reg. Clock to Output Delay	-	16	ns
t _{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	ns
t _{r1}	1	12	Ext. Reset Pin to Output Delay	-	22.5	ns
t _{rw1}	-	13	Ext. Reset Pulse Duration	13	-	ns
t _{en}	2	14	Input to Output Enable	-	24	ns
t _{dis}	3	15	Input to Output Disable	-	24	ns
t _{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	6	-	ns
t _{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	6	-	ns
t _{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y1, Y2)	2.5	-	ns
t _{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y1, Y2)	8.5	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than $1/(t_{wh} + t_{wl})$. This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

Internal Timing Parameters¹


PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Inputs					
t _{iobp}	20	I/O Register Bypass	-	2.7	ns
t _{iolat}	21	I/O Latch Delay	-	4.0	ns
t _{iosu}	22	I/O Register Setup Time before Clock	7.3	-	ns
t _{ioh}	23	I/O Register Hold Time after Clock	1.3	-	ns
t _{ioco}	24	I/O Register Clock to Out Delay	-	4.0	ns
t _{ior}	25	I/O Register Reset to Out Delay	-	3.3	ns
t _{din}	26	Dedicated Input Delay	-	5.3	ns
GRP					
t _{grp1}	27	GRP Delay, 1 GLB Load	-	2.0	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	-	2.7	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	-	4.0	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	-	5.0	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	-	6.0	ns
GLB					
t _{4ptbp}	33	4 Product Term Bypass Path Delay	-	8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	-	9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	-	10.6	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	-	12.7	ns
t _{gbp}	37	GLB Register Bypass Delay	-	1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	1.3	-	ns
t _{gh}	39	GLB Register Hold Time after Clock	6.0	-	ns
t _{gco}	40	GLB Register Clock to Output Delay	-	2.7	ns
t _{gr}	41	GLB Register Reset to Output Delay	-	3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	-	13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	-	12.0	ns
t _{ptck}	44	GLB Product Term Clock Delay	4.6	9.9	ns
ORP					
t _{orp}	45	ORP Delay	-	3.3	ns
t _{orpbp}	46	ORP Bypass Delay	-	0.7	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Outputs					
t _{ob}	47	Output Buffer Delay	-	4.0	ns
t _{oen}	48	I/O Cell OE to Output Enabled	-	6.7	ns
t _{odis}	49	I/O Cell OE to Output Disabled	-	6.7	ns
Clocks					
t _{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	6.0	6.0	ns
t _{gy1/2}	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	4.6	7.3	ns
t _{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.3	6.6	ns
t _{ioy1/2}	53	Clock Delay, Y1 or Y2 to I/O Cell Global Clock Line	4.6	7.3	ns
t _{iocp}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.3	6.6	ns
Global Reset					
t _{gr}	55	Global Reset to GLB and I/O Registers	-	12.0	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.

pLSI 1016/883 Timing Model

Derivations of t_{su} , t_h and t_{co} from the Product Term Clock

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{iobp} + t_{grp4} + t_{ctck(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#20 + \#28 + \#44) \\
 7.3 \text{ ns} &= (2.7 + 2.7 + 10.6) + (1.3) - (2.7 + 2.7 + 4.6) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#20 + \#28 + \#44) + (\#39) - (\#20 + \#28 + \#35) \\
 5.3 \text{ ns} &= (2.7 + 2.7 + 9.9) + (6.0) - (2.7 + 2.7 + 10.6) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#20 + \#28 + \#44) + (\#40) + (\#45 + \#47) \\
 25.3 \text{ ns} &= (2.7 + 2.7 + 9.9) + (2.7) + (3.3 + 4.0)
 \end{aligned}$$

Derivations of t_{su} , t_h and t_{co} from the Clock GLB


$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{gy0(min)} + t_{gco} + t_{gcp(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#50 + \#40 + \#52) \\
 7.3 \text{ ns} &= (2.7 + 2.7 + 10.6) + (1.3) - (6.0 + 2.7 + 1.3) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#50 + \#40 + \#52) + (\#39) - (\#20 + \#28 + \#35) \\
 5.3 \text{ ns} &= (6.0 + 2.7 + 6.6) + (6.0) - (2.7 + 2.7 + 10.6) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#50 + \#40 + \#52) + (\#40) + (\#45 + \#47) \\
 25.3 \text{ ns} &= (6.0 + 2.7 + 6.6) + (2.7) + (3.3 + 4.0)
 \end{aligned}$$

Pin Description

Name	JLCC Pin Numbers	Description
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31	15, 16, 17, 18, 19, 20, 21, 22, 25, 26, 27, 28, 29, 30, 31, 32, 37, 38, 39, 40, 41, 42, 43, 44, 3, 4, 5, 6, 7, 8, 9, 10	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
IN 0 - IN 3	14, 24, 36, 2	Dedicated input pins to the device.
Y0 Y1/RESET Y2 NC	11 35 33 13	<p>Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.</p> <p>This pin performs two functions:</p> <ul style="list-style-type: none"> - Dedicated clock input. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device. - Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device. <p>Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell in the device.</p> <p>This is a factory test pin and it should be left floating or tied to V_{cc}. This pin should never be tied to GND.</p>
GND V _{CC}	1, 23 12, 34	Ground (GND) V _{cc}

Pin Configuration


pLSI 1016/883 JLCC Pinout Diagram




Package Diagram

44-Pin JLCC

Dimensions in inches MIN./MAX.



Part Number Description




Ordering Information

f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
60	20	pLSI 1016-60LH/883	44-Pin JLCC

Features

- PROGRAMMABLE HIGH-DENSITY LOGIC
 - MIL-STD-883 Version of the pLSI 1024
 - High-Speed Global Interconnects
 - 48 I/O Pins, Six Dedicated Inputs
 - 144 Registers
 - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
 - Small Logic Block Size for Random Logic
 - Security Cell Prevents Unauthorized Copying
- HIGH PERFORMANCE E²CMOS® TECHNOLOGY
 - f_{max} = 60 MHz Maximum Operating Frequency
 - t_{pd} = 20 ns Propagation Delay
 - TTL Compatible Inputs and Outputs
 - Electrically Erasable and Re-Programmable
 - 100% Tested
- COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS
 - Complete Programmable Device can Combine Glue Logic and Structured Designs
 - 100% Routable with High Utilization
 - Four Dedicated Clock Input Pins
 - Synchronous and Asynchronous Clocks
 - Flexible Pin Placement
 - Optimized Global Routing Pool Allows Global Interconnectivity
- pLSI/ispLSI™ DEVELOPMENT SYSTEM (pDS™)
 - pDS Software**
 - Easy to Use PC Windows™ Interface
 - Boolean Logic Compiler
 - Manual Partitioning
 - Automatic Place and Route
 - Static Timing Table
 - pDS+™ Software**
 - Industry Standard, Third Party Design Environments
 - Schematic Capture, State Machine, VHDL
 - Automatic Partitioning
 - Automatic Place and Route
 - Comprehensive Logic and Timing Simulation
 - PC and Workstation Platforms

Functional Block Diagram



Description

The Lattice MIL-STD-883 pLSI 1024 is a High-Density Programmable Logic Device which contains 144 Registers, 48 Universal I/O pins, six Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.

The basic unit of logic on the pLSI 1024/883 device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 ..C7, (see figure 1). There are a total of 24 GLBs in the pLSI 1024/883 device. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated pins. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.

Absolute Maximum Ratings¹

Supply Voltage V_{CC}	-0.5 to +7.0V
Input Voltage Applied	-2.5 to $V_{CC} + 1.0V$
Off-State Output Voltage Applied	-2.5 to $V_{CC} + 1.0V$
Storage Temperature	-65 to 150°C
Ambient Temp. with Power Applied	-55 to 125°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
T_C	Case Temperature	-55	+125	°C
V_{CC}	Supply Voltage	4.5	5.5	V
V_{IL}	Input Low Voltage	0	0.8	V
V_{IH}	Input High Voltage	2.0	$V_{CC} + 1$	V

Capacitance ($T_A=25^\circ\text{C}$, $f=1.0\text{ MHz}$)

SYMBOL	PARAMETER	MAXIMUM ¹	UNITS	TEST CONDITIONS
C_1	Dedicated Input Capacitance	10	pf	$V_{CC}=5.0V$, $V_{IN}=2.0V$
C_2	I/O and Clock Capacitance	10	pf	$V_{CC}=5.0V$, V_{IO} , $V_I=2.0V$

1. Guaranteed but not 100% tested.

Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention (at 55°C)	20	-	YEARS
Erase/Reprogram Cycles	-	100	CYCLES

Switching Test Conditions


Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	≤ 3ns 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure 2

3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions (see figure 2)

Test Condition	R1	R2	CL
1	470Ω	390Ω	35pF
2	Active High	∞	390Ω
	Active Low	470Ω	390Ω
3	Active High to Z at $V_{OH} - 0.5V$	∞	390Ω
	Active Low to Z at $V_{OL} + 0.5V$	470Ω	390Ω

Figure 2. Test Load



*CL includes Test Fixture and Probe Capacitance.

DC Electrical Characteristics

Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS
V_{OL}	Output Low Voltage	$I_{OL} = 8 \text{ mA}$	-	-	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -4 \text{ mA}$	2.4	-	-	V
I_{IL}	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	-	-	-10	μA
I_{IH}	Input or I/O High Leakage Current	$V_{IH} \leq V_{IN} \leq V_{CC}$	-	-	10	μA
I_{IL-PU}	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$	-	-	-150	μA
I_{OS}¹	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT}$	-60	-	-200	mA
I_{CC}²	Operating Power Supply Current	$V_{IL} = 0.5V, V_{IH} = 3.0V$ $f_{TOGGLE} = 20 \text{ MHz}$	-	130	215	mA

- One output at a time for a maximum duration of one second (25°C only).
- Measured using six 16-bit counters.
- Typical values are at $V_{CC} = 5V$ and $T_c = 25^\circ\text{C}$.

External Timing Parameters
Over Recommended Operating Conditions

PARAMETER	TEST COND. ⁵	# ²	DESCRIPTION ¹	-60		UNITS
				MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	20	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	-	25	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	60	-	MHz
f _{max} (Ext.)	-	4	Clock Frequency with External Feedback ($\frac{1}{\tau_{su2} + \tau_{co1}}$)	38	-	MHz
f _{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	83	-	MHz
t _{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	9	-	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	13	ns
t _{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	ns
t _{su2}	-	9	GLB Reg. Setup Time before Clock	13	-	ns
t _{co2}	-	10	GLB Reg. Clock to Output Delay	-	16	ns
t _{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	ns
t _{r1}	1	12	Ext. Reset Pin to Output Delay	-	22.5	ns
t _{rw1}	-	13	Ext. Reset Pulse Duration	13	-	ns
t _{en}	2	14	Input to Output Enable	-	24	ns
t _{dis}	3	15	Input to Output Disable	-	24	ns
t _{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	6	-	ns
t _{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	6	-	ns
t _{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)	2.5	-	ns
t _{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	8.5	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than $1/(\tau_{wh} + \tau_{wl})$. This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Inputs					
t _{iobp}	20	I/O Register Bypass	-	2.7	ns
t _{iolat}	21	I/O Latch Delay	-	4.0	ns
t _{iosu}	22	I/O Register Setup Time before Clock	7.3	-	ns
t _{ioh}	23	I/O Register Hold Time after Clock	1.3	-	ns
t _{ioco}	24	I/O Register Clock to Out Delay	-	4.0	ns
t _{ior}	25	I/O Register Reset to Out Delay	-	3.3	ns
t _{din}	26	Dedicated Input Delay	-	5.3	ns
GRP					
t _{grp1}	27	GRP Delay, 1 GLB Load	-	2.0	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	-	2.7	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	-	4.0	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	-	5.0	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	-	6.0	ns
t _{grp24}	32	GRP Delay, 24 GLB Loads	-	8.3	ns
GLB					
t _{4ptbp}	33	4 Product Term Bypass Path Delay	-	8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	-	9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	-	10.6	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	-	12.7	ns
t _{gbp}	37	GLB Register Bypass Delay	-	1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	1.3	-	ns
t _{gh}	39	GLB Register Hold Time after Clock	6.0	-	ns
t _{gco}	40	GLB Register Clock to Output Delay	-	2.7	ns
t _{gr}	41	GLB Register Reset to Output Delay	-	3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	-	13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	-	12.0	ns
t _{ptck}	44	GLB Product Term Clock Delay	4.6	9.9	ns
ORP					
t _{orp}	45	ORP Delay	-	3.3	ns
t _{orpbp}	46	ORP Bypass Delay	-	0.7	ns


- Internal Timing Parameters are not tested and are for reference only.
- Refer to Timing Model in this data sheet for further details.
- The XOR Adjacent path can only be used by Lattice Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Outputs					
t_{ob}	47	Output Buffer Delay	-	4.0	ns
t_{oen}	48	I/O Cell OE to Output Enabled	-	6.7	ns
t_{odis}	49	I/O Cell OE to Output Disabled	-	6.7	ns
Clocks					
t_{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	6.0	6.0	ns
t_{gy1/2}	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	4.6	7.3	ns
t_{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.3	6.6	ns
t_{ioy2/3}	53	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	4.6	7.3	ns
t_{iocp}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.3	6.6	ns
Global Reset					
t_{gr}	55	Global Reset to GLB and I/O Registers	-	12.0	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.

pLSI 1024/883 Timing Model



Derivations of t_{su} , t_h and t_{co} from the Product Term Clock

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{iobp} + t_{grp4} + t_{ptck(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#20 + \#28 + \#44) \\
 7.3 \text{ ns} &= (2.7 + 2.7 + 10.6) + (1.3) - (2.7 + 2.7 + 4.6) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#20 + \#28 + \#44) + (\#39) - (\#20 + \#28 + \#35) \\
 5.3 \text{ ns} &= (2.7 + 2.7 + 9.9) + (6.0) - (2.7 + 2.7 + 10.6) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } co + \text{Output} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#20 + \#28 + \#44) + (\#40) + (\#45 + \#47) \\
 25.3 \text{ ns} &= (2.7 + 2.7 + 9.9) + (2.7) + (3.3 + 4.0)
 \end{aligned}$$

Derivations of t_{su} , t_h and t_{co} from the Clock GLB


$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{gy0(min)} + t_{gco} + t_{gcp(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#50 + \#40 + \#52) \\
 7.3 \text{ ns} &= (2.7 + 2.7 + 10.6) + (1.3) - (6.0 + 2.7 + 1.3) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#50 + \#40 + \#52) + (\#39) - (\#20 + \#28 + \#35) \\
 5.3 \text{ ns} &= (6.0 + 2.7 + 6.6) + (6.0) - (2.7 + 2.7 + 10.6) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } co + \text{Output} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#50 + \#40 + \#52) + (\#40) + (\#45 + \#47) \\
 25.3 \text{ ns} &= (6.0 + 2.7 + 6.6) + (2.7) + (3.3 + 4.0)
 \end{aligned}$$

Pin Description


Name	JLCC Pin Numbers	Description
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31 I/O 32 - I/O 35 I/O 36 - I/O 39 I/O 40 - I/O 43 I/O 44 - I/O 47	22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
IN 0 - IN 3 IN 4 - IN 5	21, 34, 49, 55, 2, 15	Dedicated input pins to the device.
RESET	20	Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
Y0	16	Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.
Y1	54	Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB on the device.
Y2	51	Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB and/or any I/O cell on the device.
Y3	50	Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell on the device.
NC	19	This pin should be left floating or tied to V_{cc} . This pin should never be tied to GND.
GND V _{CC}	1, 18, 35, 52 17, 36, 53, 68	Ground (GND) V_{cc}

Pin Configuration


pLSI 1024/883 JLCC Pinout Diagram



Package Diagram



Part Number Description



Ordering Information


f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
60	20	pLSI 1024-60LH/883	68-Pin JLCC

PRELIMINARY

Features

- **PROGRAMMABLE HIGH-DENSITY LOGIC**
 - MIL-STD-883 Version of the pLSI 1032
 - High-Speed Global Interconnects
 - 64 I/O Pins, Eight Dedicated Inputs
 - 192 Registers
 - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
 - Small Logic Block Size for Random Logic
 - Security Cell Prevents Unauthorized Copying
- **HIGH PERFORMANCE E²CMOS® TECHNOLOGY**
 - $f_{max} = 60$ MHz Maximum Operating Frequency
 - $t_{pd} = 20$ ns Propagation Delay
 - TTL Compatible Inputs and Outputs
 - Electrically Erasable and Re-Programmable
 - 100% Tested
- **COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS**
 - Complete Programmable Device can Combine Glue Logic and Structured Designs
 - 100% Routable with High Utilization
 - Four Dedicated Clock Input Pins
 - Synchronous and Asynchronous Clocks
 - Flexible Pin Placement
 - Optimized Global Routing Pool Allows Global Interconnectivity
- **pLSI/ispLSI™ DEVELOPMENT SYSTEM (pDS™)**
 - pDS Software**
 - Easy to Use PC Windows™ Interface
 - Boolean Logic Compiler
 - Manual Partitioning
 - Automatic Place and Route
 - Static Timing Table
 - pDS+™ Software**
 - Industry Standard, Third Party Design Environments
 - Schematic Capture, State Machine, VHDL
 - Automatic Partitioning
 - Automatic Place and Route
 - Comprehensive Logic and Timing Simulation
 - PC and Workstation Platforms

Functional Block Diagram



Description

The Lattice MIL-STD-883 pLSI 1032 is a High-Density Programmable Logic Device which contains 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.

The basic unit of logic on the pLSI 1032/883 device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 .. D7, (see figure 1). There are a total of 32 GLBs in the pLSI 1032/883 device. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.

Copyright © 1992 Lattice Semiconductor Corp. GAL, E²CMOS and UltraMOS are registered trademarks of Lattice Semiconductor Corp. pLSI, ispLSI, pDS, pDS+ and Generic Array Logic are trademarks of Lattice Semiconductor Corp. The specifications and information herein are subject to change without notice.

Absolute Maximum Ratings ¹

Supply Voltage V_{CC}	-0.5 to +7.0V
Input Voltage Applied.	-2.5 to $V_{CC} + 1.0V$
Off-State Output Voltage Applied	-2.5 to $V_{CC} + 1.0V$
Storage Temperature	-65 to 150°C
Ambient Temp. with Power Applied	-55 to 125°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
T_C	Case Temperature	-55	+125	°C
V_{CC}	Supply Voltage	4.5	5.5	V
V_{IL}	Input Low Voltage	0	0.8	V
V_{IH}	Input High Voltage	2.0	$V_{CC} + 1$	V

Capacitance ($T_A=25^\circ\text{C}$, $f=1.0\text{ MHz}$)

SYMBOL	PARAMETER	MAXIMUM ¹	UNITS	TEST CONDITIONS
C_1	Dedicated Input Capacitance	10	pf	$V_{CC}=5.0V$, $V_{IN}=2.0V$
C_2	I/O and Clock Capacitance	10	pf	$V_{CC}=5.0V$, V_{IO} , $V_y=2.0V$

1. Guaranteed but not 100% tested.

Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention (at 55°C)	20	-	YEARS
Erase/Reprogram Cycles	-	100	CYCLES


Switching Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	≤ 3ns 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure 2

3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions (see figure 2)

Test Condition	R1	R2	CL
1	470Ω	390Ω	35pF
2	Active High	∞	390Ω
	Active Low	470Ω	390Ω
3	Active High to Z at $V_{OH} - 0.5V$	∞	390Ω
	Active Low to Z at $V_{OL} + 0.5V$	470Ω	390Ω

Figure 2. Test Load


* C_L includes Test Fixture and Probe Capacitance.

DC Electrical Characteristics
Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS
V_{OL}	Output Low Voltage	$I_{OL} = 8 \text{ mA}$	–	–	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -4 \text{ mA}$	2.4	–	–	V
I_{IL}	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	–	–	-10	μA
I_{IH}	Input or I/O High Leakage Current	$V_{IH} \leq V_{IN} \leq V_{CC}$	–	–	10	μA
I_{IL-PU}	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$	–	–	-150	μA
I_{OS}¹	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT} = 0.5V$	-60	–	-200	mA
I_{CC}²	Operating Power Supply Current	$V_{IL} = 0.5V, V_{IH} = 3.0V$ $f_{TOGGLE} = 20 \text{ MHz}$	–	135	220	mA

- One output at a time for a maximum duration of one second (25°C only).
- Measured using eight 16-bit counters.
- Typical values are at $V_{CC} = 5V$ and $T_c = 25^\circ C$.

External Timing Parameters
Over Recommended Operating Conditions

PARAMETER	TEST ⁵ COND.	# ²	DESCRIPTION ¹	-60		UNITS
				MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	20	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	-	25	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	60	-	MHz
f _{max} (Ext.)	-	4	Clock Frequency with External Feedback ($\frac{1}{(t_{su2} + t_{co1})}$)	38	-	MHz
f _{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	83	-	MHz
t _{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	9	-	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	13	ns
t _{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	ns
t _{su2}	-	9	GLB Reg. Setup Time before Clock	13	-	ns
t _{co2}	-	10	GLB Reg. Clock to Output Delay	-	16	ns
t _{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	ns
t _{r1}	1	12	Ext. Reset Pin to Output Delay	-	22.5	ns
t _{rw1}	-	13	Ext. Reset Pulse Duration	13	-	ns
t _{en}	2	14	Input to Output Enable	-	24	ns
t _{dis}	3	15	Input to Output Disable	-	24	ns
t _{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	6	-	ns
t _{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	6	-	ns
t _{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)	2.5	-	ns
t _{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	8.5	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than $1/(t_{wh} + t_{wl})$. This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Inputs					
t _{iobp}	20	I/O Register Bypass	-	2.7	ns
t _{iolat}	21	I/O Latch Delay	-	4.0	ns
t _{iosu}	22	I/O Register Setup Time before Clock	7.3	-	ns
t _{ioh}	23	I/O Register Hold Time after Clock	1.3	-	ns
t _{ioco}	24	I/O Register Clock to Out Delay	-	4.0	ns
t _{ior}	25	I/O Register Reset to Out Delay	-	3.3	ns
t _{din}	26	Dedicated Input Delay	-	5.3	ns
GRP					
t _{grp1}	27	GRP Delay, 1 GLB Load	-	2.0	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	-	2.7	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	-	4.0	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	-	5.0	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	-	6.0	ns
t _{grp32}	32	GRP Delay, 32 GLB Loads	-	10.6	ns
GLB					
t _{4ptbp}	33	4 Product Term Bypass Path Delay	-	8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	-	9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	-	10.6	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	-	12.7	ns
t _{gbp}	37	GLB Register Bypass Delay	-	1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	1.3	-	ns
t _{gh}	39	GLB Register Hold Time after Clock	6.0	-	ns
t _{gco}	40	GLB Register Clock to Output Delay	-	2.7	ns
t _{gr}	41	GLB Register Reset to Output Delay	-	3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	-	13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	-	12.0	ns
t _{ptck}	44	GLB Product Term Clock Delay	4.6	9.9	ns
ORP					
t _{orp}	45	ORP Delay	-	3.3	ns
t _{orbp}	46	ORP Bypass Delay	-	0.7	ns


1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Outputs					
tob	47	Output Buffer Delay	-	4.0	ns
toen	48	I/O Cell OE to Output Enabled	-	6.7	ns
todis	49	I/O Cell OE to Output Disabled	-	6.7	ns
Clocks					
tgy0	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	6.0	6.0	ns
tgy1/2	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	4.6	7.3	ns
tgcpl	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.3	6.6	ns
tioy2/3	53	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	4.6	7.3	ns
tioy3	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.3	6.6	ns
Global Reset					
tgr	55	Global Reset to GLB and I/O Registers	-	12.0	ns

1. Internal Timing Parameters are not tested and are for reference only.
 2. Refer to Timing Model in this data sheet for further details.

PRELIMINARY

pLSI 1032/883 Timing Model

Derivations of t_{su} , t_h and t_{co} from the Product Term Clock

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{iobp} + t_{grp4} + t_{ptck(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#20 + \#28 + \#44) \\
 7.3 \text{ ns} &= (2.7 + 2.7 + 10.6) + (1.3) - (2.7 + 2.7 + 4.6) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#20 + \#28 + \#44) + (\#39) - (\#20 + \#28 + \#35) \\
 5.3 \text{ ns} &= (2.7 + 2.7 + 9.9) + (6.0) - (2.7 + 2.7 + 10.6) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#20 + \#28 + \#44) + (\#40) + (\#45 + \#47) \\
 25.3 \text{ ns} &= (2.7 + 2.7 + 9.9) + (2.7) + (3.3 + 4.0)
 \end{aligned}$$

Derivations of t_{su} , t_h and t_{co} from the Clock GLB


$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{gy0(min)} + t_{gco} + t_{gcp(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#50 + \#40 + \#52) \\
 7.3 \text{ ns} &= (2.7 + 2.7 + 10.6) + (1.3) - (6.0 + 2.7 + 1.3) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#50 + \#40 + \#52) + (\#39) - (\#20 + \#28 + \#35) \\
 5.3 \text{ ns} &= (6.0 + 2.7 + 6.6) + (6.0) - (2.7 + 2.7 + 10.6) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#50 + \#40 + \#52) + (\#40) + (\#45 + \#47) \\
 25.3 \text{ ns} &= (6.0 + 2.7 + 6.6) + (2.7) + (3.3 + 4.0)
 \end{aligned}$$

Pin Description

Name	PGA Pin Numbers	Description
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31 I/O 32 - I/O 35 I/O 36 - I/O 39 I/O 40 - I/O 43 I/O 44 - I/O 47 I/O 48 - I/O 51 I/O 52 - I/O 55 I/O 56 - I/O 59 I/O 60 - I/O 63	F1, H1, H2, J1, K1, J2, L1, K2, K3, L2, L3, K4, L4, J5, K5, L5, L7, K7, L6, L8, K8, L9, L10, K9, L11, K10, J10, K11, J11, H10, H11, F10, E9, D11, D10, C11, B11, C10, A11, B10, B9, A10, A9, B8, A8, B6, B7, A7, A5, B5, C5, A4, B4, A3, A2, B3, A1, B2, C2, B1, C1, D2, D1, E3	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
IN 0 - IN 3 IN 4 - IN 7	G2, K6, J7, G10 E10, C7, A6, E2	Dedicated input pins to the device.
RESET	G1	Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
Y0	E1	Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.
Y1	E11	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB on the device.
Y2	G9	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB and/or any I/O cell on the device.
Y3	G11	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell on the device.
NC	G5	This pin should be left floating or tied to V_{cc} . This pin should never be tied to GND.
GND VCC	C6, F3, F9, J6 F2, F11	Ground (GND) V_{cc}

Pin Configuration


pLSI 1032/883 PGA Pinout Diagram




Package Diagram

84-Pin PGA

Dimensions in inches MIN./MAX.



Part Number Description




Ordering Information

f _{max} (MHz)	t _{pd} (ns)	Ordering Number	Package
60	20	pLSI 1032-60LG/883	84-Pin PGA

Features

- **PROGRAMMABLE HIGH-DENSITY LOGIC**
 - MIL-STD-883 Version of the pLSI 1048
 - High-Speed Global Interconnects
 - 96 I/O Pins, Ten Dedicated Inputs
 - 288 Registers
 - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
 - Small Logic Block Size for Random Logic
 - Security Cell Prevents Unauthorized Copying
- **HIGH PERFORMANCE E²CMOS® TECHNOLOGY**
 - $f_{max} = 50$ MHz Maximum Operating Frequency
 - $t_{pd} = 24$ ns Propagation Delay
 - TTL Compatible Inputs and Outputs
 - Electrically Erasable and Re-Programmable
 - 100% Tested
- **COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS**
 - Complete Programmable Device can Combine Glue Logic and Structured Designs
 - 100% Routable with High Utilization
 - Four Dedicated Clock Input Pins
 - Synchronous and Asynchronous Clocks
 - Flexible Pin Placement
 - Optimized Global Routing Pool Allows Global Interconnectivity
- **pLSI/ispLSI™ DEVELOPMENT SYSTEM (pDS™)**
 - pDS Software**
 - Easy to Use PC Windows™ Interface
 - Boolean Logic Compiler
 - Manual Partitioning
 - Automatic Place and Route
 - Static Timing Table
 - pDS+™ Software**
 - Industry Standard, Third Party Design Environments
 - Schematic Capture, State Machine, VHDL
 - Automatic Partitioning
 - Automatic Place and Route
 - Comprehensive Logic and Timing Simulation
 - PC and Workstation Platforms

Functional Block Diagram



Description

The Lattice MIL-STD-883 pLSI 1048 is a High-Density Programmable Logic Device which contains 288 Registers, 96 Universal I/O pins, ten Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements.

The basic unit of logic on the pLSI 1048/883 device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 ..F7, (see figure 1). There are a total of 48 GLBs in the pLSI 1048/883 device. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.

Absolute Maximum Ratings ¹

- Supply Voltage V_{CC} -0.5 to +7.0V
- Input Voltage Applied -2.5 to $V_{CC} + 1.0V$
- Off-State Output Voltage Applied -2.5 to $V_{CC} + 1.0V$
- Storage Temperature -65 to 150°C
- Ambient Temp. with Power Applied -55 to 125°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
T_C	Case Temperature	-55	+125	°C
V_{CC}	Supply Voltage	4.5	5.5	V
V_{IL}	Input Low Voltage	0	0.8	V
V_{IH}	Input High Voltage	2.0	$V_{CC} + 1$	V

Capacitance ($T_A=25^\circ C$, $f=1.0$ MHz)

SYMBOL	PARAMETER	MAXIMUM ¹	UNITS	TEST CONDITIONS
C_1	Dedicated Input Capacitance	10	pf	$V_{CC}=5.0V$, $V_{IN}=2.0V$
C_2	I/O and Clock Capacitance	10	pf	$V_{CC}=5.0V$, V_{IO} , $V_Y=2.0V$

1. Guaranteed but not 100% tested.


Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention (at 55°C)	20	-	YEARS
Erase/Reprogram Cycles	-	100	CYCLES

Switching Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	≤ 3ns 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure 2

3-state levels are measured 0.5V from steady-state active level.

Figure 2. Test Load


* C_L includes Test Fixture and Probe Capacitance.

Output Load Conditions (see figure 2)

Test Condition	R1	R2	CL
1	470Ω	390Ω	35pF
2	Active High	∞	390Ω
	Active Low	470Ω	390Ω
3	Active High to Z at $V_{OH} - 0.5V$	∞	390Ω
	Active Low to Z at $V_{OL} + 0.5V$	470Ω	390Ω

DC Electrical Characteristics
Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS
VOL	Output Low Voltage	$I_{OL} = 8 \text{ mA}$	–	–	0.4	V
VOH	Output High Voltage	$I_{OH} = -4 \text{ mA}$	2.4	–	–	V
IIL	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	–	–	-10	μA
IiH	Input or I/O High Leakage Current	$V_{IH} \leq V_{IN} \leq V_{CC}$	–	–	10	μA
IIL-PU	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$	–	–	-150	μA
IOS1	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT}$	-60	–	-200	mA
ICC²	Operating Power Supply Current	$V_{IL} = 0.5V, V_{IH} = 3.0V$ $f_{TOGGLE} = 20 \text{ MHz}$	–	165	260	mA

1. One output at a time for a maximum duration of one second (25°C only).
2. Measured using twelve 16-bit counters.
3. Typical values are at $V_{CC} = 5V$ and $T_C = 25^\circ C$.

External Timing Parameters
Over Recommended Operating Conditions

PARAMETER	TEST ⁵ COND.	# ²	DESCRIPTION ¹	-50		UNITS
				MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	24	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	-	30.7	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	53.6	-	MHz
f _{max} (Ext.)	-	4	Clock Frequency with External Feedback $\left(\frac{1}{t_{su2} + t_{co1}}\right)$	31.3	-	MHz
f _{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	71.4	-	MHz
t _{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	12	-	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	16	ns
t _{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	ns
t _{su2}	-	9	GLB Reg. Setup Time before Clock	16	-	ns
t _{co2}	-	10	GLB Reg. Clock to Output Delay	-	18.7	ns
t _{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	ns
t _{r1}	1	12	Ext. Reset Pin to Output Delay	-	22.7	ns
t _{rw1}	-	13	Ext. Reset Pulse Duration	13	-	ns
t _{en}	2	14	Input to Output Enable	-	26.7	ns
t _{dis}	3	15	Input to Output Disable	-	26.7	ns
t _{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	7	-	ns
t _{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	7	-	ns
t _{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)	2.7	-	ns
t _{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	8.7	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than $1/(t_{wh} + t_{wl})$. This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-50		UNITS
			MIN.	MAX.	
Inputs					
t _{iobp}	20	I/O Register Bypass	-	4.0	ns
t _{iolat}	21	I/O Latch Delay	-	5.3	ns
t _{iosu}	22	I/O Register Setup Time before Clock	8.1	-	ns
t _{ioh}	23	I/O Register Hold Time after Clock	0.9	-	ns
t _{ioco}	24	I/O Register Clock to Out Delay	-	3.9	ns
t _{ior}	25	I/O Register Reset to Out Delay	-	4.6	ns
t _{din}	26	Dedicated Input Delay	-	8.0	ns
GRP					
t _{grp1}	27	GRP Delay, 1 GLB Load	-	3.3	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	-	4.0	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	-	5.3	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	-	6.7	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	-	8.0	ns
t _{grp48}	32	GRP Delay, 48 GLB Loads	-	21.3	ns
GLB					
t _{4ptbp}	33	4 Product Term Bypass Path Delay	-	8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	-	9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	-	10.0	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	-	12.7	ns
t _{gbp}	37	GLB Register Bypass Delay	-	1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	2.0	-	ns
t _{gh}	39	GLB Register Hold Time after Clock	8.0	-	ns
t _{gco}	40	GLB Register Clock to Output Delay	-	3.3	ns
t _{gr}	41	GLB Register Reset to Output Delay	-	3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	-	13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	-	11.9	ns
t _{ptck}	44	GLB Product Term Clock Delay	4.6	9.9	ns
ORP					
t _{orp}	45	ORP Delay	-	4.7	ns
t _{orpbp}	46	ORP Bypass Delay	-	2.0	ns


1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice Hard Macros.

5

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-50		UNITS
			MIN.	MAX.	
Outputs					
tob	47	Output Buffer Delay		4.0	ns
toen	48	I/O Cell OE to Output Enabled	-	6.7	ns
todis	49	I/O Cell OE to Output Disabled	-	6.7	ns
Clocks					
tgy0	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	6.7	6.7	ns
tgy1/2	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	5.3	8.0	ns
tgcp	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.3	6.6	ns
tioy2/3	53	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	5.3	8.0	ns
tiocp	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.3	6.6	ns
Global Reset					
tgr	55	Global Reset to GLB and I/O Registers	-	10.6	ns

1. Internal Timing Parameters are not tested and are for reference only.
 2. Refer to Timing Model in this data sheet for further details.

pLSI 1048/883 Timing Model

Derivations of t_{su} , t_h and t_{co} from the Product Term Clock

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{iobp} + t_{grp4} + t_{ptck(\text{min})}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#20 + \#28 + \#44) \\
 7.4 \text{ ns} &= (4.0 + 4.0 + 10.0) + (2.0) - (4.0 + 4.0 + 4.6) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(\text{max})}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#20 + \#28 + \#44) + (\#39) - (\#20 + \#28 + \#35) \\
 7.9 \text{ ns} &= (4.0 + 4.0 + 9.9) + (8.0) - (4.0 + 4.0 + 10.0) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(\text{max})}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#20 + \#28 + \#44) + (\#40) + (\#45 + \#47) \\
 29.9 \text{ ns} &= (4.0 + 4.0 + 9.9) + (3.3) + (4.7 + 4.0)
 \end{aligned}$$

Derivations of t_{su} , t_h and t_{co} from the Clock GLB


$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{gy0(\text{min})} + t_{gco} + t_{gcp(\text{min})}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#50 + \#40 + \#52) \\
 8.7 \text{ ns} &= (4.0 + 4.0 + 10.0) + (2.0) - (6.7 + 3.3 + 1.3) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{gy0(\text{max})} + t_{gco} + t_{gcp(\text{max})}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#50 + \#40 + \#52) + (\#39) - (\#20 + \#28 + \#35) \\
 6.6 \text{ ns} &= (6.7 + 3.3 + 6.6) + (8.0) - (4.0 + 4.0 + 10.0) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{gy0(\text{max})} + t_{gco} + t_{gcp(\text{max})}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#50 + \#40 + \#52) + (\#40) + (\#45 + \#47) \\
 28.6 \text{ ns} &= (6.7 + 3.3 + 6.6) + (3.3) + (4.7 + 4.0)
 \end{aligned}$$

Pin Description

Name	PGA Pin Numbers	Description
I/O 0 - I/O 5 I/O 6 - I/O 11 I/O 12 - I/O 17 I/O 18 - I/O 23 I/O 24 - I/O 29 I/O 30 - I/O 35 I/O 36 - I/O 41 I/O 42 - I/O 47 I/O 48 - I/O 53 I/O 54 - I/O 59 I/O 60 - I/O 65 I/O 66 - I/O 71 I/O 72 - I/O 77 I/O 78 - I/O 83 I/O 84 - I/O 89 I/O 90 - I/O 95	J2, J3, K1, L1, K2, M1, L2, K3, N1, M2, L3, P1, M3, P2, N3, M4, P3, N4, P4, M5, N5, P5, M6, N6, N9, M9, P10, P11, N10, P12, N11, M10, P13, N12, M11, P14, M12, N14, M13, L12, M14, L13, L14, K12, K13, K14, J12, J13, F13, F12, E14, D14, E13, C14, D13, E12, B14, C13, D12, A14, C12, A13, B12, C11, A12, B11, A11, C10, B10, A10, C9, B9, B6, C6, A5, A4, B5, A3, B4, C5, A2, B3, C4, A1, C3, B1, C2, D3, C1, D2, D1, E3, E2, E1, F3, F2	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
IN 0 - IN 5 IN 6 - IN 11	J1, P6, —, P8, P9, J14, F14, A9, A8, —, A6, F1	Dedicated input pins to the device. (IN 2 and IN 9 not available)
RESET	H1	Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
Y0	G1	Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.
Y1	G14	Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB on the device.
Y2	H13	Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB and/or any I/O cell on the device.
Y3	H14	Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell on the device.
GND	B2, B8, B13, C8, H3, H12, M8, N2, N8, N13	Ground (GND)
VCC	B7, C7, C2, C3, G12, G13, M7, N7	V _{cc}
NC	A7, P7, H2	These pins should be left floating, never connect these pins to ground.

Pin Configuration


pLSI 1048/883 PGA Pinout Diagram




Package Diagram

132-Pin PGA

Dimensions in inches MIN./MAX.



Part Number Description




Ordering Information

f _{max} (MHz)	t _{pd} (ns)	Ordering Number	Package
50	24	pLSI 1048-50LG/883	132-Pin PGA

Features

- **IN-SYSTEM PROGRAMMABLE HIGH-DENSITY LOGIC**
 - MIL-STD-883 Version of the ispLSI 1016
 - Fully Compatible with Lattice's pLSI™ Military Family
 - High-Speed Global Interconnects
 - 32 I/O Pins, Four Dedicated Inputs
 - 96 Registers
 - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
 - Small Logic Block Size for Random Logic
 - Security Cell Prevents Unauthorized Copying
- **HIGH PERFORMANCE E²CMOS® TECHNOLOGY**
 - $f_{max} = 60$ MHz Maximum Operating Frequency
 - $t_{pd} = 20$ ns Propagation Delay
 - TTL Compatible Inputs and Outputs
- **IN-SYSTEM PROGRAMMABLE (5-VOLT ONLY)**
 - Change Logic and Interconnects "on-the-fly" in Seconds
 - Reprogram Soldered Device for Debugging
 - Non-Volatile E²CMOS Technology
 - 100% Tested
- **COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS**
 - Complete Programmable Device can Combine Glue Logic and Structured Designs
 - 100% Routable with High Utilization
 - Three Dedicated Clock Input Pins
 - Synchronous and Asynchronous Clocks
 - Flexible Pin Placement
 - Optimized Global Routing Pool Allows Global Interconnectivity
- **pLSI/ispLSI DEVELOPMENT SYSTEM (pDS™)**
 - pDS Software**
 - Easy to Use PC Windows™ Interface
 - Boolean Logic Compiler
 - Manual Partitioning
 - Automatic Place and Route
 - Static Timing Table
 - pDS+™ Software**
 - Industry Standard, Third Party Design Environments
 - Schematic Capture, State Machine, VHDL
 - Automatic Partitioning
 - Automatic Place and Route
 - Comprehensive Logic and Timing Simulation
 - PC and Workstation Platforms

Functional Block Diagram



Description

The Lattice MIL-STD-883 ispLSI 1016 is a High-Density Programmable Logic Device featuring 5-Volt in-system programmability and in-system diagnostic capabilities. The device contains 96 Registers, 32 Universal I/O pins, four Dedicated Input pins, three Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. It is the first device which offers non-volatile "on-the-fly" reprogrammability of the logic, as well as the interconnects to provide truly reconfigurable systems. It is architecturally and parametrically compatible to the pLSI 1016/883 device, but multiplexes four of the dedicated input pins to control in-system programming.

The basic unit of logic on the ispLSI 1016/883 device is the Generic Logic Block (GLB). The GLBs are labeled A0 .. B7 (see figure 1). There are a total of 16 GLBs in the ispLSI 1016/883 device. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.

Absolute Maximum Ratings ¹

Supply Voltage V_{CC}	-0.5 to +7.0V
Input Voltage Applied.....	-2.5 to $V_{CC} + 1.0V$
Off-State Output Voltage Applied.....	-2.5 to $V_{CC} + 1.0V$
Storage Temperature.....	-65 to 150°C
Ambient Temp. with Power Applied.....	-55 to 125°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
T_C	Case Temperature	-55	+125	°C
V_{CC}	Supply Voltage	4.5	5.5	V
V_{IL}	Input Low Voltage	0	0.8	V
V_{IH}	Input High Voltage	2.0	$V_{CC} + .1$	V

Capacitance ($T_A=25^\circ\text{C}$, $f=1.0\text{ MHz}$)

SYMBOL	PARAMETER	MAXIMUM ¹	UNITS	TEST CONDITIONS
C_1	Dedicated Input Capacitance	10	pf	$V_{CC}=5.0V$, $V_{IN}=2.0V$
C_2	I/O and Clock Capacitance	10	pf	$V_{CC}=5.0V$, V_{IO} , $V_Y=2.0V$

1. Guaranteed but not 100% tested.

Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention (at 55°C)	20	—	YEARS
Erase/Reprogram Cycles	—	1000	CYCLES

Switching Test Conditions


Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	≤ 3ns 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure 2

3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions (see figure 2)

Test Condition	R1	R2	CL
1	470Ω	390Ω	35pF
2	Active High	∞	390Ω
	Active Low	470Ω	390Ω
3	Active High to Z at $V_{OH} - 0.5V$	∞	390Ω
	Active Low to Z at $V_{OL} + 0.5V$	470Ω	390Ω

Figure 2. Test Load



*CL includes Test Fixture and Probe Capacitance.

DC Electrical Characteristics

Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS
VOL	Output Low Voltage	$I_{OL} = 8 \text{ mA}$	-	-	0.4	V
VOH	Output High Voltage	$I_{OH} = -4 \text{ mA}$	2.4	-	-	V
IIL	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	-	-	-10	μA
IIH	Input or I/O High Leakage Current	$V_{IH} \leq V_{IN} \leq V_{CC}$	-	-	10	μA
IIL-isp	isp Input Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	-	-	-150	μA
IIL-PU	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$	-	-	-150	μA
IOS1	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT}$	-60	-	-200	mA
ICC2	Operating Power Supply Current	$V_{IL} = 0.5V, V_{IH} = 3.0V$ $f_{TOGGLE} = 20 \text{ MHz}$	-	100	170	mA

- One output at a time for a maximum duration of one second (25°C only).
- Measured using four 16-bit counters.
- Typical values are at $V_{CC} = 5V$ and $T_c = 25^\circ\text{C}$.

External Timing Parameters
Over Recommended Operating Conditions

PARAMETER	TEST ⁵ COND.	# ²	DESCRIPTION ¹	-60		UNITS
				MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	20	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	-	25	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	60	-	MHz
f _{max} (Ext.)	-	4	Clock Frequency with External Feedback $\left(\frac{1}{t_{su2} + t_{co1}}\right)$	38	-	MHz
f _{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	83	-	MHz
t _{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	9	-	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	13	ns
t _{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	ns
t _{su2}	-	9	GLB Reg. Setup Time before Clock	13	-	ns
t _{co2}	-	10	GLB Reg. Clock to Output Delay	-	16	ns
t _{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	ns
t _{r1}	1	12	Ext. Reset Pin to Output Delay	-	22.5	ns
t _{rw1}	-	13	Ext. Reset Pulse Duration	13	-	ns
t _{en}	2	14	Input to Output Enable	-	24	ns
t _{dis}	3	15	Input to Output Disable	-	24	ns
t _{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	6	-	ns
t _{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	6	-	ns
t _{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y1, Y2)	2.5	-	ns
t _{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y1, Y2)	8.5	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than $1/(t_{wh} + t_{wl})$. This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Inputs					
t_{iobp}	20	I/O Register Bypass	-	2.7	ns
t_{iolat}	21	I/O Latch Delay	-	4.0	ns
t_{iosu}	22	I/O Register Setup Time before Clock	7.3	-	ns
t_{ioh}	23	I/O Register Hold Time after Clock	1.3	-	ns
t_{ioco}	24	I/O Register Clock to Out Delay	-	4.0	ns
t_{ior}	25	I/O Register Reset to Out Delay	-	3.3	ns
t_{din}	26	Dedicated Input Delay	-	5.3	ns
GRP					
t_{grp1}	27	GRP Delay, 1 GLB Load	-	2.0	ns
t_{grp4}	28	GRP Delay, 4 GLB Loads	-	2.7	ns
t_{grp8}	29	GRP Delay, 8 GLB Loads	-	4.0	ns
t_{grp12}	30	GRP Delay, 12 GLB Loads	-	5.0	ns
t_{grp16}	31	GRP Delay, 16 GLB Loads	-	6.0	ns
GLB					
t_{4ptbp}	33	4 Product Term Bypass Path Delay	-	8.6	ns
t_{1ptxor}	34	1 Product Term/XOR Path Delay	-	9.3	ns
$t_{20ptxor}$	35	20 Product Term/XOR Path Delay	-	10.6	ns
t_{xoradj}	36	XOR Adjacent Path Delay ³	-	12.7	ns
t_{gbp}	37	GLB Register Bypass Delay	-	1.3	ns
t_{gsu}	38	GLB Register Setup Time before Clock	1.3	-	ns
t_{gh}	39	GLB Register Hold Time after Clock	6.0	-	ns
t_{gco}	40	GLB Register Clock to Output Delay	-	2.7	ns
t_{gr}	41	GLB Register Reset to Output Delay	-	3.3	ns
t_{ptre}	42	GLB Product Term Reset to Register Delay	-	13.3	ns
t_{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	-	12.0	ns
t_{ptck}	44	GLB Product Term Clock Delay	4.6	9.9	ns
ORP					
t_{orp}	45	ORP Delay	-	3.3	ns
t_{orpbp}	46	ORP Bypass Delay	-	0.7	ns

1. Internal Timing Parameters are not tested and are for reference only.

2. Refer to Timing Model in this data sheet for further details.


3. The XOR Adjacent path can only be used by Lattice Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Outputs					
t_{ob}	47	Output Buffer Delay	-	4.0	ns
t_{oen}	48	I/O Cell OE to Output Enabled	-	6.7	ns
t_{odis}	49	I/O Cell OE to Output Disabled	-	6.7	ns
Clocks					
t_{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	6.0	6.0	ns
t_{gy1/2}	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	4.6	7.3	ns
t_{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.3	6.6	ns
t_{ioy1/2}	53	Clock Delay, Y1 or Y2 to I/O Cell Global Clock Line	4.6	7.3	ns
t_{iocp}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.3	6.6	ns
Global Reset					
t_{gr}	55	Global Reset to GLB and I/O Registers	-	12.0	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.

ispLSI 1016/883 Timing Model



Derivations of t_{su} , t_h and t_{co} from the Product Term Clock

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{iobp} + t_{grp4} + t_{ptck(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#20 + \#28 + \#44) \\
 7.3 \text{ ns} &= (2.7 + 2.7 + 10.6) + (1.3) - (2.7 + 2.7 + 4.6) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#20 + \#28 + \#44) + (\#39) - (\#20 + \#28 + \#35) \\
 5.3 \text{ ns} &= (2.7 + 2.7 + 9.9) + (6.0) - (2.7 + 2.7 + 10.6) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } co + \text{Output} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#20 + \#28 + \#44) + (\#40) + (\#45 + \#47) \\
 25.3 \text{ ns} &= (2.7 + 2.7 + 9.9) + (2.7) + (3.3 + 4.0)
 \end{aligned}$$


Derivations of t_{su} , t_h and t_{co} from the Clock GLB

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{gy0(min)} + t_{gco} + t_{gcp(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#50 + \#40 + \#52) \\
 7.3 \text{ ns} &= (2.7 + 2.7 + 10.6) + (1.3) - (6.0 + 2.7 + 1.3) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#50 + \#40 + \#52) + (\#39) - (\#20 + \#28 + \#35) \\
 5.3 \text{ ns} &= (6.0 + 2.7 + 6.6) + (6.0) - (2.7 + 2.7 + 10.6) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } co + \text{Output} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#50 + \#40 + \#52) + (\#40) + (\#45 + \#47) \\
 25.3 \text{ ns} &= (6.0 + 2.7 + 6.6) + (2.7) + (3.3 + 4.0)
 \end{aligned}$$

Programming Voltage/Timing Specifications


SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
V_{CCP}	Programming Voltage		4.5	5	5.5	V
I_{CCP}	Programming Supply Current	$\overline{\text{ispEN}} = \text{Low}$	–	50	100	mA
V_{IHP}	Input Voltage High		2.0	–	V _{CCP}	V
V_{ILP}	Input Voltage Low		0	–	0.8	V
I_{IP}	Input Current		–	100	200	μA
V_{OHP}	Output Voltage High	I _{OH} = -3.2 mA	2.4	–	V _{CCP}	V
V_{OLP}	Output Voltage Low	I _{OL} = 5 mA	0	–	0.5	V
t_r, t_f	Input Rise and Fall		–	–	0.1	μs
t_{isp}	$\overline{\text{ispEN}}$ to Output 3-State		–	2	10	μs
t_{su}	Setup Time		0.1	0.5	–	μs
t_{co}	Clock to Output		0.1	0.5	–	μs
t_h	Hold Time		0.1	0.5	–	μs
t_{ckh}, t_{ckl}	Clock Pulse Width, High and Low		0.5	1	–	μs
t_{pwv}	Verify Pulse Width		20	30	–	μs
t_{pwp}	Programming Pulse Width		40	–	100	ms
t_{bew}	Bulk Erase Pulse Width		200	–	–	ms
t_{rst}	Reset Time From Valid V _{CCP}		45	–	–	μs

Figure 3. Timing Waveforms for In-System Programming



5

Figure 4. Program, Verify & Bulk Erase Waveforms




Pin Description

Name	JLCC Pin Numbers	Description
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31	15, 16, 17, 18, 19, 20, 21, 22, 25, 26, 27, 28, 29, 30, 31, 32, 37, 38, 39, 40, 41, 42, 43, 44, 3, 4, 5, 6, 7, 8, 9, 10	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
IN 3	2	Dedicated input pins to the device.
ispEN	13	Input - Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK options become active.
SDI/IN 0	14	Input - This pin performs two functions. It is a dedicated input pin when ispEN is logic high. When ispEN is logic low, it functions as an input pin to load programming data into the device. SDI/IN 0 also is used as one of the two control pins for the isp state machine.
MODE/IN 2	36	Input - This pin performs two functions. It is a dedicated input pin when ispEN is logic high. When ispEN is logic low, it functions as a pin to control the operation of the isp state machine.
SDO/IN 1	24	Input/Output - This pin performs two functions. It is a dedicated clock input pin when ispEN is logic high. When ispEN is logic low, it functions as an output pin to read serial shift register data.
SCLK/Y2	33	Input - This pin performs two functions. It is a dedicated clock input when ispEN is logic high. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device. When ispEN is logic low, it functions as a clock pin for the Serial Shift Register.
Y0 Y1/ <u>RESET</u>	11 35	Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device. This pin performs two functions: <ul style="list-style-type: none"> - Dedicated clock input. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device. - Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
GND VCC	1, 23 12, 34	Ground (GND) V _{cc}


Pin Configuration

ispLSI 1016/883 JLCC Pinout Diagram




Package Diagram

44-Pin JLCC



Part Number Description




Ordering Information

f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
60	20	ispLSI 1016-60LH/883	44-Pin JLCC

Features

- **IN-SYSTEM PROGRAMMABLE HIGH-DENSITY LOGIC**
 - MIL-STD-883 Version of the ispLSI 1024
 - Fully Compatible with Lattice's pLSI™ Military Family
 - High-Speed Global Interconnects
 - 48 I/O Pins, Six Dedicated Inputs
 - 144 Registers
 - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
 - Small Logic Block Size for Fast Random Logic
 - Security Cell Prevents Unauthorized Copying
- **HIGH PERFORMANCE E²CMOS® TECHNOLOGY**
 - $f_{max} = 60$ MHz Maximum Operating Frequency
 - $t_{pd} = 20$ ns Propagation Delay
 - TTL Compatible Inputs and Outputs
- **IN-SYSTEM PROGRAMMABLE (5-VOLT ONLY)**
 - Change Logic and Interconnects "on-the-fly" in Seconds
 - Reprogram Soldered Device for Debugging
 - Non-Volatile E²CMOS Technology
 - 100% Tested
- **COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS**
 - Complete Programmable Device can Combine Glue Logic and Structured Designs
 - 100% Routable with High Utilization
 - Four Dedicated Clock Input Pins
 - Synchronous and Asynchronous Clocks
 - Flexible Pin Placement
 - Optimized Global Routing Pool Allows Global Interconnectivity
- **pLSI/ispLSI DEVELOPMENT SYSTEM (pDS™)**
 - pDS Software**
 - Easy to Use PC Windows™ Interface
 - Boolean Logic Compiler
 - Manual Partitioning
 - Automatic Place and Route
 - Static Timing Table
 - pDS+™ Software**
 - Industry Standard, Third Party Design Environments
 - Schematic Capture, State Machine, VHDL
 - Automatic Partitioning
 - Automatic Place and Route
 - Comprehensive Logic and Timing Simulation
 - PC and Workstation Platforms

Functional Block Diagram



Description

The Lattice MIL-STD-883 ispLSI 1024 is a High-Density Programmable Logic Device featuring 5-Volt in-system programmability and in-system diagnostic capabilities. The device contains 144 Registers, 48 Universal I/O pins, six Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. It is the first device which offers non-volatile "on-the-fly" reprogrammability of the logic, as well as the interconnects to provide truly reconfigurable systems. It is architecturally and parametrically compatible to the pLSI 1024/883 device, but multiplexes four of the dedicated input pins to control in-system programming.

The basic unit of logic on the ispLSI 1024/883 device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 .. C7 (see figure 1). There are a total of 24 GLBs in the ispLSI 1024/883 device. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.

Copyright © 1992 Lattice Semiconductor Corp. GAL, E²CMOS and UltraMOS are registered trademarks of Lattice Semiconductor Corp. pLSI, ispLSI, pDS, pDS+ and Generic Array Logic are trademarks of Lattice Semiconductor Corp. The specifications and information herein are subject to change without notice.

Absolute Maximum Ratings ¹

Supply Voltage V_{CC}	-0.5 to +7.0V
Input Voltage Applied	-2.5 to $V_{CC} + 1.0V$
Off-State Output Voltage Applied	-2.5 to $V_{CC} + 1.0V$
Storage Temperature	-65 to 150°C
Ambient Temp. with Power Applied	-55 to 125°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
T_C	Case Temperature	-55	+125	°C
V_{CC}	Supply Voltage	4.5	5.5	V
V_{IL}	Input Low Voltage	0	0.8	V
V_{IH}	Input High Voltage	2.0	$V_{CC} + 1$	V

Capacitance ($T_A=25^\circ\text{C}$, $f=1.0\text{ MHz}$)

SYMBOL	PARAMETER	MAXIMUM ¹	UNITS	TEST CONDITIONS
C_1	Dedicated Input Capacitance	10	pf	$V_{CC}=5.0V$, $V_{IN}=2.0V$
C_2	I/O and Clock Capacitance	10	pf	$V_{CC}=5.0V$, V_{IO} , $V_y=2.0V$

1. Guaranteed but not 100% tested.

Data Retention Specifications ⁰

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention (at 55°C)	20	-	YEARS
Erase/Reprogram Cycles	-	1000	CYCLES

Switching Test Conditions


Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	≤ 3ns 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure 2

3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions

Test Condition	R1	R2	CL
1	470Ω	390Ω	35pF
2	Active High	∞	390Ω
	Active Low	470Ω	390Ω
3	Active High to Z at $V_{OH} - 0.5V$	∞	390Ω
	Active Low to Z at $V_{OL} + 0.5V$	470Ω	390Ω

Figure 2. Test Load



*CL includes Test Fixture and Probe Capacitance.

DC Electrical Characteristics

Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS
V_{OL}	Output Low Voltage	$I_{OL} = 8 \text{ mA}$	–	–	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -4 \text{ mA}$	2.4	–	–	V
I_{IL}	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	–	–	-10	μA
I_{IH}	Input or I/O High Leakage Current	$V_{IH} \leq V_{IN} \leq V_{CC}$	–	–	10	μA
I_{IL-isp}	isp Input Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	–	–	-150	μA
I_{IL-PU}	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$	–	–	-150	μA
I_{OS1}	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT}$	-60	–	-200	mA
I_{CC2}	Operating Power Supply Current	$V_{IL} = 0.5V, V_{IH} = 3.0V$ $f_{TOGGLE} = 20 \text{ MHz}$	–	130	215	mA

- One output at a time for a maximum duration of one second (25°C only).
- Measured using six 16-bit counters.
- Typical values are at $V_{CC} = 5V$ and $T_c = 25^\circ\text{C}$.

External Timing Parameters
Over Recommended Operating Conditions

PARAMETER	TEST ⁵ COND.	# ²	DESCRIPTION ¹	-60		UNITS
				MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	20	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	-	25	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	60	-	MHz
f _{max} (Ext.)	-	4	Clock Frequency with External Feedback $\left(\frac{1}{t_{su2} + t_{co1}}\right)$	38	-	MHz
f _{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	83	-	MHz
t _{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	9	-	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	13	ns
t _{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	ns
t _{su2}	-	9	GLB Reg. Setup Time before Clock	13	-	ns
t _{co2}	-	10	GLB Reg. Clock to Output Delay	-	16	ns
t _{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	ns
t _{r1}	1	12	Ext. Reset Pin to Output Delay	-	22.5	ns
t _{rw1}	-	13	Ext. Reset Pulse Duration	13	-	ns
t _{en}	2	14	Input to Output Enable	-	24	ns
t _{dis}	3	15	Input to Output Disable	-	24	ns
t _{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	6	-	ns
t _{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	6	-	ns
t _{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)	2.5	-	ns
t _{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	8.5	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than $1/(t_{wh} + t_{wl})$. This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Inputs					
t _{iobp}	20	I/O Register Bypass	-	2.7	ns
t _{iolat}	21	I/O Latch Delay	-	4.0	ns
t _{iosu}	22	I/O Register Setup Time before Clock	7.3	-	ns
t _{ioh}	23	I/O Register Hold Time after Clock	1.3	-	ns
t _{ioco}	24	I/O Register Clock to Out Delay	-	4.0	ns
t _{ior}	25	I/O Register Reset to Out Delay	-	3.3	ns
t _{din}	26	Dedicated Input Delay	-	5.3	ns
GRP					
t _{grp1}	27	GRP Delay, 1 GLB Load	-	2.0	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	-	2.7	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	-	4.0	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	-	5.0	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	-	6.0	ns
t _{grp24}	32	GRP Delay, 24 GLB Loads	-	8.3	ns
GLB					
t _{4ptbp}	33	4 Product Term Bypass Path Delay	-	8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	-	9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	-	10.6	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	-	12.7	ns
t _{gbp}	37	GLB Register Bypass Delay	-	1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	1.3	-	ns
t _{gh}	39	GLB Register Hold Time after Clock	6.0	-	ns
t _{gco}	40	GLB Register Clock to Output Delay	-	2.7	ns
t _{gr}	41	GLB Register Reset to Output Delay	-	3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	-	13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	-	12.0	ns
t _{ptck}	44	GLB Product Term Clock Delay	4.6	9.9	ns
ORP					
t _{orp}	45	ORP Delay	-	3.3	ns
t _{orpbp}	46	ORP Bypass Delay	-	0.7	ns


1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Outputs					
t_{ob}	47	Output Buffer Delay	–	4.0	ns
t_{oen}	48	I/O Cell OE to Output Enabled	–	6.7	ns
t_{odis}	49	I/O Cell OE to Output Disabled	–	6.7	ns
Clocks					
t_{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	6.0	6.0	ns
$t_{gy1/2}$	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	4.6	7.3	ns
t_{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.3	6.6	ns
$t_{ioy2/3}$	53	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	4.6	7.3	ns
t_{iocp}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.3	6.6	ns
Global Reset					
t_{gr}	55	Global Reset to GLB and I/O Registers	–	12.0	ns

- Internal Timing Parameters are not tested and are for reference only.
- Refer to Timing Model in this data sheet for further details.

ispLSI 1024/883 Timing Model



Derivations of t_{su} , t_h and t_{co} from the Product Term Clock

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{iobp} + t_{grp4} + t_{ptck(\text{min})}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#20 + \#28 + \#44) \\
 7.3 \text{ ns} &= (2.7 + 2.7 + 10.6) + (1.3) - (2.7 + 2.7 + 4.6) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(\text{max})}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#20 + \#28 + \#44) + (\#39) - (\#20 + \#28 + \#35) \\
 5.3 \text{ ns} &= (2.7 + 2.7 + 9.9) + (6.0) - (2.7 + 2.7 + 10.6) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(\text{max})}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#20 + \#28 + \#44) + (\#40) + (\#45 + \#47) \\
 25.3 \text{ ns} &= (2.7 + 2.7 + 9.9) + (2.7) + (3.3 + 4.0)
 \end{aligned}$$

Derivations of t_{su} , t_h and t_{co} from the Clock GLB

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{gy0(\text{min})} + t_{gco} + t_{gcp(\text{min})}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#50 + \#40 + \#52) \\
 7.3 \text{ ns} &= (2.7 + 2.7 + 10.6) + (1.3) - (6.0 + 2.7 + 1.3) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{gy0(\text{max})} + t_{gco} + t_{gcp(\text{max})}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#50 + \#40 + \#52) + (\#39) - (\#20 + \#28 + \#35) \\
 5.3 \text{ ns} &= (6.0 + 2.7 + 6.6) + (6.0) - (2.7 + 2.7 + 10.6) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{gy0(\text{max})} + t_{gco} + t_{gcp(\text{max})}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#50 + \#40 + \#52) + (\#40) + (\#45 + \#47) \\
 25.3 \text{ ns} &= (6.0 + 2.7 + 6.6) + (2.7) + (3.3 + 4.0)
 \end{aligned}$$

Programming Voltage/Timing Specifications

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
V _{CCP}	Programming Voltage		4.5	5	5.5	V
I _{CCP}	Programming Supply Current	$\overline{\text{ispEN}} = \text{Low}$	–	50	100	mA
V _{IHP}	Input Voltage High		2.0	–	V _{CCP}	V
V _{ILP}	Input Voltage Low		0	–	0.8	V
I _{IP}	Input Current		–	100	200	μA
V _{OHP}	Output Voltage High	I _{OH} = -3.2 mA	2.4	–	V _{CCP}	V
V _{OLP}	Output Voltage Low	I _{OL} = 5 mA	0	–	0.5	V
t _r , t _f	Input Rise and Fall		–	–	0.1	μs
t _{isp}	$\overline{\text{ispEN}}$ to Output 3-State		–	2	10	μs
t _{su}	Setup Time		0.1	0.5	–	μs
t _{co}	Clock to Output		0.1	0.5	–	μs
t _h	Hold Time		0.1	0.5	–	μs
t _{clkh} , t _{ckl}	Clock Pulse Width, High and Low		0.5	1	–	μs
t _{pv}	Verify Pulse Width		20	30	–	μs
t _{pw}	Programming Pulse Width		40	–	100	ms
t _{bew}	Bulk Erase Pulse Width		200	–	–	ms
t _{rst}	Reset Time From Valid V _{CCP}		45	–	–	μs

Figure 3. Timing Waveforms for In-System Programming





Figure 4. Program, Verify & Bulk Erase Waveforms




5

Pin Description

Name	JLCC Pin Numbers	Description
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31 I/O 32 - I/O 35 I/O 36 - I/O 39 I/O 40 - I/O 43 I/O 44 - I/O 47	22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
IN 4 - IN 5	2, 15	Dedicated input pins to the device.
$\overline{\text{ispEN}}$	19	Input - Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK options become active.
SDI/IN 0	21	Input - This pin performs two functions. It is a dedicated input pin when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as an input pin to load programming data into the device. SDI/IN 0 also is used as one of the two control pins for the isp state machine.
MODE/IN 3	55	Input - This pin performs two functions. It is a dedicated input pin when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as a pin to control the operation of the isp state machine.
SDO/IN 1	34	Input/Output - This pin performs two functions. It is a dedicated clock input pin when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as an output pin to read serial shift register data.
SCLK/IN 2	49	Input - This pin performs two functions. It is a dedicated input when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as a clock pin for the Serial Shift Register.
$\overline{\text{RESET}}$	20	Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
Y0	16	Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.
Y1	54	Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB on the device.
Y2	51	Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB and/or any I/O cell on the device.
Y3	50	Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell on the device.
GND VCC	1, 18, 35, 52 17, 36, 53, 68	Ground (GND) V _{CC}

Pin Configuration

ispLSI 1024/883 JLCC Pinout Diagram





5

Package Diagram

68-Pin JLCC

Dimensions in inches MIN./MAX.



Part Number Description

Ordering Information

f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
60	20	ispLSI 1024-60LH/883	68-Pin JLCC




ispLSI™ 1032/883

in-system programmable Large Scale Integration
High-Density Programmable Logic

Features Functional Block Diagram

- **IN-SYSTEM PROGRAMMABLE HIGH-DENSITY LOGIC**
 - MIL-STD-883 Version of the ispLSI 1032
 - Fully Compatible with Lattice's pLSI™ Military Family
 - High Speed Global Interconnects
 - 64 I/O Pins, Eight Dedicated Inputs
 - 192 Registers
 - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
 - Small Logic Block Size for Random Logic
 - Security Cell Prevents Unauthorized Copying
- **HIGH PERFORMANCE E²CMOS® TECHNOLOGY**
 - f_{max} = 60 MHz Maximum Operating Frequency
 - t_{pd} = 20 ns Propagation Delay
 - TTL Compatible Inputs and Outputs
- **IN-SYSTEM PROGRAMMABLE (5-VOLT ONLY)**
 - Change Logic and Interconnects "on-the-fly" in Seconds
 - Reprogram Soldered Device for Debugging
 - Non-Volatile E²CMOS Technology
 - 100% Tested
- **COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS**
 - Complete Programmable Device can Combine Glue Logic and Structured Designs
 - 100% Routable with High Utilization
 - Four Dedicated Clock Input Pins
 - Synchronous and Asynchronous Clocks
 - Flexible Pin Placement
 - Optimized Global Routing Pool Allows Global Interconnectivity
- **pLSI/ispLSI DEVELOPMENT SYSTEM (pDS™)**
 - pDS Software**
 - Easy to Use Windows™ Interface
 - Boolean Logic Compiler
 - Manual Partitioning
 - Automatic Place and Route
 - Static Timing Table
 - pDS™ Software**
 - Industry Standard, Third Party Design Environments
 - Schematic Capture, State Machine, VHDL
 - Automatic Partitioning
 - Automatic Place and Route
 - Comprehensive Logic and Timing Simulation
 - PC and Workstation Platforms



Description

The Lattice MIL-STD-883 ispLSI 1032 is a High-Density Programmable Logic Device featuring 5-Volt in-system programmability and in-system diagnostic capabilities. The device contains 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. It is the first device which offers non-volatile "on-the-fly" reprogrammability of the logic, as well as the interconnects to provide truly reconfigurable systems. It is architecturally and parametrically compatible to the pLSI 1032/883 device, but multiplexes four of the dedicated input pins to control in-system programming.

The basic unit of logic on the ispLSI 1032/883 device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 .. D7 (see figure 1). There are a total of 32 GLBs in the ispLSI 1032/883 device. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.

Copyright © 1992 Lattice Semiconductor Corp. GAL, E²CMOS and UltraMOS are registered trademarks of Lattice Semiconductor Corp. pLSI, ispLSI, pDS, pDS+ and Generic Array Logic are trademarks of Lattice Semiconductor Corp. The specifications and information herein are subject to change without notice.

Absolute Maximum Ratings ¹

Supply Voltage V_{CC}	-0.5 to +7.0V
Input Voltage Applied.	-2.5 to $V_{CC} + 1.0V$
Off-State Output Voltage Applied	-2.5 to $V_{CC} + 1.0V$
Storage Temperature	-65 to 150°C
Ambient Temp. with Power Applied	-55 to 125°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
TC	Case Temperature	-55	+125	°C
V_{CC}	Supply Voltage	4.5	5.5	V
V_{IL}	Input Low Voltage	0	0.8	V
V_{IH}	Input High Voltage	2.0	$V_{CC} + 1$	V

Capacitance ($T_A=25^\circ\text{C}$, $f=1.0\text{ MHz}$)

SYMBOL	PARAMETER	MAXIMUM ¹	UNITS	TEST CONDITIONS
C₁	Dedicated Input Capacitance	10	pf	$V_{CC}=5.0V$, $V_{IN}=2.0V$
C₂	I/O and Clock Capacitance	10	pf	$V_{CC}=5.0V$, V_{IO} , $V_Y=2.0V$

1. Guaranteed but not 100% tested.

Data Retention Specifications


PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention (at 55°C)	20	–	YEARS
Erase/Reprogram Cycles	–	1000	CYCLES

Switching Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	≤ 3ns 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure 2

3-state levels are measured 0.5V from steady-state active level.

Figure 2. Test Load



*CL includes Test Fixture and Probe Capacitance.

Output Load Conditions (see figure 2)

Test Condition	R1	R2	CL
1	470Ω	390Ω	35pF
2	Active High	∞	390Ω
	Active Low	470Ω	390Ω
3	Active High to Z at $V_{OH} - 0.5V$	∞	390Ω
	Active Low to Z at $V_{OL} + 0.5V$	470Ω	390Ω

DC Electrical Characteristics

Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS
VOL	Output Low Voltage	$I_{OL} = 8 \text{ mA}$	—	—	0.4	V
VOH	Output High Voltage	$I_{OH} = -4 \text{ mA}$	2.4	—	—	V
IIL	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	—	—	-10	μA
IiH	Input or I/O High Leakage Current	$V_{IH} \leq V_{IN} \leq V_{CC}$	—	—	10	μA
IIL-isp	isp input Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	—	—	-150	μA
IIL-PU	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$	—	—	-150	μA
IOS ¹	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT} = 0.5V$	-60	—	-200	mA
ICC ²	Operating Power Supply Current	$V_{IL} = 0.5V, V_{IH} = 3.0V$ $f_{TOGGLE} = 20 \text{ MHz}$	—	135	220	mA

1. One output at a time for a maximum duration of one second (25°C only).
2. Measured using eight 16-bit counters.
3. Typical values are at $V_{CC} = 5V$ and $T_C = 25^\circ C$.

External Timing Parameters
Over Recommended Operating Conditions

PARAMETER	TEST COND. ⁵	# ²	DESCRIPTION ¹	-60		UNITS
				MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass	-	20	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path	-	25	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	60	-	MHz
f _{max} (Ext.)	-	4	Clock Frequency with External Feedback ($\frac{1}{\tau_{su2} + \tau_{co1}}$)	38	-	MHz
f _{max} (Tog.)	-	5	Clock Frequency, Max Toggle ⁴	83	-	MHz
t _{su1}	-	6	GLB Reg. Setup Time before Clock, 4PT bypass	9	-	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	-	13	ns
t _{h1}	-	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	ns
t _{su2}	-	9	GLB Reg. Setup Time before Clock	13	-	ns
t _{co2}	-	10	GLB Reg. Clock to Output Delay	-	16	ns
t _{h2}	-	11	GLB Reg. Hold Time after Clock	0	-	ns
t _{r1}	1	12	Ext. Reset Pin to Output Delay	-	22.5	ns
t _{rw1}	-	13	Ext. Reset Pulse Duration	13	-	ns
t _{en}	2	14	Input to Output Enable	-	24	ns
t _{dis}	3	15	Input to Output Disable	-	24	ns
t _{wh}	-	16	Ext. Sync. Clock Pulse Duration, High	6	-	ns
t _{wl}	-	17	Ext. Sync. Clock Pulse Duration, Low	6	-	ns
t _{su5}	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)	2.5	-	ns
t _{h5}	-	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	8.5	-	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than $1/(t_{wh} + t_{wl})$. This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

Internal Timing Parameters¹


PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Inputs					
t _{iobp}	20	I/O Register Bypass		2.7	ns
t _{iolat}	21	I/O Latch Delay		4.0	ns
t _{iosu}	22	I/O Register Setup Time before Clock	7.3	–	ns
t _{ioh}	23	I/O Register Hold Time after Clock	1.3	–	ns
t _{ioco}	24	I/O Register Clock to Out Delay		4.0	ns
t _{ior}	25	I/O Register Reset to Out Delay		3.3	ns
t _{din}	26	Dedicated Input Delay		5.3	ns
GRP					
t _{grp1}	27	GRP Delay, 1 GLB Load		2.0	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads		2.7	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads		4.0	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads		5.0	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads		6.0	ns
t _{grp32}	32	GRP Delay, 32 GLB Loads		10.6	ns
GLB					
t _{4ptbp}	33	4 Product Term Bypass Path Delay		8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay		9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay		10.6	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³		12.7	ns
t _{gbp}	37	GLB Register Bypass Delay		1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	1.3	–	ns
t _{gh}	39	GLB Register Hold Time after Clock	6.0	–	ns
t _{gco}	40	GLB Register Clock to Output Delay		2.7	ns
t _{gr}	41	GLB Register Reset to Output Delay		3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay		13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay		12.0	ns
t _{ptck}	44	GLB Product Term Clock Delay	4.6	9.9	ns
ORP					
t _{orp}	45	ORP Delay		3.3	ns
t _{orpbp}	46	ORP Bypass Delay		0.7	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-60		UNITS
			MIN.	MAX.	
Outputs					
t_{ob}	47	Output Buffer Delay	-	4.0	ns
t_{oen}	48	I/O Cell OE to Output Enabled	-	6.7	ns
t_{odis}	49	I/O Cell OE to Output Disabled	-	6.7	ns
Clocks					
t_{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	6.0	6.0	ns
t_{gy1/2}	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	4.6	7.3	ns
t_{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.3	6.6	ns
t_{ioy2/3}	53	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	4.6	7.3	ns
t_{iocp}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.3	6.6	ns
Global Reset					
t_{gr}	55	Global Reset to GLB and I/O Registers	-	12.0	ns

- Internal Timing Parameters are not tested and are for reference only.
- Refer to Timing Model in this data sheet for further details.

ispLSI 1032/883 Timing Model

Derivations of t_{su} , t_h and t_{co} from the Product Term Clock

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{iobp} + t_{grp4} + t_{ptck(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#20 + \#28 + \#44) \\
 7.3 \text{ ns} &= (2.7 + 2.7 + 10.6) + (1.3) - (2.7 + 2.7 + 4.6) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#20 + \#28 + \#44) + (\#39) - (\#20 + \#28 + \#35) \\
 5.3 \text{ ns} &= (2.7 + 2.7 + 9.9) + (6.0) - (2.7 + 2.7 + 10.6) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#20 + \#28 + \#44) + (\#40) + (\#45 + \#47) \\
 25.3 \text{ ns} &= (2.7 + 2.7 + 9.9) + (2.7) + (3.3 + 4.0)
 \end{aligned}$$


Derivations of t_{su} , t_h and t_{co} from the Clock GLB

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{gy0(min)} + t_{gco} + t_{gcp(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#50 + \#40 + \#52) \\
 7.3 \text{ ns} &= (2.7 + 2.7 + 10.6) + (1.3) - (6.0 + 2.7 + 1.3) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#50 + \#40 + \#52) + (\#39) - (\#20 + \#28 + \#35) \\
 5.3 \text{ ns} &= (6.0 + 2.7 + 6.6) + (6.0) - (2.7 + 2.7 + 10.6) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#50 + \#40 + \#52) + (\#40) + (\#45 + \#47) \\
 25.3 \text{ ns} &= (6.0 + 2.7 + 6.6) + (2.7) + (3.3 + 4.0)
 \end{aligned}$$

Programming Voltage/Timing Specifications


SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
V _{CCP}	Programming Voltage		4.5	5	5.5	V
I _{CCP}	Programming Supply Current	$\overline{\text{ispEN}} = \text{Low}$	–	50	100	mA
V _{IHP}	Input Voltage High		2.0	–	V _{CCP}	V
V _{ILP}	Input Voltage Low		0	–	0.8	V
I _{IP}	Input Current		–	100	200	μA
V _{OHP}	Output Voltage High	I _{OH} = -3.2 mA	2.4	–	V _{CCP}	V
V _{OLP}	Output Voltage Low	I _{OL} = 5 mA	0	–	0.5	V
t _r , t _f	Input Rise and Fall		–	–	0.1	μs
t _{isp}	$\overline{\text{ispEN}}$ to Output 3-State		–	2	10	μs
t _{su}	Setup Time		0.1	0.5	–	μs
t _{co}	Clock to Output		0.1	0.5	–	μs
t _h	Hold Time		0.1	0.5	–	μs
t _{ckh} , t _{ckl}	Clock Pulse Width, High and Low		0.5	1	–	μs
t _{pwv}	Verify Pulse Width		20	30	–	μs
t _{pw}	Programming Pulse Width		40	–	100	ms
t _{bew}	Bulk Erase Pulse Width		200	–	–	ms
t _{rst}	Reset Time From Valid V _{CCP}		45	–	–	μs

Figure 3. Timing Waveforms for In-System Programming



5

Figure 4. Program, Verify & Bulk Erase Waveforms




Pin Description

Name	PGA Pin Numbers	Description
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31 I/O 32 - I/O 35 I/O 36 - I/O 39 I/O 40 - I/O 43 I/O 44 - I/O 47 I/O 48 - I/O 51 I/O 52 - I/O 55 I/O 56 - I/O 59 I/O 60 - I/O 63	F1, H1, H2, J1, K1, J2, L1, K2, K3, L2, L3, K4, L4, J5, K5, L5, L7, K7, L6, L8, K8, L9, L10, K9, L11, K10, J10, K11, J11, H10, H11, F10, E9, D11, D10, C11, B11, C10, A11, B10, B9, A10, A9, B8, A8, B6, B7, A7, A5, B5, C5, A4, B4, A3, A2, B3, A1, B2, C2, B1, C1, D2, D1, E3	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
IN 4 - IN 7	E10, C7, A6, E2	Dedicated input pins to the device.
$\overline{\text{ispEN}}$	G3	Input - Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK options become active.
SDI/IN 0	G2	Input - This pin performs two functions. It is a dedicated input pin when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as an input pin to load programming data into the device. SDI/IN 0 also is used as one of the two control pins for the isp state machine.
MODE/IN 1	K6	Input - This pin performs two functions. It is a dedicated input pin when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as a pin to control the operation of the isp state machine.
SDO/IN 2	J7	Input/Output - This pin performs two functions. It is a dedicated input pin when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as an output pin to read serial shift register data.
SCLK/IN 3	G10	Input - This pin performs two functions. It is a dedicated input when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as a clock pin for the Serial Shift Register.
RESET	G1	Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
Y0	E1	Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.
Y1	E11	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB on the device.
Y2	G9	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB and/or any I/O cell on the device.
Y3	G11	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell on the device.
GND V _{CC}	C6, F3, F9, J6 F2, F11	Ground (GND) V _{CC}

Pin Configuration

ispLSI 1032/883 PGA Pinout Diagram




5


Package Diagram

84-Pin PGA

Dimensions in inches MIN./MAX.



Part Number Description




Ordering Information

fmax (MHz)	tpd (ns)	Ordering Number	Package
60	20	ispLSI 1032-60LG/883	84-Pin PGA

Features

- **IN-SYSTEM PROGRAMMABLE HIGH-DENSITY LOGIC**
 - MIL-STD-883 Version of the ispLSI 1048
 - Fully Compatible with Lattice's pLSI™ Military Family
 - High-Speed Global Interconnects
 - 96 I/O Pins, Ten Dedicated Inputs
 - 288 Registers
 - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
 - Small Logic Block Size for Random Logic
 - Security Cell Prevents Unauthorized Copying
- **HIGH PERFORMANCE E²CMOS® TECHNOLOGY**
 - $f_{max} = 50$ MHz Maximum Operating Frequency
 - $t_{pd} = 24$ ns Propagation Delay
 - TTL Compatible Inputs and Outputs
- **IN-SYSTEM PROGRAMMABLE (5-VOLT ONLY)**
 - Change Logic and Interconnects "on-the-fly" in Seconds
 - Reprogram Soldered Device for Debugging
 - Non-Volatile E²CMOS Technology
 - 100% Tested
- **COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS**
 - Complete Programmable Device can Combine Glue Logic and Structured Designs
 - 100% Routable with High Utilization
 - Four Dedicated Clock Input Pins
 - Synchronous and Asynchronous Clocks
 - Flexible Pin Placement
 - Optimized Global Routing Pool Allows Global Interconnectivity
- **pLSI/ispLSI DEVELOPMENT SYSTEM (pDS™)**
 - pDS Software**
 - Easy to Use PC Windows™ Interface
 - Boolean Logic Compiler
 - Manual Partitioning
 - Automatic Place and Route
 - Static Timing Table
 - pDS+™ Software**
 - Industry Standard, Third Party Design Environments
 - Schematic Capture, State Machine, VHDL
 - Automatic Partitioning
 - Automatic Place and Route
 - Comprehensive Logic and Timing Simulation
 - PC and Workstation Platforms

Functional Block Diagram



Description

The Lattice MIL-STD-883 ispLSI 1048 is a High-Density Programmable Logic device featuring 5-Volt in-system programmability and in-system diagnostic capabilities. The device contains 288 Registers, 96 Universal I/O pins, ten Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. It is the first device which offers non-volatile "on-the-fly" reprogrammability of the logic, as well as the interconnects to provide truly reconfigurable systems. It is architecturally and parametrically compatible to the pLSI 1048/883 device, but multiplexes four of the dedicated input pins to control in-system programming.

The basic unit of logic on the ispLSI 1048/883 device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 .. F7 (see figure 1). There are a total of 48 GLBs in the ispLSI 1048/883 device. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.

Absolute Maximum Ratings¹

Supply Voltage V_{CC}	-0.5 to +7.0V
Input Voltage Applied	-2.5 to $V_{CC} + 1.0V$
Off-State Output Voltage Applied	-2.5 to $V_{CC} + 1.0V$
Storage Temperature	-65 to 150°C
Ambient Temp. with Power Applied	-55 to 125°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	MAX.	UNITS
TC	Case Temperature	-55	+125	°C
VCC	Supply Voltage	4.5	5.5	V
VIL	Input Low Voltage	0	0.8	V
VIH	Input High Voltage	2.0	$V_{CC} + 1$	V

Capacitance ($T_A=25^\circ\text{C}$, $f=1.0\text{ MHz}$)

SYMBOL	PARAMETER	MAXIMUM ¹	UNITS	TEST CONDITIONS
C₁	Dedicated Input Capacitance	10	pf	$V_{CC}=5.0V$, $V_{IN}=2.0V$
C₂	I/O and Clock Capacitance	10	pf	$V_{CC}=5.0V$, V_{IO} , $V_Y=2.0V$

1. Guaranteed but not 100% tested.

Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention (at 55°C)	20	-	YEARS
Erase/Reprogram Cycles	-	1000	CYCLES


Switching Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	≤ 3ns 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure 2

3-state levels are measured 0.5V from steady-state active level.

Output Load Conditions (see figure 2)

Test Condition	R1	R2	CL
1	470Ω	390Ω	35pF
2	Active High	∞	390Ω
	Active Low	470Ω	390Ω
3	Active High to Z at $V_{OH} - 0.5V$	∞	390Ω
	Active Low to Z at $V_{OL} + 0.5V$	470Ω	390Ω

Figure 2. Test Load


* C_L includes Test Fixture and Probe Capacitance.

DC Electrical Characteristics
Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS
V_{OL}	Output Low Voltage	$I_{OL} = 8 \text{ mA}$	—	—	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -4 \text{ mA}$	2.4	—	—	V
I_{IL}	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	—	—	-10	μA
I_{IH}	Input or I/O High Leakage Current	$V_{IH} \leq V_{IN} \leq V_{CC}$	—	—	10	μA
I_{IL-isp}	isp Input Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} \text{ (MAX.)}$	—	—	-150	μA
I_{IL-PU}	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$	—	—	-150	μA
I_{OS}¹	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT}$	-60	—	-200	mA
I_{CC}²	Operating Power Supply Current	$V_{IL} = 0.5V, V_{IH} = 3.0V$ $f_{TOGGLE} = 20 \text{ MHz}$	—	165	260	mA

- One output at a time for a maximum duration of one second (25°C only).
- Measured using twelve 16-bit counters.
- Typical values are at $V_{CC} = 5V$ and $T_C = 25^\circ\text{C}$.

External Timing Parameters
Over Recommended Operating Conditions

PARAMETER	TEST ⁵ COND.	# ²	DESCRIPTION ¹	-50		UNITS
				MIN.	MAX.	
t _{pd1}	1	1	Data Propagation Delay, 4PT bypass, ORP bypass		24	ns
t _{pd2}	1	2	Data Propagation Delay, Worst Case Path		30.7	ns
f _{max}	1	3	Clock Frequency with Internal Feedback ³	53.6	–	MHz
f _{max} (Ext.)	–	4	Clock Frequency with External Feedback ($\frac{1}{t_{su2} + t_{co1}}$)	31.3	–	MHz
f _{max} (Tog.)	–	5	Clock Frequency, Max Toggle ⁴	71.4	–	MHz
t _{su1}	–	6	GLB Reg. Setup Time before Clock, 4PT bypass	12	–	ns
t _{co1}	1	7	GLB Reg. Clock to Output Delay, ORP bypass	–	16	ns
t _{h1}	–	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	–	ns
t _{su2}	–	9	GLB Reg. Setup Time before Clock	16	–	ns
t _{co2}	–	10	GLB Reg. Clock to Output Delay	–	18.7	ns
t _{h2}	–	11	GLB Reg. Hold Time after Clock	0	–	ns
t _{r1}	1	12	Ext. Reset Pin to Output Delay	–	22.7	ns
t _{rw1}	–	13	Ext. Reset Pulse Duration	13	–	ns
t _{en}	2	14	Input to Output Enable	–	26.7	ns
t _{dis}	3	15	Input to Output Disable	–	26.7	ns
t _{wh}	–	16	Ext. Sync. Clock Pulse Duration, High	7	–	ns
t _{wl}	–	17	Ext. Sync. Clock Pulse Duration, Low	7	–	ns
t _{su5}	–	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)	2.7	–	ns
t _{h5}	–	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	8.7	–	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.

2. Refer to Timing Model in this data sheet for further details.

3. Standard 16-Bit loadable counter using GRP feedback.

4. f_{max} (Toggle) may be less than $1/(t_{wh} + t_{wl})$. This is to allow for a clock duty cycle of other than 50%.

5. Reference Switching Test Conditions Section.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-50		UNITS
			MIN.	MAX.	
Inputs					
t _{iobp}	20	I/O Register Bypass	-	4.0	ns
t _{iolat}	21	I/O Latch Delay	-	5.3	ns
t _{iosu}	22	I/O Register Setup Time before Clock	8.1	-	ns
t _{ioh}	23	I/O Register Hold Time after Clock	0.9	-	ns
t _{ioco}	24	I/O Register Clock to Out Delay	-	3.9	ns
t _{ior}	25	I/O Register Reset to Out Delay	-	4.6	ns
t _{din}	26	Dedicated Input Delay	-	8.0	ns
GRP					
t _{grp1}	27	GRP Delay, 1 GLB Load	-	3.3	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	-	4.0	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	-	5.3	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	-	6.7	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	-	8.0	ns
t _{grp48}	32	GRP Delay, 48 GLB Loads	-	21.3	ns
GLB					
t _{4ptbp}	33	4 Product Term Bypass Path Delay	-	8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	-	9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	-	10.0	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	-	12.7	ns
t _{gbp}	37	GLB Register Bypass Delay	-	1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	2.0	-	ns
t _{gh}	39	GLB Register Hold Time after Clock	8.0	-	ns
t _{gco}	40	GLB Register Clock to Output Delay	-	3.3	ns
t _{gr}	41	GLB Register Reset to Output Delay	-	3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	-	13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	-	11.9	ns
t _{ptck}	44	GLB Product Term Clock Delay	4.6	9.9	ns
ORP					
t _{orp}	45	ORP Delay	-	4.7	ns
t _{orpbp}	46	ORP Bypass Delay	-	2.0	ns


1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.
3. The XOR Adjacent path can only be used by Lattice Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-50		UNITS
			MIN.	MAX.	
Outputs					
t_{ob}	47	Output Buffer Delay	-	4.0	ns
t_{oen}	48	I/O Cell OE to Output Enabled	-	6.7	ns
t_{odis}	49	I/O Cell OE to Output Disabled	-	6.7	ns
Clocks					
t_{gy0}	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	6.7	6.7	ns
t_{gy1/2}	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	5.3	8.0	ns
t_{gcp}	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.3	6.6	ns
t_{ioy2/3}	53	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	5.3	8.0	ns
t_{iocp}	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.3	6.6	ns
Global Reset					
t_{gr}	55	Global Reset to GLB and I/O Registers	-	10.6	ns

1. Internal Timing Parameters are not tested and are for reference only.
2. Refer to Timing Model in this data sheet for further details.

ispLSI 1048/883 Timing Model



Derivations of t_{su} , t_h and t_{co} from the Product Term Clock

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{iobp} + t_{grp4} + t_{ptck(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#20 + \#28 + \#44) \\
 7.4 \text{ ns} &= (4.0 + 4.0 + 10.0) + (2.0) - (4.0 + 4.0 + 4.6) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#20 + \#28 + \#44) + (\#39) - (\#20 + \#28 + \#35) \\
 7.9 \text{ ns} &= (4.0 + 4.0 + 9.9) + (8.0) - (4.0 + 4.0 + 10.0) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#20 + \#28 + \#44) + (\#40) + (\#45 + \#47) \\
 29.9 \text{ ns} &= (4.0 + 4.0 + 9.9) + (3.3) + (4.7 + 4.0)
 \end{aligned}$$


Derivations of t_{su} , t_h and t_{co} from the Clock GLB

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg } s_u - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{gy0(min)} + t_{gco} + t_{gcp(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#50 + \#40 + \#52) \\
 8.7 \text{ ns} &= (4.0 + 4.0 + 10.0) + (2.0) - (6.7 + 3.3 + 1.3) \\
 t_h &= \text{Clock (max)} + \text{Reg } h - \text{Logic} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#50 + \#40 + \#52) + (\#39) - (\#20 + \#28 + \#35) \\
 6.6 \text{ ns} &= (6.7 + 3.3 + 6.6) + (8.0) - (4.0 + 4.0 + 10.0) \\
 t_{co} &= \text{Clock (max)} + \text{Reg } c_o + \text{Output} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#50 + \#40 + \#52) + (\#40) + (\#45 + \#47) \\
 28.6 \text{ ns} &= (6.7 + 3.3 + 6.6) + (3.3) + (4.7 + 4.0)
 \end{aligned}$$

Programming Voltage/Timing Specifications


SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
V_{CCP}	Programming Voltage		4.5	5	5.5	V
I_{CCP}	Programming Supply Current	$\overline{\text{ispEN}} = \text{Low}$	–	50	100	mA
V_{IHP}	Input Voltage High		2.0	–	V_{CCP}	V
V_{ILP}	Input Voltage Low		0	–	0.8	V
I_{IP}	Input Current		–	100	200	μA
V_{OHP}	Output Voltage High	$I_{OH} = -3.2 \text{ mA}$	2.4	–	V_{CCP}	V
V_{OLP}	Output Voltage Low	$I_{OL} = 5 \text{ mA}$	0	–	0.5	V
t_r, t_f	Input Rise and Fall		–	–	0.1	μs
t_{isp}	$\overline{\text{ispEN}}$ to Output 3-State		–	2	10	μs
t_{su}	Setup Time		0.1	0.5	–	μs
t_{co}	Clock to Output		0.1	0.5	–	μs
t_h	Hold Time		0.1	0.5	–	μs
t_{ckh}, t_{ckl}	Clock Pulse Width, High and Low		0.5	1	–	μs
t_{pvv}	Verify Pulse Width		20	30	–	μs
t_{pw}	Programming Pulse Width		40	–	100	ms
t_{bew}	Bulk Erase Pulse Width		200	–	–	ms
t_{rst}	Reset Time From Valid V_{CCP}		45	–	–	μs

Figure 3. Timing Waveforms for In-System Programming



5

Figure 4. Program, Verify & Bulk Erase Waveforms




Pin Description

Name	PGA Pin Numbers	Description
I/O 0 - I/O 5 I/O 6 - I/O 11 I/O 12 - I/O 17 I/O 18 - I/O 23 I/O 24 - I/O 29 I/O 30 - I/O 35 I/O 36 - I/O 41 I/O 42 - I/O 47 I/O 48 - I/O 53 I/O 54 - I/O 59 I/O 60 - I/O 65 I/O 66 - I/O 71 I/O 72 - I/O 77 I/O 78 - I/O 83 I/O 84 - I/O 89 I/O 90 - I/O 95	J2, J3, K1, L1, K2, M1, L2, K3, N1, M2, L3, P1, M3, P2, N3, M4, P3, N4, P4, M5 N5, P5, M6, N6, N9, M9, P10, P11, N10, P12, N11, M10, P13, N12, M11, P14, M12, N14, M13, L12, M14, L13, L14, K12, K13, K14, J12, J13, F13, F12, E14, D14, E13, C14, D13, E12, B14, C13, D12, A14, C12, A13, B12, C11, A12, B11, A11, C10, B10, A10, C9, B9, B6, C6, A5, A4, B5, A3, B4, C5, A2, B3, C4, A1, C3, B1, C2, D3, C1, D2, D1, E3, E2, E1, F3, F2	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
IN 4 IN 6 - IN 11	P9 F14, A9, A8, —, A6, F1	Dedicated input pins to the device. (IN 2 and IN 9 not available)
ispEN	H2	Input - Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK options become active.
SDI/IN 0	J1	Input - This pin performs two functions. It is a dedicated input pin when ispEN is logic high. When ispEN is logic low, it functions as an input pin to load programming data into the device. SDI/IN 0 also is used as one of the two control pins for the isp state machine.
MODE/IN 1	P6	Input - This pin performs two functions. It is a dedicated input pin when ispEN is logic high. When ispEN is logic low, it functions as a pin to control the operation of the isp state machine.
SDO/IN 3	P8	Input/Output - This pin performs two functions. It is a dedicated clock input pin when ispEN is logic high. When ispEN is logic low, it functions as an output pin to read serial shift register data.
SCLK/IN 5	J14	Input - This pin performs two functions. It is a dedicated input when ispEN is logic high. When ispEN is logic low, it functions as a clock pin for the Serial Shift Register.
RESET	H1	Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
Y0	G1	Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.
Y1	G14	Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB on the device.
Y2	H13	Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB and/or any I/O cell on the device.
Y3	H14	Dedicated clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell on the device.
GND	B2, B8, B13, C8, H3, H12, M8, N2, N8, N13	Ground (GND)
V _{CC}	B7, C7, G2, G3, G12, G13, M7, N7	V _{CC}
NC	A7, P7	These pins should be left floating, never connect these pins to ground.

Pin Configuration

ispLSI 1048/883 PGA Pinout Diagram




5


Package Diagram

132-Pin PGA

Dimensions in inches MIN./MAX.



Part Number Description



Ordering Information

fmax (MHz)	t _{pd} (ns)	Ordering Number	Package
50	24	ispLSI 1048-50LG/883	132-Pin PGA

Section 1: Introduction to pLSI and ispLSI
Section 2: pLSI and ispLSI Architectural Description
Section 3: pLSI Data Sheets
Section 4: ispLSI Data Sheets
Section 5: Military pLSI and ispLSI Data Sheets
Section 6: General Information
 Package Thermal Resistance6-1
 Sales Offices6-2

Package Thermal Resistance

The following table provides information on the package thermal resistance of Lattice pLSI and ispLSI Commercial and Industrial grade devices. For information on the package thermal resistance of Lattice Military grade devices, please refer to MIL-STD-1835.

Testing was performed per SEMI TEST METHOD G38-87: "Still and Forced-Air Junction to Ambient Thermal Resistance Measurements of IC Packages" with devices mounted on a thermal test board conforming to SEMI SPECIFICATION G42-88: Thermal Test Board Standardization for Measuring Junction-to-Ambient Thermal Resistance of Semiconductor Packages".

Package Thermal Resistance

Commercial/Industrial Grade Devices

Package	Device Type	θ_{JA}	θ_{JC}
44-pin PLCC	pLSI 1016 ispLSI 1016	50° C/W	16° C/W
68-pin PLCC	pLSI 1024 ispLSI 1024	45° C/W	13° C/W
84-pin PLCC	pLSI 1032 ispLSI 1032	42° C/W	12° C/W
120-pin PQFP	pLSI 1048 ispLSI 1048	55° C/W	18° C/W

Sales Offices

LATTICE SALES OFFICES

FRANCE

Lattice Semiconductor
Les Bureaux de Sèvres
72-78, Grand Rue
92310 Sèvres
TEL: (33) 1 45 34 10 10
FAX: (33) 1 46 26 71 36

GERMANY

Lattice Semiconductor
Hanns-Braun-Str. 50
8056 Neufahrn bei München
TEL: 08165-652-45
FAX: 08165-652-49

HONG KONG

Lattice Semiconductor
2802 Admiralty Centre, Tower 1
18 Harcourt Road
Hong Kong
TEL: (852) 529-0356
FAX: (852) 866-2315

JAPAN

Lattice Semiconductor
N Bld 9F
2-28-3, Higashi-Nihonbashi
Chuo-ku, Tokyo 103
TEL: 813-5820-3533
FAX: 813-5820-3531

UNITED KINGDOM

Lattice Semiconductor
Castle Hill House
Castle Hill
Windsor
Berkshire SL4 1PD
TEL: 753-830-842
FAX: 753-833-457

NORTH AMERICA

CALIFORNIA

Lattice Semiconductor
4000 Burton Drive
Santa Clara, CA 95051
TEL: (408) 980-7878
FAX: (408) 980-0839

Lattice Semiconductor
Carlsbad Pacific Ctr. One
701 Palomar Airport Rd.
3rd Floor
Carlsbad, CA 92009
TEL: (619) 931-4751
FAX: (619) 431-1821

GEORGIA

Lattice Semiconductor
3091 Governors Lake Drive
Building 100, Suite 500
Norcross, Georgia 30071
TEL: (404) 446-2930
FAX: (404) 416-7404
TEL: FAE — (404) 416-0679

MASSACHUSETTS

Lattice Semiconductor
67 S. Bedford St.
Suite 400 West
Burlington, MA 01803
TEL: (617) 229-5819
FAX: (617) 272-3213

MINNESOTA

Lattice Semiconductor
3445 Washington Dr.
Suite 105
Eagan, MN 55122
TEL: (612) 686-8747
FAX: (612) 686-8746

NEW JERSEY

Lattice Semiconductor
TEL: (201) 744-5908
FAX: (201) 509-9309

OREGON

Lattice Semiconductor
5555 N.E. Moore Ct.
Hillsboro, OR 97124
TEL: (503) 780-6771
FAX: (503) 692-1443

TEXAS

Lattice Semiconductor
100 Decker Ct. Ste. 280
Irving, TX 75062
TEL: (214) 650-1236
FAX: (214) 650-1237

NORTH AMERICAN SALES REPRESENTATIVES

ALABAMA

CSR Electronics, Inc.
303 Williams Avenue
Ste. 931
Huntsville, AL 35801
TEL: (205) 533-2444
FAX: (205) 536-4031

ARIZONA

Summit Sales
7802 E. Gray Rd. #600
Scottsdale, AZ 85260
TEL: (602) 998-4850
FAX: (602) 998-5274

CALIFORNIA

Bager Electronics
17220 Newhope St. #209
Fountain Valley, CA 92708
TEL: (714) 957-3367
FAX: (714) 546-2654

Bager Electronics
6324 Variel Ave. #314
Woodland Hills, CA 91367
TEL: (818) 712-0011
FAX: (818) 712-0160

Criterion Sales
3350 Scott Blvd, Bldg. 44
Santa Clara, CA 95054
TEL: (408) 988-6300
FAX: (408) 986-9039

Earle Associates
7585 Ronson Rd. #200
San Diego, CA 92111
TEL: (619) 278-5441
FAX: (619) 278-5443

COLORADO

Waugaman Associates
4800 Van Gordon
Wheat Ridge, CO 80033
TEL: (303) 423-1020
FAX: (303) 467-3095

CONNECTICUT

Comp Rep Associates
60 Connolly Pkwy.
Bldg. 12 Suite 210
Hamden, CT 06514
TEL: (203) 230-8369
FAX: (203) 230-8394

FLORIDA

Sales Engineering Concepts
776 S. Military Trail
Deerfield Beach, FL 33442
TEL: (305) 426-4601
FAX: (305) 427-7338

Sales Engineering Concepts
600 S. Northlake Blvd. #230
Altamonte Spgs, FL 32701
TEL: (407) 830-8444
FAX: (407) 830-8684

GEORGIA

CSR Electronics, Inc.
1651 Mt. Vernon Rd. # 200
Atlanta, GA 30338
TEL: (404) 396-3720
FAX: (404) 394-8387

ILLINOIS

Heartland Tech Mktg.
1615 Colonial Pkwy.
Inverness, IL 60067
TEL: (708) 358-6622
FAX: (708) 358-7660

IOWA

Stan Clothier Company
1930 St. Andrews, N.E.
Cedar Rapids, IA 52402
TEL: (319) 393-1576
FAX: (319) 393-7317

KANSAS

Stan Clothier Company
815 Clairborne, Ste. 275C
Olathe, Kansas 66062
TEL: (913) 829-0073
FAX: (913) 829-0429

MARYLAND

Deltatronics
24048 Sugar Cane Ln.
Gaithersburg, MD 20882
TEL: (301) 253-0615
FAX: (301) 253-9108

MASSACHUSETTS

Comp Rep Associates
100 Everett Street
Westwood, MA 02090
TEL: (617) 329-3454
FAX: (617) 329-6395

MICHIGAN

Greiner & Associates
15324 E. Jefferson Ave.
Grosse Pointe Park, MI 48230
TEL: (313) 499-0188
FAX: (313) 499-0665

MINNESOTA

Stan Clothier Company
9600 W. 76th St., Ste. #A
Eden Prairie, MN 55344
TEL: (612) 944-3456
FAX: (612) 944-6904

MISSOURI

Stan Clothier Company
3910 Old Highway 94 South
Suite 116
St. Charles, MO 63304
TEL: (314) 928-8078
FAX: (314) 447-5214

NEW JERSEY

Technical Marketing Group
175-3C Fairfield Ave.
West Caldwell, NJ 07006
TEL: (201) 226-3300
FAX: (201) 226-9518

NEW YORK

Technical Marketing Group
20 Broad Hollow Rd.
Melville, NY 11747
TEL: (516) 351-8833
FAX: (516) 351-8667

Tri-Tech Electronics
300 Main St.
E. Rochester, NY 14445
TEL: (716) 385-6500
FAX: (716) 385-7655

Tri-Tech Electronics
14 Westview Dr.
Fishkill, NY 12524
TEL: (914) 897-5611
FAX: (914) 897-5611

Tri-Tech Electronics
6836 E. Genesee St.
Fayetteville, NY 13066
TEL: (315) 446-2881
FAX: (315) 446-3047

NORTH CAROLINA

CSR Electronics, Inc.
5848 Faringdon Place, Ste. 2
Raleigh, NC 27609
TEL: (919) 878-9200
FAX: (919) 878-9117

CSR Electronics, Inc.
6425 Creft Cr.
Indian Trail, NC 28079
TEL: (704) 882-3992
FAX: (704) 882-3999

OHIO

Makin & Associates
3165 Lynwood Rd.
Cincinnati, OH 45208
TEL: (513) 871-2424
FAX: (513) 871-2524

Makin & Associates
6400 Riverside Dr. Bldg. A
Dublin, OH 43017
TEL: (614) 793-9545
FAX: (614) 793-0256

Makin & Associates
32915 Aurora Ave. #270
Solon, OH 44139
TEL: (216) 248-7370
FAX: (216) 248-7372

OKLAHOMA

West Associates
9717 E. 42nd St. #125
Tulsa, OK 74146
TEL: (918) 665-3465
FAX: (918) 663-1762

OREGON

Components West
16300 SW Hart Rd.
Suite G
Beaverton, OR 97007
TEL: (503) 642-9110
FAX: (503) 642-9592

PENNSYLVANIA

Deltatronics
921 Penllyn Pike
Blue Bell, PA 19422
TEL: (215) 641-9930
FAX: (215) 641-9934

TENNESSEE

CSR Electronics, Inc.
Grand Union Bldg.
406 Union Ave.
Suite 550
Knoxville, TN 37902
TEL: (615) 637-0293
FAX: (615) 637-0466

TEXAS

West Associates
4615 Southwest Fwy #720
Houston, TX 77027
TEL: (713) 621-5983
FAX: (713) 621-5895

West Associates
9171 Capital of Texas Hwy.
North Houston Bldg. #120
Austin, TX 78759
TEL: (512) 343-1199
FAX: (512) 343-1922

West Associates
801 E. Campbell Rd. #350
Richardson, TX 75081
TEL: (214) 680-2800
FAX: (214) 699-0330

UTAH

Waugaman Associates
876 East Vine St.
Murray, UT 84107
TEL: (801) 261-0802
FAX: (801) 261-0830

VIRGINIA

Deltatronics
6040 Knights Ridgeway
Alexandria, VA 22310
TEL: (703) 971-1733
FAX: (703) 971-1343

WASHINGTON

Components West
4020 148th Ave. NE
Suite A
Redmond, WA 98052
TEL: (206) 885-5880
FAX: (206) 882-0642

WISCONSIN

Heartland Technical Mktg.
350 Bishops Way
Brookfield, WI 53005
TEL: (414) 789-6860
FAX: (414) 789-6864

PUERTO RICO

Sales Engineering Concepts
Condo. Buena Vista
Urb. Mercedita
Local Commercial C-1
Ponce, P.R. 00731
TEL: (809) 841-4220
FAX: (809) 259-7223

CANADA**ALBERTA**

Dynasty Components
Calgary, Alberta
TEL: (403) 686-2362
FAX: (403) 686-2364

BRITISH COLUMBIA

Dynasty Components
Vancouver, British Columbia
TEL: (604) 597-0068
FAX: (613) 723-8820

ONTARIO

Dynasty Components
174 Colonade Rd. S.
Unit 21
Nepean, Ontario
Canada, K2E 7J5
TEL: (613) 723-0671
FAX: (613) 723-8820

Dynasty Components
Toronto, Ontario
TEL: (416) 672-5977
FAX: (613) 723-8820

QUEBEC

Dynasty Components
Montreal, Quebec
TEL: (514) 843-1879
FAX: (514) 694-6826

INTERNATIONAL SALES REPRESENTATIVES AND DISTRIBUTORS
AUSTRALIA

RAE Industrial Elect. Pty.
62 Moore St.
Austimer, NSW 215
TEL: (61) 42-673722
FAX: (61) 42-681075

ZATEK Components, Ltd.
1059 Victoria Road
P.O. Box 397, Suite 8
West Ryde, NSW 2114
Sidney, 3153
TEL: (61) 2 874-0122
FAX: (61) 2 874-6171

AUSTRIA

Ing. E. Steiner GmbH.
Hummelgasse 14
A-1130 Wien
TEL: (43) 222-877-7474-0
FAX: (43) 222-876-5617

BELGIUM

Alcom Electronics B.V.B.A.
Singel 3
2550 Kontich
TEL: (32) 3 458-3033
FAX: (32) 3 458 3126

DENMARK

Ditz Schweitzer
Vallensbaekvej 41
Postboks 5,
DK-2605 Brendby
TEL: (45) 42 45 30 44
FAX: (45) 42 45 92 06
TLX: 85533257

FINLAND

Yleiselektronikka OY
Luomannotko 6, PL73
02201 Espoo
TEL: (358) 804 521622
FAX: (358) 804 523337
TLX: 857123212

FRANCE

Almex
48 Rue de l'Aubepiné
BP 102
92164 Antony Cedex
TEL: (33) 1 4096 5400
FAX: (33) 1 4666 6028

FRANCE

Franelec
50 Rue de L'Aubepine
B.P. 158
92185 Antony Cedex
TEL: (33) 1 4096 0909
FAX: (33) 1 4096 0250
TLX: 842250067

DataDis

3 Bis Rue Rene Cassin
B.P. 84
91303 Massey Cedex
TEL: (33) 69-20 4141
FAX: (33) 69-20 4900

GERMANY

Alfatron GmbH.
Stahlgruberring 12
8000 München 82
TEL: (49) 89 45 11 0 -04
FAX: (49) 89 45 11 0 -129
TLX: (49) 5216935

HONG KONG

RTI Industries Co. Ltd.
B23, 3rd Floor
Proficient Ind. Centre
6, Wang Kwan Rd.
Kowloon
TEL: (852) 795 7421
FAX: (852) 795 7839

INDIA

Hindetron
23B, Industry House
Mahal Industry Estate
Mahakali Caves Rd.
Andheri (East), Bombay 400 093
TEL: (91) 812 348 266
FAX: (91) 812 345 022
TLX: (91) 08452741HSPL IN

IRELAND

Silicon Concepts
Norebank House
Greens Hill, Kilkenny
TEL: (353) 56 64002
FAX: (353) 56 51438

ISRAEL

Unitec
Rechov Maskit 1
Herzlia B, PO Box 2123
46120
TEL: (972) 52 576006
FAX: (972) 52 576790
TLX: 922341990

ITALY

Compres S.R.L.
Viale F. Testi, 115
20092 Cinosello B.
Milano
TEL: (39) 2-61206415
FAX: (39) 2-6128158

Compres S.P.A.

Via Po, 37
20031 - Cesano Maderno
Milano
TEL: (39) 3-62553991
FAX: (39) 3-62553967

JAPAN

Ado Electronic Indust. Co.
7th Floor, Sasage Building
No. 4-6 Sotokanda
2-Chome, Chiyoda-ku
Tokyo 101
TEL: (81) 3-3257-2600
FAX: (81) 3-3251-6796
TLX: 7812224754

Macnica, Inc.
Hakusan High-Tech Park
1-22-2 Hakusan-cho, Midori-ku
Yokohama, 226
TEL: (81) 45-939-6140
FAX: (81) 45-939-6141
TLX: 78128988

Hakuto Co., Ltd.
2-29, Toranomon, 1 chome
Minato-Ku, Tokyo 105
TEL: (81) 3-3225-8910
FAX: (81) 3-3597-8975
TLX: J22912BRAPAN

Hoei Denki Co., Ltd.
6-60, 2-Chome, Niitaka
Yodogawa-Ku,
Osaka 532
TEL: (81) 6 394 1113
FAX: (81) 6 396 5647
TLX: 5233694HOEIDK J

KOREA

Ellen & Company
Suite #302 Ilbok Bldg.
1602-4 Seocho-Dong
Seocho-ku, Seoul
TEL: (82) 02 587 5724
FAX: (82) 02 585 1519

NETHERLANDS

Alcom Electronics B.V.
P.O. Box 358
2900 AJ Capelle A/D IJssel
TEL: (31) 10 4519533
FAX: (31) 10 4586482
TLX: 26160

NORWAY

Henaco A/S
Trondheimsveien 436
PO Box 126
Kaldbakken, Oslo 9
TEL: (47) 2162110
FAX: (47) 2257780
TLX: 76716

SINGAPORE

Technology Distribution
No. 1 Syed Alwi Rd. #05-02
Song Lin Bldg.
Singapore 0620
TEL: (65) 368 6065
FAX: (65) 368 0182

SOUTH AFRICA

Multikomponent
Cnr. Vanacht & Gewel St.
Isando 1600, P.O. Box 695
TEL: (27) 11 974 1525
FAX: (27) 11 392 2463
TLX: 960426905

SPAIN

ATD
Avenida de la Industria
No. 32, 2B
28100 Alcobendas
Madrid
TEL: (34) 1 661-6551
FAX: (34) 1 661 6300

SWEDEN

Felcon Electronics
Fagerstagatan 6-8
S-163 08 Spanga
TEL: (46) 8 795 9870
FAX: (46) 8 760 7685

SWITZERLAND

Ascorm Primotec AG
Täfnerstrasse 37
CH-5405 Baden-Dättwil
TEL: (41) 5684-0171
FAX: (41) 5683-3454
TLX: 828 221 apri ch

TAIWAN

Master Electronics
16F, No.182, Sec. 2
Tun-Hwa South Rd.
Taipei
TEL: (886) 02-735-0905
FAX: (886) 02-735-0902

Score Zap Industry
2F, No. 26, Alley 88, Lane 91
Sec. 1 Nei Hu Rd.
Taipei
TEL: (886) 2-627-7045
FAX: (886) 2-659-0089

UNITED KINGDOM

Macro Marketing
Burnham Lane
Slough SL1 6LN
England
TEL: (44) 628 604383
FAX: (44) 628 666873
TLX: 851847945

Micro Call
17 Thame Park Rd.
Thame, Oxon OX9 3XD
England
TEL: (44) 84 426-1939
FAX: (44) 84 426-1678

Silicon Concepts, Ltd.
PEC Lynchborough Rd.
Passfield, Liphook
Hampshire GU30 7SB
England
TEL: (44) 428 751617
FAX: (44) 428 751603

Silicon Concepts, Ltd.
Meridale, Welsh Street
Chepston, Gwent, NP6 5LR
Wales
TEL: (44) 291-624101
FAX: (44) 291-629878

NORTH AMERICAN DISTRIBUTORS

ALABAMA

Arrow Electronics
1015 Henderson Rd.
Huntsville, AL 35816
(205) 837-6955

Hall-Mark Electronics
4890 University Square
Suite 1
Huntsville, AL 35816
(205) 837-8700

Marshall Industries
3313 Memorial Pkwy S.
Huntsville, AL 35801
(205) 881-9235

ARIZONA

Arrow Electronics
2415 W. Erie Drive
Tempe, AZ 85282
(602) 431-0030

Hall-Mark Electronics
4637 S. 36th Place
Phoenix, AZ 85040
(602) 437-1200

Insight Electronics
1525 W. University Dr.
Suite #105
Tempe, AZ 85281
(602) 829-1800

Marshall Industries
9830 S. 51st St. #B121
Phoenix, AZ 85044
(602) 496-0290

NORTHERN CALIFORNIA

Arrow Electronics
1180 Murphy Ave.
San Jose, CA 95131
(408) 441-9700

Arrow Electronics
90 East Tasman Dr.
San Jose, CA 95134
(408) 428-6400

Hall-Mark Electronics
580 Menio Drive
Suite 2
Rocklin, CA 95677
(916) 624-9781

Hall-Mark Electronics
2105 Lundy Avenue
San Jose, CA 95131
(408) 432-4000

Insight Electronics
1295 Oakmead Pkwy.
Sunnyvale, CA 94086
(408)720-9222

Marshall Industries
336 Los Coches St.
Milpitas, CA 95035
(408) 942-4600

Marshall Industries
3039 Kilgore Ave. #140
Rancho Cordova, CA 95670
(916) 635-9700

SOUTHERN CALIFORNIA

Arrow Electronics
Malibu Canyon Bus. Park
26677 W. Agoura Road
Calabasas, CA 91302
(818) 880-9686

Arrow Electronics
6 Cromwell, Suite 100
Irvine, CA 92718
(714) 587-0404

Arrow Electronics
9511 Ridgehaven Ct.
San Diego, CA 92123
(619) 565-4800

Hall-Mark Electronics
3940 B-Ruffin Road
San Diego, CA 92123
(619) 268-1201

Hall-Mark Electronics
1 Mauchly
Irvine, CA 92718
(714) 727-6000

Hall-Mark Electronics
9420 Topanga Canyon
Chatsworth, CA 91311
(818) 773-4500

Insight Electronics
4333 Park Terrace Dr.
Suite 101
Westlake Village, CA 91361
(818) 707-2101

Insight Electronics
6885 Flanders Dr. #C
San Diego, CA 92121
(619) 587-1100

Insight Electronics
2 Venture Plaza
Suite 340
Irvine, CA 92718
(714) 727-3291

Marshall Industries
26637 Agoura Rd.
Calabasas, CA 91302
(818) 878-7000

Marshall Industries
9320 Telstar Ave.
El Monte, CA 91731-3004
(818) 307-6000

Marshall Industries
One Morgan
Irvine, CA 92718
(714) 458-5301

Marshall Industries
5961 Kearney Villa Rd.
San Diego, CA 92123
(619) 627-4140

COLORADO

Arrow Electronics
61 Inverness Drive East
Suite 105
Englewood, CO 80112
(303) 799-0258

Hall-Mark Electronics
12503 E. Euclid Drive
Suite 20
Englewood, CO 80111
(303) 790-1662

Marshall Industries
12351 N. Grant
Thornton, CO 80241
(303) 451-8383

CONNECTICUT

Arrow Electronics
12 Beaumont Rd.
Wallingford, CT 06492
(203) 265-7741

Hall-Mark Electronics
125 Commerce Ct.
Unit 6
Cheshire, CT 06410
(203) 271-2844

Marshall Industries
20 Sterling Dr.
PO Box 200
Wallingford, CT 06492
(203) 265-3822

FLORIDA

Arrow Electronics
400 Fairway Dr.
Deerfield Beach, FL 33441
(305) 429-8200

Arrow Electronics
37 Skyline Dr.
Bldg. D, Suite 3101
Lake Mary, FL 32746
(407) 333-9300

Hall-Mark Electronics
10491 72nd North
Largo, FL 34637
(813) 541-7440

Hall-Mark Electronics
3161 SW 15th Street
(McNabb Road)
Pompano Beach, FL 33069
(305) 971-9280

Hall-Mark Electronics
489 E. Semoran Blvd.
Suite 145
Casselberry, FL 32707
(407) 830-5855

Marshall Industries
380 S. Northlake Rd. #1024
Altamonte Springs, FL 32701
(407) 767-8585

Marshall Industries
2700 Cypress Ck. Rd. #D114
Ft. Lauderdale, FL 33309
(305) 977-4880

Marshall Industries
2840 Scherer Dr. #410
St. Petersburg, FL 33716
(813) 573-1399

GEORGIA

Arrow Electronics
4205E River Green Pkwy.
Duluth, GA 30136
(404) 497-1300

Hall-Mark Electronics
3425 Corporate Way
Suite A
Duluth, GA 30136-2552
(404) 623-4400

Marshall Industries
5300 Oakbrook Pkwy #140
Norcross, GA 30093
(404) 923-5750

IOWA

Arrow Electronics
375 Collins Rd. NE
Cedar Rapids, IA 52402
(319) 395-7230

ILLINOIS

Arrow Electronics
1140 W. Thorndale Ave.
Itasca, IL 60143
(312) 250-0500

Hall-Mark Electronics
210 Mittel Drive
Wood Dale, IL 60191
(708) 860-3800

Marshall Industries
50 E. Commerce Dr. # 1
Schaumburg, IL 60173
(708) 490-0155

INDIANA

Arrow Electronics
7108 Lakeview Pkwy. W.
Indianapolis, IN 46268
(317) 299-2071

Hall-Mark Electronics
4275 West 96th Street
Indianapolis, IN 46268
(317) 872-8875

Marshall Industries
6990 Corporate Dr.
Indianapolis, IN 46248
(317) 297-0483

KANSAS

Arrow Electronics
9108 Legler Road
Lenexa, KS 66214
(913) 541-9542

Hall-Mark Electronics
10809 Lakeview Drive
Lenexa, KS 66215
(913) 888-4747

Marshall Industries
10413 W. 84th Ter.
Pine Ridge Business Park
Lenexa, KS 66214
(913) 492-3121

MARYLAND

Arrow Electronics
9800J Patuxent Wood Dr.
Suite H
Columbia, MD 21046
(410) 596-7800

Hall-Mark Electronics
10240 Old Columbia Rd.
Columbia, MD 21046
(410) 988-9800

Marshall Industries
2221 Broadbirch Dr.
Silver Springs, MD 20904
(410) 622-1118

MASSACHUSETTS

Arrow Electronics
25 Upton Dr.
Wilmington, MA 01887
(508) 658-0900

Hall-Mark Electronics
Pinehurst Park
6 Cook Street
Billerica, MA 01821
(508) 667-0902

Marshall Industries
33 Upton Dr.
Wilmington, MA 01887
(508) 658-0810

MICHIGAN

Arrow Electronics
19880 Haggerty Rd.
Livonia, MI 48152
(313) 462-2290

Hall-Mark Electronics
44191 Plymouth Oaks Blvd.
Suite 1300
Plymouth, MI 48170
(313) 416-5800

Marshall Industries
31067 Schoolcraft
Livonia, MI 48150
(313) 525-5850

MINNESOTA

Arrow Electronics
10100 Viking Drive # 100
Eden Prairie, MN 55344
(612) 941-5280

Hall-Mark Electronics
9401 James Ave. South
#140
Bloomington, MN 55431
(612) 881-2600

Marshall Industries
3955 Annapolis Lane
Plymouth, MN 55447
(612) 559-2211

MISSOURI

Arrow Electronics
2380 Schuetz Rd.
St. Louis, MO 63146
(314) 567-6888

Hall-Mark Electronics
4873 Rider Trail South
Earth City, MO 63045
(314) 291-5350

Marshall Industries
3377 Hollenberg Dr.
Bridgeton, MO 63044
(314) 291-4650

NEW JERSEY

Arrow Electronics
4 East Stow Rd. Unit 11
Marlton, NJ 08053
(609) 596-8000

Arrow Electronics
43 Route 46 East
Pinebrook, NJ 07058
(201) 227-7880

Hall-Mark Electronics
225 Executive Drive
Suite 5
Moorestown, NJ 08057
(609) 235-1900

Hall-Mark Electronics
200 Landindex Plaza
2nd Floor
Parsippany, NJ 07054
(201) 515-3000

Marshall Industries
101 Fairfield Rd.
Fairfield, NJ 07006
(201) 882-0320

Marshall Industries
158 Gaither Dr.
Mt. Laurel, NJ 08054
(609) 234-9100

NEW YORK

Arrow Electronics
25 Hub Drive
Melville, NY 11747
(516) 391-1300

Arrow Electronics
20 Oser Ave.
Hauppauge, NY 11788
(516) 231-1000

Arrow Electronics
3375 Brighton-Henrietta
Townline Rd.
Rochester, NY 14623
(716) 427-0300

Hall-Mark Electronics
6605 Pittsford-Palmyra
Suite E8
Fairport, NY 14450
(716) 425-3300

Hall-Mark Electronics
3075 Veterans Memorial
Ronkonkoma, NY 11779
(516) 737-0600

Marshall Industries
275 Oser Ave.
Hauppauge, NY 11788
(516) 273-2424

Marshall Industries
1250 Scottsville Rd.
Rochester, NY 14624
(716) 235-7620

Marshall Industries
100 Marshall Drive
Endicott, NY 13790
(607) 785-2345

NORTH CAROLINA

Arrow Electronics
5240 Greens Dairy Rd.
Raleigh, NC 27604
(919) 876-3132

Hall-Mark Electronics
5234 Greens Dairy Road
Raleigh, NC 27604
(919) 872-0712

Marshall Industries
5224 Greens Dairy Rd.
Raleigh, NC 27604
(919) 878-9882

OHIO

Arrow Electronics
6573E Cochran Rd.
Solon, OH 44139
(216) 248-3990

Arrow Electronics
8200 Washington Village Dr. #A
Centerville, OH 45458
(513) 435-5563

Hall-Mark Electronics
777 Dearborne Park Lane
Worthington, OH 43085
(614) 888-3313

Hall-Mark Electronics
5821 Harper Road
Solon, OH 44139
(216) 349-4632

Marshall Industries
3520 Park Center Dr.
Dayton, OH 45414
(513) 898-4480

Marshall Industries
30700 Bainbridge Rd. Unit A
Solon, OH 44139
(216) 248-1788

OKLAHOMA

Arrow Electronics
12111 East 51st St. #101
Tulsa, OK 74146
(918) 252-7537

Hall-Mark Electronics
5411 S. 125th East Ave.
Tulsa, OK 74146
(918) 254-6110

OREGON

Arrow Electronics
1885 N.W. 169th Place
Beaverton, OR 97006
(503) 629-8090

Insight Electronics
8705 SW Nimbus #200
Tigard, OR 97005
(503) 644-3300

Marshall Industries
9705 SW Gemini Dr.
Beaverton, OR 97005
(503) 644-5050

PENNSYLVANIA

Marshall Industries
401 Parkway View Dr.
Pittsburgh, PA 15205
(412) 788-0441

TEXAS

Arrow Electronics
2227 West Braker Lane
Austin, TX 78758
(512) 835-4180

Arrow Electronics
3220 Commander Dr.
Carrollton, TX 75006
(214) 380-6464

Arrow Electronics
10899 Kinghurst Dr. #100
Houston, TX 77099
(713) 530-4700

Hall-Mark Electronics
11420 Pagemill Road
Dallas, TX 75243
(214) 553-4300

Hall-Mark Electronics
Corporate Headquarters
11333 Pagemill Road
Dallas, TX 75243
(214) 343-5000

Hall-Mark Electronics
12211 Technology Blvd.
Austin, TX 78727
(512) 258-8848

Hall-Mark Electronics
8000 Westglen
Houston, TX 77063
(713) 781-6100

Insight Electronics
12703-A Research Blvd. #1
Austin, TX 78759
(512) 467-0800

Insight Electronics
1778 Plano Rd. #320
Richardson, TX 75081
(214) 783-0800

Insight Electronics
15437 McKaskle
Sugarland, TX 77478
(713) 448-0800

Marshall Industries
8504 Cross Park Dr.
Austin, TX 78754
(512) 837-1991

Marshall Industries
7250 Langtry
Houston, TX 77040
(713) 895-9200

Marshall Industries
2045 Chenault Street
Carrollton, TX 75006
(214) 233-5200

UTAH

Arrow Electronics
1946 West Parkway Blvd.
Salt Lake City, UT 84119
(801) 973-6913

Hall-Mark
545 E4500 South
Suite 130
Salt Lake City, UT 84107
(801) 972-1008

Marshall Industries
2355 South 1070 West
Salt Lake City, UT 84119
(801) 973-2288

WASHINGTON

Arrow Electronics
14360 S.E. Eastgate Way
Bellevue, WA 98007
(206) 643-9992

Hall-Mark Electronics
250 NW 39th
Suite 4
Seattle, WA 98107
(206) 547-0415

Insight Electronics
12002 115th Avenue, NE
Kirkland, WA 98034
(206) 820-8100

Marshall Industries
11715 N. Creek Pkwy. S.
Suite 112
Bothell, WA 98011
(206) 486-5747

WISCONSIN

Arrow Electronics
200 North Patrick Blvd.
Brookfield, WI 53045
(414) 792-0150

Hall-Mark Electronics
2440 South 179th St.
New Berlin, WI 53146
(414) 797-7844

Marshall Industries
20900 Swenson Dr. #150
Waukesha, WI 53186
(414) 797-8400

CANADA

ALBERTA

Future Electronics
3833-29th Street
Calgary, Alberta
Canada, T1Y 6B5
(403) 250-5550

Future Electronics
4606-97th Street
Edmonton, Alberta
Canada, T6E 5N9
(403) 438-2858

BRITISH COLUMBIA

Arrow Electronics
8544 Baxter Place
Burnaby, British Columbia
Canada, V5A 4T8
(604) 421-2333

Future Electronics
1695 Boundary Road
Vancouver, British Columbia
Canada, V5K 4X7
(604) 294-1166

MANITOBA

Future Electronics
100 King Edward
Winnipeg, Manitoba
Canada, R3H 0N8
(204) 786-7711

ONTARIO

Arrow Electronics
36 Antares Dr. Unit 100
Nepean, Ontario
Canada, K2E 7W5
(613) 226-6903

Arrow Electronics
1093 Meyerside Dr.
Mississauga, Ontario
Canada, L5P 1M4
(416) 670-7769

Future Electronics
1050 Baxter Road
Ottawa, Ontario
Canada, K2C 3P2
(613) 820-8313

Future Electronics
5935 Airport Rd., #200
Mississauga, Ontario
Canada, L4V 1W5
(416) 612-9200

Marshall Industries
4 Paget Rd.
Bldg. 1112, Unit 10
Brampton, Ontario
Canada, L6T 5G3
(416) 458-8046

QUEBEC

Arrow Electronics
1100 St. Regis Blvd.
Dorval, Quebec
Canada, H9P 2T5
(514) 421-7411

Future Electronics
237 Hymus Blvd.
Pointe Claire, Quebec
Canada, H9R 5C7
(514) 694-7710

Future Electronics
1000 St-Jean Bapliste #100
Quebec City, Quebec
Canada, G2E 5G5
(418) 877-6666

Marshall Industries
148 Brunswick Blvd.
Pointe Claire, Quebec
Canada, H9R 5B9
(514) 694-8142



Lattice Semiconductor Corp.
5555 Northeast Moore Ct.
Hillsboro, Oregon 97124 USA
Telephone: (503) 681-0118
FAX: (503) 681-3037

pLSI & ispLSI Applications Hotline: 1-800-LATTICE
pLSI & ispLSI Electronic Bulletin Board: (408) 980-9814
Literature Hotline: 1-800-327-8425



Printed on recycled paper

Order #: B0010