## LSI <br> 

Manufacturers of Custom and Standard LSI Circuits Since 1969

# Extra custom <br> TM vs Semi custom. EXTRA•CUSTOM IS LSI COMPUTER SYSTEM'S EXTRA-SPECIAL FULL CUSTOM SERVICE. IT SAVES YOU MONEY THAT SEMI-CUSTOM WASTES. 

## EXTRA•CUSTOM SAVES YOU MONEY WITH MAXIMUM SYSTEM INTEGRATION:

our engineers examine your total system to put more components on your chip. That means fewer components for you to mount on your board. (This is not routinely done by semi-custom suppliers.)


EXTRA -CUSTOM SAVES YOU MONEY WITH MAXIMUM AREA EFFICIENCY AND MINIMUM PIN COUNT:
utilizing CAE/CAD to speed and verify the design, our engineers optimize your logic for MOS, and fully customize chip layout to reduce function area, interconnect, and pin count. The less silicon
 used, and the fewer pins, the lower the unit price for your chip. (Semi-custom provides little opportunity for such optimization.)

## EXTRA•CUSTOM SAVES YOU MONEY WITH THE RIGHT MOS PROCESS TECHNOLOGY:

the process our engineers recommend for your chip will always be the most cost effective for your requirements. (With semicustom you must use the process they have.)


## EXTRA•CUSTOM MAKES

 MONEY FOR YOU WITH MULTISOURCED PRODUCTION:our universal design rules let us use numerous fabricators, which ensures delivery of your chips on time. The more product you can ship on time, the more money you make. (With semi-custom, multi-sourcing is normally not available.)


> EXTRA•CUSTOM MAKES MONEY FOR YOU BECAUSE

our engineers concentrate on designing the chip and the test program that goes with it, while your engineers concentrate on developing new products. (With semicustom, your engineers are all tied up designing the chip and test program.)

For more information about our extracustom service and our standard products, call or write:


1235 Walt Whitman Rd., Melville, NY 11747 USA 516/271-0400 • TWX: 510 226-7833

## IF YOUR PRODUCTION QUANTITIES ARE 100K A YEAR OR MORE,

unit price of an LSI Computer Systems extra-custom chip will be much less than that of a semi-custom chip - and we'll guarantee that your NRE charges will be comparable to what you'd have paid for semi-custom!


## THE REASON WE KNOW OUR EXTRA•CUSTOM SERVICE CAN SAVE MONEY

and make money for you, is that we've been offering it for over 16 years, producing reliable, high volume, cost effective MOS circuits for applications including:
$\square$ Phased locked loop touch sensitive light dimmer/switches
$\square$ Programmable digital delay-timers
$\square$ Military computers, weapons test sets, and security systems
$\square$ Digital computer organs
$\square$ Autocorrelators $\square$ PBX systems

- Sound generators for toys and alarms
$\square$ Security system auto-dialers and wireless transmitters $\square$ Motor speed controllers
$\square$ Electronic music for greeting cards and consumer novelties. - Pay TV decoders
$\square$ Frequency and event counters
$\square$ Synchro-to-digital converters
$\square$ Remote tone-activated isolation devices for telephone lines $\quad$ Camera electronics
$\square$ Programmable digital locks
$\square$ Police speed radar guns
$\square$ High frequency oscillator/dividers

> We also offer system design and volume assembly of a pc-board or a finished product.

## MEET THE HARDEST working chips IN THE BUSINESS

## PROGRAMMABLE INTEGRATED CONTROLLER/SEQUENCER

Microprocessor designed for applications requiring simple decision-making, not computation.
LS7270: Performs logical sequencing, timing, and controlling functions. Far more easily programmed than any other $\mu \mathrm{P}$, and program can be stored in any standard ROM, PROM, EPROM, or RAM Low-cost, reliable replacement for hardwired controls and relay networks. 40-pin DIP.

## DIGITAL LOCK CIRCUITS

For automotive/marine anti-theft. LS7220: 5,040 4-digit combinations; out-of-sequence detection logic; $25 \mu \mathrm{~A}$ standby:
"Save" mode for valet parking settable in "Unlock"; built-in convenience delay hard wired programming. 14-pin DIP.
Keyboard Programmable Keyless Locks.
LS7222-LS7223: Stand alone lock logic with 38416 , 4 digit codes: 3 different user programmable codes; momentary static lock control outputs; tamper detection output; high noise immunity. 20-pin DIP.
For area access and machine access. LS7225-LS7226: 5,040 4-digit combinations; toggle output (set and reset with application of code); momentary output; tamper output. 14-pin DIP
For serial address decoding or 2-pushbutton keyless locks. LS7228-LS7229: Address decoder/digital lock; code programmable through 9 parallel pins; serial decoding input can be applied through dual pulse train or two pushbuttons; pulse output; duration between entries capacitor programmable; cascadable; hard wired programming. 16 -pin DIP.

## BRUSHLESS DC MOTOR SPEED CONTROLLERS

LS 7260-LS7261/62: 3 or 4-phase commutator chips; overcurrent sensing; brake; reverse. 20 -pin DIP
LS7263: Crystal controlled 3-phase motor speed controller; for fixed speed applications; accuracy $0.1 \%$. 18 -pin DIP. LS7264: Crystal controlled 4-phase motor speed controller; for fixed speed applications; accuracy $0.1 \%$. 16-pin DIP.

## PROGRAMMABLE DIGITAL DELAY TIMER

For delaying the starting or stopping of an operation. LS7210: Can generate delays of ms to infinity, or add auto reset to $\mu \mathrm{P}$ system; programmed by 5 binary weighted input bits plus on chip oscillator or external clock. Operable in 4 modes; delayed
operate or release, dual delay, or oneshot. All inputs CMOS, MOS, and TTL compatible. 14-pin DIP.

## TOUCH SENSITIVE LAMP DIMMER/AC MOTOR SPEED CONTROLLER

Circuits digitally determine firing angle of a triac. Phase locked loop synchronization makes triac output "Pure AC", allowing triac to drive motor or transformer windings directly.
LS7231-35: Momentary touch turns triac off, if on: if off, momentary touch turns triac to maximum or to firing angle stored in MEMORY (depending on circuit). Prolonged touch causes firing angle to vary. 8 pin mini-DIP.
LS7237: A touch causes firing angle to advance to next state in sequence. Three state input pin (" 1 ", " 0 ", or "open") selects one of 3 modes of firing angle sequence: MAX/OFF;
LOW/MED/MAX/OFF;
MIN/LOW/MED/MAX/OFF. Pin compatible with LS7231-LS7235. 8 pin mini-DIP.
LS7310-LS7315: Ten level Power control with on, off and momentary control, touch or switch causes Triac firing angle to change to preprogrammed levels for AC motors and brightness control of incandescent lamps.
LS7331-LS7332: Momentary touch turns triac on or off; prolonged touch causes firing angle to vary. Allows computer control of triac firing with outputs to computer when lamp is at full brightness, varying in brightness or when power loss has occurred.

## DISPLAY DRIVERS

For liquid crystal displays requiring up to 60 V .
LS7100: BCD to 7 segment latch/ decoder/driver.
LS7110: Binary addressable latched
8 -channel demultiplexer/driver. Both are ion-implanted $P$ Channel MOS circuits, compatible with CMOS and TTL systems. 16-pin DIPS.

## CMOS DIVIDERS

For generating time bases from $50 / 60 \mathrm{~Hz}$ input. All feature input shaping network; resettable; division select input $50 / 60 \mathrm{~Hz}$; clock enable input; 8 -pin mini-DIP.
RED 5/6: 10 pulses $/ \mathrm{sec}$.
RED 50/60: 1 pulse/sec.
RED 100/120: 1 pulse/2 seconds. RED 300/360: 1 pulse/0.1 minute. RED 500/600: 1 pulse/ 10 seconds. RED 3000/3600: 1 pulse/minute.
For generating decade-related time bases.

RDD104: Addressable divider; divides by $10,100,1000$, or 10,000 . Input may be controlled by crystal or external frequency source. 8 -pin mini-DIP

## TONE ACTIVATED, TELEPHONE LINE ISOLATION DEvice

LS7501-LS7510: Frequency discriminator circuits which can disconnect or switch a telephone line upon detection of a specific frequency tone. 10 standard frequency circuit versions. Telephone line checking or automatic meter reàding applications.

## COUNTERS

LS7066: 24-bit multimode counter. Programmable by microprocessor, via three-state I/O bus, to operate in the following modes: binary, BCD, 24-hour clock, up, down, $\div \mathrm{n}$, quadrature, and single cycle. Modes can co-exist in different combinations. DC to 5 MHz in all modes. Includes 24 -bit comparator for preset count comparison; readable status register. Input/output TTL compatible. 20-pin plastic DIP.
LS7060: DC to 10 MHz 32 -bit binary up counter with 32-bit latch and multiplexer; 8 -bit three-state multiplexed outputs; input/output TTL compatible; bus compatible. 18 -pin DIP.
LS7062: Identical except that it is a dual 16-bit counter, with two inputs.
LS7061: DC to 10 MHz 32 -bit binary up counter with 40 -bit latch and multiplexer; access to 8 LSB latches allows attachment of prescalers for counting to 2.56 GHz ; 8 -bit three-state multiplexed outputs; input/output TTL compatible; bus compatible. 24 -pin DIP.
LS7063: Identical, except that it is a dual 16-bit counter, with two inputs.
LS7030: DC to 5 MHz eight decade up counter with 8-decade latch and multiplexer, multiplexed BCD and 7 segment outputs; inputs CMOS and TTL compatible; outputs CMOS compatible; counter output latches; leading zero blanking. 40 -pin DIP
LS7031: DC to 5 MHz six decade up counter with 8 -decade latch and multiplexer, access to LSD latches allows attachment of prescalers for counting to 500 MHz ; multiplexed BCD outputs; leading zero blanking; inputs CMOS and TTL compatible; outputs CMOS compatible. 40-pin DIP
LS7055: DC to 250 KHz six decade up/down counter with integral preset, presignal, and main signal store; automatic or manual preset/reset control; 3 comparators with output flags; multiplexed $B C D, 7$ segment outputs and blanking override; internal oscillator; high noise immunity; all inputs CMOS compatible. 40 -pin DIP.
LS7056: Identical, except that it has lamp test input instead of blanking override.

## LSI <br> COMPUTER SYSTEMS INC.

ALABAMA
B.T. Funderburk, Inc. 8222-101 Creedmoor Rd. Raleigh, NC 27612
Telephone: (919) 846-2373

## ARIIONA

J.F. Hurlbut Co. 4455 E. ComeZback Rd. \#160
Phoenix, Arizona 85018
Telephone: (602) 952-2079

ARKANSAS
Kite Electronic Sales 121-B South Stomy Irving, Tectas 75060
TeZephone: (214) 986-0321

CALIFORNIA ((Northern)
Buckaroo Group
23175 Old Santa Cruz Hwy.
Las Gatos, CA 95030
Telephone: (408) 978-9155

CALIFORNIA (Southern)
Calif. Electronic Mktg. 1905 E. 17th Street
Santa Ana, CA 92701
Telephone: (714) 835-2702
or
Calif. Electronic Mktg. 7159 Navajo Rd, Suite $H$ San Diego, CA 92119
Telephone: (619) 268-8911
or
Calif. Electronic Mktg. 5067 Fallhaven Lane
La Canada, CA 91011
Telephone: (818) 790-8358

COLORADO
J.F. Humibut Co. 622 Gardenia Ct. Golden, CO 80401
Telephone: (303) 279-7796

CONNECTICUT
Conti-Younger Associates 12 Blanchard Road Burlington, MA 01803 Telephone: (617) 273-1582

## DELAWARE

Stemler Associates 6707 Whitestone Road Baltimore, MD 21207
Telephone: (301) 944-8262

FLORIDA
Standard Marketing
13208 Burnes Lake Drive
Tcompa, Florida 33612
Telephone: (813) 933-5833

GEORGIA
B.T. Funderburk, Inc. 8222-101 Creedmoor Rd. Raleigh, NC 27612
Telephone: (919) 846-2373

IDAHO
Electronic Sources, Inc. 1603 116th Avenue NE
Suite 115
Bellevue, WA 98004
Telephone: (206) 451-.3500

ILLINOIS
Strom Sales
11019 N. Towne Square Rd.
Mequon, Wisconsin 53092
Telephone: (414) 241-8414
or
Lowell-Kangas \& Assoc. 5819 Nieman Road
Shownee Mission, KS 66203
Telephone: (913) 631-3515

INDIANA
Midstates Marketing 1122 E . Washington St. Suite 100
Indianopolis, IN 46202
TeZephone: (317) 639-9999

IOWA
Lowe22-Kangas \& Assoc. 5819 Nieman Road Shownee Mission, KS 66203 Telephone: (913) 631-3515

KANSAS
Lowel2-Kangas \& Assoc. 5819 Nieman Road
Shownee Mission, KS 66203
Telephone: (913) 631-3515

## KENTUCKY

Midstates Marketing 1122 E. Washington St. Suite 100
Indianapolis, IN 46202 Telephone: 317) 639-9999

IOUISIANA
Kite Electronic Sales
121-B South Story Irving, Texas 75060
TeZephone: (214) 986-0321

MAINE
Conti-Younger Associates 12 Blanchard Road Burlington, MA 01803
Telephone: (617) 273-1582

MARYLAND
Stemler Associates 6707 Whitestone Road Baltimore, MD 21207
Telephone: (301) 944-8262

SALES REPRESENTAIIVES........CONTINUED......Page IWo
MASSACHUSEINS
Conti-YOunger Asaoaiates
12 Blanchard Road
Burizingtons MA 01803
Telephone: (617) 273-1582

MICHICAN
R.C. Nordstrom Co.
P.O. Box 85

Lathrup Village, MI 48076
Telephone: (313) 559-7373

MINNESOTA
TLC Eleotronios
2499 Rice St., Suite 17
Rosevil2e, MN 55113
Telaphone: (612) 483-2226

MISSISSIPPI
B.T. Frondexbuork, Inc. 8222-101 Creednoor Rd. Raleigh, NC 27612
Telephone: (919) 846-2373

MISSOURI
Lowe2l-Kangas \& Assoc. 5819 Nieman Road
Shownee Atiasion, KS 66203
Telephone: (913) 631-3515

MONTANA
Eleotronio Sourcea 1603 116th Avenue NE Suite 115
BeZ2avue, WA 98004 Telephone: (208) 451-3500

## NEBRASKA

Lowell-Kangas \& Assoc. 5819 Nieman Road Shownee Nisaion, KS 66203 Telephone: (913) 631-3515

NEVADA (Northern) Buakaroo Group 23175 O2d Santa Cruz Hwy. Las Catos, CA 95030 Telephone: (408) 978-9155

NEVADA (Las Vegas Area) Calif. Electronic Mktg. 1905 East 17th Street Santa Ana, CA 92701 TeZephone: (714) 835-2702

NEW HAMPSHIRE
Contr-Younger Associates
12 Blanchayd Road
Burlington, MA 01803
TeZephone: (617) 273-1582

NEW JERSEY (Northern)
Comp-Tech Sales
208 Boulevard, Suite E
Hasbrouck Heights, NJ 07604
Telephone: (201) 288-7503

NEW JERGEY (Southern)
Stemler Associates P.O. Box 1733

Cherry Hill, NJ 0.8034
Telephone: (600) 966-1070

NEW MEXICO
J.F. Hur 2 but CO. ca2 Cardenia Ct. Colden, CO 80401
Telephone: (303) 279-2796

NEW YORK (Brooklyn, Queens)
Nassau and Suffolk)
Comp-Tech Saleu
P.O. Box 237

New Hyde Park, NY 11040 TeZephone: (516) 593-2628

NEW YORK (NO. of Rockland County and NO: of Westchester County)
R.P.N. ELECTRICAL ASSOCIATES
100. Cottonnood Dprive

Wiltipmsvilie, NY 14221
Telephone: (716) 881-2121

NORTH CAROLINA
B.T. Funderburk, Inc. 8222-101 Creedmoor Road Raleigh, NC 27012 Telephone: (919) 846-2373

## NORTH DAKOTA

TLC Electronics 2499 Rice St., Suite 17 Roseville, MN 55113 q'elephone: (612) 483-2226

## OHIO

Nidstates Marketing 1122 E. Waahington St. د: Suite 100
Indianapolis, IN 46202
Telephone: (317) 639-9999

## OXLAHOMA

Kite Electronic Sales 121-B South Story Irving, Iexas 75060 Telephone: (214) 986-0321

ORECON
Eleatronio Sources Inc. 1603 116th Ave., $N E$ Suite 115
Be2Zeviue, HA 98004 TeZephone: (206) 451-3500

PENNSYLVANIA
Stemler Assooiates 6707 Whitestons Road Baltimore, MD 21207 Telephone: (301) 944-8262


RHODE ISLAND
Contr-Younger Associates 12 Blanchand Road
Burlingtons MA 01803
Telephone: (617) 273-1582

SOUTA CAROLIDA
B.T. Funderburk, Inc. 8222-101 Creedmoor Rd. Raleigh, NC 27612
Telephone: (919) 846-2373

SOUTH DAKOTA
TLC ELeotronics
2499.Rice St., Suite 17

Roseville, MN 55113
Telephone: (612) 483-2226

TENNESSEE
B.T. Funderbuak, Inc. 8222-101 Creedmoor Ra.
Raleigh, NC 27612
Telephone: (919) 846-2373

## TEXAS

Xite Electronic Sales
121-B South Story
Irving, Texas 75060
Telephone: (214) 986-0321 08
TEXAS (EL Paso Coronty)
J.F. Hum2but CO.

622 Gandenia $C t$.
Colden, CO 80401
Telephone: (303) 279-7796

UTAB
J.F. Hucibut Co.

4455 E. Ccmelback Rd. \#160
Phoenix, AZ 85018
Telephone: (801) 595-8818

VERNONT
Conti-Younger Assooiates 12 Blanchond Road
Burlingtons MA 01803
Telephone: (617) 273-1582

SALES REPRESENTATIVES CONTINUED $\qquad$ Page Three

VIRGINIA
Stemler Assooiates
6307 Whitestone Road
Baltimore, MD 21207
Telephone: (301) 244-8262

WASHINGTON
Electronic Sources Inc. 1603 116th Avenue NE
Suite 115
Bellevue, WA 98004
TeZephone: (206) 451-3500

VEST VIRGINIA
Stemler Associates 6707 Whitestone Road
Baltimore, MD 21207
Telephone: (301) 944-8262

WISCONSIN
St2orm Sales
11019 N. Towne Sq. Rd. Mequon, Visconsin 53092 Telephone: (414) 241-8414

WYOMING
Electronir Sources Inc. 1603116 th Avenue NE Suite 115.
Bellevue, WA 98004 Telephone: (206) 451-3500

## DISPRIBUTORS

BELCO ELECTRONICS
194 N. Myxtle Avenue
Elmhurest, IL 60126
TeZephone: (312) 953-1115

CIR-CON ELECTRONICS INC. 4280 Dow Rd., Suite 109 Melbourne, FL 32935 Telephone: (407) 242-9996

KADAH ASSOCIATES 1761 Neridian Avenue San Jose, CA 95125 Telephone: (408) 267-3211

## TORY SALES

208 Boulevard, Suite E Hasbrouck Heights, NJ 07604 !Telephone: (201) 288-5656

TRI-STAR ELECTRONTCS 6142 South Loop East Houston, Texas 27087 2'elephone: (213) 641-8899

RYANTRONICS SALES \& IMPORT 131. Whitmore Road Unit 13
Woodbridge, Ontario L4L6E3 Canada Telephone: (416) 856-2992

## RED SERIES

| RED 5/6 | Divide by 5 or 6 |
| :--- | :--- |
| RED $50 / 60$ | Divide by 50 or 60 |
| RED $100 / 120$ | Divide by 100 or 120 |
| RED $300 / 360$ | Divide by 300 or 360 |
| RED 500600 | Divide by 500 or 600 |
| RED $3000 / 3600$ | Divide by 3000 or 3600 |

## FEATURES:

- Clock input pulse shaper accepts $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ sine wave directly
- Fully static counter operation
- +4.5V to +15 V operation (VDD - Vss)
- Low power dissipation
- High noise immunity
- Reset
- Input Enable
- $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ division select input
- Ouput low power TTL compatible at +4.5 V operation.
- All inputs protected.
- Square Wave Output (except for $\div 5$ )


## APPLICATION:

Time base generator from either 50 Hz or 60 Hz line frequency to produce:

$$
\begin{array}{ll}
10 \text { pulses per second } & \text { (RED } 5 / 6 \text { ) } \\
1 \text { pulse per second } & \text { (RED } 50 / 60 \text { ) } \\
1 \text { pulse per } 2 \text { seconds (RED 100/120) } \\
1 \text { pulse per } 1 \text { minute } & \text { (RED 300/360) } \\
1 \text { pulse per } 10 \text { seconds } & \text { (RED } 500 / 600) \\
1 \text { pulse per minute } & \text { (RED } 3000 / 3600 \text { ) }
\end{array}
$$

## DESCRIPTION OF OPERATION:

The counter advances by one on each negative transition of the input clock pulse as long as the Enable signal is "High" and the Reset signal is "Low". When the Enable signal is "Low" the input clock pulses will be inhibited and the counter will be held at the state it was in prior to bringing the Enable "Low". A "High" Reset signal clears the counter to zero count.

Depending on the device used, a "Low" on the Division Select input will cause a Divide by $6,60,120,360,600$ or 3600. A "High" on the Division Select will cause a Divide by $5,50,100,300,500$ or 3000 .

## maximum ratings:

|  | Symbol | Value | Unit |
| :--- | :--- | :--- | :--- |
| DC Supply Voltage: | VDD | +18 to -0.5 | VDC |
| Input Voltage: | VIN | VoD to VSS | VDC |
| Oper. Temp. Range: | TA | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temp. Range. | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |


| *Marking as follows: |  |
| :--- | :--- |
| PART | MARKING |
| RED $5 / 6$ | RED 6 |
| RED $50 / 60$ | RED 60 |
| RED $100 / 120$ | RED 120 |
| RED $300 / 360$ | RED 360 |
| RED $500 / 600$ | RED 600 |
| RED $3000 / 3600$ | RED 3600 |


| ELECTRICAL CHARACTERISTICS: (TA $=25^{\circ}$ unless otherwise specified) |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TEST CONDITIONS: VSS $=0 \mathrm{~V}$ |  |  |  |  |  |  |  |  |  |
| Output Capacitance Load $=15 \mathrm{pF}$ ( $\mathrm{l}^{\text {a }}$ |  |  |  |  |  |  |  |  |  |
| Input Rise and Fall times $=20 \mathrm{~ns}$, except clock Rise and Fall times |  |  |  |  | Input Capacitance: | (Any Input) |  | 5 | pF |
|  |  |  |  |  | Clock Rise and Fall Time: | 5 V | No | Limit |  |
|  |  |  |  |  | 10 V | No | Limit |  |
| Quiescent Device Current: | Vod | Min | Max | Units |  | Clock Frequency: | 5 V | DC | 600 | KHz |
|  | 5 V |  | 1020 | uA | 10 V |  | DC | 1200 | KHz |
|  | 10 V |  |  | UA | Input Clock Pulse Width: | 5 V | 800 |  | ns |
| Output Voltage, Low Level: | 5 V |  | $\begin{aligned} & 0.01 \\ & 0.01 \end{aligned}$ | Volts | Output Rise and Fall Time: | 10 V | 400 | 225 | ns |
|  | 10 V |  |  | Volts |  | 10 V |  | 150 | ns |
| High Level: | 5 V |  |  | Volts | Propagation Delay to Output: |  |  |  |  |
| Clock Input Voltage, Low Level | 10 V 5 V | 9.99 | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | Volts Volts |  | 10V |  | 1500 750 | ns |
| Clock Input Voltage, Low Level | 10 V | 42 |  | Volts | Enable Set-up Time: | 5 V |  | 300 | ns |
| High Level | 5 V |  |  |  | Volts | Reset Pulse Width: | 10 V |  | 150 | ns |
|  | 10 V | 8 |  | Volts | 5 V |  | $\begin{aligned} & 800 \\ & 400 \end{aligned}$ |  | ns |
| Input Noise Immunity (except clock): | 5 V | 1.5 |  | Volts | Reset Removal Time: | 10 V |  |  | ns |
| (Low and High) | 10 V | 3.0 |  | Volts |  | $5 \mathrm{~V}$ |  | $\begin{array}{r} 1200 \\ 600 \end{array}$ | ns |
| Full $\begin{aligned} & \text { Output Drive Current: } \\ & \text { - } \mathrm{N} \text { Channel Sink Current: }\end{aligned}$ | 4.5 V | 0.18 |  | mA | Reset Propagation Delay 600 ns |  |  |  |  |
| Temp. $\quad$ (Vout $=$ Vss +.4 V ) | 10 V | 0.45 |  | mA | to Output: | $\begin{array}{r} 5 \mathrm{~V} \\ 10 \mathrm{~V} \end{array}$ |  | $\begin{array}{r} 1400 \\ 700 \end{array}$ | ns |
| Range |  |  |  |  |  |  |  |  |  |
| [P Channel Source Current: | 4.5 V | $\begin{aligned} & 0.3 \\ & 0.75 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |  |  |  |  |  |
| (Vout = VDD - 1V) | 10 V |  |  |  |  |  |  |  |  |

## ENABLE SIGNAL TIMING CONSIDERATION

If the Enable signal switches Low during a positive clock phase and then switches High during a negative clock phase, a false count will be registered.
To prevent this from happening, the Enable signal should not switch Low during a positive clock phase unless the switch to High also occurs during a positive clock phase. The Enable signal should normally be switched during a negative clock phase.


# SELECTABLE 4 DECADE CMOS DIVIDER 

## FEATURES:

- Selectable Divide by $10,100,1000$ or 10,000
- Clock Input Shaping Network Accepts Fast or Slow Edge Inputs
- Active Oscillator Network for External Crystal
- Square Wave Output
- Output TTL Compatible at +4.5 Volt Operation
- High Noise Immunity
- Reset.
- All Inputs Protected
- +4.5 to +15 Volt Operation
- Low Power Dissipation


## DESCRIPTION OF OPERATION:

The RDD104 is a monolithic CMOS (Complementary MOS) four decade divider circuit that advances on each negative transition of the input clock pulse. When the reset input is high the circuit is cleared to zero. The clock input is applied to a three stage amplifier network whose output is brought out so that an external crystal network can be used to form an oscillator circuit. If the clock output is not used, the amplifier acts as an input buffer. Two select inputs are provided which enables the circuit to divide by 10 , 100,1000 , or 10,000 .
The divider range is selected according to the following truth table:


Pin Connections RDD104:


## REVISED OCTOBER 1985



| MAXIMUM RATINGS: |  |  |  |
| :--- | :--- | :--- | :---: |
| PARAMETER | SYMBOL | VALUE | UNITS |
| Storage Temperature | $\mathrm{T}_{\text {Stg }}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| DC Supply Voltage | $\mathrm{V}_{\text {DD }}$ | +18 to -0.5 | $\mathrm{VDC}^{2}$ |
| Input Voltage | $\mathrm{VIN}_{\text {IN }}$ | $\mathrm{V}_{\text {DD }}$ to $\mathrm{V}_{\text {SS }}$ | VDC |

D.C. ELECTRICAL CHARACTERISTICS:
( $\mathrm{V}_{\text {SS }}=0$ Volts, C Load $=50 \mathrm{pF}$ ) Input rise and fall times $=20 \mathrm{~ns}$ except for clock

|  | $V_{\text {DD }}$ | TEMPERATURE ( ${ }^{\circ} \mathrm{C}$ ) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -40 | +25 | +85 |  |
| Quiescent Device Current | 4.5 V | 10 | 10 | 300 | $\mu \mathrm{A}$ Max |
|  | 10V | 20 | 20 | 600 | $\mu \mathrm{A}$ Max |
| Output Voltage, Low Level | 4.5 V | . 01 | . 01 | . 05 | $V$ Min |
|  | 10 V | . 01 | . 01 | . 05 | $V$ Min |
| High Level | 4.5 V | 4.49 | 4.49 | 4.45 | $V$ Max |
|  | 10 V | 9.99 | 9.99 | 9.95 | $V$ Max |
| Input Noise Immunity | 4.5 V | 1.3 | 1.3 | 1.3 | $V$ Min |
| (Low and High) | 10V | 3.0 | 3.0 | 3.0 | $V$ Min |
| Output Drive Current | 4.5 V | 2.3 | 1.9 | 1.6 | mA Min |
| N Channel Sink Current | 10V | 5.0 | 4.0 | 3.5 | mA Min |
| $\left(\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}+.4 \mathrm{~V}\right)$ |  |  |  |  |  |
| P Channel Source Current | 4.5 V | 1.1 | . 95 | . 8 | mA Min |
| $\left(\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {DD }}-1 \mathrm{~V}\right)$ | 10 V | 2.5 | 2.1 | 1.8 | mA Min |
| Input Capacitance (any input) |  |  | 5.0 |  | pF Max |

DYNAMIC ELECTRICAL CHARACTERISTICS:
(C Load $=50 \mathrm{pF}$, Input Rise and Fall Times $=20 \mathrm{~ns}$ Except for Clock)

|  | $\mathrm{V}_{\text {DD }}$ | MIN | TYP | MAX | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Input Frequency | 4.5 V | DC |  | 1.5 | MHz |
|  | 10 V | DC |  | 4.0 | MHz |
|  | 15 V | DC |  | 6.0 | MHz |
| Clock Input Rise and Fall Times | 4.5 to 15 V |  |  | Limit |  |
| Clock Output Rise and Fall |  |  |  |  |  |
| Time $C L=15 p F$ | 4.5V |  |  | 140 | ns |
|  | 10 V |  |  | 70 | ns |
| Clock Output Propagation |  |  |  |  |  |
| Delay $C L=15 p F$ | 4.5V |  |  | 300 | ns |
|  | 10V |  |  | 150 | ns |
| Output Rise \& Fall Times | 4.5 V |  |  | 400 | ns |
|  | 10V |  |  | 200 | ns |
| Propagation Delay to Output | 4.5 V |  |  | 1500 | ns |
|  | 10 V |  |  | 750 | ns |
| Reset Pulse Width | 4.5 V | 800 |  |  | ns |
|  | 10 V | 400 |  |  | ns |
| Reset Removal Time | 4.5 V |  |  | 500 | ns |
|  | 10 V |  |  | 250 | ns |
| Reset Propagation Delay to Output |  |  |  |  |  |
|  | 4.5 V |  |  | 1400 | ns |
|  | 10V |  |  | 700 | ns |
| Select Input Setup Time | 4.5V |  |  | 800 | nS |
|  | 10V |  |  | 400 | ns |

## Minimum Part Oscillator Circuit



Figure 2

Typical Oscillator Circuit 1 MHz and Below with Trim


Figure 3
Typical Oscillator Circuit Above 1 MHz with Trim


Figure 4


TYPICAL INPUT
If input signals are less than $\mathrm{V}_{\mathrm{SS}}$ or greater than $\mathrm{V}_{\mathrm{DD}}$, a series input resistor, R1, should be used to limit the maximum input current to 2 milliamperes.


Figure 6
RDD104 BLOCK DIAGRAM

## HIGH QUALITY MELODY CIRCUITS

## FEATURES:

- Excellent Pitch Resolution
- Chime-like exponential envelope decay of each note
- Large ROM, 255 note capacity
- Wide variety of available fonts
- Mask programmable melody fonts
- Single or multiple melody capacity
- Auto-turn-off at end of play
- 4.5V to 15 Volt operation
- Low standby currént
- Direct drive of PIEZO transducers
- External drive of $8 \Omega$ dynamic speakers.


## GENERAL DESCRIPTION:

The LS3404 Series are monolithic, Ion implanted MOS circuits designed for the generation of music. The circuit is mask programmable and can hold 255 notes in prom.

The note pitch has an $0.8 \%$ resolution for notes up to 2 KHZ and $1.3 \%$ resolution for notes up to 3 KHZ . The note duration ranges from 125 milliseconds for a $1 / 16$ th note to 2.0 seconds for a full note. This is equivalent to 120 beats per minute.

The duration counter allows for 8 note durations out of a possible 16 durations to be programmed in each font.

The pitch counter allows for 15 different pitches out of a possible 511 pitches to be programmed in each font.

The pitch counter output is conditioned by an external R/C envelope to provide proper envelope decay and applied to a pair of operational amplifiers which drive a piezoelectric speaker in a push-pull configuration. (See Fig. 2). Only one output is used for driving an external transistor/dynamic speaker combination in a single ended configuration. (See Fig. 3)

CONNECTION DIAGRAM
Standard 8 Pin Plastic Mini-DIP


Figure 1

The exponential decay envelope imposed on each note accounts for the uniquely realistic quality of sound exhibited by the LS3404 series of circuits.

Upon application of supply VSS, the chip will start to play after a small time delay caused by power on reset. Play will be terminated either by the VSS being removed or completion of the entire play. When being terminated by End of Play (EOP), the circuit will continue to consume power at a reduced rate.

> The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.

| INPUT/ <br> OUTPUT | DESCRIPTION |
| :--- | :--- |
| SP-1, SP-2 | Push-pull outputs for driving Piezoelectric capacitive type speaker. Typical speaker has a 27MM <br> diameter with equivalent capacitance of approximately 20,000 PF. |
| RCEN | R-C envelope input. External resistance-capacitance network for controlling the output envelope. <br> R-C network for internal duration clock oscillator. The duration clock along with an internally programmed <br> counter determines the time duration of each note. The resistance is connected to the negative supply <br> (VDD) and the capacitance is conencted to the positive supply (VSS). |
| RCHS | R-C network for internal pitch clock oscillator. The pitch clock generates the audio frequency output <br> utilizing an internally programmed counter. <br> Negative voltage supply <br> VDD <br> VSS |
| Positive voltage supply |  |
| Power-on-reset-external capacitor used for initializing circuit at the application of power. |  |



FIGURE 2
Typical Piezoelectric capacitance type speaker connection diagram.


| FONT NO. | SONG |
| :--- | :--- |
| $3404-02$ | Christmas Medley |
| $3404-03$ | "Somewhere My Love" |
| $3404-04$ | "As Time Goes By" |
| $3404-05$ | "Let Me Call You Sweetheart"' |
| $3404-08$ | "I'm In The Mood For Love" |
| $3404-09$ | "Wedding March"' |
| $3404-10$ | "Happy Birthday I" |
| $3404-11$ | "Zip-A-Dee-Doo-Dah"' |
| $3404-12$ | "Brahm's Lullabye" |
| $3404-14$ | "'Santa Claus Is Coming To Town"" |
| $3404-15$ | Christmas Angel Medley |
| $3404-16$ | "We Wish You A Merry Christmas" |
| $3404-17$ | "Walking In A Winter Wonderland" |
| $3404-18$ | "Jingle Bells'" |
| $3404-19$ | "Joy To The World" |
| $3404-20$ | "Love Makes The World Go Round"" |


| FONT NO. | SONG |
| :--- | :--- |
| $3404-21$ | "My Favorite Things"' |
| $3404-22$ | "What The World Needs Now'" |
| $3404-23$ | "I'd Do Anything'" |
| $3404-24$ | "Hail To The Chief'" |
| $3404-25$ | "Thanks For The Memories" |
| $3404-26$ | "Gonna Fly Now'" (Rocky) |
| $3404-27$ | "Lazy Crazy Hazy Days of Summer'" |
| $3404-28$ | "For He's A Jolly Good Fellow"' |
| $3404-29$ | "Pomp \& Circumstance"" |
| $3404-30$ | "More" |
| $3404-31$ | "'Ain't She Sweet" |
| $3404-32$ | "You Are The Sunshine Of My Life'" |
| $3404-33$ | Nursery Rhyme Medley |
| $3404-34$ | "Happy Birthday II'" |
| $3404-35$ | Brahms/Mozart Lullabye Medley |
|  |  |

TABLE I
Listing of the 31 Presently Available Melodies


FIGURE 3
Typical 80 hm speaker connection. In this configuration only SP-1 is used to drive the external 8 ohm speaker in a single ended mode. Resistor $R_{1}$ is used as a volume control and can be omitted for maximum volume.

## EIGHT DECADE MULTIPLEXED MOS UP COUNTER

MARCH 1988

## FEATURES:

- DC to 5 MHz Count Frequency
- Multiplexed BCD and 7 Segment Outputs
- DC to 500 KHz Scan Frequency
- Single Power Supply Operation, +4.75VDC to +15VDC
- Compatible with CMOS Logic
- High Input Noise Immunity
- Counter Output Latches
- Leading Zero Blanking
- Low Power Dissipation
- All Inputs Protected


## DESCRIPTION:

The LS7030 is a monolithic, ion implanted, 8 decade up counter. The circuit includes latches, multiplexer, leading zero blanking, BCD and 7 segment data outputs.

## OPERATING DESCRIPTION:

## 8 DECADE UP COUNTER

The eight decade ripple through counter increments on the negative edge of the input count pulse. Maximum ripple time is $12 \mu \mathrm{~s}$ ( 99999999 to 00000000). Maximum count frequency is 5 MHz .

## RESET

All decades are reset to zero when Reset input is brought low for minimum of $4 \mu \mathrm{~s}$. The Overflow flip flop is reset at the same time. Reset must be high for a minimum of $1 \mu \mathrm{~s}$ before next valid count can be recorded.

## LATCHES

Contents of counter are transferred to latches when Load signal is brought low for a minimum of $4 \mu$ and kept low until a minimum of $12 \mu$ s has elapsed from previous negative edge of count pulse (ripple time). Storage of valid data occurs when Load signal is high for a minimum of $1 \mu \mathrm{~s}$ before next negative edge of count pulse or reset.Data is transferred from Overflow flip-flop to Overflow latch at the same time.

## CONNECTION DIAGRAM:



## SCAN OSCILLATOR AND COUNTER

The scan counter is driven by an internal oscillator whose frequency is determined by a capacitor connected between Oscillator input and Scan input. An external scan clock applied to Scan input can also drive the scan counter. Scan counter advances on negative edge of scan clock.
The counter scans from MSD to LSD. When Scan Reset input is brought high the scan counter is forced to MSD state. Internal synchronization guarantees proper scanning no matter when Scan Reset is brought low relative to scan clock. Maximum scan frequency is 500 KHz .

## DIGIT STROBES

Timing of Digit Strobes is arranged such that both edges of strobe are guardbanded by a minimum 400 ns within valid BCD data when scan frequency is 100 KHz or less. The guardband is a minimum of 200 ns at 250 KHz scan frequency. At 500 KHz only negative edge of Strobe is guaranteed to be within valid BCD data by a minimum 200 ns.

## DECIMAL POINT

A high at the Decimal Point input resets the Blanking Flip Flop causing the display to unblank. Decimal Point should be brought high at start of digit time which has active Decimal Point.

## OVERFLOW

The Overflow flip flop sets on the first negative transition of the Overflow Input and remains set until Reset is brought low. Data is transferred from Overflow flip flop to Overflow Latch when Load is brought low. A high at the Overflow Latch causes display to unblank. Overflow Output is output of Overflow Latch. MSB outputs of Decades 6, 7, 8 are available for use as Overflow Input.

## BLANKING

Leading zero blanking is employed. At start of each MSD to LSD scan, display is blanked until a nonzero digit or active decimal point is encountered. Display unblanks during LSD time and for a whole scan when Overflow output is high. When Scan Reset is applied, display blanks to prevent display damage.

Blanking information is available at Blank output and is incorporated into 7 segment information.

## BCD AND 7 SEGMENT DATA

Data is available in $B C D$ and 7 segment format. BCD data can readily be demultiplexed using Digit Strobes as latch enable signals.

## POWER SUPPLIES

+4.75 volts to +15 volts single power supply operation is obtained when VGG and VDD are tied together. Inputs and outputs are CMOS compatible and Minimum Input Noise Immunity of $25 \%$ of power supply is guaranteed except for Test Count Input. (Inputs are TTL compatible at +4.75 volt to +5.25 operation.)
With VGG at -12 V , VDD at OV and VSS at +5 V all inputs are TTL and CMOS compatible. All outputs are CMOS compatible and $B C D$ and $\overline{B L A N K}$ outputs also provide standard TTL compatibility. In addition, Overflow Output is low power TL compatible.
In either mode outputs swing between VDD and VSS.

## MAXIMUM RATINGS:

| PARAMETER | SYMBOL | VALUE | UNITS |
| :---: | :---: | :---: | :---: |
| Storage Temperature | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature | Ta | -25 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Voltage (any pin to VSS) | Vmax | -30 to +0.5 | V |

## DC ELECTRICAL CHARACTERISTICS:

$\left(\mathrm{VDD}=\mathrm{VGG}=0 \mathrm{~V}, \mathrm{VSS}=+4.75\right.$ to $+15 \mathrm{~V},-25^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified.)


Note 1: Current Sink = Same as segment and strobe outputs.
Current Source $=\quad \mathrm{N} / \mathrm{A}$ at Voh $=$ VSS-. 5 V for VSS $=+4.75 \mathrm{~V}$ $35 \mu \mathrm{~A}$ at $\mathrm{Voh}=\mathrm{VSS}-1 \mathrm{~V}$ for VSS $=+4.75 \mathrm{~V}$ $40 \%$ of segment and strobe outputs at all other specified operating points.
Note 2: Limit segment current to 4.5 mA maximum. Limit strobe current to 6 mA maximum.

Note: The following inputs have internal pull down resistors to VDD with maximum sink current of $5 \mu \mathrm{~A}$ at VSS input.

| Scan Reset | Test Count |
| :--- | :--- |
| Decimal Point | Count |
| Overflow | Lamp Test |

## DYNAMIC ELECTRICAL CHARACTERISTICS:

$\left(\mathrm{VDD}=\mathrm{VGG}=0 \mathrm{~V}, \mathrm{VSS}=+4.75 \mathrm{to}+15 \mathrm{~V},-25^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq+70^{\circ} \mathrm{C}\right.$ unless otherwise specified.)

| PARAMETER | SYMBOL | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Count and Test | Fc, Ftc | DC | 5 | MHz |
| Count Frequency |  |  |  |  |
| Scan Frequency | Fsc | DC | 500 | KHz |
| Count Pulse Width | Tcpw | 100 |  | ns |
| Count Ripple Time | Tcr |  | 12 | $\mu \mathrm{S}$ |
| Load Pulse Width | Tlpw | 4 |  | $\mu \mathrm{S}$ |
| Load Removal Time | Tir |  | 1 | $\mu \mathrm{S}$ |
| Reset Pulse Width | Trpw | 4 |  | $\mu \mathrm{S}$ |
| Reset Removal Time | Trr |  | 1 | $\mu \mathrm{s}$ |
| Rise and Fall Time |  |  |  |  |
| Count Pulse | Trfc |  | 4 | $\mu \mathrm{s}$ |
| Reset Pulse | Trfr |  | 4 | $\mu \mathrm{s}$ |
| Test Count Pulse | Trftc |  | 80 | $\mu \mathrm{S}$ |
| *Strobe Guard Band Time $\text { (Fsc } \leq 100 \mathrm{kHz} \text { ) }$ | Tgb | 400 |  | ns |
| * Strobe Guard Band Time <br> ( $100 \mathrm{kHz} \leq$ Fsc $\leq 250 \mathrm{kHz}$ ) | Tgb | 200 |  | ns |
| *Strobe Guard Band Time ( $250 \mathrm{kHz} \leq \mathrm{Fsc} \leq 500 \mathrm{kHz}$ ) negative edge only | Tgb | 200 |  | ns |

*Defines the minimum time from strobe edges to switching BCD data.

## Guardbanded Strobe



Seven Segment Font


미ヨЧ567日

SCAN OSCILLATOR:

CAPACITANCE TYPICAL OSCILLATOR FREQUENC

|  | $\underline{4.75 \mathrm{~V}}$ | $\underline{c} 10 \mathrm{~V}$ | $\underline{c} 15 \mathrm{~V}$ |
| ---: | ---: | ---: | ---: | ---: |
| 50 pf | 72.8 KHz | 69.6 KHz | 76.0 KHz |
| 100 pf | 48.0 KHz | 45.6 KHz | 48.0 KHz |
| 470 pf | 12.0 KHz | 12.0 KHz | 14.4 KHz |
| 750 pf | 9.6 KHz | 8.8 KHz | 10.4 KHz |

## TTL COMPATIBLE OUTPUTS:

Power Supplies: VSS $=+5 \mathrm{~V} \pm 5 \%$

$$
\begin{aligned}
& \mathrm{VDD}=0 \mathrm{~V} \\
& \mathrm{VGG}=-12 \mathrm{~V} \pm 5 \%
\end{aligned}
$$

Output Levels:
\(\left.$$
\begin{array}{l}\text { " } 1 \text { " level } \geq \text { VSS }-.5 \mathrm{~V} \\
\begin{array}{l}\text { (sourcing } 100 \mu \mathrm{~A} \text { ) } \\
\text { " } 0 \text { " level } \leq 0.4 \mathrm{~V}\end{array} \\
\begin{array}{l}\text { (sinking } 1.6 \mathrm{~mA} \text { ) }\end{array} \\
\begin{array}{l}\text { BLANK AND } \\
\text { " } 1 \text { " level } \geq \text { VSS-. }\end{array}
$$ <br>
\begin{array}{l}BCD DATA <br>
(sourcing 40 \mu \mathrm{~A} ) <br>
OUTPUTS <br>
" 0 " level \leq 0.4 \mathrm{~V} <br>

(sinking .18 \mathrm{~mA} )\end{array}\end{array}\right\}\)| OVERFLOW |
| :--- |
| OUTPUT |

All other outputs as specified for single power supply, VSS = +15 V , operation. Inputs as specified for single power supply, VSS $=+5 \mathrm{~V} \pm 5 \%$ operation.

PACKAGE DIAGRAM:


The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.


# LSI/CSI 

## 6 DECADE MOS UP COUNTER WITH 8 DECADE LATCH AND MULTIPLEXER

Revised March 1988

## FEATURES:

- DC to 7.5 MHz Count Frequency
- Multiplexed BCD Outputs
- DC to 500 KHz Scan Frequency
- Ability to Latch External BCD Data in the Two LSD Positions
- Leading Zero Blanking with Decimal Point and Overflow Controls
- Single Power Supply Operation, +4.75 VDC to +15 VDC
- Compatible with CMOS Logic
- High Input Noise Immunity
- Low Power Dissipation
- All Inputs Protected


## DESCRIPTION:

The LS7031 is a monolithic, ion implanted MOS 6 decade up counter. The circuit includes latches, multiplexer, leading zero blanking and BCD data outputs.

## DESCRIPTION OF OPERATION:

## CLOCK GENERATOR:

The clock for the six decade counter (digit positions 3-8) is formed from the internal ' $O R$ ' combination of $B 4 / D 2$ and $B 8 / D 2$ if LS7031 is used with external prescaling counters. When operated in this fashion the maximum allowable propagation delay between B4/D2 $(\mathrm{H}-\mathrm{L})$ and $\mathrm{B8} / \mathrm{D} 2(\mathrm{~L}-\mathrm{H})$, measured at VSS-1.0V, is 10 ns . If used as a straight six decade counter, clock pulses may be applied to inputs B4/D2 or B8/D2 with the unused input held low. In either mode of operation total pulse width must be minimum 62 ns. See Block Diagram.

## 6 DECADE UP COUNTER

The six decade ripple through counter increments on the negative edge of the internal clock. Maximum ripple time is $12 \mu \mathrm{~s}$ ( 999999 to 000000 ). Maximum count frequency is 7.5 MHz .

## RESET

All 6 counter decades are reset to zero when $\overline{\text { Reset }}$ is brought low for minimum of $4 \mu \mathrm{~s}$. The Overflow flip flop is reset at the same time. $\overline{\text { Reset }}$ must be high for a minimum of $1 \mu \mathrm{~s}$ before next valid count can be recorded.

## LATCHES

8 decades of latch are provided, two for storage of the two external least significant decade counters and the remaining 6 for internal counter outputs. All latches are loaded when Load signal is brought

CONNECTION DIAGRAM:


## TOP VIEW

NOTE
The LS7031-1 is a selected higher count frequency version of the LS7031. The specification differences occur under DYNAMIC ELECTRICAL CHARACTERISTICS as follows:

| PARAMETER | SYMBOL | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Count Frequency |  |  |  |  |
| (VSS $=+5 \mathrm{~V} \pm 5 \%$ ) | Fc | DC | 10 | MHz |
| (VSS $=+10 \mathrm{~V}$ ) | Fc | DC | 7.5 | MHz |
| (VSS $=+15 \mathrm{~V}$ ) | Fc | DC | 6 | MHZ |
| Count Pulse Width or B8/D2; 'OR' combination of B4/D2 and B8/D2) |  |  |  |  |
| (VSS $=+5 \mathrm{~V} \pm 5 \%$ | Tcpw | 50 |  | ns |
| (VSS $=+10 \mathrm{~V}$ ) | Tcpw | 62 |  | ns |
| (VSS $=+15 \mathrm{~V}$ ) | Tcpw | 83 |  | ns |

low for a minimum of $4 \mu \mathrm{~s}$ and kept low until a minimum of $12 \mu \mathrm{~s}$ has elapsed from previous negative edge of count pulse (ripple time). Storage of valid data occurs when Load signal is high for a minimum of $1 \mu \mathrm{~s}$ before next negative edge of count pulse or reset. Data is transferred from Overflow flip flop to Overflow latch at the same time.

SCAN OSCILLATOR AND COUNTER
The scan counter is driven by an internal oscillator whose frequency is determined by a capacitor connected between Oscillator input and Scan input. An external scan clock applied to Scan input can also drive the scan counter. Scan counter advances on negative edge of scan clock.

The counter scans from MSD to LSD. When Scan Reset input is brought high the scan counter is forced to MSD state. Internal synchronization guarantees proper scanning no matter when Scan Reset is brought low relative to scan clock. Maximum scan frequency is 500 kHz .

## DIGIT STROBES

Timing of Digit Strobes is arranged such that both edges of strobe are guardbanded by a minimum 400 ns within valid BCD data when scan frequency is 100 kHz or less. The guardband is a minimum of 200 ns at 250 kHz scan frequency. At 500 kHz only negative edge of Strobe is guaranteed to be within valid BCD data by a minimum 200 ns .

DECIMAL POINT:
A high at the Decimal Point input resets the Blanking Flip Flop causing the display to unblank. Decimal Point should be brought high at start of digit time which has active Decimal Point.

## OVERFLOW

The Overflow flip flop sets on the first negative transition of the Overflow Input and remains set until Reset is brought low. Data is transferred from Overflow flip flop to Overflow Latch when Load is brought low. A high at the Overflow latch causes display to unblank. Overflow Output is output of Overflow Latch. MSB outputs of Decades $6,7,8$ are available for use as Overflow Input.

## BLANKING

Leading zero blanking is employed. At start of each MSD to LSD scan, display is blanked until a non zero digit or active decimal point is encountered. Display unblanks during LSD time and whenever Overflow output is high. When Scan Reset is applied, display blanks to prevent display damage.

Blanking information is available at $\overline{\text { Blank output. }}$
BCD DATA
Data is available in multiplexed $B C D$ format. $B C D$ data can readily be demultiplexed using Digit Strobes as latch enable signals.

## POWER SUPPLIES

+4.75 volt to +15 volt single power supply operation is obtained when VGG and VDD are tied together. Inputs and outputs are CMOS compatible. Minimum Input Noise Immunity of $25 \%$ of Power Supply is guaranteed for all inputs except Decade 1 and Decade 2 inputs (all inputs are TTL compatible at +4.75 volt to +5.25 volt operation.)

With VGG at -12 V , VDD at OV and VSS at +5 V all inputs are $T \mathrm{~L}$ and CMOS compatible. All outputs are CMOS compatible, and BCD and Blank outputs also provide standard TLL compatibility. In addition, Overflow Output is low power TL compatible.

In either mode outputs swing between VDD and VSS.

## MAXIMUM RATINGS:

| PARAMETER | SYMBOL | VALUE | UNITS |
| :---: | :---: | :---: | :---: |
| Storage Temperature | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature | Ta | -25 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Voltage (any pin to VSS) | $V$ max | -30 to +0.5 | V |

## DC ELECTRICAL CHARACTERISTICS:

$\left(\mathrm{VDD}=\mathrm{VGG}=0 \mathrm{~V}, \mathrm{VSS}=+4.75\right.$ to $+15 \mathrm{~V},-25^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified.)


Note 2: Limit strobe current to 6 mA maximum.
Note: The following inputs have internal pull down resistors to VDD with maximum sink current of $5 \mu \mathrm{~A}$, when the input is at VSS.

| Scan Reset | B1/D1 | B1/D2 |
| :--- | :--- | :--- |
| Decimal Point | B2/D1 | B2/D2 |
| Overflow | B4/D1 | B4/D2 |
|  | B8/D1 | B8/D2 |

## TTL COMPATIBLE OUTPUTS:

## Power Supplies:

VGG $=-12 \mathrm{~V} \pm 5 \%$. VDD $=0 \mathrm{~V}, \mathrm{VSS}=+5 \mathrm{~V} \pm 5 \%$
Output Levels:
$\left.\begin{array}{l}\text { Output "'One"' } \geq \text { VSS-. } 5 \mathrm{~V} \text { (sourcing } 100 \mu \mathrm{~A} \text { ) } \\ \text { Output "Zero" } \leq 0.4 \mathrm{~V} \text { (sinking } 1.6 \mathrm{~mA} \text { ) }\end{array}\right\}$ BLANK AND BCD DATA OUTPUT
Output "One" $\geq$ VSS-. $5 \mathrm{~V} \quad$ (sourcing $40 \mu \mathrm{~A}$ )
Output 'Zero"' $\leq 0.4 \mathrm{~V}$ (sinking, . 18 mA )
OVERFLOW OUTPUT

All other outputs as specified for single power supply, VSS $=+15 \mathrm{~V}$, operation. Inputs as specified for single power supply, VSS $=+5 \mathrm{~V} \pm 5 \%$ operation.

DYNAMIC ELECTRICAL CHARACTERISTICS:
$\left(\mathrm{VDD}=\mathrm{VGG}=0 \mathrm{~V}, \mathrm{VSS}=+4.75\right.$ to $+15 \mathrm{~V},-25^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified.)

| PARAMETER | SYMBOL | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Count Frequency |  |  |  |  |
| (VSS $=+5 \mathrm{~V} \pm 5 \%$ ) | Fc | DC | 7.5 | MHz |
| (VSS $=+10 \mathrm{~V}$ ) | Fc | DC | 6 | MHz |
| (VSS $=+15 \mathrm{~V}$ ) | Fc | DC | 5 | MHZ |
| Scan Frequency | Fsc | DC | 500 | KHz |
| Count Pulse Width (Pulse applied to B4/D2 or $88 / D 2$; ' ${ }^{\circ} \mathrm{R}$ ' combination of B4/D2 and B8/D2) |  |  |  |  |
| (VSS $=+5 \mathrm{~V} \pm 5 \%$ | Tcpw | 62 |  | ns |
| (VSS $=+10 \mathrm{~V}$ ) | Tcpw | 83 |  | ns |
| (VSS $=+15 \mathrm{~V}$ ) | Tcpw | 100 |  | ns |
| ** Propagation Delay (B4/D2(H-L)toB8/D2 <br> (L-H)at VSS-1.0V) | Tpr | Overlap | 10 | ns |
| Count Ripple Time | Tcr |  | 12 | $\mu \mathrm{S}$ |
| Load Pulse Width | Tlpw | 4 |  | $\mu \mathrm{S}$ |
| Load Removal Time | Tir |  | 1 | $\mu \mathrm{S}$ |
| Reset Pulse Width | Trpw | 4 |  | $\mu \mathrm{S}$ |
| Reset Removal Time | Trr |  | 1 | $\mu \mathrm{S}$ |
| *Strobe Guard Band Time (Fsc $\leq 100 \mathrm{kHz}$ ) | Tgb | 400 |  | ns |
| *Strobe Guard Band Time • $(100 \mathrm{kHz} \leq \mathrm{Fsc} \leq 250 \mathrm{kHz})$ | Tgb | 200 |  | ns |
| *Strobe Guard Band Time ( $250 \mathrm{kHz} \leq$ Fsc $\leq 500 \mathrm{kHz}$ ) negative edge only | Tgb | 200 |  | ns |

*Defines the minimum time from strobe edges to switching BCD data.

## Guardbanded Strobe



Propagation Delay and Pulse Width


## SCAN OSCILLATOR:

CAPACITANCE TYPICAL OSCILLATOR FREQUENCY

TYPICAL APPLICATION


PACKAGE DIAGRAM:


The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibility for inaccuracies, nor for any infringements of patent rights of others which may result from its use.



## DUAL 3 DECADE UP/DOWN COUNTER

## FEATURES:

- DC to 350 KHz Count Frequency at +5 V Operation
- Fully Synchronous Operation
- Cascadable
- Inputs CMOS, TTL, and DTL Compatible at +5 V Operation
- Separate Low Current Drain Power Supply for Counter Stages Permits Battery Stand-by Operation
- Reset
- Count Enable
- Parallel BCD Output Data
- Power-on-Reset
- Count Input Applied to a Regenerative Circuit which Permits Infinite Rise and Fall Times
- Selectable as 6 Decade or Dual 3 Decade Up or Down Counter
- CMOS Type Noise Immunity on all Inputs
- Output Latches
- Single Power Supply Operation, +5VDC to +15VDC


## DESCRIPTION:

The LS7040 is a monolithic ion implanted PMOS synchronous Dual 3 Decade or 6 Decade Up/Down Counter including latches and parallel BCD data outputs.

## DESCRIPTION OF OPERATION:

UP/DOWN Circuit can be operated as a 6 decade Up or Down counter, a dual 3 decade Up or Down counter, or in a mode where one 3 decade counter counts up and the other counts down. A high input causes counter to operate in the Up mode. A low input (or $\mathrm{N} / \mathrm{C}$ ) causes the counter to operate in the Down mode.

COUNT Counter will operate at speeds up to 350 kHz and advances on the negative edge of the input count pulse. When using as a synchronous 6 decade counter, Count 1 and Count 2 must be tied together and must have fast rise and fall times, i.e. $50 \mu \mathrm{sec}$ max. When using as an asynchronous counter, the input count pulse is applied to the Count 1 Input and the Carry/Borrow 1 output is applied to the Count 2 Input. In this mode, the input count pulse can have an infinite rise and fall time. Refer to Figures 2 through 4 for synchronous and asynchronous counter operation.

RESET A high input will hold all counter stages at zero. When using as a 6 decade counter, Reset 1 and Reset 2 must be tied together.

CONNECTION DIAGRAM: TOP VIEW STANDARD 40 PIN PLASTIC DIP


TOP VIEW

COUNT ENABLE A high input will permit counting. A low input will inhibit counting and the counter will remain at its last count. When using as a 6 decade counter, Count 1 Enable and Count 2 Enable must be tied together. See Figures 2 through 4.

LATCH ENABLE A high input will cause information present in the counter to be transmitted through the latch. A low input prevents updating of the latches as the counter advances. When using as a 6 decade counter, Latch 1 Enable and Latch 2 Enable must be tied together.

MODE SELECT When input is low (or $N / C$ ), the counter becomes a dual 3 decade counter. In this mode of operation the counter can be hooked up as an asynchronous 6 decade counter. A high input causes the counterto operate as a synchronous 6 decade counter.

BCD DATA All 24 BCD data bits stored in the latches are brought out in parallel.

CARRY/BORROW As a Dual 3 Decade Up Counter, Carry signals are positive outputs lasting for one clock period that occur when a count of 999 is reached. Each output is capable of driving another 7040 counter directly. When used as a synchronous 6 decade Up Counter, Carry 2 will be the output Carry and will occur when a count of 999999 is reached while Carry 1 is internally routed into decade 4. As a Dual 3 Decade Down Counter, Borrow Outputs occur when a count of 000 is reached. As a synchronous 6 Decade Down Counter, Borrow 2 will occur when a count of 000000 is reached. When cascading synchronous 6 Decade Counters, Carry/Borrow 2 of the first counter is applied to the Count 1 Enable and Count 2 Enable of the second counter. In this case the count inputs of both counters must be tied together. This arrangement enables fully synchronous operation.
When cascading asynchronous counters, Carry/Borrow 2 of the first counter is applied to Count 1 of the second counter. To Enable counting, Count 1 Enable and Count 2 Enable must be high (VSS).

POWER SUPPLIES The circuit will operate over the range of +5 V to +15 V . VGG is the supply for all the peripheral circuitry. VDD is the supply for the low current drain counter chain. This is done to facilitate battery stand-by for VDD during a power supply outage condition. (See Figures 5 and 6). During this condition the circuit will continue to count and generate output carry signals. The BCD outputs will not be available and the latch will be inoperative.

POWER-ON-RESET A Power-On-Reset circuit enables the counter to initialize at a count of 000000 when power is first applied.

NOTE: The following inputs have internal pull down resistors to VDD with maximum sink current of $20 \mu \mathrm{~A}$ at VSS input.

Up/Down 1
Up/Down 2
Mode Select

## TECHNICAL DATA

Input Specification-With VSS $=+15 \mathrm{~V}$ and VDD $=$ VGG $=0 \mathrm{~V}$ inputs will be High Threshold Logic and CMOS compatible. With VSS $=+5 \mathrm{~V}$ inputs will be TTL, DTL, and CMOS compatible. (TTL and DTL inputs require +3.5 volts logic 1 input).
Outputs - Will be CMOS compatible over entire range of power supply voltage limits.
Logic - Positive true.
Package - 40 pin Dual-In-Line.

## MAXIMUM RATINGS:

| Paramet | Symbol | Value | Units |
| :---: | :---: | :---: | :---: |
| Storage Temperature | Tstg | -65 to +150 | C |
| Operating Temperature | Ta | -25 to +70 | C |
| Voltage lany pin to V | $V_{\text {max }}$ | -30 to +. 5 | V |

## DC ELECTRICAL CHARACTERISTICS

(VDD $=$ VGG $=$ OV, VSS $=+5 \mathrm{~V}$ to $+15 \mathrm{~V},-25^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq+70^{\circ} \mathrm{C}$ Unless otherwise specified).

| Parameter | SSymbol | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Quiescent Supply Current } \\ & \text { (VSS }=+5 \mathrm{~V} \text { ) } \end{aligned}$ | Idd |  | 2.5 | mA |
|  | 1 gg |  | 4.5 | mA |
| Quiescent Supply Current (VSS = +9V) | Idd |  | 3.0 | mA |
|  | 199 |  | 7.0 | mA |
| Quiescent Supply Current (VSS = +15V) | Idd |  | 4.0 | mA |
|  | 199 |  | 11.0 | mA |
| Input Capacitance All Inputs | Cin |  | 10 | pf |
| Noise Immunity All Inputs | Vnl | 30\% (VSS-VDD |  | Volts |
|  | Vnh | 30\% VSS-VDD |  | Volts |
| Outpit Levels <br> All Outputs | Vol |  | +0.5 | Volts |
|  | Voh | VSS-1 |  | Volts |

## AC ELECTRICAL CHARACTERISTICS

(VDD=VGG=OV, VSS $=+5 \mathrm{~V}$ to $+15 \mathrm{~V},-25^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified).

| Parameter | Symbol | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| Count Input Frequency (For Data Outputs) VSS $=45 \mathrm{~V}, 3$ Decade | Fc | DC | 350 | kHz |
| VSS $=+5 \mathrm{~V}$, Synchronous 6 Decade | Fc | DC | 250 | kHz |
| VSS = +15V, 3 Decade | Fc | DC | 250 | kHz |
| VSS $=+15 \mathrm{~V}$,Synchronous <br> 6 Decade | Fc | DC | 175 | kHz |
| Count Input Pulse width (negative Pulse) $\mathrm{VSS}=+5 \mathrm{~V}$ | Tcpw | 1.5 |  | $\mu s$ |
| VSS $=+15 \mathrm{~V}$ | Tcpw | 2.5 |  | $\mu s$ |
| Count Input Rise and Fall Fall Time |  |  |  |  |
| Asynchronous Counting Synchronous Counting |  |  |  | ${ }_{\mu s}$ |

AC ELECTRICAL CHARACTERISTICS (Cont'd)

| Parameter | Symbol | Min | Max | Uni |
| :---: | :---: | :---: | :---: | :---: |
| Reset Pulse Width | Trpw | 4.0 |  | $\mu s$ |
| Count Enable Set Up Time | Tces* | 2.0 |  | $\mu s$ |
| Count Enable Hold Time | Tceh* | 2.5 |  | $\mu \mathrm{s}$ |
| Count Input to Latch Enable Set Up Time | Tcls | 4.0 |  | $\mu \mathrm{s}$ |
| Latch Enable Pulse Width | Tlpw | 2.0 |  | $\mu \mathrm{s}$ |
| Up/Down Set Up Time | Tuds* | 2.0 |  | $\mu \mathrm{s}$ |
| Up/Down Hold Time (See Note 1) | Tudhl* <br> Tudht** | $\begin{aligned} & 7.0 \\ & 2.5 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Propagation Delay (CL = 15 pF ) |  |  |  |  |
| Data Output | Tdd* |  | 4.5 | $\mu \mathrm{s}$ |
| Carry Output | Tcd* |  | 5.5 | $\mu \mathrm{s}$ |

* With respect to count input leading negative edge.
** With respect to count input trailing positive edge.
Note 1: Tudht may be used instead of Tudhl at high frequencies where the Count Input negative pulse width is less than $4.5 \mu \mathrm{sec}$. If the pulse width is greater than $4.5 \mu$ sec., Tudhl must be used.


FIGURE 2 - SYNCHRONOUS 12 DECADE COUNTER


Figure 3 - synchronous 9 decade counter


FIGURE 4 - ASYNCHRONOUS 12 DECADE COUNTER
BATTERY STAND-BY SCHEMATICS


Positive Supply System The battery voltage is lower than the supply voltage and is used only in the Power Outage Condition for counting. When the power supply is shut off, the battery supplies current only through VDD. Diode D1 is used to isolate VDD and VGG. Diode D2 is used to prevent VSS from going to ground potential when the power supply atuts off. Diode D3 is used to isolate the battery and the power supply.


Negative Supply System Diode D2 is not needed since VGG going to ground potential will not affect standby operation.

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.


APPLICATION NOTE:
The unique feature of the LS7040, and its main advantage over multiplexed counters, is its parallel BCD outputs. These outputs can be applied to as many external preset comparators as desired with a minimum of hardware. Figure 7 illustrates the circuitry for two 6 digit comparators. A BCD to Decimal decoder and a 10 position switch is used for each of the decade outputs. The arms of the 6 switches are combined in an And gate to provide the comparison output. The desired decimal number is selected and the And gate produces a Logic 1 output when the LS7040 reaches that number. For each additional comparator, six 10 position switches and one And gate are added. There is no limit to the number of comparators that can be used with one LS7040 and 6 BCD to decimal decoders. Counter outputs can be displayed by applying the BCD outputs to a 7 segment decoder to drive LED displays.
Because of the cascadability of the LS7040, a 12 digit comparator scheme would use 2 LS7040's and 12 BCD to decade decoders. This scheme can be extended to as many digits as desired.
Figure 7 depicts an output occuring at comparator 1 when the LS7040 reaches a count of 123789 . Comparator 2 will produce an output at a count of 247650 An additional advantage of the LS7040 over multiplexed counter outputs occurs when analog circuits and counter circuits are being used together. The demultiplexing signals and associated hardware that are used by a multiplex counter can cause noise to interfere with analog signals. The use of the LS7040 in an analog application will negate the possibility of any noise generation.

## 6 DECADE PREDETERMINING UP/DOWN COUNTER

(with 3 presettable storage registers)

## FEATURES:

- Single Power Supply Operation +4.75 to +15 Volts
- Integral Preset, Presignal and Mainsignal Store
- DC to $\mathbf{2 5 0 K H z}$ Count Frequency
- Fully Synchronous Operation Three Comparators with Output Flags
Automatic or Manual Preset/Reset Control
- Thumbwheel Interface for Storage Selects
- Prescale on Count Input Selectable
- Count Inhibit
- Up/Down Control
- Scan Rate up to 150 KHz
- Scan Oscillator has Override Capability
- Blanking Override for Decimal Point Operation
- Multiplexed 7 Segment and BCD Data Output
- Output Latches
- Reset
- Hysteresis Circuit on Count Input
- CMOS Type Noise Immunity on all other inputs
- Pull Down Resistors on BCD inputs


## DESCRIPTION:

The LS7055/LS7056 is a monolithic, ion implanted MOS synchronous 6 decade up/down counter. The circuit includes storages and comparators, zero detect, automatic presetting and resetting, output latches, multiplexed output $B C D$ and seven segment data. Thumbwheel switches can be used to provide BCD data to the storage networks in the circuit.

## DESCRIPTION OF OPERATION:

## COUNT:

Counter will operate at speeds up to 250 KHz and will advance on the positive edge of the input count pulse.

## UP/DOWN:

Counter can operate in either the up mode or the down mode. A high input will cause the counter to operate in the up mode while a low input will cause it to operate in the down mode.

## COUNT INHIBIT:

A high input will inhibit counting and the counter will remain at its last count. A low input will enable counting.

## DATA TRANSFER INPUT:

A high input will allow the seven segment display and BCD data to follow the count (the internal latches beome transparent). A low input prevents updating of the latches as the count advances and the seven segment display and BCD data outputs remain fixed.

## REVISED DECEMBER 1985



PIN ASSIGNMENT:


## RESET:

A high input will hold all counter stages at zero. A low input allows counter operation.

## INHIBIT INTERNAL RESET:

A high input will prevent automatically resetting the counter to zero when in the up mode and when the number set in the main signal store is reached.

## PRESET:

A high level allows presetting of BCD counter to number set in preset store. A low input allows counter operation.

## INHIBIT INTERNAL PRESET:

A high input will prevent automatically presetting the counter to the number set in preset store when in the down mode and when zero is reached.

## SELECT STORAGE OF DATA INPUTS:

Two inputs which allow BCD data to be stored in either the preset, presignal, or main signal store. The proper method for loading the stores is depicted in Figure 4.

| PIN 15 | PIN 16 | STORAGE |
| :---: | :---: | :---: |
| 0 | 0 | No Selection |
| 1 | 0 | Presignal |
| 0 | 1 | Main Signal |
| 1 | 1 | Preset |

## BCD DATA INPUTS:

Four inputs containing BCD data which are applied to either the preset, presignal, or main signal stores one decade at a time. This data can be provided by a set of thumbwheel switches which are driven by the digit select outputs. Referring to Figure 4, the BCD data inputs have built in pull down resistors (typically 51K ohm).

## DIVIDE CONTROL:

Two inputs for allowing selection of either divide by 5,6 , or 1 of the count input.

| PIN 2 | PIN 3 |  |
| :---: | :---: | :--- |
| 0 | 0 | Divide by 5 |
| 1 | 0 | Divide by 6 |
| 1 | 1 | Divide by 1 |

## MAIN SIGNAL OUTPUṪ:

An internal comparator will provide a high level output when the number set into the main signal store is reached by the counter. In the automatic mode and with the up/down control in the up position, the counter is reset to zero and the main signal output is typically a 2.5 microsecond wide pulse. In the manual mode (inhibit internal reset is high) the output remains high until the next count input or a reset is applied.

## PRESIGNAL OUTPUT:

The presignal comparator provides a high level output when the number set into the presignal storage is reached. The output remains high until the next count input or a reset or preset is applied.

## SCAN CLOCK INPUT:

A DC to 150 KHz oscillator input port for driving the internal scan counter is provided. Up to 150 KHz may be used when demultiplexing BCD data using the digit select outputs. The frequency of the oscillator is determined by an external RC network as shown in Figure 4. Table 1 indicates several frequencies and their associated RC networks. The oscillator can be overridden using an external driver. Table 2 indicates the external drive requirements. When displaying, leading zero blanking and unblanking on LSD is provided.

BLANKING OVERRIDE: (LS7055 ONLY)
On circuits with this option, unblanking can be made to occur on any digit by connecting that digit select output to the unblanking input. Since the input has an internal pull down resistor, it can be left floating when not in use.

## LAMP TEST: (LS7056 ONLY)

A high input will cause the seven segment outputs to provide all 8's to a display (BCD outputs are not affected).

## ZERO DETECT OUTPUT:

A high output occurs whenever the counter is at zero. In the automatic mode, and with the up/down input in the down mode, the counter presets to the number in the preset store and the zero detect output is typically a 1.5 microsecond pulse. In the manual mode (inhibit internal preset is high) the counter remains at zero until a preset or a count input pulse is applied.

## DIGIT SELECT OUTPUTS:

Six positive outputs for digit identification. The outputs occur sequentially going from MSD to LSD and can be applied directly to thumbwheel switches. They must be buffered before being applied to the seven segment displays either by a CMOS or transistor buffer as shown in Figure 5. Figure 3 indicates the timing relationship between the digit select outputs and the BCD data outputs.

## SEVEN SEGMENT OUTPUTS:

Capable of sourcing current into the base of a common emitter NPN transistor for interfacing to a seven segment display. Small displays needing an average current of .5 milliamperes can be interfaced to the circuit without external transistors. A typical example of a 12 volt circuit is shown in Figure 5.

## BCD OUTPUTS:

Four outputs corresponding to the BCD data stored in the latches. The outputs can be demultiplexed using the circuitry shown in Figure 4. As can be seen from the timing diagram of Figure 3, the BCD data output and digit select outputs are completely stable during the positive digit select outputs.

## POWER-ON-RESET:

An external RC network applied to the reset input as shown in Figure 4 can be used to reset the counter to " 0 " upon application of power. The preset input must be held low at this time. The RC time constant should be larger than the power supply rise time. For example, a 100 K 0 hm resistor and a $.1 \mu \mathrm{~F}$ capacitor could be used if the power supply rise time was 5 milliseconds.

## POWER SUPPLIES:

The circuit will operate over the range of +5 to +15 volts. At +5 volts, the inputs are TLL and CMOS compatible (external pull-up resistors must be provided on any input which does not pull up to VSS) when using TTL inputs. At +15 volts, inputs are CMOS compatible. All outputs are CMOS compatible from +5 to +15 volts.

[^0]

FIGURE 4
SYSTEM INTERCONNECTION DIAGRAM


Driving a small LED Display (Typically $1 / 8^{\prime \prime}$ ) at 12 volt power supply. The 2.7 K resistors provide approximately 3 milliamperes segment drive.

SCAN TABLE 1 =
Typical resistor/capacitor values for the scan oscillator

| Resistor | Capacitor | Typical Frequency |
| :--- | :---: | :---: |
| $10 \mathrm{~K} \Omega$ | 750 pF | 150 KHz |
| $15 \mathrm{~K} \Omega$ | 750 pF | 100 KHz |
| $100 \mathrm{~K} \Omega$ | 1000 pF | 10 KHz |
| $1.0 \mathrm{MEG} \Omega$ | 1000 pF | 1 KHz |

TABLE 2
Driver Requirements for Overriding Scan Oscillator Input

| Power Supply(volts) | Sink Current | Source Current |
| :---: | :---: | :---: |
| 5 | 1.0 mA | 0 |
| 10 | 4.5 mA | 0 |
| 15 | 10.0 mA | 0 |

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.

## MODES OF OPERATION



FIGURE 1 AUTOMATIC OR MANUAL OPERATION IN UP MODE


FIGURE 2
AUTOMATIC OR MANUAL OPERATION IN DOWN MODE


FIGURE 3 TIMING DIAGRAM
*BCD data input assumed to be applied from a set of thumbwheel switches as shown in Figure 5.

MAXIMUM RATINGS:

| Parameter | Symbol | Value |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  | Units |  |
| Storage Temperature |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating Temperature | Ta | -25 to +70 | ${ }^{\circ} \mathrm{C}$ |  |
| Voltage (any pin to VSS) | Vmax | -30 to +0.5 | V |  |

DC ELECTRICAL CHARACTERISTICS:
(VDD $=0 \mathrm{~V}$, VSS $=+4.75$ to $+15 \mathrm{~V},-25^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified)
Parameter Symbol Min. Max. Units
Quescent Supply Current
(All Input Pins Tied to VSS)
(All Output Pins Left Open)
$V S S=5 \mathrm{~V}$

VSS $=15 \mathrm{~V}$
Input Capacitance All Inputs
Hysterisis On Count Input
Noise Immunity All Other
Inputs
Outputs Levels All Outputs
(All Output Pins Left Open)
7 Segment Output Current
Source Current

| VSS $=5 \mathrm{~V}$, Vout $=.7 \mathrm{~V}, 70^{\circ} \mathrm{C}$ | Iseg | 0.3 | mA |
| :--- | :--- | :--- | :--- |
| VSS $=5 \mathrm{~V}$, Vout $=.7 \mathrm{~V}, 25^{\circ} \mathrm{C}$ | Iseg | 0.4 | mA |
| VSS $=10 \mathrm{~V}$, Vout $=7 \mathrm{~V}, 25^{\circ} \mathrm{C}$ | Iseg | 2.0 | mA |
| VSS $=15 \mathrm{~V}$, Vout $=13 \mathrm{~V}, 25^{\circ} \mathrm{C}$ | Iseg | 3.0 | mA |

Note: Limit Segment Source Current to 4.5 mA max.
Sink Current(Vout=.4V)

| $V S S=5 \mathrm{~V}, 25^{\circ} \mathrm{C}$ | Iseg | -21 |
| :--- | :--- | :--- |
| $V S S=10 \mathrm{~V}, 25^{\circ} \mathrm{C}$ | Iseg | -17 |
| VSS $=15 \mathrm{~V}, 25^{\circ} \mathrm{C}$ | Iseg | -15 |
| VSS $=15 \mathrm{~V}, 70^{\circ} \mathrm{C}$ | Iseg | -10 |

$\mu A$
$V S S=10 \mathrm{~V}, 25^{\circ} \mathrm{C}$

| Idd |  | 20 | mA |
| :--- | :--- | :--- | :--- |
| Idd |  | 25 | mA |
| Cin |  | 10 | PF |
|  | $30 \%$ (VSS-VDD) |  | Volts |
| VnL | $30 \%$ (VSS-VDD) |  | Volts |
| VnH | $30 \%$ (VSS-VDD) |  | Volts |
| VoL |  | 0.5 | Volts |
| VoH | VSS-1 |  | Volts |
|  |  |  |  |
|  |  |  | mA |
| Iseg | 0.3 |  | mA |
| Iseg | 0.4 |  | mA |
| Iseg | 2.0 |  |  |
| Iseg | 3.0 |  |  |
|  |  |  |  |

mA
$V S S=15 \mathrm{~V}, 25^{\circ} \mathrm{C}$
Iseg -10
$\mu \mathrm{A}$
$V S S=15 \mathrm{~V}, 70^{\circ} \mathrm{C}$

| VSS $=5 \mathrm{~V}$, Vout $=4.5 \mathrm{~V}, 70^{\circ} \mathrm{C}$ | 10 H | .10 | mA |
| :--- | :--- | :--- | :--- |
| VSS $=5 \mathrm{~V}$, Vout $=4.5 \mathrm{~V}, 25^{\circ} \mathrm{C}$ | 10 H | .13 | mA |
| VSS $=10 \mathrm{~V}$, Vout $=9.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ | 10 H | .70 | mA |
| VSS $=15 \mathrm{~V}$, Vout $=13 \mathrm{~V}, 25^{\circ} \mathrm{C}$ | 10 H | 2.5 | mA |

mA

Note: Limit Digit Select Source Current to 4.5 mA max.
Sink Current(Vout=.4V)

| $V S S=5 \mathrm{~V}, 25^{\circ} \mathrm{C}$ | 10 L | -7.5 |
| :--- | :--- | :--- |
| VSS $=10 \mathrm{~V}, 25^{\circ} \mathrm{C}$ | 10 L | -6.0 |
| VSS $=15 \mathrm{~V}, 25^{\circ} \mathrm{C}$ | 10 L | -5.5 |
| VSS $=15 \mathrm{~V}, 70^{\circ} \mathrm{C}$ | 10 L | -4.0 |

$\mu A$
$\mu A$
$\mu A$
$\mu A$

Digit Select Output Current
Source Current

| VSS $=5 \mathrm{~V}$, Vout $=4.5 \mathrm{~V}, 70^{\circ} \mathrm{C}$ | 1 OH | 0.28 | mA |
| :--- | :--- | :--- | :--- |
| VSS $=5 \mathrm{~V}$, Vout $=4.5 \mathrm{~V}, 25^{\circ} \mathrm{C}$ | 10 H | 0.35 | mA |
| VSS $=10 \mathrm{~V}$, Vout $=9.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ | 10 H | 2.0 | mA |
| VSS $=15 \mathrm{~V}$, Vout $=13.5 \mathrm{~V}, 25^{\circ} \mathrm{C}$ | 1 OH | 7.0 | mA |

Note: Limit digit select current to 10 mA .
Sink Current (Vout=.4V)

| $V S S=5 \mathrm{~V}, 25^{\circ} \mathrm{C}$ | 10 L | -15 | $\mu \mathrm{~A}$ |
| :--- | :--- | :--- | :--- |
| $V S S=10 \mathrm{~V}, 25^{\circ} \mathrm{C}$ | 10 L | -12 | $\mu \mathrm{~A}$ |
| $V S S=15 \mathrm{~V}, 25^{\circ} \mathrm{C}$ | 10 L | -11 | $\mu \mathrm{~A}$ |
| VSS $=15 \mathrm{~V}, 70^{\circ} \mathrm{C}$ | 10 L |  | $\mu \mathrm{~A}$ |

DYNAMIC ELECTRICAL CHARACTERISTICS:
(VDD $=0 \mathrm{~V}$, VSS $=+4.75$ to $+15 \mathrm{~V},-25^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified)

| Parameter | Symbol | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| Count Input Frequency |  |  |  |  |
| $V S S=5 \mathrm{~V}$ | Fc | DC | 250 | KHz |
| $V S S=10 \mathrm{~V}$ | Fc | DC | 175 | KHz |
| $V S S=15 \mathrm{~V}$ | Fc | DC | 125 | KHz |
| Pulse Width |  |  |  |  |
| $V S S=5 \mathrm{~V}$ | Tcw | 2 |  | $\mu \mathrm{sec}$ |
| $V S S=10 \mathrm{~V}$ | Tcw | 2.8 |  | $\mu \mathrm{sec}$ |
| $V S S=15 \mathrm{~V}$ | Tcw | 4 |  | $\mu \mathrm{sec}$ |
| Rise Time | Tcr |  | $\infty$ | $\mu \mathrm{sec}$ |
| Fall Time | Tcf |  | $\infty$ | $\mu \mathrm{sec}$ |
| Scan Input Frequency |  |  |  |  |
| $V S S=5 \mathrm{~V}$ | Fsc | DC | 150 | KHz |
| $V S S=10 \mathrm{~V}$ | Fsc | DC | 125 | KHz |
| $V S S=15 \mathrm{~V}$ | Fsc | DC | 100 | K Hz |
| Divide Control |  |  |  |  |
| Set-Up Time | Tds | 2.0 |  | $\mu \mathrm{sec}$ |
| Hold Time | Tdh | 8 |  | $\mu \mathrm{sec}$ |
| Reset Pulse Width** | Trpw | 2 |  | $\mu \mathrm{sec}$ |
| Reset Set-Up Time | Trs | 0 |  | $\mu \mathrm{sec}$ |
| Hold Time | Trh | 6 |  | $\mu \mathrm{sec}$ |
| Inhibit Internal Reset |  |  |  |  |
| Set-Up time | Tirs | 0 |  | $\mu \mathrm{sec}$ |
| Hold Time* | Tirh | 3 |  | $\mu \mathrm{sec}$ |
| Preset Pulse Width** | Tppw | 2 |  | $\mu \mathrm{sec}$ |
| Preset Enable |  |  |  |  |
| Set-Up Time | Tpes | 0 |  | $\mu \mathrm{sec}$ |
| Hold Time | Tpeh | 6 |  | $\mu \mathrm{sec}$ |
| Inhibit Internal Preset |  |  |  |  |
| Set-Up Time | Tips | 0 |  | $\mu \mathrm{sec}$ |
| Hold Time* | Tiph | 3 |  | $\mu \mathrm{sec}$ |
| Data Transfer Pulse Width** | Tdtw | 2 |  | $\mu \mathrm{sec}$ |
| Data Transfer |  |  |  |  |
| Set-Up Time | Tdts | 0 |  |  |
| Hold Time | Tdth | 6 |  | $\mu \mathrm{sec}$ |
| Up/Down |  |  |  |  |
| Set-Up Time | Tuds | 0 |  |  |
| Hold Time | Tudh | 10 |  | $\mu \mathrm{Sec}$ |
| Count Inhibit |  |  |  |  |
| Set-Up Time | Tcs | 2 |  | $\mu \mathrm{sec}$ |
| Hold Time | Tch | 10 |  | $\mu \mathrm{sec}$ |
| Data Outputs ( $C L=10 \mathrm{PF}$ ) |  |  |  |  |
| Rise Time | Tdr |  | 1.0 | $\mu \mathrm{sec}$ |
| Fall Time |  |  |  |  |
| VSS $=5 \mathrm{~V}$ | Tdf |  | 2.0 | $\mu \mathrm{sec}$ |
| $V S S=10 \mathrm{~V}$ | Tdf |  | 3.0 | $\mu \mathrm{sec}$ |
| $\begin{gathered} \text { VSS }=15 \mathrm{~V} \\ \text { Digit Select Outputs Guard } \end{gathered}$ | Tdf |  | 4.0 | $\mu \mathrm{sec}$ |
| Band time within 7 segment and BCD outputs (fig. 3) <br> Main Signal, Presignal, Zero | Tgb | 0.5 |  | $\mu \mathrm{sec}$ |
| Detect Outputs delay with respect to positive edge of |  |  |  |  |
| Count Input | Tdo |  | 3 | $\mu \mathrm{sec}$ |
| Set-Up and hold times are defined with respect to positive edge of count input except where indicated by asterisks. <br> *Indicates a hold time which must last for at least one whole count cycle plus five microseconds past the next positive edge of count input. <br> **Reset, Preset and data transfer pulse width is as specified except if applied when a count input is going positive. In that case the set-up and hold times govern. |  |  |  |  |



## with 32 Bit Latch, Multiplexer and Three-State Drivers

## FEATURES:

- DC to 10 MHz Count Frequency
- 8 Bit Byte Multiplexer
- DC to 1 MHz Scan Frequency
- Single Power Supply Operation, +4.75 VDC to +5.25 VDC
- Three-State Data Outputs, Bus and TTL Compatible
- Inputs TTL, NMOS and CMOS Compatible
- Unique Cascade Feature Allows Multiplexing of Successive Bytes of Data in Sequence in Multiple Counter Systems
- Low Power Dissipation
- All Inputs Protected
- 18 Pin DIP


## DESCRIPTION:

The LS7060 is a monolithic, ion implanted, N channel MOS Silicon Gate, 32 bit up counter. The circuit includes latches, multiplexer, eight three-state binary data output drivers and output cascading logic.

## DESCRIPTION OF OPERATION:

## 32 BIT BINARY UP COUNTER

The 32 bit static ripple through counter increments on the negative edge of the input count pulse.
Maximum ripple time is $4 \mu \mathrm{~s}$ (transition count of thirty-two "ones" to thirty two "zeros").
Guaranteed count frequency is DC to 10 MHz .

## $\overline{\text { COUNT, }} \overline{\text { ALT COUNT }}$

Input count pulses to the 32 bit counter may be applied through either of these two inputs. The $\overline{\text { Alt Count input }}$ circuitry contains a Schmitt trigger network which allows proper counting with "infinitely" long clock edges. A high applied to either of these two inputs inhibits counting.

## $\overline{\text { RESET }}$

All 32 counter bits are reset to zero when $\overline{\text { Reset }}$ is brought low for a minimum of $1 \mu$ s. $\overline{\text { Reset }}$ must be high for a minimum of 300 ns before next valid count can be recorded.


Figure 1

## TEST COUNT

Count pulses may be applied to the last 16 bits of the binary counter through this input, as long as bit 16 of the counter is a low. The counter advances on the negative transition of these pulses. This input is intended to be used for test purposes. It allows use of the LS7060 as "almost" a full dual 16 bit counter.

## LATCHES

32 bits of latch are provided for storage of counter data. All latches are loaded when the Load input is brought low for a minimum of $1 \mu \mathrm{~s}$ and kept low until a minimum of $4 \mu \mathrm{~s}$ has elapsed from previous negative edge of count pulse (ripple time).
Storage of valid data occurs when Load is brought high for a minimum of 250 ns before next negative edge of count pulse or $\overline{\text { Reset. }}$

## SCAN COUNTER AND DECODER

The scan counter is reset to the least significant byte position (state 1) when Scan Reset input is brought low for a minimum of $1 \mu \mathrm{~s}$. The scan counter is enabled for counting as long as the Enable input is held low. The counter advances to the next significant byte position on each negative transition of the Scan pulse. When the scan counter advances to state 5 it disables the Output Drivers and stops in that state until Scan Reset is again brought low.

## SCAN

When the scan counter is enabled, each negative transition of this input advances the scan counter to its next state. When Scan is low the Data Outputs are disabled. When Scan is brought high the Data Outputs are enabled and present the latched counter data corresponding to the present state of the scan counter.
Therefore, in microprocessor applications, the Data Output Bus may be utilized for other activities while new data is propagating to the outputs. This positive Scan pulse can be viewed as a "Place the next byte on my bus" instruction from the microprocessor.
Minimum positive and negative pulse widths of 500 ns for the Scan signal are required for scan counter operation.

## $\overline{\text { SCAN RESET }} / \overline{\text { LOAD }}$

When this input is brought low for a minimum of $1 \mu s$ the scan counter is reset to state 1 , least significant byte position, and the latches are simultaneously loaded with new count information.

## $\overline{E N A B L E}$

When this input is high, the scan counter and the Data Outputs are disabled. When Enable is low, the scan counter and Data Outputs are enabled for normal operation. Transition of this input should only be made while the Scan input is in a low state in order to prevent false clocking of the scan counter. inaccuracies, nor any infringements of patent rights of others which may result from its use.

## $\overline{\text { CASCADE ENABLE }}$

This output is normally high. It transitions low and stays low when the sc multiple counter system this output is connected to the Enable input of the The Scan input and Scan Reset/Load input are carried to all the counters ir sents its bytes of data to the output bus on each positive transition of the scan When state 5 of counter 1 is achieved, counter 2 presents its data to the out all counters in the cascade have been addressed. See Fig. 4 for an illustration o This output is TTL, CMOS and NMOS compatible.

## THREE-STATE DATA OUTPUT DRIVERS

The eight Data Output Drivers are disabled when either $\overline{\text { Enable }}$ input is high, t Scan input is low.
The Output Drivers are TTL and Bus compatible.

## MAXIMUM RATINGS:

| PARAMETER | SYMBOL | VALUE |
| :---: | :---: | :---: |
| Storage Tempetature | TSTG | -55 to +150 |
| Operating Temperature | $\mathrm{T}_{\text {A }}$ | 0 to +70 |
| Voltage(any pin to VSS) | $V$ max | +10 to -0.3 |

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted.)

| Parameter | Symbol | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| Power Supply Current | IDD |  | 15 | mA |
| Input High Voltage | $V_{\text {IH }}$ | +3.5 | $V_{\text {DD }}$ | V |
| Input Low Voltage | $V_{\text {IL }}$ | 0 | +0.6 | V |
| Output High Voltage |  |  |  |  |
| $\overline{\text { Cascade Enable }}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  | V |
|  |  | +2.4 |  | V |
| B1-B8 |  | +2.4 |  | V |
|  |  | +2.0 |  | V |
| Output Low Voltage |  |  |  |  |
| Cascade Enable | VoL |  | +0.2 | V |
|  |  |  | +0.4 | V |
| B1-B8 |  |  | +0.4 | V |
| Output Source Current | Isource | 3.0 |  | mA |
| B1-B8 Outputs |  | 4.8 |  | mA |
|  |  | 7.3 |  | mA |
| Output Sink Current | Isink | 5.7 |  | mA |
| B1-B8 Outputs | Isink | 4.0 |  | mA |
|  |  | 2.2 |  | mA |
| Output Leakage Current B1 - B8 (Off State) | IoL |  | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{CIN}^{\text {I }}$ |  | 6 | pF |
| Output Capacitance | Cout |  | 12 | pF |
| Input Leakage Current | ILI |  | 1 | $\mu \mathrm{A}$ |

INPUT CURRENT

| $* \overline{\text { Scan Reset } / \overline{\text { Load }}}$ | $I_{I H}$ | -2.5 | $\mu \mathrm{~A}$ |
| :---: | :---: | :---: | :---: |
| $* * \overline{\text { Count; }} \overline{\text { Alt Count }}$ | $I_{I L}$ | -5 | $\mu \mathrm{~A}$ |
| $\overline{\text { Test Count }}$ | $I_{I H}$ | 5 | $\mu \mathrm{~A}$ |
|  | $I_{I L}$ | 1 | $\mu \mathrm{~A}$ |

[^1]


Figure 2


Figure 3
ances to state 5 . in a n the cascading string. '. Counter 1 then preusly discussed. quence continues until :ade design.
is in state 5, or the

1 Operating Frequency, , Outputs No Load
=MIN.
LA, $V_{C C}=$ MIN.
$A, V_{C C}=M I N$.
A, $V_{C C}=$ MIN.
$=$ MIN.
, $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$.
, $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$.
$1, V_{C C}=$ MIN.
$1, \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}$.
1, $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$.
$1, V_{C C}=$ MIN.
V, $\mathrm{V}_{\mathrm{Cc}}=\mathrm{MIN}$.
V, $\mathrm{V}_{\mathrm{Cc}}=\mathrm{MIN}$.
to +2.4 V
N .
; f $f=1.0 \mathrm{MHz}$
之, $f=1.0 \mathrm{MHz}$
, $\overline{\operatorname{RESET}}, \overline{\text { SCAN }}$
iX

IX, $V_{1 H}=+3.5$
$t X, V_{I L}=0$
$A X, V_{1 H}=+3.5$
$\Delta X, V_{I L}=0$

DYNAMIC ELECTRICAL CHARACTERISTICS

| ( $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted.) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\underline{\text { Parameter }}$ | Symbol | Min. | Max. | Units | Conditions |
| $\begin{aligned} & \text { Count Frequency } \\ & (\overline{\text { Count, }} \overline{\text { Alt Count, }} \overline{\text { Test Count }} \text { ) } \end{aligned}$ | $f \mathrm{c}$ | DC | 10 | M Hz |  |
| Count Pulse Width <br> (All Count Inputs) | ${ }^{\text {t CPW }}$ | 40 |  | ns | Measured @ $50 \%$ point, Max $\mathrm{t}_{\mathrm{r}}, \mathrm{tf}_{\mathrm{f}}=10 \mathrm{~ns}$ |
| Count Rise \& Fall Time ( $\overline{\text { Count, }}$ Test Count) | $t r r r, t_{f}$ |  | 30 | $\mu \mathrm{s}$ |  |
| Count Rise \& Fall Time ( $\overline{\text { Alt Count }}$ ) | $\mathrm{tr}_{\mathrm{r}} \mathrm{tf}^{\text {f }}$ |  | No Max Limit |  |  |
| Count Ripple Time ( $\overline{\text { Count }}, \overline{\text { Alt Count }}$ ) | ${ }^{t} \mathrm{CR}$ |  | 4 | $\mu \mathrm{s}$ | Transition from 32 ones to 32 zeros from negative edge of count pulse |
| Count Ripple Time (Test Count) | ${ }^{\text {t }}$ CR |  | 2 | $\mu \mathrm{s}$ | Transition of second 16 bits from all ones to all zeros from negative edge of count pulse |
| $\overline{\text { Reset }}$ Pulse Width (All Counter Stays Fully Reset) | $t_{\text {RPW }}$ | 500 |  | ns | Measured @ $50 \%$ point Max $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=200 \mathrm{~ns}$ |
| $\overline{\text { Reset }}$ Removal Time ( $\overline{\text { Reset }}$ Removed From All Counter Stages) | $t_{\text {R }}$ |  | 250 | ns | Measured from $\overline{\text { Reset signal }}$ $\text { @ } V_{1 H}$ |
| Scan Frequency | $\mathrm{f}_{\mathrm{sc}}$ |  | 1 | MHz |  |
| Scan Pulse Width | ${ }^{\text {t SCPW }}$ | 500 |  | ns | Measured @ 50\% point Max $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=100 \mathrm{~ns}$ |
| $\overline{\text { Scan Reset } / \text { Load }}$ <br> Pulse Width <br> (All latches loaded and Scan Counter Reset to Least Significant Byte) | trscPw | 1 |  | $\mu \mathrm{s}$ | Measured @ $50 \%$ point Max $\mathrm{t}_{\mathrm{r}}, \mathrm{tf}_{\mathrm{f}}=200 \mathrm{~ns}$ |
| $\overline{\text { Scan Reset } / \text { Load }}$ <br> Removal Time <br> (Reset Removed from <br> Scan Counter; Load <br> Command Removed <br> From Latches) | $\mathrm{t}_{\text {RSCR }}$ |  | 250 | ns | Measured from $\overline{\text { Scan Reset/ }}$ Load @ V $V_{\text {H }}$ |
| Output Disable Delay Time (B1 - B8) | ${ }^{\text {t }}$ DOD |  | 200 | ns | Transistion to Output High Impedance State Measured From Scan @ VIL or Enable @ VIH |
| Output Enable Delay Time (B1 - B8) | $t_{\text {doe }}$ |  | 200 | ns | Transition to Valid On State Measured from Scan @ $\mathrm{V}_{\mathrm{IH}}$ and Enable @ VIL ; Delay to Valid Data Levels for $\mathrm{COL}_{\mathrm{OL}}=10 \mathrm{pf}$ and one TTL Load or Valid Data Currents for High Capacitance Loads |
| $\frac{\text { Output Delay Time }}{\text { Cascade Enable }}$ | ${ }^{\text {t }}$ DCE |  | 300 | ns | Negative Transition from Scan $@ V_{\text {IL }}$ and ST5 of Scan Counter or Positive Transition From $\overline{\text { Scan Reset/ Load @ V IL to Valid }}$ Data Levels for $\mathrm{C}_{\mathrm{OL}}=10 \mathrm{pf}$ and one TTL Load |

Refer to page 4 for timing diagrams.


Fig. 4


Fig. 5


LS7060 - SYNCHRONIZING INHIBIT WITH C.P.
Fig. 6

## with 40 Bit Latch, Multiplexer and Three-State Drivers

## FEATURES:

- DC to 10 MHz Count Frequency
- 8 Bit Byte Multiplexer
- DC to 1 MHz Scan Frequency
- Ability to Latch External 8 Bits of High Speed External Prescaler Thereby Extending Count Frequency to 2.56 GHz
- Single Power Supply Operation, +4.75 VDC to +5.25 VDC
- Three-State Data Outputs, Bus and TTL Compatible
- Inputs TTL, NMOS and CMOS Compatible
- Unique Cascade Feature Allows Multiplexing of Successive Bytes of Data in Sequence in Multiple Counter Systems
- Low Power Dissipation
- All Inputs Protected
- 24 Pin DIP


## DESCRIPTION:

The LS7061 is a monolithic, ion implanted MOS Silicon Gate, 32 bit up counter. The circuit includes 40 latches, multiplexer, eight three-state binary data output drivers and output cascading logic.

## DESCRIPTION OF OPERATION:

## 32 BIT BINARY UP COUNTER

The 32 bit static ripple through counter increments on the negative edge of the input count pulse.
Maximum ripple time is $4 \mu \mathrm{~s}$ (transition count of thirty two "ones" to thirty two "zeros").
Guaranteed count frequency is DC to 10 MHz .

## B8 (COUNT)

Input count pulses to the 32 bit counter are applied through this input. This input is the most significant bit of the external data byte.

## $\overline{\text { RESET }}$

All 32 counter bits are reset to zero when $\overline{\text { Reset }}$ is brought low for a minimum of $1 \mu \mathrm{~s}$. Reset must be high for a minimum of 300 ns before next valid count can be recorded.

Revised January 1986


LS7061 PIN ASSIGNMENT

## TEST COUNT

Count pulses may be applied to the last 16 bits of the binary counter through this input, as long as bit 16 of the counter is a low. The counter advances on the negative transition of these pulses. This input is intended to be used for test purposes.

## LATCHES

40 bits of latch are provided, eight for storage of the contents of a high speed external prescaling counter and the remaining 32 for the contents of the internal counter. All latches are loaded when the Load input is brought low for a minimum of $1 \mu \mathrm{~s}$ and kept low until a minimum of $4 \mu \mathrm{~s}$ has elapsed from previous negative edge of count pulse (ripple time).
Storage of valid data occurs when Load is brought high for a minimum of 250 ns before next negative edge of count pulse or Reset.

## SCAN COUNTER AND DECODER

The scan counter is reset to the least significant byte position (State 1) when Scan Reset input is brought low for a minimum of $1 \mu \mathrm{~s}$. The scan counter is enabled for counting as long as the Enable input is held low. The counter advances to the next significant byte position on each negative transition of the Scan pulse. When the scan counter advances to state 6 it disables the Output Drivers and stops in that state until Scan Reset is again brought low.

## SCAN

When the scan counter is enabled, each negative transition of this input advances the scan counter to its next state. When Scan is low the Data Outputs are disabled. When Scan is brought high the Data Outputs are enabled and present the latched counter data corresponding to the present state of the scan counter. Therefore, in microprocessor applications, the Data Output Bus may be utilized for other activities while new data is propagating to the outputs. This positive Scan pulse can be viewed as a "Place the next byte on my bus" instruction from the microprocessor. Minimum positive and negative pulse widths of 500 ns for the Scan signal are required for scan counter operation.

## $\overline{\text { SCAN RESET/LOAD }}$

When this input is brought low for a minimum of $1 \mu$ s the scan counter is reset to state 1 , least significant byte position, and the latches are simultaneously loaded with new count information.

## ENABLE

When this input is high, the scan counter and the Data Outputs are disabled. When Enable is low, the scan counter and Data Outputs are enabled for normal operation. Transition of this input should only be made while the Scan input is in a low state in order to prevent false clocking of the scan counter.

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor any infringements of patent rights of others which may result from its use.

## CASCADE ENABLE:

This output is normally high. It transitions low and stays low when the scan multiple counter system this output is connected to the Enable input of string. The Scan input and Scan Reset/ Load input are carried to all the coun then presents its bytes of data to the Output Bus on each positive transitio discussed. When state 6 of counter 1 is achieved, counter 2 presents its data continues until all counters in the cascade have been addressed. See Fig. 4 fc cade design. This output is TTL, CMOS and NMOS compatible.

## THREE-STATE DATA OUTPUT DRIVERS:

The eight Data Output Drivers are disabled when either Enable input is high the Scan input is low.
The Output Drivers are TTL and Bus compatible.

## MAXIMUM RATINGS:

| PARAMETER | SYMBOL | VALUE |
| :---: | :---: | :---: |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | -55 to +150 |
| Operating Temperature | $\mathrm{T}_{\text {A }}$ | 0 to +70 |
| Voltage(any pin to VSS) | $V_{\text {max }}$ | +10 to -0.3 |

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted.)




Figure 2


Figure 3
es to state 6. In a ter in the cascade cade". Counter 1 ulse as previously lus. This sequence of a 3 device cas-
ter is in state 6 , or
um Operating Frequency, ax, Outputs No Load
$\mathrm{CC}_{\mathrm{C}}=\mathrm{MIN}$.
j $\mu \mathrm{A}, \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$.
$0 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}$.
$0 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}$.
' $\mathrm{Cc}=\mathrm{MIN}$.
$n A, V_{C C}=$ MIN.
$\mathrm{mA}, \mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}$.
$2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}$.
$8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}$.
$4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}$.
$2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}$.
$.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}$.
$.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{MIN}$.
. V to +2.4 V
IIN.
${ }^{\circ}{ }^{\circ} \mathrm{C}, f=1.0 \mathrm{MHz}$
${ }^{0} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$
$\overline{\mathrm{LE}}, \overline{\mathrm{RESET}}, \overline{\text { SCAN }}$
MAX
MAX, $\mathrm{V}_{1 \mathrm{H}^{+}}=+3.5$
UAX, $V_{I L}=0$
UAX, $V_{I H}=+3.5$
MAX, $V_{I L}=0$

## DYNAMIC ELECTRICAL CHARACTERISTICS

| ( $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted.) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Min. | Max. | Units | Conditions |  |
| Count Frequency <br> B8(Count), $\overline{\text { Test Count })}$ | fc | DC | 10 | MHz |  | $\overline{\mathrm{E}}$ |
| Count Pulse Width B8( $\overline{\text { Count }), ~} \overline{\text { Test Count }}$ | tcPW | 40 |  | ns | Measured @ 50\% point, Max $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}$ |  |
| Count Rise \& Fall Time B8(Count), Test Count | $t_{r}, t_{f}$ |  | 30 | $\mu s$ |  |  |
| Count Ripple Time B8(C̄ount) | ${ }^{\text {t }} \mathrm{CR}$ |  | 4 | $\mu \mathrm{S}$ | Transition from 32 ones to 32 zeros from negative edge of count pulse |  |
| Count Ripple Time (Test Count) | ${ }^{\text {t }} \mathrm{CR}$ |  | 2 | $\mu \mathrm{s}$ | Transition of second 16 bits from all ones to all zeros from negative edge of count pulse |  |
| $\overline{\text { Reset }}$ Pulse Width (All Counter Stages Fully Reset) | $t_{\text {RPW }}$ | 500 |  | ns | Measured @ $50 \%$ point <br> Max $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=200 \mathrm{~ns}$ |  |
| $\overline{\text { Reset }}$ Removal Time ( $\overline{\text { Reset }}$ Removed From All Counter Stages) | ${ }^{\text {trR }}$ |  | 250 | ns | Measured from $\overline{\text { Reset signal }}$ @ $V_{1 H}$ |  |
| Scan Frequency | $\mathrm{f}_{\text {sc }}$ |  | 1 | MHz |  |  |
| Scan Pulse Width | ${ }^{\text {t }}$ SCPW | 500 |  | ns | Measured @ 50\% point <br> Max $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=100 \mathrm{~ns}$ |  |
| $\overline{\text { Scan Reset/ Load }}$ Pulse Width (All latches loaded and Scan Counter Reset to Least Significant Byte) | $\mathrm{t}_{\text {RSCPW }}$ | 1 |  | $\mu \mathrm{s}$ | Measured @ 50\% point Max $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=200 \mathrm{~ns}$ | ENAB |
| $\overline{\text { Scan Reset/ }} \overline{\text { Load }}$ <br> Removal Time <br> (Reset Removed from <br> Scan Counter; Load <br> Command Removed <br> From Latches) | ${ }^{\text {t }}$ RSCR |  | 250 | ns | Measured from $\overline{\text { Scan Reset/ }}$ $\overline{\text { Load } @ V_{I H}}$ | CASCADE DATA OU |
| Output Disable Delay Time (B1 - B8) | ${ }^{\text {t DOD }}$ |  | 200 | ns | Transition to Output High Impedance State Measured From Scan @ V ${ }_{\text {IL }}$ or Enable @ $V_{\text {IH }}$ |  |
| Output Enable Delay Time (B1 - B8) | $t_{\text {DOE }}$ |  | 200 | ns | Transition to Valid On State Measured from Scan @ $V_{I H}$ and Enable @ VIL ; Delay to Valid Data Levels for $\mathrm{C}_{\mathrm{OL}}=10 \mathrm{pf}$ and one TTL Load or Valid Data Currents for High Capacitance Loads |  |
| Output Delay Time Cascade Enable | ${ }^{\text {t }}$ DCE |  | 300 | ns | Negative Transition from Scan @V IL and ST6 of Scan Counter or Positive Transition From $\overline{\text { Scan Reset } / \overline{L o a d} @ V_{\text {IL }} \text { to Valid }}$ Data Levels for $\mathrm{C}_{\mathrm{OL}}=10 \mathrm{pf}$ and one TTL Load |  |

Refer to page 4 for timing diagrams.

ILLUSTRATION OF A 3 DEVICE CASCADE


Figure 4


Note: The processor subtracts counts from successive counters to determine the differential energy spectrum.


Figure 6

Manufacturers of Custom and Standard LSI Circuits 1235 Walt Whitman Road, Melville, NY 11747 TWX: (510) 226-7833 FAX: 5162710405 Telephone: (516) 271-0400

Manufacturers of Custom and Standard LSI Circuits 1235 Walt Whitman Road, Melville, NY 11747
TWX: (510) 226-7833 FAX: 5162710405
Telephone: (516) 271-0400

## LS7062

## with 32 Bit Latch, Multiplexer and Three-State Drivers

## FEATURES:

- DC to 10 MHz Count Frequency
- 8 Bit Byte Multiplexer
- DC to 1 MHz Scan Frequency
- Single Power Supply Operation, +4.75 VDC to +5.25 VDC
- Three-State Data Outputs, Bus and TTL Compatible
- Inputs TTL, NMOS and CMOS Compatible
- Unique Cascade Feature Allows Multiplexing of Successive Bytes of Data in Sequence in Multiple Counter Systems
- Low Power Dissipation
- All Inputs Protected
- 18 Pin DIP

Revised January 1986



Figure 1

## $\overline{\text { RESET }}$

All 16 counter bits are reset to zero when Reset is brought low for a minimum of 1 us. Reset must be high for a minimum of 300 ns before next valid count can be recorded. Count Input $B$ must be held low when reset is brought low to ensure proper reset of Counter B. (See block diagram, figure 7.) LATCHES
32 bits of latch are provided for storage of counter data. All latches are loaded when the Load input is brought low for a minimum of $1 \mu \mathrm{~s}$ and kept low until a minimum of $2 \mu \mathrm{~s}$ has elapsed from previous negative edge of count pulse (ripple time).
Storage of valid data occurs when Load is brought high for a-minimum of 250 ns before next negative edge of count pulse or Reset.

## SCAN COUNTER AND DECODER

The scan counter is reset to the least significant byte position (state 1) when Scan Reset input is brought low for a minimum of $1 \mu \mathrm{~s}$. The scan counter is enabled for counting as long as the Enable input is held low. The counter advances to the next significant byte position on each negative transition of the Scan pulse. When the scan counter advances to state 5 it disables the Output Drivers and stops in that state until Scan Reset is again brought low.

## SCAN

When the scan counter is enabled, each negative transition of this input advances the scan counter to its next state. When Scan is low the Data Outputs are disabled. When Scan is brought high the Data Outputs are enabled and present the latched counter data corresponding to the present state of the scan counter.
Therefore, in microprocessor applications, the Data Output Bus may be utilized for other activities while new data is propagating to the outputs. This positive Scan pulse can be viewed as a "Place the next byte on my bus" instruction from the microprocessor.
Minimum positive and negative pulse widths of 500 ns for the Scan signal are required for scan counter operation.

## $\overline{\text { SCAN RESET }} / \overline{\text { LOAD }}$

When this input is brought low for a minimum of $1 \mu \mathrm{~s}$ the scan counter is reset to state 1 , least significant byte position, and the latches are simultaneously loaded with new count information.

## ENABLE

When this input is high, the scan counter and the Data Outputs are disabled. When Enable is low, the scan counter and Data Outputs are enabled for normal operation. Transition of this input should only be made while the Scan input is in a low state in order to prevent false clocking of the scan counter.

## CASCADE ENABLE

The output is normally high. It transitions low and stays low when the scan counter advances to state 5 . In a multiple counter system this output is connected to the Enable input of the next counter in the cascading string. The Scan input and Scan Reset/ Load input are carried to all the counters in the "Cascade", Counter 1 then presents its bytes of data to

CASCADE ENABLE (cont.)
the output bus on each positive transition of the scan pulse as previously discussed. When state 5 of counter 1 is achieved, counter 2 presents its data to the output bus. This sequence continues until all counters in the cascade have been addressed. See Fig. 4 for an illustration of a 3 device cascade design. This output is TTL, CMOS and NMOS compatible.

## THREE-STATE DATA OUTPUT DRIVERS

The eight Data Output Drivers are disabled when either $\overline{\text { Enable }}$ input is hig Scan input is low.
The Output Drivers are TTL and Bus compatible.

## MAXIMUM RATINGS:

| PARAMETER | SYMBOL |  | VALUE |
| :--- | :--- | :--- | :--- |
|  |  |  | -55 to +150 |
| Storage Temperature | TSTG |  | 0 to +70 |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ |  | +10 to -0.3 |

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ unless otherwise noted.)

| Parameter | Symbol | Min. | Max. | $\underline{U 1}$ |
| :---: | :---: | :---: | :---: | :---: |
| Power Supply Current | IDD |  | 15 | $\mathrm{m}_{1}$ |
| Input High Voltage | $V_{\text {IH }}$ | +3.5 | $V_{\text {DD }}$ | V |
| Input Low Voltage | $V_{\text {IL }}$ | 0 | +0.6 | V |
| Output High Voltage |  |  |  |  |
| Cascade Enable | $\mathrm{V}_{\mathrm{OH}}$ | $V_{\text {DD }} 0.2$ |  | V |
|  |  | +2.4 |  | V |
| B1-B8 |  | +2.4 |  | V |
|  |  | +2.0 |  | V |
| Output Low Voltage |  |  |  |  |
| Cascade Enable | VOL |  | +0.2 | V |
|  |  |  | +0.4 | V |
| B1-B8 |  |  | +0.4 | V |
| Output Source Current | Isource | 3.0 |  | m/ |
| B1-B8 Outputs |  | 4.8 |  | m |
|  |  | 7.3 |  | m |
| Output Sink Current | Isink | 5.7 |  | $\mathrm{m} /$ |
| B1-B8 Outputs |  | 4.0 |  | $\mathrm{m} /$ |
|  |  | 2.2 |  | m |
| Output Leakage Current B1 - B8 (Off State) | IOL |  | 1 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{1 \mathrm{~N}}$ |  | 6 | pF |
| Output Capacitance | Cout |  | 12 | pF |
| Input Leakage Current | ILI |  | 1 | $\mu \mathrm{A}$ |
| INPUT CURRENT |  |  |  |  |
| * $\overline{\text { Scan Reset }} /$ Load | $I_{\text {IH }}$ |  | -2.5 | $\mu \mathrm{A}$ |
|  | $I_{\text {IL }}$ |  | -5 | $\mu \mathrm{A}$ |
| ** $\overline{\text { Count Input A, }} \overline{\text { Alt Count A }}$ | $I_{\text {IH }}$ |  | 5 | $\mu \mathrm{A}$ |
| Count Input B | $I_{\text {IL }}$ |  | 1 | $\mu \mathrm{A}$ |

DATA OUT



Figure 2

COUNTER TIMING DIAGRAM


Figure 3


## DYNAMIC ELECTRICAL CHARACTERISTICS



ILLUSTRATION OF A 3 DEVICE CASCADE
FIGURE 4


FIGURE 5

 when Count Input A is used as an Inhibit.
SYNCHRONIZING INHIBIT WITH COUNT PULSES FOR COUNTER A FIGURE 6

Manufacturers of Custom and Standard LSI Circuits. 1235 Walt Whitman Road, Melville, New York 11747. (516) 271-0400. TWX: 510 226-7833.

## LSI/CSI 踄••• LS7066

## 24 BIT MULTIMODE COUNTER

## FEATURES:

- Microprocessor Compatible Three State I/O Bus.
- Programmable modes are: Binary, BCD. 24 hour clock up, down, $\div \mathrm{N}, \mathrm{x} 4$ quadrature and single cycle. These modes can co-exist in different combinations.
- DC to 4 MHz
- 24-Bit comparator for pre-set count comparsion.
- Readable status register.
- Input/Output TTL compatible.
- Single +5 VDC power supply.
- 20 pin Plastic Dip.


## GENERAL DESCRIPTION

The LS7066 is a monolithic, ion implanted MOS 24-bit counter that can be programmed to operate in several different modes. The operating mode is set up by writing control words into internal control registers (see figure 8). There are three 6-bit and one 2-bit control registers for setting up the circuit functional characteristics. In addition to the control registers, there is a 5-bit output status register (OSR) that indicates the current counter status. The LS7066 communicates with external circuits through an 8-bit three state I/O bus. Control and data words are written into the LS7066 through the bus. In addition to the I/O bus, there are a number of discrete inputs and outputs to facilitate instantaneous hardware based control functions and instantaneous status indication.

## REGISTER DESCRIPTION

The following hardware registers are addressable through the I/O bus. The addressing modes of these registers are listed in Table 1.
Output Status Register (OSR). The OSR is a 5 -bit read only register that holds the counter status information at any given time. When read, the OSR bit 0 through 4 are placed on the I/O bus, D0 through D4 respectively. The OSR bits contain the status information as follows:

Bit 0: Borrow toggle flip-flop (BWT). This flip-flop. changes state every time the counter (CNTR) underflows.
Bit 1: Carry toggle flip-flop (CYT). This flip-flop changes state every time the CNTR overflows.
Bit 2: Compare toggle flip-flop (COMPT). This flip-flop changes state every time CNTR equals to preset register (PRO-PR2).

CONNECTION DIAGRAM - TOP VIEW
STANDARD 20 PIN PLASTIC DIP


The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.

Bit 3: Sign register. The sign register is set to " 1 " whenever CNTR underflows indicating that a borrow has taken place. It resets to " 0 " when CNTR overflows indicating a carry. This register is also reset whenever CNTR is reset.
Bit 4: UP/DN Indicator. In quadrature mode, when set to " 1 ," this bit indicates that the counter is operating in the UP count mode. When reset to " 0 ," it indicates that the counter is in DOWN count mode. When not in quadrature mode this bit is forced to a "1."
Preset Register (PR). The preset register is made of three 8 -bit registers, PR0, PR1 and PR2, in concatenation to make one 24 -bit register. Data is written into the 3 individual registers with one register being addressed at a time. The 24 -bit data can then be transferred into the CNTR all at once.
Output Latch (OL). The output latch is a 24 -bit register made of three 8 -bit registers OLO, 0L1 and OL2. Data from the CNTR can be transferred all at once into the OL. OLO, OL 1 and OL2 can then be individually addressed to be read on the I/O bus.
Master Control Register (MCR). The MCR is a 6 -bit write only register. A control word written into the MCR sets up the chip characteristics in the following manner:
$D 0=1$ : Resets the PR/OL address counter.
$D 1=1$ : Loads the $O L$ with the CNTR value .
D2 = 1: Resets the CNTR borrow toggle flip-flop, the carry toggle flip-flop and the sign register.
D3 = 1: Loads the CNTR with the PR value.
D4 = 1: Resets the compare toggle flip-flop.
D5 = 1: Master reset. The master reset presets the PR to all " 1 's" and resets the following: the CNTR, all control registers (excepting the MCR), the OL and the OSR. Note that a master reset overrides D1 and D3.

Input Control Register (ICR). The ICR is a 6 -bit write only register that controls the operating modes of the 4 discrete inputs called A, B, $\overline{\text { ABGT }} / \overline{\text { RCTR }}$ and LCTR/LLTC. A counter decrement or increment may also be caused by writing the proper control word into the ICR. The functions of the different bits of the control word are as follows:
$D 0=0$ : Sets up $A$ as up count input and $B$ as down count input.
$D 0=1$ : Sets up $A$ as the count input and $B$ as the count up/down direction control input. (See note 1)
D1 = 1: Increments CNTR once. (See note 2)
D2 $=1:$ Decrements CNTR once.(See note 2)
D3 $=0$ : Disables inputs $A$ and $B$.
$D 3=1$ : Enables inputs $A$ and $B$.
D4 $=0: \overline{\mathrm{ABGT}} / \overline{\mathrm{RCTR}}$ input is set up as the counter external reset input.
$D 4=1: \overline{A B G T} / \overline{R C T R}$ input is set up as the $A$ and $B$ enable/disable gate.
$\mathrm{D} 5=0: \overline{\text { CTTR} / L L T C ~ i n p u t ~ i s ~ s e t ~ u p ~ a s ~ t h e ~ e x t e r n a l ~ l o a d ~}$ command input for the CNTR.
$\mathrm{D} 5=1: \overline{\text { LCTR } / \overline{L L T}}$ input is set up as the external load command input for the OL .
NOTE 1: When B is Setup as UP/DN control input, B may switch only when $A$ is high.
NOTE 2: When incrementing or decrementing the CNTR by writing into the ICR, inputs $A$ and $B$, if enabled, must be held high.
Output/Counter Control Register (OCCR). The OCCR is a 6 -bit write only register. A control word written into the OCCR sets up the counter and the output characteristics in the following manner:
$D 0=0$ : Sets counter to binary mode.
$D 0=1$ : Sets counter to $B C D$ mode.
$D 1=1$ : Sets counter to non-recycle mode. In this mode, the counter counts for only one cycle beginning with a counter "reset" or "load" command and ending with the generation of a carry or a borrow. Following that, the counter is inhibited until a new reset or load command is applied.
D2 = 1: Sets counter to divide by N mode.
D3 $=1$ : Sets counter to 24 hour clock mode.(See note 3)
D4, D5: These two bits control the $\overline{\mathrm{CY}}$ and $\overline{\mathrm{BW}}$ output lines as follows:
D5 D4
$0 \quad 0$ Enables active low carry and borrow on $\overline{\mathrm{CY}}$ and $\overline{\mathrm{BW}}$ respectively.
01 Enables the carry and borrow toggle flip-flops on $\overline{C Y}$ and $\overline{B W}$ respectively.
10 Enables active high carry and borrow on $\overline{\mathrm{CY}}$ and $\overline{\mathrm{BW}}$ respectively.
11 Enables comparator output on $\overline{C Y}$ and compare toggle flip-flop on $\overline{\mathrm{BW}}$ respectively.
NOTE 3: 24 hour mode overrides binary or BCD mode.
Quadrature Register (QR). The QR is a 2 -bit register that enables inputs $A$ and $B$ to count in the $X 4$ quadrature mode. In this mode, "A clocks" leading "B clocks," generate internal up clocks whereas "B clocks" leading "A clocks" generate internal down clocks.

An internal clock is generated for every transition of either A or B clock. The QR Control word assignment is as follows:
$\mathrm{DO}=0$ : $\quad$ Disables quadrature mode
DO , D1 $=1 \quad$ Enables quadrature mode
TABLE 1 - Register Addressing Modes
D7 D6 C/D $\overline{\mathrm{RD}} \overline{\mathrm{WR}} \overline{\mathrm{CS}} \quad$ COMMENT
X $\quad \mathrm{X} \quad \mathrm{X} \quad \mathrm{X} \quad \mathrm{X} \quad 1$ Disable Chip.
$\begin{array}{llllll}0 & 0 & 1 & 1 & \succeq & 0\end{array}$ Write to Master Control Register (MCR).
$0 \begin{array}{llllll}0 & 1 & 1 & 1 & \ddots & 0\end{array}$ Write to input control register (ICR).
$100101 \sim 0$ Write to output/counter control register (OCCR).
$\begin{array}{lllllll}1 & 1 & 1 & 1 & \ddots & 0 & \text { Write to quadrature register (QR). }\end{array}$
$\times \quad \times \quad 0 \quad 1$ 乙 0 Write to preset register (PR) and increment register address counter. (See note 4)
$\times \quad \times \quad 0 \quad 1 \quad 0$ Read output latch (0L) and increment register address counter. (See note 4)
$\times \quad X \quad 1 \quad$ Tr 100 Read output status register (OSR). $X=$ irrelevant
$\tau=$ Negative Pulse
NOTE 4: Following any control read/write operation a data Read/Write sequence must be preceded by an "Address Counter" reset instruction.
1/O Description: (See register description for $1 / 0$ Programming.)
DataBus (DO-D7) (Pin 8-Pin 15). The 8 -line data bus is a three-state I/O bus for interfacing with the system bus.
$\overline{\mathbf{C S}}$ (Chip Select Input) (Pin 2). A logical " 0 " at this input enables the chip for Read and Write.
$\overline{\mathrm{RD}}$ (Read Input) (Pin 19). A logical " 0 " at this input enables the OSR and the OL to be read on the data bus.
$\overline{W R}$ (Write Input) (Pin 1) A logical " 0 '' at this input enables the data bus to be written into the control and data registers.
C/D (Control/Data Input) (Pin 18). A logical " 1 " at this input enables a control word to be written into one of the four control registers or, the OSR to be read on the I/O bus. A logical " 0 " on the other hand enables a data word to be written into the PR, or the OL to be read on the $\mathrm{I} / \mathrm{O}$ bus.

A (Pin 6). Input A is a programmable count input capable of functioning in three different modes, such as, up count input, down count input and quadrature input.
B (Pin 7). Input B is also a programmable count input that can be programmed to function either as down count input, or count direction control gate for input $A$, or quadrature input. When $B$ is programmed as count direction control gate, $\mathrm{B}=0$ enables A as the UP Count input and $B=1$ enables $A$ as the DN Count input.
$\overline{\operatorname{ABGT}} / \overline{\mathrm{RCTR}}$ (Pin 4) This input may be programmed to function as either inputs $A$ and $B$ enable gate or as external counter reset input. A logical ' 0 '" is the active level on this input.
$\overline{\text { LCTR} / L L T C ~(P i n ~ 3) ~ । ~ T h i s ~ i n p u t ~ c a n ~ b e ~ p r o g r a m m e d ~ t o ~ f u n c t i o n ~}$ as the external load command input for either the counter or the OL. When programmed as counter load input, the counter is loaded with the data contained in the PR. When programmed as the OL load input, the OL is loaded with the data contained in the counter. A logical " 0 " is the active level on this input.
$\overline{\mathbf{C Y}}$ (Pin 16). his output pin can be programmed to serve as one of the following:
A. $\overline{\mathrm{CY}}$. True carry out (active " 0 ").
B. CY. Complemented carry out (active " 1 ").
C. CYT. Carry toggle flip-flip out.
D. COMP. Comparator out (active " 0 ').
$\overline{\text { BW }}$ (Pin 17). This output can be programmed to serve as one of the following:
A. BW. True Borrow out (active " 0 "').
B. BW. Complemented borrow out (active " 1 ").
C. BWT. Borrow toggle flip-flop out.
D. COMPT. Compare toggle flip-flop out.

VDD (Pin 5). Supply voltage positive terminal.
VSS (Pin 20). Supply voltage negative terminal.
Absolute Maximum Ratings:

| $\quad$Parameter | Value <br> Voltage at any pin | Units <br> Wolts |
| :--- | :---: | :---: |
| with respect to VSS | -0.5 to 12 |  |
| Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

DC Electrical Characteristics. (All voltages referenced to VSS. Unless otherwise specified, VDD $=5 \mathrm{~V}$.)

| Parameter | Symbol | Min. Value | Max. Value | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | VDD | 4.75 | 5.5 | Volts | - |
| Supply Current | IDD | 20 | 35 | mA | - |
| Input Low Voltage | VL | - | 0.8 | Volts | - |
| Input High Voltage | $\mathrm{V}_{\mathrm{H}}$ | 2.0 | - | Volts | - |
| Output Low Voltage | Vol | - | 0.4 | Volts | @ 4mA Sink |
| Output High Voltage | VOH | 2.5 | - | Volts | @ 200ua Source |
| Input Current | - | - | 15 | nA | Leakage Current |
| Output Source Current | brc | 200 | - | UA | $@ \mathrm{~V}_{\text {OH }}=2.5 \mathrm{~V}$ |
| Output Sink Current | bnk | 4 | - | mA | @ VoL $=0.4 \mathrm{~V}$ |
| Data Bus Off-State Leakage Current | - | - | 15 | nA |  |

TRANSIENT CHARACTERISTICS. (See timing Diagrams in
Fig. 2 through Fig. 7.)

| Parameter | Symbol | Min. Value | Max. Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Clock A/B "Low ${ }^{\text {" }}$ | Tcl | 125 | - | ns |
| Clock A/B "High" | Tch | 125 | - | ns |
| Clock A/B Frequency (see note 5) | fc | - | 4 | MHz |
| Clock UP/DN Reversal Delay | Tudd | 125 | - | ns |
| LCTR Positive edge to the next $A / B$ positive $0 R$ negative edge delay | TLC | 125 | - | ns |
| Clock A/B to $\overline{\mathrm{CY}} / \overline{\mathrm{BW}} / \overline{\mathrm{COMP}} \cdot{ }^{\text {'low }}$ propagation delay | $T_{\text {CBI }}$ |  | 160 | ns |
| Clock A/B <br> to $\overline{\mathrm{CY}} / \overline{\mathrm{BW}} / \overline{\mathrm{COMP}}$ <br> 'high" propagation <br> delay $\qquad$ | $\mathrm{T}_{\text {CBH }}$ |  | 350 | ns |
| LCTR and LLTC pulse width | Tlcw | 70 | - | ns |
| Clock A/B to CYT. BWT and COMPT "high" propagation delay | $\mathrm{T}_{\text {TFH }}$ |  | 300 | ns |
| Clock A/B to CYT, BWT and COMP "low" propagation delay | $\mathrm{T}_{\text {IFL }}$ |  | 300 | ns |
| $\overline{\text { WR }}$ pulse width | $T_{w w}$ | 400 | - | IIS |
| RD to data out delay | $\mathrm{T}_{\text {RD }}$ |  | 400 | ns |
| $\overline{\mathrm{WR}}$ to $\overline{\mathrm{WR}} / \overline{\mathrm{RD}}$ Delay (See note 6) | $\mathrm{T}_{\text {wo }}$ | 800 | - | ns |
| Data set-up time for $\overline{W R}$ | $\mathrm{T}_{\text {DS }}$ | 0 | - | - |
| Data hold time for $\overline{W R}$ | $\mathrm{T}_{\text {D }}$ | 10 | - | nS |
| $\overline{\mathrm{CS}}, \mathrm{C} / \overline{\mathrm{D}}$ set-up time for $\overline{\mathrm{RD}}$ | $\mathrm{T}_{\text {CRS }}$ | 0 | - | ns |
| $\overline{C S}, \mathrm{C} / \overline{\mathrm{D}}$ hold time for $\overline{\mathrm{RD}}$ | $\mathrm{T}_{\text {CRH }}$ | 10 | - | nS |
| $\overline{\mathrm{CS}}, \mathrm{C} / \overline{\mathrm{D}}$ set-up time for $\overline{W R}$ | $\mathrm{T}_{\text {cws }}$ | 0 | - | ns |
| $\overline{\mathrm{CS}}$, hold time for $\overline{W R}$ | $\mathrm{T}_{\text {CWH }}$ | 10 | - | ns |
| Quadrature Clock |  |  |  |  |
| Clock A/B "low" | $T_{\text {cı0 }}$ | 1500 | - | ns |
| Clock A/B "high" | $\mathrm{T}_{\text {cho }}$ | 1500 | - | ns |
| $A$ and $B$ phase delay | $\mathrm{T}_{\text {PH }}$ | 750 | - | nS |
| Clock A/B frequency | $\mathrm{f}_{\mathrm{CO}}$ | - | 333 | KHz |

NOTE 5: In divide by $N$ mode, the maximum clock frequency is 3MHZ.

NOTE 6: If a write to the LS7066 is followed by a RD/WR with TWD $<800$ ns, erroneous data could be written into the LS7066 even if the second RD/WR was not directed to the LS7066. For systems with TWD $<800 \mathrm{~ns}$, the LS7066 RD/WR inputs must be gated with $\overline{\mathrm{CS}}$ input as shown in fig. 9.


$\overline{\text { COMP }}$ 'NOTE 2'’
$\overline{\mathrm{c}}$ $\qquad$

बस

FIGURE 2-LOAD COUNTER, UP CLOCK, DOWN CLOCK, COMPARE OUT, CARRY, BORROW
Note 1: The counter in this example, is assumed to be operating in the binary mode.
Note 2: No COMP output is generated here, although $P R=$ CNTR. COMP output is disabled with a counter load command and enabled with the rising edge of the next clock, thus eliminating invalid COMP outputs whenever the CNTR is loaded from the PR.
Note 3: When up Clock is active, the DN clock should be held "HIGH" and vice verse.


FIGURE 3 - CLOCK TO C̄/BW OUTPUT PROPAGATION DELAYS


FIGURE 4 - READ/WRITE CYCLES

LCTR
 $\begin{array}{r}a_{2}-a_{23} \\ \text { INTERNALI }\end{array} \times \times \times \lambda$


CNTR LD
(INTERNAL)


NOTE: EXAMPLE OF DIVIDE BY 4 IN DOWN COUNT MODE.
FIGURE 5 - DIVIDE BY N MODE


FIGURE 6-CyCLE ONCE MODE


FIGURE 7 - QUADRATURE MODE



FIGURE 9

# for liquid crystal (dynamic scattering) displays 

## FEATURES:

- Up to - 50 V Segment Output
- All Inputs are TTL or CMOS Compatible
- Internal Pull-Down Resistors on all Inputs
- Operating Voltage Range From -5 V to -60 V


## DESCRIPTION:

The LS7100 is a monolithic, ion implanted MOS, BCD to 7 -segment latched decoder/driver capable of driving displays over a wide voltage range.
This circuit is specifically intended to drive large light scattering liquid crystal displays.

## DESCRIPTION OF OPERATION:

COMMON (COM) INPUT
COM is the common source for 7 internal FET Switch segment outputs.

## A, B, C, D AND LOAD (LD) INPUTS

The $B C D$ (or binary) data applied to the $A, B, C, D$ inputs are latched into internal flip-flops when the LD input is high. If the input data changes while LD is high, the flipflops will follow the input data. When LD is low, the inputs are isolated from the flip-flops. The latched data are decoded to 7 -segments to control the opening and closing of the segment switch outputs (See display format for $0-15$ binary decoding).
Each of these inputs has an internal pull-down (to logic " 0 ") resistor.

## SEGMENT OUTPUTS

The segment outputs are open-drain outputs of FET switches, with COM input as the common source. The electrical path from COM to any segment output is effectively an analog switch which can be either closed or opened by decoded data stored in internal latches associated with $A, B, C, D$ inputs. The display segment drive wave-forms are not generated internally. The desired output wave-forms must be applied to the COM input. When a segment analog switch is closed, the drive wave-form at COM is connected to the respective output and when the switch is open, the output is cut off from COM and has very high impedance.

## Revised January 1986



PIN ASSIGNMENT DIAGRAM


BLANKING (BI) INPUT
Blanking of the display is provided by the BI . When BI is high, all FET switches are opened thereby turning off display segments. When BI is low, the selected FET switches are closed.
$B I$ has an internal pull-down (to logic " 0 ") resistor.

## INPUT INTERFACE

LS7100 inputs can be interfaced with TTL, CMOS, NMOS or PMOS outputs by connecting VSS to the positive terminal (output logic " 1 ", reference supply) of the TTL, CMOS, NMOS or PMOS supply.

## ABSOLUTE MAXIMUM RATINGS:

| (All voltages referenced to $\mathrm{V}_{\text {SS }}$, Pin 16) |  |  |  |
| :---: | :---: | :---: | :---: |
|  | SYMBOL | value | UNIT |
| DC Supply Voltage | $\mathrm{V}_{\text {DD }}$ | +0.3 to -60 | V |
| Common In | $\mathrm{V}_{\text {CI }}$ | +0.3 to -60 | V |
| All other inputs | $V_{\text {IN }}$ | +0.3 to -30 | V |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 to +70 | ${ }^{0} \mathrm{C}$ |
| Storage Temperature | Tstg | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS:

$-40^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 70^{\circ} \mathrm{C}$ unless otherwise specified
$V_{S S}=0$ unless otherwise specified

| PARAMETER | MIN | TYP | MAX | UNITS | CONDITIONS, REMARKS |
| :--- | :--- | :--- | :--- | :--- | :--- |
| POWER SUPPLY |  |  |  |  |  |
| VDD | -5 | - | -60 | $V$ |  |
| IDD | - | 600 | - | $\mu A$ | $@ V D D=-40 \mathrm{~V}$ |

COMMON INPUT

| $V_{\text {COM }}$ High | - | -.5 | 0 | $V$ |  |
| :--- | :---: | :---: | :---: | :--- | :--- |
| $V_{\text {COM }}$ Low | $V_{D D^{+3}}$ | $V_{D D^{+10}}$ | - | $V$ |  |
| $V_{\text {COM Low }}-V_{S S}$ | - | - | -50 | $V$ |  |
| Leakage Current | - | - | 5 | $n A$ | $@ V_{D D}=-40 \mathrm{~V}, V_{D D} \because 3 \mathrm{~V}<V_{C O M} \leq-0.5 \mathrm{~V}$ |

ALL OTHER INPUTS

| Input High Voltage |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1 H}$, "1" | -i.5 | - | 0 | V |  |
| Input Low Voltage |  |  |  |  |  |
| $V_{1 L},{ }^{\prime \prime}{ }^{\prime \prime}$ | $V_{\text {DD }}$ | - | -4 | V | $V_{D D} \geq-15 \mathrm{~V}$ |
|  | -15 | - | -4 | V | $V_{D D}<-15 \mathrm{~V}$ |
| Input High Current |  |  |  |  |  |
| $\mathrm{IIH}^{\text {l }}$ | - | - | 40 | $\mu \mathrm{A}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| Input Low Current |  |  |  |  |  |
| IIL | - | - | 40 | $\mu \mathrm{A}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |

SEGMENT OUTPUTS
OFF Segment
Leakage Current - 5 -

ON Segment
Output Current - $\quad$ - $\quad 5 \quad \mathrm{~mA}$ Maximum recommended

## SWITCHING CHARACTERISTICS*

$V_{D D}=-40 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$
(Outputs unloaded)

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BCD data set up time | ${ }^{\text {t }}$ D | 0 | - | - | ns |  |
| BCD data hold time | ${ }^{\text {t }} \mathrm{HS}$ | 500 | - | - | ns |  |
| Load pulse width | ${ }^{\text {L }}$ WW | 1.0 | - | - | $\mu \mathrm{s}$ |  |
| BCD data pulse width | ${ }^{\text {t }}$ DW | 1.5 | - | - | $\mu \mathrm{s}$ |  |
| Blank to seg off delay | ${ }^{\text {t }}$ PBH | - | 1.0 | - | $\mu \mathrm{s}$ |  |
| Blank to seg on delay | ${ }^{\text {t }}$ PBL | - | 1.3 | - | $\mu \mathrm{s}$ |  |
| Load to seg on delay | ${ }^{\text {t PLH }}$ | - | 1.5 | - | $\mu \mathrm{s}$ |  |
| Load to seg off dealy | ${ }^{\text {t PLL }}$ | - | 1.0 | - | $\mu \mathrm{s}$ |  |
| Propagation delay from COM input to any segment output | - | - | - | 300 | ns | The information included herein is believed to be accurate and relia However, LSI Computer Systems, Inc. assumes no responsibilities inaccuracies, nor any infringements of patent rights of others wh may result from its use. |




FIGURE 4
CHANNEL ON RESISTANCE, RON


DISPLAY FORMAT


FIGURE 5
 ( from 120 V.AC line)

# for liquid crystal (dynamic scattering) displays 

## FEATURES:

- Up to - 50 Volts Output
- All Inputs are TTL and CMOS Compatible
- Internal Pull-Down Resistors on all Inputs
- Operating Voltage Range From -5 V to -60 V


## DESCRIPTION:

The LS7110 is a monolithic, ion implanted PMOS demultiplexer/driver. It has 8 binary addressable latched output channels capable of driving loads over a wide voltage range. The circuit is intended to drive large light scattering liquid crystal displays.

## INPUT/OUTPUT DESCRIPTION: (See Figure 3.)

DESCRIPTION OF OPERATION:
COMMON (COM) INPUT
COM is the common source for 8 FET-switch channel outputs.

## DATA (D) AND LOAD (LD) INPUTS

Data applied to the D input is loaded into one of eight internal flip-flops when the LD input is high. If input data changes while LD is .high, the flip-flops will also change accordingly. When LD is low, the flip-flops are isolated from the $D$ input. The output of each flip-flop drives one of the channel output ( 0 ) FET switches. A logical " 1 " at the D input turns the selected switch ON (switch closed) and a " 0 " turns the switch OFF (switch open circuited). Both of these inputs have internal pull-down (to logic " 0 ") resistors.

## CHANNEL OUTPUTS (00 through 07)

The eight channel outputs are open-drain outputs of FET switches with COM input as the common source. The electrical path from the COM to any of the channel outputs is effectively an analog switch which is closed or opened by the associated flip-flop output. The channel output wave forms are not generated internally. The desired output wave form must be applied to the COM input.
The channel outputs are bidirectional in nature, so that any channel output can also be used as an input. In such usage however, the COM input has to be floated or used as an output.


PIN ASSIGNMENT DIAGRAM


## INPUT INTERFACE

LS7110 inputs can be interfaced with TTL, CMOS, NMOS, or PMOS outputs by connecting $\mathrm{V}_{\mathrm{SS}}$ to the positive terminal of the TTL, CMOS, NMOS or PMOS supply.

ABSOLUTE MAXIMUM RATINGS:
(All voltages referenced to $\mathrm{V}_{\mathrm{SS}}$, Pin 16)

| PARAMETER | SYMBOL | VALUE | UNITS |
| :--- | :---: | :---: | :---: |
| DC Supply Voltage | $V_{\text {DD }}$ | +.3 to -60 | V |
| Common In | $\mathrm{V}_{\mathrm{Cl}}$ | +.3 to -60 | V |
| All other inputs | $\mathrm{V}_{\text {IN }}$ | +.3 to -30 | V |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\mathrm{stg}}$ | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS:
$-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$. unless otherwise specified.
$V_{S S}=0$ unless otherwise specified.
$V_{D D}=-40$ unless otherwise specified.

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT | CONDITIONS, REMARKS |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| Supply Voltage | $V_{D D}$ | -5 | - | -60 | $V$ |  |
| Supply Current | $I_{D D}$ | - | 1.0 | - | $m A$ | $@ V_{D D}=-40$ |
| Common IN HI VItg | $V_{C I H}$ | - | $V_{S S}^{-.5}$ | $V_{S S}$ | $V$ |  |
| Common IN LO VItg | $V_{C I L}$ | $V_{D D}+3$ | $V_{D D}+10$ | - | $V$ |  |
| $V_{C I L}-V_{S S}$ | - | - | - | -50 | $V$ |  |
| Common IN | - | - | - | 5 | $n A$ | $@ V_{D D}=-40 V, V_{D D}+3 V \leq V_{C I} \leq V_{S S}$ |

ALL OTHER INPUTS:

| Input HI VItg | $V_{I H}$ | $V_{S S}-1.5$ | - | $V_{S S}$ | $V$ |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| Input LO VItg | $V_{I L}$ | $V_{D D}$ | - | $V_{S S}-4$ | $V$ | $@ V_{D D} \geq-15 V$ |
|  |  | $V_{S S}-15$ | - | $V_{S S}-4$ | $V$ | $@ V_{D D}<-15 V$ |
| Input HI Current | $I_{I H}$ | - | - | 40 | $\mu A$ | $@ T_{A}=25^{\circ} \mathrm{C}$ |
| Input LO Current | $I_{I L}$ | - | - | 40 | $\mu A$ | $@ T_{A}=25^{\circ} \mathrm{C}$ |

CHANNEL OUTPUT (0):
Off Channel
Leakage Current IOL -

## On Channel Source

Current@V CI $_{\text {Cl }}$ IOS 100 _
1 - - mA
@ $\mathrm{VCIH}^{-} \mathrm{V}_{\mathrm{OC}}=0.15 \mathrm{~V}$
1 - mA
$@ \mathrm{~V}_{\mathrm{CIH}}-\mathrm{V}_{\mathrm{OC}}=1.5 \mathrm{~V}$
5 - - mA
$\mathrm{QV}_{\mathrm{CIH}}-\mathrm{V}_{\mathrm{OC}}=6.0 \mathrm{~V}$
10 - -
$@_{\mathrm{CIH}}-\mathrm{V}_{\mathrm{OC}}=14.0 \mathrm{~V}$
On Channel Source
Current $@ V_{C I}=V_{D D}+10 \mathrm{~V}$ IOS

| 100 | - | - | $\mu \mathrm{A}$ | $@ V_{C I}-V_{O C}=0.4 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- | :--- |
| 500 | - | - | $\mu \mathrm{A}$ | $@ V_{C I}-V_{O C}=2.5 \mathrm{~V}$ |
| 900 | - | - | $\mu \mathrm{A}$ | $@ V_{C I}-V_{O C}=10 \mathrm{~V}$ |

Common Input to
Channel Output
Voltage Drop
$@ V_{C I}=0$
$\mathrm{V}_{\mathrm{CI}}-\mathrm{V}_{\mathrm{OC}}$

| 1.5 | - | - | $V$ | $@ O C=1 m A$ |
| :--- | :--- | :--- | :--- | :--- |
| 6.0 | - | - | $V$ | $@$ |

Common Input to
Channel Output
Voltage Drop
$@ V_{C I}=V_{D D}+10 \mathrm{~V}$
$\mathrm{V}_{\mathrm{CI}}-\mathrm{V}_{\mathrm{OC}}$
0.4 - - $\quad$ @ $\mathrm{OC}=100 \mu \mathrm{~A}$
2.5 - $\quad$ @ $\mathrm{OC}=500 \mu \mathrm{~A}$

NOTE: Maximum recommended source current, $\mathrm{I}_{\mathrm{OS}} \max =5 \mathrm{~mA}$.

SWITCHING CHARACTERISTICS: (See Fig. 4, see note below) $V_{S S}=0, V_{D D}=-40 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Address Set-Up Time | $\mathrm{t}_{\mathrm{AS}}$ | 0 | - | - | - |
| Address Hold Time | $\mathrm{t}_{\mathrm{AH}}$ | 600 | - | - | nS |
| Data Set-Up Time | $\mathrm{t}_{\mathrm{DS}}$ | 0 | - | - | - |
| Data Hold Time | $\mathrm{t}_{\mathrm{DH}}$ | 500 | - | - | nS |
| Load Pulse Width | $\mathrm{t}_{\mathrm{LW}}$ | 800 | - | - | nS |
| Address Pulse Width | $\mathrm{t}_{\mathrm{AW}}$ | 1.5 | - | - | $\mu \mathrm{s}$ |
| Data Pulse Width | $\mathrm{t}_{\mathrm{DW}}$ | 1.3 | - | - | $\mu \mathrm{s}$ |
| Turn-On Propagation Delay | $\mathrm{t}_{\mathrm{PN}}$ | - | 1.5 | - | $\mu \mathrm{s}$ |
| Turn-Off Propagation Dealy | $\mathrm{t}_{\mathrm{PF}}$ | - | 1.0 | - | $\mu \mathrm{s}$ |
| Propagation Delay From $V_{\text {COM }}$ |  |  |  |  |  |
| to Channel Out | $\mathrm{t}_{\mathrm{IO}}$ | - | - | 300 | nS |
| NOTE: Channel outputs unloaded. |  |  |  |  |  |




FIGURE 6


## PROGRAMMABLE DIGITAL DELAY TIMER

## FEATURES:

- Programmable Delay from Miliseconds to Hours
- Can be Cascaded for Sequential Events or Extended Delay
- Single Power Supply Operation +4.75V to +15 V
- On Chip Oscillator
- Alternate Clock Input
- On Chip Power On Reset
- Internal Pull-ups on Inputs
- Frequency Range to 160 KHz
- CMOS Type Noise Immunity on All Inputs
- All Inputs are CMOS, PMOS \& TTL Compatible


## DESCRIPTION:

The LS7210 is a monolithic, ion implanted MOS programmable digital timer that can generate a delay in the range of 6 ms to infinity. The delay is programmed by 5 binary weighted input bits in combination with the oscillator provided. The chip can be operated into 4 different modes: delayed operate, delayed release, dual delay and one-shot. These modes are selected by the control inputs A \& B.

## INPUT/OUTPUT DESCRIPTION:

OSCILLATOR INPUT
The frequency of the internal oscillator is set by an RC network connected to the OSC input, as shown in Figure 2. The $R$ and $C$ values for diffetent frequencies is given in Table 3.

## EXTERNAL CLOCK INPUT

If the internal oscillator is not used, the chip can be driven by an external clock applied to this input.

## CLOCK SELECT INPUT

The internal oscillator or the external clock is selected by the proper logical level applied to this input. A logic " 1 " selects the external clock and logic" 0 " selects the internal oscillator. The clock select input has an internal pull up resistor.

## TRIGGER INPUT

A positive or a negative transition at the trigger input initiates a delay in turning on or off the output. A negative transition always turns on the output with or without delay depending on the selected mode. A positive transition at the trigger input always turns off the output (with the exception of one-shot mode) with or without delay depending on the the selected mode. The delay is a function of the oscillator frequency (or the external clock frequency) and the weighting factor programmed at the weighting factor inputs. The trigger input is clocked into the input latch with the negative edge of the external clock. All timings begin after the latch
 has been set up. The trigger input has an internal pull-up resistor.

## WEIGHTING FACTOR INPUT, LSB - MSB

A delay from the trigger input to the output is programmed by applying 1 's complement binary weighted numbers at these 5 inputs. The exact equation for the delay is:
Delay $=\frac{(1+1,023 N)}{f}$ See Fig. 5 Note 3
Where $f=$ The oscillator frequency and $N=$ Weighting factor. All the weighting factor inputs have internal pullup resistors.

TABLE 1
WEIGHTING BITS ASSIGNMENT

| Input | Value |
| :--- | :---: |
| $\overline{\text { LSB }}$ | 1 |
| $\overline{\text { LSB }+1}$ | 2 |
| $\overline{L S B+2}$ | 4 |
| $\overline{L S B}+3$ | 8 |
| $\overline{M S B}$ | 16 |

Example: For a weighting factor of 25 , inputs $\overline{M S B}$, $\overline{L S B}+3$, and $\overline{\text { LSB }}$ should be programmed to logic " 0 ".

## MODE SELECT INPUTS A \& B

The chip can be programmed to operate in 4 different modes by applying the logic levels to inputs $A \& B$ as indicated in Table 2. The mode select inputs are clocked into the input latches with the negative edge of the external clock. These inputs should not be changed while a delay timing is in progress. The mode select inputs have internal pull-ups.
MODE DEFINITION: (See Figure 3)

## DUAL DELAY MODE

This is the Default Mode when the inputs A \& B are left unprogrammed. The function of the Dual Delay mode is to provide a time delay on both the turn-on and turn-off of the output. Once turned on, the output will remain on as long as the trigger input is logic " 0 ". Once turned off, the output will remain off as long as the trigger input is a logic " 1 ".

## DELAYED OPERATE MODE

This mode causes a retriggerable delay in turning the output on in response to a negative edge at the trigger input. The output is turned off withour delay in response to a positive transition at the trigger input.

## DELAYED RELEASE MODE

This mode causes a retriggerable delay in turning off the output whenever there is a positive transition at the trigger input. The output is turned on without delay in response to a negative transition at the trigger input.

## ONE-SHOT MODE

In this mode, the chip functions like a retriggerable monostable multi-vibrator. The output is turned on whenever there is a negative transition at the trigger input. At the end of the programmed delay, the output is turned off automatically. If there is a negative transition at the trigger input before the delay is over, the delay is restarted. A positive transition at the trigger input has no effect on the output in this mode.

## OUTPUT

The output is an open drain FET. To obtain proper switching of the output between logic " 0 " and " 1 " levels, an external pull down resistor to $\mathrm{V}_{\mathrm{DD}}$ must be used. If the output is used only as a current source, no such pull down is needed. The output is logically inverted with respect to the trigger input.

TABLE 2 MODE SELECTION

| CONTROL |  |
| :--- | :--- |
| A | B |
| 1 | 1 |
| 1 | 0 |
| 0 | 1 |
| 0 | 0 |

Dual Delay Delayed Release Delayed Operate One Shot

TABLE 3 OSCILLATOR FREQUENCY COMPONENT SELECTION CHART*

| R, ( $K \Omega$ ) | $\mathrm{C}(\mathrm{pF})$ | $@ V_{S S}=+5 \mathrm{~V}$ |  | $@ \mathrm{~V}_{\text {SS }}=+10 \mathrm{~V}$ |  | $@ V_{S S}=+15 \mathrm{~V}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 47 | 100 | 128 | KHz | 139 | KHz | 185 | KHz |
|  | 200 | 79 | KHz | 83 | KHz | 85 | KHz |
|  | 500 | 37 | KHz | 37 | KHz | 36 | KHz |
|  | 1000 | 22 | KHz | 21 | KHz | 20 | KHz |
|  | 50000 | 610 | Hz | 500 | Hz | 475 | Hz |
| 470 | 100 | 15 | KHz | 16 | KHz | 16.5 | KHz |
|  | 200 | 9 | KHz | 9.5 | KHz | 9.5 | KHz |
|  | 500 | 4 | KHz | 4 | KHz | 4 | KHz |
|  | 1000 | 2.4 | KHz | 2 | KHz | 2 | KHz |
|  | 50000 | 63 | Hz | 51 | Hz | 47 | Hz |
| 2000 | 100 | 4.2 | KHz | 4.7 | KHz | 5 | KHz |
|  | 200 | 2.5 | KHz | 2.7 | KHz | 2.8 | KHz |
|  | 500 | 1.1 | KHz | 1.1 | KHz | 1.1 | KHz |
|  | 1000 | 670 | Hz | 617 | Hz | 610 | Hz |
|  | 50000 |  | Hz | 14 | Hz | 14 | Hz |
| 10000 | $10 \mu \mathrm{~F}$ | . 02 Hz |  | . 015 Hz |  | . 013 Hz |  |

*NOTE: Frequency values are typical
Accuracy $\pm 10 \%$ from Chip to Chip

ABSOLUTE MAXIMUM RATINGS: (All voltages referenced to $\mathrm{V}_{\mathrm{DD}}$ )

|  | SYMBOL | VALUE | UNITS |
| :--- | :---: | :---: | :---: |
| DC Supply Voltage | $\mathrm{V}_{\text {SS }}$ | +18 | V |
| Voltage (Any Pin) | $\mathrm{V}_{\text {IN }}$ | 0 to $\mathrm{V}_{\text {SS }}+.3$ | V |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -25 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |




FIGURE 2 - LS7210 OSCILLATOR CONNECTION


FIGURE 3 - MODE DEFINITION TIMING DIAGRAM
A - Turn-off delay in "Dual Delay" and "Delayed Release" mode.
B - Turn-on delay in "Dual Delay" and "Delayed Operate"mode; one-shot period in "one-shot" mode.
C - Output remains on in "Delayed Release" and "Dual Delay" modes due to negative "trigger" transition before the turn-off delay is over.
D - Output remains off in"Delayed Operate" mode due to positive trigger transition before the turn-on delay is over.
E - One-Shot period extended by re-triggering.
NOTE: $\triangle$ is the programmed delay.


FIGURE 4 - LS7210 TIMING DIAGRAM

Note 1. - $A, B$ and trigger inputs are clocked into the input latches with the negative edge of the ext. clock.
Note 2. - In all modes except One-Shot, the output changes with the positive transition of the ext. clock. In One-Shot mode the output is turned on with the negative transition and turned off with the positive transition of the ext. clock.

DC ELECTRICAL CHARACTERISTICS: $-25^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified All voltages referenced to $\mathrm{V}_{\mathrm{DD}}$


## SWITCHING CHARACTERISTICS:

(See Figure 4)

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Oscillator Frequency | $\mathrm{f}_{\text {osc }}$ | .01 Hz | - | 100 KHz | - |
| External Clock |  |  |  |  |  |
| Frequency | $f_{\text {ext }}$ | DC | - | 160 KHz | - |
| External Clock <br> Positive Pulse |  |  |  |  |  |
| Width | $\mathrm{t}_{\mathrm{H}}$ | 3 | - | - | $\mu \mathrm{s}$ |

External Clock
Negative Pulse Width
$t_{L} \quad 3$
A, B and Trigger
Input Set-Up

| Time | $t_{S}$ | - | 200 | 300 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- |

EXT Clock to Output Delay (turn-on delay in delayed release mode and turn-off delay in
delayed operate mode) $\quad t_{\text {nd }} \quad-\quad 7001000 \quad$ ns

EXT Clock to Output
Delay at the End of

| Time Out | $t_{\text {od }}$ | - | 1 | 1.6 | $\mu \mathrm{~s}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

EXT Clock to Output Delay (turn-on Delay in One Shot Mode) $\mathrm{t}_{\mathrm{sd}}$

## SEQUENTIAL TURN ON


*NOTE:
Output of LS7210 is open drain FET. Some load to ground is required to cause output to go negative.

FIGURE 6

UNSYMMETRICAL FLASHER
 weighting factor.


FIGURE 7

LS7210 IN DELAYED OPERATE MODE TO ACHIEVE ONE TO 31 MINUTE DELAY


FIGURE 8

## AUTO RESET WATCHDOG CIRCUIT



NOTE: Inputs A, B are in One Shot mode.
In this application an output is generated whenever the perodic sampling signal from the MPU is interrupted.

FIGURE 9

Manufacturers of Custom and Standard LSI Circuits 1235 Walt Whitman Road, Melville, NY 11747 TWX: (510) 226-7833 FAX: 5162710405 Telephone: (516) 271-0400


## DESCRIPTION

The LS7220 is a monolithic, ion implanted MOS 4 key keyless lock. The circuit includes sequential logic for interpretation of correct key closure; out of sequence detection circuitry, and save memory.

## DESCRIPTION OF OPERATION:

SENSE:
A logical " 1 " at this input charges the external CONVENIENCE DELAY capacitor, and enables the SELECTED KEYS inputs to be recognized in proper sequence and enables the lock control, lock indicator and save indicator outputs. A low at this input keeps all outputs in the OFF condition (logical " 0 ") and resets the device if the "SAVE MEMORY" was reset by a logical " 1 " at the LOCK input.

## SELECTED KEYS:

A sequence of logical " 1 "'s at the inputs $I_{1}, I_{2}, I_{3}$, and $I_{4}$ (in correct sequence) set the "SEQUENTIAL MEMORY", causes the LOCK CONTROL output to go high and the LOCK INDICATOR to open.

## REVISED NOVEMBER 1985



TOP VIEW STANDARD 14 PIN DIP

Figure 1

SAVE:
A logical " 1 " at this input sets the "SAVE MEMORY" and protects the internal "SEQUENTIAL MEMORY" from resetting in the event of a change at the SENSE input. The SAVE status is indicated by a logical " 1 " at the SAVE INDICATOR output. (See LOCK).

## UNSELECTED KEYS:

A logical " 1 " at this input resets the "SEQUENTIAL DETECTOR" for the SELECTED KEYS inputs. This input may be wired to all the keys that are not part of the input sequence.

LOCK:
A logical " 1 " at this input removes any previous SAVE status. (See SENSE). This is indicated by an open at the SAVE INDICATOR output.

## CONVENIENCE DELAY:

An external capacitor at this input delays changes on any of the outputs when SENSE changes from high to low. The delay is a function of the external capacitance and the supply voltage. See Figure 2.

LOCK CONTROL:
This output is on (logical " 1 ") when SENSE is high and the "SEQUENTIAL MEMORY" is set. (See SELECTED KEYS). This output goes open when SENSE goes low (after convenience delay). It goes to a logical " 1 " again when SENSE goes high and the "SEQUENTIAL MEMORY" was saved by a logical " 1 " at the SAVE input.

## LOCK INDICATOR:

This output is the complement of the LOCK CONTROL output.

SAVE INDICATOR:
This output is on (logical " 1 ") when SENSE is at logical " 1 " and the "SAVE MEMORY" is set by a logical " 1 " at the SAVE input.

POWER-ON-RESET:
A Power-On-Reset circuit resets the device to a "lock" condition upon application of power.

POWER SUPPLIES:
The circuit will operate over the range of +5 to +18 volts.

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor any infringements of patent rights of others which may result from its use.

MAXIMUM RATINGS: (Voltages Referenced to $\mathrm{V}_{\mathrm{DD}}$ )

| Rating | Symbol | Value | Units |
| :--- | :---: | :---: | :--- |
| DC Supply Voltage | $V_{\text {ss }}$ | +5 to +18 | Vdc |
| Operating Temperature Range | TA | -25 to +70 | ${ }^{0} \mathrm{e}$ |
| Storage Temperature Range | TSTG | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS:
$\left(\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=+5\right.$ to $+18 \mathrm{~V},-25^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified).

OUTPUT SPECIFICATIONS:
SOURCE CURRENT

|  | VSS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Lock Control | 5 Vdc | 2.40 | 3.75 | 6.30 | mA |
| Output Pin 13 | 9 Vdc | 7.20 | 9.75 | 14.70 |  |
| On (Logic "1") | 12 Vdc | 10.80 | 14.25 | 21.00 |  |
| $\mathrm{V}_{\text {out }}=\mathrm{V}_{\text {ss }}-2$ | 15 Vdc | 14.40 | 18.75 | 27.30 |  |
|  | 18 Vdc | 18.00 | 23.25 |  |  |
| Convenience | 5 Vdc | 0.20 | 0.29 | 0.50 | mA |
| Delay Pin 12 | 9 Vdc | 0.55 | 0.75 | 1.13 |  |
| On (Logic " 1 ") | 12 Vdc | 0.83 | 1.10 | 1.60 |  |
| $\mathrm{V}_{\text {out }}=\mathrm{V}_{\text {ss }}-2$ | 15 Vdc | 1.10 | 1.44 | 2.10 |  |
|  | 18 Vdc | 1.40 | 1.80 | 2.30 |  |
| Lock Indicator | 5 Vdc | . 40 | . 60 | 1.00 | mA** |
| Output Pin 8 | 9 Vdc | 3.00 | 4.30 | 6.90 |  |
| On (Logic "1") | 12 Vdc | 6.10 | 8.50 | 13.00 |  |
| $\mathrm{V}_{\text {out }}$ Clamp to | 15 Vdc | 10.40 | 14.00 | 21.00 |  |
| 1.7 V | 18Vdc | 15.80 | 20.00 | 30.00* |  |
| Save Indicator | 5 Vdc | . 80 | 1.20 | 2.00 | mA** |
| Output Pin 10 | 9 Vdc | 6.00 | 8.60 | 13.80 |  |
| On (Logic " 1 ") | 12 Vdc | 12.20 | 17.00 | 30.00* |  |
| $V_{\text {out }}$ Clamp to | 15 Vdc | 20.80 | 28.00 | 30.00** |  |

* Indicates maximum allowable current drain of 30 milliamperes. Note: Limit output current to 30 mA max.

INPUT VOLTAGE SPECIFICATIONS:

| Parameter | Symbol | $\begin{aligned} & \text { VSS } \\ & \text { Vdc } \end{aligned}$ | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Logic "0" | ViL | 5.0 | 0 | Vss-3.0 | Vdc |
|  |  | 9 | 0 | Vss-6.0 |  |
|  |  | 12 | 0 | Vss-8.0 |  |
| SENSE |  | 15 | 0 | Vss--9.0 |  |
|  |  | 18 | 0 | Vss-9.5 |  |
| Input Logic "1" | ViH | 5.0 | Vss-1.5 | Vss | Vdc |
|  |  | 9 | Vss-3.5 | Vss |  |
|  |  | 12 | Vss-5.5 | Vss |  |
|  |  | 15 | Vss-6.0 | Vss |  |
|  |  | 18 | Vss-6.5 | Vss |  |
| All Other Input Logic " 0 " | ViL | Vss | 0 | Vss-3 | Vdc |
| Inputs \{ Input Logic "1" | ViH | Vss | Vss-1 | Vss |  |

** Current drive balanced for equal brightness on red and green indicators.

NOTE: Typical input load current is $6 \mu \mathrm{~A}$ with input @ $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}} @+12 \mathrm{~V}$.


Figure 7


| Parameter | Symbol | MAX | Units |
| :---: | :---: | :---: | :---: |
| Convenience Delay: |  |  |  |
| Set-Up Time ${ }^{\text {S }}$ See Note | TS | 4 | $\mu \mathrm{sec}$ |
| Hold Time Selow | TH | 8 | $\mu \mathrm{sec}$ |
| Input Lock Control: |  |  |  |
| Output Delay | TLC | 8 | $\mu \mathrm{sec}$ |
| Input Pulse Width | TIW | 25 | $\mu \mathrm{sec}$ |

NOTE: TS and TH were measured without any external capacitance at convenience delay (Pin 12) input.

## QUIESCENT SUPPLY CURRENT:

(All inputs and outputs open)

| Symbol | Vss | MAX | UNITS |
| ---: | ---: | ---: | ---: |
| IDD | 5 Vdc | 20 | $\mu \mathrm{~A}$ |
|  | 9 Vdc | 30 |  |
|  | 12 Vdc | 40 |  |
|  | 15 Vdc | 50 |  |
|  | 18 Vdc | 70 |  |

Typical Hold Time Vs. VSS
(with $1 \mu \mathrm{~F}$ convenience delay capacitor)


Figure 2


TIMING DIAGRAM
Figure 3


Figure 4
A typical automotive anti-theft circuit is shown in the schematic diagram. When the ignition switch is turned on the SENSE input (pin 1) goes high and the circuit is ready to accept the unlocking input sequence at $I_{1}, I_{2}, I_{3}$ and $I_{4}$ (pin $3,4,5$ and 6 respectively). If the keys associated with these inputs are depressed exactly in sequence of $I_{1}, I_{2}, I_{3}$ and $I_{4}$, the lock control output (pin 13 ) will become $0 N$ and the lock relay will be energized. This state will be indicated by the OFF condition of the lock indicator output (pin 8) which will render the red LED OFF (an indication of unlock condition). If the keys are depressed in any sequence other than as described above, the internal sequential detector will be reset and the entire sequence must be repeated.
In order to save the ON condition of the lock control output when the ignition switch is turned OFF (i.e., when the SENSE input becomes low) the key associated with the SAVE input (pin 11) will have to be depressed. The "SAVE" status will be indicated by a high at the save indicator output
(pin 10), which in turn will turn the green LED ON. If the ignition switch is turned OFF while the green LED is on, all the output status will be preserved in the internal memory, so that when the ignition switch is turned on again there will be no need to go through the input sequence again. This feature could be used for valet parking and garage service.
Status saving may be cancelled by depressing the lock key followed by turning the ignition switch OFF for a time greater than the convenience delay. This will also turn OFF the lock control output.


Figure 5
Typical 4 key code having MOMENTARY output. The size of $C_{1}$ determines the length of entry time (See Figure 2). The specific code shown is 4179.

## LSI/CSI

## KEYBOARD PROGRAMMABLE DIGITAL LOCK CIRCUIT

## FEATURES:

- Stand alone lock logic
- 38416, 4-digit combinations
- 3 different user programmable codes
- Momentary and static lock control outputs
- Internal keyboard debounce circuit
- Tamper detection output
- Circuit status outputs
- Low current consumption $30 \mu \mathrm{a}$ max @ 12 VDC)
- Single power supply operation (+4 to +18 VDC )
- All inputs protected
- High noise immunity


## GENERAL DESCRIPTION:

The LS7222 is a programmable electronic lock implemented in a monolithic CMOS integrated circuit, packaged in a 20 pin DIP. The circuit contains all the necessary memory, decoder and control logic to make a programmable "keyless" lock system to control electro-mechanical type locks. Input is provided by a matrix keypad whose maximum allowable size is $4 \times 4$.

The LS7222 can be programmed to recognize 3 different codes: one to lock (arm), one to unlock (disarm), and one to unlock and trigger an alarm (duress). Progamming is done via the keypad inputs. Any entry from the keypad (when not in the program mode) which does not match one of the 3 programmed codes will cause the TAMPER output to become active.

The monolithic, low power CMOS design of the LS7222 enables it to be designed into typical battery backed-up and automotive type security systems.

## DETAILED DESCRIPTION:

CODES - There are 3 different function codes which the LS7222 can store in memory. Each code consists of a 4 digit number which must be entered in exact sequence and before the keypad entry enable time expires. The 3 codes and their functions are explained below.

1. The Arm code, when entered from the keypad, causes the LOCK/UNLOCK output to latch low and the ARM output to momentarily go high. Whenever power is first applied to the LS7222, the circuit defaults to the Arm code corresponding to the keys X1 Y1, X1 Y2, X2 Y2, X2 Y1. The code can then be altered to any other 4 digit code by entering the Program mode and keying in the new code.
2. The Disarm code, when entered from the keypad, causes the LOCK/UNLOCK output to latch high and the DISARM output to momentarily go high. The first 3 digits of the Disarm

CONNECTION DIAGRAM - TOP VIEW
STANDARD 20 PIN PLASTIC DIP


FIGURE 1
code must be identical to the first 3 digits of the Arm code; the 4th digit may or may not be identical for the two codes. When the two codes are the same in all 4 digits, i.e. the same code is chosen for arming and disarming, the entry of the code will cause the LOCK/UNLOCK output to toggle. This means that if the output was high (unlocked) it will go low (locked) and vice-versa. Whenever power is first applied to the LS7222, the circuit defaults to the DISARM code corresponding to the keys $\mathrm{X} 1 \mathrm{Y} 1, \mathrm{X} 1 \mathrm{Y} 2, \mathrm{X} 2 \mathrm{Y} 2, \mathrm{X} 1 \mathrm{Y} 1$. The code can then be altered by entering the Program mode.
3. The Duress code, when entered from the keypad, causes the LOCK/UNLOCK output to latch high and the DISARM output to momentarily go high; at the same time the ALARM output will latch high to enable an external alarm. The first 3 digits of the Duress code must be identical to the first 3 digits of the Arm and Disarm codes; the 4th digit must be different to activate the ALARM output. Whenever power is first applied to the LS7222, the circuit defaults to the Duress code corresponding to the keys $\mathrm{X} 1 \mathrm{Y} 1, \mathrm{X} 1 \mathrm{Y} 2, \mathrm{X} 2 \mathrm{Y} 2, \mathrm{X} 1$ $Y 2$. The code can then be altered the same way as the other two codes.

PROGRAM MODE - The current Arm/Disarm/Duress codes may be altered to any other value by initializing the Program mode. The steps involved for altering the codes are as follows:

1. Enter the current Disarm code causing the DISARM output to go high.
2. Before the keypad entry enable time expires, enter the key corresponding to matrix position X 4 Y 1 two times. This will cause the PROGRAM MODE output to latch high, indicating that the circuit is now in the Program mode. The keypad entry enable timer is disabled during the Program mode.
3. Enter a 6 digit number from the keypad. The PROGRAM MODE output will latch low, indicating that the new codes have successfully been programmed. Of the 6 digits, the first 4 constitute the Arm code; the first 3 and the 5th constitute the Disarm code, and the first 3 and the 6th constitute the Duress code. If an error is introduced or it is desired to change the codes before the 6 th digit is typed. enter the key X4 Y3. This will reset the internal memory pointer of the LS7222 and a new 6 digit number can be entered.

KEYPAD INTERFACE - The four $X$ inputs and four $Y$ outputs are designated for keypad interface (see FIG. 2). Since the X inputs have internal pull-ups, the maximum matrix size of 4 by 4 does not have to be utilized. And because the Y outputs have open drains, more than one LS7222 may share the same keypad.
During normal operation the LS7222 will scan the matrix looking for a switch closure. Once a closure has been detected, the internal keyboard debounce logic determines if a "valid" key has been pressed or that if noise is just present. Only one valid input will be generated with any key closure. The use of internal keyboard debouncing and schmitt triggers on the inputs provides the LS72२2 with very high noise immunity.

TAMPER - When a valid key has been detected by the LS7222, the entry is compared against the appropriate reference in the internal memory. If the requirements of digit value and code sequential postion are not fulfilled, the TAMPER output will momentarily go high; this indicates that an illegal code entry was attempted. The keypad entry enable timer and memory pointer will both be reset so that entry of the code can be attempted again.

TABLE 1. PIN DESCRIPTIONS

| PIN | FUNCTION |  |
| :--- | :---: | :--- |
| 1 | VSS | Supply voltage negative. |
| 2 | RC-OSC | Determines the LS7222's internal clock frequency, which is used for keyboard scanning <br> and debounce. A resistor (to VDD) and a capacitor (to VSS) connected to this input sets <br> the frequency. |
| $3,4,5,6$, | X1,X2,X3,X4 <br> Y1,Y2,Y3,Y4 | The four X inputs and four Y outputs are designed to interface to a keypad matrix whose <br> maximum allowable size is 4 by 4. |
| 11 | PROGRAM MODE | This output goes high when the program mode is initiated. It resets to a low state after the <br> 6 digit Arm/Disarm/Duress combination code has been programmed. |
| 12 | CAP-M | A capacitor connected between this input and VSS controls the duration of the ARM, <br> DISARM, and TAMPER outputs. |
| 13 | TAMPER | Whenever a key is entered that is not a valid code element, this output goes high for a <br> period determined by the capacitor on the CAP-M input. |
| 14 | ARM | This output generates an active high output every time the Arm code is entered, irrespective <br> of whether the circuit is currently in the disarmed state or not. The duration of this output <br> is determined by the capacitor on the CAP-M input. |
| 15 | ALARM | When the Duress code is entered, this output latches high to enable an external alarm. The <br> ALARM output resets to a low state when the Arm code is entered again. |
| 16 | DISARM | This output generates an active high output every time the Disarm code is entered, irres- <br> pective of whether the circuit is currently in the armed state or not. The duration of this <br> output is determined by the capacitor on the CAP-M input. |
| 17 | When the Disarm code or the Duress code is entered, this output latches high. When the <br> Arm code is entered, the output latches low. If the Disarm or Duress code is entered when <br> the output is already high (i.e., already disarmed), the output remains unaffected. Similarly, <br> if the Arm code is entered when the output is already low (i.e. already armed). it remains <br> unchanged. An exception to this rule is when the Arm and Disarm codes are identical in all <br> 4 digits. In that situation, the output will toggle every time the code is entered. |  |
| 18 | LOCKUUNLOCK |  |

 EITHER STATUS OR DISPLAY INFORMATION

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.


# KEYBOARD PROGRAMMABLE DIGITAL LOCK CIRCUIT 

REV. 1/88

## FEATURES:

- Stand alone lock logic
- 38416, 4-digit combinations
- 3 different user programmable codes
- Momentary and static lock control outputs
- Internal keyboard debounce circuit
- Tamper detection output
- Circuit status outputs ‘
- Low current consumption $30 \mu \mathrm{a}$ max $\left.{ }^{(312} 12 \mathrm{VDC}\right)$
- Single power supply operation (+4 to +18 VDC)
- All inputs protected
- High noise immunity


## GENERAL DESCRIPTION:

The LS7223 is a programmable electronic lock implemented in a monolithic CMOS integrated circuit, packaged in a 20 pin DIP. The circuit contains all the necessary memory, decoder and control logic to make a programmable "keyless" lock system to control electro-mechanical type locks. Input is provided by a matrix keypad whose maximum allowable size is $4 \times 4$.

The LS7223 can be programmed to recognize 3 different codes: one to toggle an output, one to toggle an output and generate a pulse, and one to toggle an output and trigger an alarm. Programming is done via the keypad inputs. Any entry from the keypad (when not in the program mode) which does not match one of the 3 programmed codes, will cause the TAMPER output to become active.

The monolithic, low power CMOS design of the LS7223 enables it to be designed into typical battery backed-up and automotive type security systems.

DETAILED DESCRIPTION:
CODES - There are 3 different function codes which the LS7223 can store in memory. Each code consists of a 4 digit number which must be entered in exact sequence and before the keypad entry enable time expires. The 3 codes and their functions are explained below.

1. The Primary code, when entered from the keypad, causes the LOCKKUNLOCK 1 output to toggle and the MOMENTARY output to momentarily go high. Whenever power is first applied to the LS7223, the circuit defaults to the Primary code corresponding to the keys $\mathrm{X} 1 \mathrm{Y} 1, \mathrm{X} 1 \mathrm{Y} 2, \mathrm{X} 2 \mathrm{Y} 2, \mathrm{X} 2 \mathrm{Y} 1$. The code can then be altered to any other 4 digit code by entering the Program mode and keying in the new code.


FIGURE 1
2. The Secondary code, when entered from the keypad, causes the LOCK/UNLOCK 2 output to toggle. The first 3 digits of the Secondary code must be identical to the first 3 digits of the Primary code; the 4th digit may or not be identical for the two codes. When the two codes are the same in all 4 digits, the entry of the code will cause both the LOCK/UNLOCK 1 and the LOCKIUNLOCK 2 outputs to toggle. Whenever power is first applied to the LS7223, the circuit defaults to the Secondary code corresponding to the keys $X 1 Y 1, X 1 Y 2, X 2 Y 2, X 1 Y 1$. The code can then be altered by entering the Program mode.
3. The Duress code, when entered from the keypad, causes the LOCKJUNLOCK 1 output to toggle; at the same time the ALARM output will latch high to enable an external alarm. The first 3 digits of the Duress code must be identical to the first 3 digits of the Primary and Secondary codes; the 4th digit must be different to activate the ALARM output. Whenever power is first applied to the LS 7223, the circuit defaults to the Duress code corresponding to the keys X 1 $\mathrm{Y} 1, \mathrm{X} 1 \mathrm{Y} 2, \mathrm{X} 2 \mathrm{Y} 2, \mathrm{X} 1 \mathrm{Y} 2$. The code can then be altered the same way as the other two codes.

PROGRAM MODE - The current Primary/Secondary/Duress codes may be altered to any other value by initializing the Program mode. The steps involved for altering the codes are as follows:

1. Enter the current Secondary code causing the $\overline{\text { LOCK }}$ UNLOCK 2 output to toggle.
2. Before the keypad entry enable time expires, enter the key corresponding to matrix position X 4 Y 1 two times. This will cause the PROGRAM MODE output to latch high, indicating that the circuit is now in the Program mode. The keypad entry enable timer is disabled during the Program mode.
3. Enter a 6 digit number from the keypad. The PROGRAM MODE output will latch low, indicating that the new codes have successfully been programmed. Of the 6 digits, the first 4 constitute the Primary code; the first 3 and the 5th constitute the Secondary code, and the first 3 and the 6th constitute the Duress code. If an error is introduced or it is desired to change the codes before the 6th digit is typed, enter the key X4 Y3. This will reset the internal memory pointer of the LS7223 and a new 6 digit number can be entered.

KEYPAD INTERFACE - The four $X$ inputs and four $Y$ outputs are designated for keypad interface (see FIG. 2). Since the $\bar{X}$ inputs have internal pull-ups, the maximum matrix size of 4 by 4 does not have to be utilized.

During normal operation the LS7223 will scan the matrix looking for a switch closure. Once a closure has been detected, the internal keyboard debounce logic determines if a "valid" key has been pressed or that if noise is just present. Only one valid input will be generated with any key closure. The use of internal keyboard debouncing and schmitt triggers on the inputs provides the LS7223 with very high noise immunity.

TAMPER - When a valid key has been detected by the LS7223, the entry is compared against the appropriate reference in the internal memory. If the requirements of digit value and code sequential postion are not fulfilled, the TAMPER output will momentarily go high; this indicates that an illegal code entry was attempted. The keypad entry enable timer and the memory pointer will both be reset so that entry of the code can be attempted again.

TABLE 1. PIN DESCRIPTIONS

| PIN | FUNCTION | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | VSS | Supply voltage negative. |
| 2 | RC-OSC | Determines the LS7223's internal clock frequency, which is used for keyboard scanning and debounce. A resistor (to VDD) and a capacitor (to VSS) connected to this input sets the frequency. With a $1.5 \mathrm{M} \Omega$ resistor and a 100 pf capacitor, the internal frequency is typically 10 khz and the internal anti-bounce is typically 25 milliseconds. |
| $\begin{aligned} & 3,4,5,6 \\ & 7,8,9,10 \end{aligned}$ | $\begin{aligned} & \mathrm{X} 1, \mathrm{X} 2, \mathrm{X} 3, \mathrm{X4} \\ & \mathrm{Y} 1, \mathrm{Y} 2, \mathrm{Y}, \mathrm{Y} 4 \end{aligned}$ | The four X inputs and four Y outputs are designed to interface to a keypad matrix whose maximum allowable size is 4 by 4 . |
| 11 | PROGRAM MODE | This output goes high when the program mode is initiated. It resets to a low state after the 6 digit Primary/Secondary/Duress combination code has been programmed. |
| 18 | LOCK STATUS | Functionally, this output is identical to the LOCK/UNLOCK 1 output, with the exception that its polarity is reversed with respect to the LOCK/UNLOCK 1 output. This output is intended for driving a display lamp to indicate the lock status. |
| 12 | CAP-M | A capacitor connected between this input and VSS controls the duration of the MOMENTARY and TAMPER outputs. |
| 13 | TAMPER | Whenever a key is entered that is not a valid code element, this output goes high for a period determined by the capacitor on the CAP-M input. |
| 14 | MOMENTARY | This output generates an active high output every time the Primary code is entered. The duration of this output is determined by the capacitor on the CAP-M input. |
| 15 | ALARM | When the Duress code is entered, this output latches high to enable an external alarm. The ALARM output resets to a low state when the Primary code is entered again. This output powers-up to a low state. |
| 16 | LOCK/UNLOCK 2 | Whenever the Secondary code is entered, this output toggles. The output powers-up into a low state. |
| 17 | LOCK/UNLOCK 1 | Whenever the Primary code or the Duress code is entered, this output toggles. The output powers-up into a low state. |
| 19 | CAP-K | A capacitor connected between this input and VSS sets the time limit for entering a 4 digit code from the keypad. ( 6 digits when initiating the program mode) |
| 20 | VDD | Supply voltage positive. |




FIGURE 2

NOTE: 1. Keypad shown is a typical telephone $4 \times 3$ matrix type. Switch resistance should be $\leq 1 \mathrm{~K} \Omega$.
2. Configuration shown is typical. The outputs of the LS7223 are functionally designed to provide either status or display information.

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.

LS7225 LS7226*

## DIGITAL LOCK CIRCUIT

 with Tamper Output
## FEATURES:

- Stand Alone Lock Logic
- 5040, 4 Digit Combination with a 10 number Key Board
- Out of Sequence Detection
- Tamper Output,Sequence Enable Input
- Direct LED and Lock Relay Drive
- Externally Controlled Combination Delay
- Internal Pull Down Resistors on all Inputs
- High Noise Immunity
- Low Current Consumption ( $40 \mu \mathrm{~A}$ max @ 12 VDC )
- Single Power Supply Operation (+4V to +18V)
- Momentary or Static Lock Control Output
- Auxilary Delay Circuitry Included


## DESCRIPTION:

The LS7225 is a monolithic, ion implanted MOS 4 Key Keyless lock. The circuit includes sequential logic for interpretation of correct key closure; a momentary and Static Lock Control output, out of sequence detection circuitry and a tamper output.

## DESCRIPTION OF OPERATION:

SELECTED KEYS AND COMBINATION DELAY: A sequence of logical " 1 "' $s$ at the inputs $I_{1}, I_{2}, I_{3}$, and $I_{4}$ (in correct sequence) sets the "SEQUENTIAL MEMORY", causing the LOCK CONTROL output to go high, the MOMENTARY LOCK CONTROL OUTPUT to go high, (See MOMENTARY LOCK CONTROL), and the lock indicator to open. An external capacitor at input $I_{1}$ (Pin 11) determines the amount of time allowed to enter the SELECTED KEYS inputs in proper sequence. The delay is a function of the external capacitance and the supply voltage (See figure 2)

[^2]

TOP VIEW
STANDARD 14 PIN DIP
Figure 1

UNSELECTED KEYS:
A logical " 1 " at this input resets the SEQUENTIAL DETECTOR" for the SELECTED KEYS inputs and causes the TAMPER output to transmit a pulse. This input should be wired to all the keys that are not part of the input sequence.

LOCK CONTROL:
This toggle output will change state (logical" 1 " or open) when the "SEQUENTIAL MEMORY" is set. (See SELECTED KEYS).
*See figure 7

DC ELECTRICAL CHARACTERISTICS:
( $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=+4$ to $+18 \mathrm{~V},-25^{\circ} \mathrm{C} \leq T A \leq+70^{\circ} \mathrm{C}$ unless otherwise specified).

## LOCK INDICATOR:

This output is the complement of the LOCK CONTROL output (it drives an LED directly.)

## MOMENTARY LOCK CONTROL:

This output goes on (Logical " 1 ") when the "SEQUENTIAL MEMORY" is set. It goes open when input $I_{1}$ (pin 11) to the input delay level detector changes from logical " 1 " to logical " 0 ". (See Input Voltage Specification)

## TAMPER:

This output gives a $15 \mu \mathrm{~s}$ pulse when $\mathrm{I}_{3}$ or $\mathrm{I}_{4}$ receives a logic " 1 " out of sequence or when input pin 10 (unselected key) receives a logical " 1 ". This output is normally open. (See Figure 3) Tamper output is inhibited during the time between "power on" and the first logic " 1 " input to pin 11.

The tamper output should be used to discharge the capacitor at Pin 11 as shown in figure 8 and figure 4 so that $l_{1}$ must be applied again to start a new sequence when a tamper output occurs. Pulse stretcher network is indicated to provide sufficient discharge time.

## SEQUENCE ENABLE:

A Logical " 1 " at this input disables the "SEQUENTIAL DETECTOR" thereby disallowing any sequential input. This input is intended to be used in conjunction with the TAMPER output (See Application Note 2).

POWER-ON-RESET:
A Power-On-Reset circuit resets the device to a "lock" condition upon application of power.

## POWER SUPPLIES:

The circuit will operate over the range of +4 to +18 volts.

## AUXILIARY DELAY NETWORK (pins $1 \& 4$ )

This retriggerable one shot is provided for any convenient delay generation.

MAXIMUM RATINGS: (Voltages Referenced to $\mathrm{V}_{\text {DD }}$ )

| Rating | Symbol | Value | Units |
| :--- | :---: | :---: | :--- |
| DC Supply Voltage | V SS | +4 to +18 | Vdc |
| Operating Temperature Range | TA | -25 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | TSTG | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |


|  | VSS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Lock Control and | 5 Vdc | 1.50 | 3.00 | 4.50 | mA |
| Momentary Lock | 9 Vdc | 3.00 | 5.50 | 8.00 |  |
| Control Output Pin | 12Vdc | 5.00 | 7.50 | 9.50 |  |
| 8 and 900 (Logic | 15 Vdc | 8.00 | 10.00 | 12.50 |  |
| "1") Vout=V ${ }_{\text {SS }}$-2 | 18Vdc | 9.00 | 11.00 | 13.50 |  |
| Tamper Output | 5 Vdc | 0.05 | 0.10 | 0.30 | mA |
| Pin 5 On | 9 Vdc | 0.50 | 0.80 | 1.20 |  |
| (Logical "1") | 12 Vdc | 0.70 | 1.00 | 1.60 |  |
| Vout $=\mathrm{V}_{\text {SS }}-2$ | 15 Vdc | 0.90 | 1.50 | 2.00 |  |
|  | 18Vdc | 1.50 | 2.10 | 2.60 |  |
| Aux Delay output | 5 Vdc | 0.40 | 0.62 | 0.84 | mA |
| Pin 4 On (Logic | 9 Vdc | 1.24 | 1.62 | 2.04 |  |
| "1") Vout=V SS $^{-2}$ | 12 Vdc | 1.84 | 2.37 | 3.00 |  |
|  | 15 Vdc | 2.44 | 3.12 | 3.84 |  |
|  | 18 Vdc | 3.04 | 3.87 | 4.74 |  |
| Lock Indicator | 5 Vdc | 0.30 | 0.60 | 1.00 | mA |
| Output Pin 7 | 9 Vdc | 2.00 | 3.00 | 4.50 |  |
| On (Logical "1") | 12 Vdc | 5.00 | 6.00 | 7.00 |  |
| Vout Clamp to | 15 Vdc | 7.00 | 8.00 | 10.00 |  |
| 1.7 V | 18 Vdc | 8.00 | 10.00 | 13.00 |  |

INPUT VOLTAGE SPECIFICATIONS:

| Parameter | Symbol | $V_{S S}$ <br> $V d c$ |
| :--- | :--- | :--- | :--- |$\quad$ MIN MAX $\quad$ UNITS

INPUT LEVEL
DETECTORS
Pins 1 and 11

| Input Logic "0" | ViL | 5.0 | 0 | $V_{S S}-3$ | Vdc |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 9 | 0 | $\mathrm{V}_{\text {SS }}-6$ |  |
|  |  | 12 | 0 | $V_{\text {SS }}-8$ |  |
|  |  | 15 | 0 | $\mathrm{V}_{\text {SS }}-9$ |  |
|  |  | 18 | 0 | $\mathrm{V}_{\text {SS-9.5 }}$ |  |
| Input Logic "1" | ViH | 5.0 | $V_{S S}-1.0$ | $V_{S S}$ | Vdc |
|  |  | 9 | $V_{\text {SS }}-2.5$ | $V_{\text {SS }}$ |  |
|  |  | 12 | $V_{\text {SS }}-4.5$ | $V_{S S}$ |  |
|  |  | 15 | $V_{\text {SS }}-5.0$ | $V_{S S}$ |  |
|  |  | 18 | $\mathrm{V}_{\text {SS }}-5.5$ | $\mathrm{V}_{\text {SS }}$ |  |
| All Other Inputs |  |  |  |  |  |
| Input Logic "0" | ViL | $V_{\text {SS }}$ | 0 | $\mathrm{V}_{S S}-3$ | Vdc |
| Input Logic "1" | ViH | $V_{\text {SS }}$ | $\mathrm{V}_{S^{-1}}$ | $V_{\text {SS }}$ | Vdc |

NOTE: Typical input load current is $6 \mu \mathrm{~A}$ with input $@ V_{D D}, \mathrm{~V}_{S S} @+12 \mathrm{~V}$.
INPUT CAPACITANCE: 10 PF



Timing Diagram
Figure 3


Figure 8
Typical application for independent control of combination (input) time and "UNLOCK" time.

C-1 determines input time.
C-2 determines "UNLOCK" time.
Note: With this configuration one tamper pulse is transmitted at the start of "UNLOCK" time.


Figure 6



A typical circuit is shown in the schematic diagram.
When input $I_{1}$ (pin 11) goes high, the circuit is ready to accept the unlocking input sequence at $I_{2}, I_{3}$ and $I_{4}$ (pins 12,13 , and 14 respectively). If the Keys associated with these inputs are depressed exactly in sequence of $I_{1}, I_{2}, I_{3}$ and $I_{4}$, the lock control output (pin 8) will become ON, the momentary lock control output (pin 9) will be ON until input $I_{1}$ (pin 11) becomes low. The state $O N$ of the lock control will be indicated by the OFF Condition of the lock indicator output (pin 7) which will render the LED OFF (an indication of unlock condition). If the Keys are depressed in any sequence other than as described above, the internal "SEQUENTIAL DET. ECTOR" will be reset and the entire sequence must be repeated. The lock control output is turned OFF by repeating the input sequence. The Momentary Lock Control output goes high each time the correct sequence is entered. The specific code shown is 4720.

TYPICAL APPLICATION OF LS7225 IN MACHINE OR AREA ACCESS
Figure 4


TYPICAL TAMPER LOCK DISABLE APPLICATION

## Figure 5

A System with 12 seconds reset after 5 TAMPER outputs and support circuitry is shown. The specific code is 2750 . If the Keys associated with the given code are not depressed exactly in sequence or if any Key associated with the unselected Keys (Reset) is depressed, the pulse from the Tamper output will clock the 4015 Dual 4 -bit shift register which transmits a logical " 1 " from input $D$ to output Q4 after five clock pulses. A logical " 1 " in Q4 will charge up the $2 \mu \mathrm{~F}$ capacitor, turn on the AUX. DELAY OUTPUT for 12 seconds and keep the LS7225 in the RESET Mode vis SEQUENCE ENABLE (pin 2). After the $2 \mu$ F capacitor discharges, pin 2 of LS7225 becomes a logical " 0 '" and the keyless lock integrated circuit is ready to accept key inputs.
**NOTE: Due to mechanical keyboard bounce it may be necessary to include these (750pf) capacitors.


Manufacturers of Custom and Standard LSI Circuits
1235 Walt Whitman Road, Melville, NY 11747
TWX: (510) 226-7833 FAX: 5162710405
Telephone: (516) 271-0400

## ;7228/LS7229

## ADDRESS DECODER/TWO PUSHBUTTON DIGITAL LOCK

## FEATURES:

- Stand alone lock logic
- 9 bit code determined by 9 parallel inputs
- Two options of code input available: LS7228 - Dual train pulsed input LS7229 - Two momentary switches
- Out of sequence disabling circuit
- Current source lock control output
- External controlled delay to set maximum interpulse time.
- Single power supply operation (2.5V to 15.0 V )
- Low standby current (15uA maximum)
- 16 pin dual-in-line plastic package
- Cascadable


## DESCRIPTION:

LS7228/LS7229 are monolithic ion implanted MOS enicoder circuits. Each circuit includes logic for interpretation of correct sequential key closure or pulse input and a momentary lock control output. An out of sequence detection will disable any further insertions, and a new sequence may be reapplied after a delay time, determined by an external R/C time constant.

The LS7228 utilizes a dual train input format where the input "one's" data is applied to pin 13 and the input "zero's" is applied to pin 14. The common input (pin 15) is not used. (See figure 4). The LS7229 utilizes two momentary switches and pins 13,14 and 15 in a manual operating mode.

## PROGRAMMING 9 BIT CODE:

Pin 1 (leading bit) and through Pin 9 (end bit) with 512 (leading bit) different combinations. To program a Logic 1 the pin is left floating. To program a Logic 0 the pin is tied to VDD (GND).

## LOCK CONTROL OUTPUT:

Code entry is made at the one's port or the zero's port with logical one levels (+ volts) and returned to the logical zero level (GND) in sequential order. The lock control output will change to a logical one after the last correct bit entry returns to logical zero and will remain at a logical one for the period of the external R/C delay. If it is desired to maintain a constant logical one output, a tenth entry either at the one or zero port must be held at a logical one level.

## STANDBY AND OPERATING CURRENT:

1. Upon application of supply voltage, the standby section is activated, leaving the remaining portion of the circuit unenergized.

## REVISED NOVEMBER 1985



Figure 1
TOP VIEW
Standard 16 pin DIP
STANDBY AND OPERATING CURRENT (cont'd.) (Standby current is $15 \mu \mathrm{~A}$ max.)
2. The entire circuit is energized by entering the first bit in the code pattern and will be energized only during the selected external R/C delay time, every bit entry will refresh the external delay time. (Operating current is 5 mA max.)

## CASCADING: <br> See Figure 4.

DESCRIPTION OF INTERNAL OPERATION: (See fig. 3)
When entering code to either the one's port or the zero's port, an
external capacitor is charged and an internal inhibit is removed to allow further code insertion, providing that the previous insertion was the correct code. In effect, a one is transmitted through the nine BIT shift register if the input sequence agrees with the program applied to pins one through nine.

If an incorrect insertion occurs, the one is prevented from advancing even though further code insertions occur, keeping the external capacitor fully charged. Only the removal of code entrys will allow the external capacitor to discharge and reset the error logic, thereby permitting a new attempt at entering the correct code.

MAXIMUM RATINGS:

| PARAMETER | SYMBOL | VALUE | UNITS |
| :--- | :---: | :---: | :---: |
| Storage Temperature | $T_{\text {Stg }}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature | $T_{\mathrm{a}}$ | -25 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Voltage (any pin to $V_{S S}$ ) | $V_{\text {max }}$ | -30 to +0.5 | VOLTS |

DC ELECTRICAL CHARACTERISTICS
INPUT SPECIFICATIONS
INPUT VOLTAGE
Program Inputs (Pins 1 through 9)

|  | MIN. | MAX. | UNITS |
| :--- | :---: | :---: | :---: |
| Logical " 1 " ", | $V_{S S}-0.5$ | $V_{S S}$ | VOLTS |
| Logical " 0 " | 0 | $V_{S S}-2.5$ | VOLTS |

Serial Inputs (Pins 13, 14, 15)

|  |  | SYMBOL | VSS (VDC) | MIN | TYP. | MAX. |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | UNITS

External R Applied To Pin 12

|  | SYMBOL | $\mathrm{V}_{\text {SS }}$ | MIN | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | R | 2.5 | 33 | - | 3300 | K• $\Omega$ |
|  |  | 5.0 | 27 | - |  | K $\Omega$ |
|  |  | 9.0 | 22 | - |  | K $\Omega$ |
|  |  | 12.0 | 15 | - |  | K $\Omega$ |
|  |  | 15.0 | 10 | - | 3300 | K $\Omega$ |
| External R/C Input (Pin 12) |  |  |  |  |  |  |
|  | SYMBOL | $\mathrm{V}_{\text {SS }}$ (VDC) |  | TYP. |  | UNITS |
| Input Logic |  | 2.5 |  | 1.6 |  | VDC |
| "1" |  | 5.0 |  | 3.8 |  | VDC |
| Switching From |  | 9.0 |  | 7.5 |  | VDC |
| Logic ("0') to Logic ("1') |  | 12.0 |  | 10.4 |  | VDC |
|  |  | 15.0 |  | 13.4 |  | VDC |
|  | SYMBOL | VSS |  | TYP. |  | UNITS |
| Input Logic |  | 2.5 |  | . 6 |  | VDC |
| "0" |  | 5.0 |  | 1.2 |  | VDC |
| Switching From |  | 9.0 |  | 2.2 |  | VDC |
| Logic ("1') to Logic ('0') |  | 12.0 |  | 4.5 |  | VDC |
|  |  | 15.0 |  | 6.0 |  | VDC |


| Input Current To $\mathrm{V}_{\text {SS }}\left(\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}\right)$ |  |  |  |
| :---: | :---: | :---: | :---: |
|  | TYPICAL | MAX. | UNITS |
| Program Inputs | Standby 1 | - | nA |
| (Pins 1 through 9) | Operating 2 | -5 | uA |
| Input Current To V ${ }_{\text {DD }}$ ( $\mathrm{V}_{\text {IN }}$ to $\mathrm{V}_{\text {SS }}$ ) |  |  |  |
| Serial Input |  |  |  |
| (Pins 13 and 14) | 3 | 5 | uA |
| (Pin 15) | 1.5 | 3 | uA |

MAX FREQUENCY - vs - OPERATING VOLTAGE FOR DUAL TRAIN OPERATION is Linear with respect to capacitor size applied to pin 12. See Dynamic Electrical Characteristics (See below)

| OUTPUT SPECIFICATIONS LOCK CONTROL OUTPUT PIN 11 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SOURCE CURRENT | VSS | MIN. | TYP. | MAX | UNITS |
| $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}-.5 \mathrm{VDC}$ | 2.5VDC | 1.4 | 2.5 | 3.5 | mA |
|  | 5.0VDC | 3.0 | 5.6 | 8.0 | mA |
|  | 9.0VDC | 5.0 | 9.0 | 13.0 | mA |
|  | 12.0VDC | 6.0 | 11.0 | 16.0 | mA |
|  | 15.0VDC | 7.0 | 13.0 | 18.0 | mA |
| $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}-1.0 \mathrm{VDC}$ | 2.5VDC | 2.2 | 4.0 | 5.6 | mA |
|  | 5.0VDC | 6.0 | 11.0 | 16.0 | mA |
|  | 9.0 VDC | 10.0 | 18.0 | 25.0 | mA |
|  | 12.0VDC | 12.0 | 22.0 | 31.0 | mA |
|  | 15.0VDC | 14.0 | 26.0 | 36.0 | mA |
| $V_{\text {OUT }}=V_{\text {SS }}-1.5 \mathrm{VDC}$ | 2.5VDC | 2.7 | 5.0 | 7.0 | mA |
|  | 5.0 VDC | $8: 0$ | 14.0 | 20.0 | mA |
|  | 9.0VDC | 14.0 | 26.0 | 36.0 | mA |
|  | 12.0VDC | 18.0 | 33.0 | 46.0 | mA |
|  | 15.0VDC | 20.0 | 38.0 | 53.0 | mA |

NOTE: Pin 11 (Lock Control Output) is only a current source. Use a resistor to ground (VDD) if driving capacitor load.

|  | DYNAMIC ELECTRICAL CHARACTERISTICS (See Fig. 2) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | $V_{S S}$ | MIN. | TYP. | MAX. | UNITS |
| Input Pulse Width | TIW | 2.5 | 50 | - | - | usec |
| (with C on Pin 12 |  | 5.0 | 80 | - | - | usec |
| $\leq 01$ uf) |  | 9.0 | 120 | - | - | usec |
|  |  | 12.0 | 160 | - | - | usec |
|  |  | 15.0 | 200 | - | - | usec |
| Output Delay | TOD | - | 20 | 40 | 70 | usec |

Output Pulse Width TOP typically 1.25 time constants of external RC network applied to Pin 12

| Input | TIP | 30 | - | TOP | usec |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Interpulse time |  |  |  |  |  |



## TIMING DIAGRAM

Figure 2


## LS7229 BLOCK DIAGRAM

Figure 3

DUAL SWITCH CASCADING SERIES (LS7229)


DUAL TRAIN CASCADING SERIES PARALLEL (LS7228)


## LSI/CSI

# TOUCH CONTROL CONTINUOUS DIMMER LIGHT SWITCH AND A.C. MOTOR SPEED CONTROLLER* 

## FEATURES:

- Phase-locked loop synchronization produces pure AC waveform across output load with no DC offset
- Provides ON/OFF or brightness control of incandescent lamps and ON/OFF or speed control of A.C. motors without the use of mechanical switches.
- Controls brightness by controlling the AC Duty Cycle
- Provides speed control of AC Motors, such as shaded pole and universal series motors
- Controls the "Duty Cycle" from 25\% to 88\% (on time angles for $A C$ half cycles between $41^{\circ}$ and $159^{\circ}$ respectively)
- Operates at $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ line frequency
- Provides control through transformers for low voltage lighting applications
- Input for extensions or remote sensors
- Input for slow dimming
- 12 V to 18 V DC supply voltage


## DESCRIPTION:

LS 7231 through LS 7235 is a series of monolithic, ion implanted MOS circuits that are specifically designed for brightness or ON/OFF control of incandescent lamps or speed of AC motors used on the AC line. The outputs of these chips control the briahtness of a lamp or speed of an AC motor by controlling the firing angle of a triac connected in series with the lamp or AC motor. All internal timings are synchronized with the line frequency by means of a built-in phase locked loop circuit. The output occurs once every half cycle of the line frequency. Within the halfcycle, the output can be positioned anywhere between $159^{\circ}$ phase angle for maximum brightness/speed and $41^{\circ}$ phase angle for minimum brightness/speed in relation to the line frequency. The positioning of the output is controlled by appling a low level at the sensor input or a high level at the slave input.

These functions may be implemented with very few interface components which is described in the application examples. When implemented in this manner, a touching of the sensor plate causes the lamp brightness or AC motor speed to change as follows:

1. If the sensor is touched momentarily ( 32 ms to 332 ms ), the lamp or AC motor is:
(a) turned off it it was on.
(b) turned on if it was off. The brightness/speed resulting is either full brightness/speed or, depending on the circuit type, a previous brightness/speed stored in the memory.

CONNECTION DIAGRAM - TOP VIEW
STANDARD 8 PIN PLASTIC DIP


FIGURE 1

* Some motors may require a higher minimum duty cycle (mask option)

2. If the sensor is touched for a prolonged time (more than 332 ms ) the light intensity changes slowly. As long as the touch is maintained, the change continues; the direction of change reverses whenever the maximum or minimum brightness is reached.
The circuit also provides an input for slow dimming. By applying a slow clock to this input, the lamp can be dimmed slowly until total turn off occurs. This feature can be useful in children's bedroom lights.

## INPUT/OUTPUT DESCRIPTION:

VSS (Pin 1).
Supply voltage positive terminal.

## DOZE (Pin 2)

A clock applied to this input causes the brightness to decrease in equal increments with each negative transition of the clock. Eventually. when the lamp becomes off, this input has no further effect. The lamp can be turned on again by activating either the SENSOR input or the SLAVE input. For the transition from maximum brightness to off. a total of 83 clock pulses are needed at the DOZE input.
When either the SENSOR or the SLAVE input is active. the DOZE input is disabled.

## CAP (Pin 3).

The CAP input is for external component connection. A capacitor of $.047 \mathrm{uF} \pm 20 \%$ should be used at this input.

The functional differences of different variations of the light dimmer circuits are explained in Table $I$ and the output phase angle diagrams in Fig. 3.

TABLEI

| TYPE | SENSOR (TOUCH) DURATION |  |  |  | DIMMING <br> DIRECTION REVERSAL |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MOMENTARY (32ms to 332ms) (note 3) |  | PROLONGED(More than 332ms) (note 3) |  |  |
|  | PRE-TOUCH BRIGHTNESS | $\begin{aligned} & \hline \text { POST-TOUCH } \\ & \text { BRIGHTNESS } \end{aligned}$ | PRE-TOUCH BRIGHTNESS | $\begin{aligned} & \text { POST-TOUCH } \\ & \text { BRIGHTNESS } \end{aligned}$ |  |
| LS7231 | Off Max. Intermediate | Max. <br> Off <br> Off | Off <br> Max. <br> Intermediate | Starts varying at Min. Starts varying at Max. <br> Starts varying at Pre-Touch brightness | $\begin{aligned} & \text { N/A } \\ & \text { N/A } \\ & \text { NO } \end{aligned}$ |
| LS7232 | Off <br> Max. <br> Intermediate | Memory (See note 1) <br> Off <br> Off | Off <br> Max. <br> Intermediate | Starts varying at Memory (Note 2) Starts varying at Max. Starts varying at Pre-Touch brightness | YES <br> N/A <br> YES |
| LS7233 | Off Max. Intermediate | Max. <br> Off <br> Off | Off Max. Intermediate | Starts varying at Min. Starts varying at Max. <br> Starts varying at Pre-Touch brightness | $\begin{aligned} & \hline N / A \\ & N / A \\ & Y E S \end{aligned}$ |
| LS7234 | Off <br> Max. <br> Intermediate | Memory (See note 1) Off Off | Off <br> Max. <br> Intermediate | Starts varying at Memory (Note 2) Starts varying at Max. Starts varying at Pre-Touch brightness | $\begin{aligned} & \text { NO } \\ & \text { N/A } \\ & \text { NO } \end{aligned}$ |
| LS7235 | $\begin{gathered} \hline \text { Off } \\ \text { Max. } \end{gathered}$ | $\begin{gathered} \text { Max. } \\ \text { Off } \end{gathered}$ | $\begin{aligned} & \hline N / A \\ & N / A \end{aligned}$ | $\begin{aligned} & \hline N / A \\ & N / A \end{aligned}$ | $\begin{aligned} & \hline N / A \\ & N / A \end{aligned}$ |

NOTE 1. "Memory" refers to the brightness stored in the memory. The brightness is stored in the memory when the light is turned off by momentary sensor touch. First time after power-up, momentary touch produces max. brightness.
NOTE 2. First time after power-up, prolonged touch causes intensity to vary starting at min.
NOTE 3. Thetime figure is based on 60 Hz synchro frequency. For 50 Hz the figures are 39 ms and 399 ms .

SYNCHRO (Pin 4).
The a-c line frequency $(50 \mathrm{~Hz} / 60 \mathrm{~Hz})$, when applied to this input, synchronizes all internal timings through a phase locked loop. The signal for this input may be obtained from the line voltage by employing the circuit arrangment shown in the application notes.

## SENSOR (Pin 5).

A low level applied to the sensor input controls the turn on or turn off of the output as well as its phase angle with respect to the synchro input. A description of this is provided in the general description and Table I.

SLAVE (Pin 6).
The SLAVE input is functionally similar to the SENSOR input with the exception that the active level is a logical high as compared to the logical low level for the sensor input. It is recommended that the SLAVE input be used instead of the SENSOR input when long extension wires are used between the sensing plates (or switches) and the dimmer chips.
VDD (Pin 7).
Supply voltage negative terminal.

OUT (Pin 8).
The output is a low level pulse occurring once every half cycle of the synchro signal. The phase angle, $\phi$ of the output in relation to the synchro signal controls the lamp brightness.
In continuous dimming operation (i.e., when the sensor input is continuously held low) the output phase angle, $\phi$ sweeps up and down between $41^{\circ}$ and $159^{\circ}$ continuously. The time vs $\phi$ curve, however, is not a linear one (see Fig. 3). Between two maxima on this curve, there are 4 discontinuous points labeled $\mathrm{A}_{1}, \mathrm{~B}_{1}, \mathrm{~B}_{2}$, $\mathrm{A}_{2}$. The discontinuities are as follows:

1. From maximum to $A_{1}$. In this region, $\phi$ is changed by equal increments ( $\Delta \phi$ ) for every 2 synchro clocks.
2. From $A_{1}$ to $B_{1}$. In this region, the increments ( $\Delta \phi$ ) take place for every 4 synchro clocks.
3. From $B_{1}$ to $B_{2}$. In this region $\phi$ is held at a constant level ( $\Delta \phi=0$ ).
4. From $B_{2}$ to $A_{2}$. Same as 2.

From $A_{2}$ to Maximum. Same as 1.
The slower rate of change in $\phi$ over $A_{1} B_{1} B_{2} A_{2}$ region is to accommodate for eye adjustment at lower light intensity.

ABSOLUTE.MAXIMUM RATINGS:

| PARAMETER | SYMBOL | VALUE | UNITS |
| :---: | :---: | :---: | :---: |
| DC supply voltage | VSS | +20 | Volt |
| Any input voltage | $V_{\text {IN }}$ | VSS +.5 | Volt |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | 0 to +80 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS:
$\left(\mathrm{T}_{\mathrm{A}}=0\right.$ to $80^{\circ} \mathrm{C}$, all voltages referenced to VDD)

| PARAMETER | SYMBOL | MIN. | TYP | MAX | UNIT | CONDITIONS/ REMARKS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\text {SS }}$ | +12 | - | +18 | Volts |  |
| Supply current | ISS |  | 1.0 | 1.5 | mA |  |

Input Voltages


FREQUENCY CHARACTERISTICS (See Fig. 2 \& 3)
All timings are based on $\mathrm{f}_{\mathrm{S}}=60 \mathrm{~Hz}$, unless otherwise specified.

| PARAMETER | SYMBOL | MIN | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Synchro Frequency | $\mathrm{f}_{\mathrm{s}}$ | 40 | - | 70 | Hz |
| Sensor Duration (ON/OFF Oper.) | Ts1 | 32 | - | 332 | ms |
| Sensor Duration (Dimming Oper.) | Ts2 | 332 | - | infinite | ms |
| Doze Frequency | - | - | - | 500 | Hz |
| Output Pulse Width | TW | 40 | - | 55 | $\mu \mathrm{S}$ |
| Output Phase-Angle <br> (Note 1) | 0 | 41 | - | 159 | degrees |
| $\phi$ Period (Max to Max in continuous dimming) | - | - | 3.74 | - | sec. |
| $\mathrm{A}_{1} \mathrm{~B}_{1}=\mathrm{B}_{2} \mathrm{~A}_{2}$, duration $\mathrm{B}_{1} \mathrm{~B}_{2}$ Min intensity dwell | - | - | $934$ $500$ | - | ms |

Note 1. In the circuit arrangement described in the application notes, the synchro input signal is delayed in phase in relation to the line frequency by about $6^{\circ}$, resulting in a- $\phi$ range between $35^{\circ}$ and $152^{\circ}$. With higher R-C value the phase angle range may be shifted down further.



## APPLICATION EXAMPLES:

A-typical implementation of the light dimmer circuit is shown in Fig. 5. Here the brightness of the lamp is set by touching the sensor plate. The functions of different components are as follows:

- The 15 V DC supply for the chip is provided by $\mathrm{Z}, \mathrm{D} 1, \mathrm{R} 1$, C2 and C5.
- $\mathrm{R}_{2}$ and $\mathrm{C}_{4}$ generate the filtered signal for the SYNCHRO input for synchronizing the internal PLL with the line frequency.
- $R_{3}$ and $C_{7}$ act as a filter circuit for the electronic extension. If extensions are not used, the slave input (Pin 6) should be tied to VDD (Pin 7).
- $R_{4}, R_{5}$ and $R_{6}$ set up the sensitivity of the sensor input. $\mathrm{C}_{6}$ provides noise filtering.
- $\mathrm{C}_{3}$ is the filter capacitor for the internal PLL.
- $\mathrm{D}_{2}$ limits the positive excursion of Triac gate to about $\mathrm{V}_{\text {SS }}$ +.5 V . This positive excursion of the gate may occur during the triggered state of certain triacs.
- $\mathrm{C}_{1}$ and L are RF filter circuits.

In the case of momentary power failure, the circuit state remains unchanged for a period of up to 1 sec . For longer power interruptions, the output is shut off.


115V

FIGURE 5
A TYPICAL LIGHT DIMMER
$\qquad$ - P ELECTRONIC
EXTENSION (fig. 6)

Notes 11 All circuits connected by broken lines are optional
2) C 7 is used only when electronic extension is connected
3) Connection between Pin $1 \&$ Pin 2 should be broken when Doze circuit is used

220 V
$C 1=0.15 \mu \mathrm{~F} / 250 \mathrm{VAC}$
$C 2=0.22 \mu \mathrm{~F} / 250 \mathrm{VAC}$
$\mathrm{C} 3=.047 \mu \mathrm{~F} / 16 \mathrm{~V}$
$\mathrm{C4}=470 \mathrm{pF} / 600 \mathrm{~V}$
$C 5=47 \mu \mathrm{~F} / 25 \mathrm{~V}$
$\mathrm{C} 6=680 \mathrm{pF} / 50 \mathrm{~V}$
$\mathrm{C7}=.2 \mu \mathrm{~F} / 25 \mathrm{~V}$
$\mathrm{R1}=270 \Omega / 2 \mathrm{~W}$
$R 2=1.5 \mathrm{M} / 1 / 4 \mathrm{M}$
$\mathrm{R} 3=680 \mathrm{~K} \Omega / 1 / 4 \mathrm{~W}$
**R7 $=1.8 \mathrm{~K} \Omega / 2 \mathrm{~W}$
$\mathrm{R} 8=100 \mathrm{~K} \Omega / 1 / 4 \mathrm{~W}$
**R7 and C8 Network may be required for some inductive loads.

```
C1 = 0.15\muF/400VAC
C2 = 0.22\muF/400VAC
    C3 = .047\muF/16V
    C4 = 470pF/600V
    C5 = 47\muF/25V
    C6 = 680pF/50V
    C7 = . 2\muF/25V
** C8 = .047 FF/400V
    R1 = 1K\Omega/1W
    R2 = 1.5M\Omega 1/4W
    R3 = 680K\Omega/1/4W
    **R7 = 1.8K\Omega/2W
    R8 = 100K\Omega/1/4W
```



FIGURE 7. DOZE CIRCUIT

EXTENSIONS: (Fig. 6)
All switching and dimming functions can also be implemented by utilizing the slave input. This can be done by either a mechanical switch or the electronic switch in conjunction with a sensing plate as shown in Fig. 6 . When the plate is touched, a logical high level is generated at the EXTENSION terminal for both half cycles of the line frequency.

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.

DOZE CIRCUIT: (Fig. 7)
The Doze circuit shown in Fig. 7 generates a slow clock $(0.04 \mathrm{~Hz})$ at the DZ terminal. If the sensor plate (Fig. 5) is not touched, the SENS terminal of the Doze circuit of Fig. 7 sits at a logical high level. A momentary pressing of the Doze switch sets the SR flip-flop, enabling the oscillator. Every negative transition of the clock (DZ terminal) causes the light intensity to be reduced by equal increments, until eventually the light is shut-off. The oscillator has no further effect on the dimmer circuit. When the light is turned on again by touching the sensor plate, the SR flip-flop is reset and the DZ clock is turned off.

When the Doze circuit is used, the connection between Doze input (Pin 2) and VSS (Pin 1) as shown in Fig. 5, should be removed.
$\square$

## TOUCH CONTROL STEP DIMMER LIGHT SWITCH AND A.C. MOTOR SPEED CONTROLLER*

## FEATURES:

- Phase-locked loop synchronization produces pure AC waveform across output load (no DC offset)
- Provides On/OFF or brightness control of incandescent lamps and ON/OFF control of fluorescent lamps (mode " 0 " only) without the use of mechanical switches.
- Controls brightness by controlling the AC "duty cycle" hence reducing the power dissipation.
- Provides speed control of AC motors, such as shaded pole and universal series motors
- Controls the "Duty Cycle"' from 25\% to 88\%. (on time angles for $A C$ half cycles between $45^{\circ}$ and $159^{\circ}$ respectively.)
- Operates on $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ line frequency.
- Provides control through transformers for low voltage lighting applications.
- Input for extensions or remote sensors.
- 12 V to 18 V supply voltage.

DESCRIPTION:
LS7237 is a monolithic, ion implanted MOS circuit designed for A.C. Power control. The output of the LS7237 triggers a triac (see applications examples) connected in series with either a lamp or an A.C. motor. The lamp brightness or motor speed is determined by controlling the output phase angle (triac triggering angle) in relation to the A.C. line frequency.

The output phase angle can be varied by applying a low level pulse at the SENSOR input or a high level pulse at the SLAVE input. When implemented as shown in the application example, this is accomplished by touching the appropriate sensor plates.

There are five specified levels of power through which the output can be stepped. The power levels (described in terms of lamp brightness, but also applying directly to motor speed) are as follows:

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.

CONNECTION DIAGRAM:


* Some motors may require a higher minimum duty cycle (mask option)

LEVEL
Off BRIGHTNESS (\% Rated Wattage)

Night Light
Mood Light
Medium
Maximum
The circuit may be selected to operate in one of three different modes by tying the MODE input to specific voltage levels (see INPUT/OUTPUT description). The sequences of brightness control in the different modes are as follows:

| MODE | BRIGHTNESS SEQUENCE |
| :---: | :--- |
| 0 | Off - Max - Off |
| 1 | Off - Mood - Med - Max - Off |
| 2 | Off - Night - Mood - Med - Max - Off |

After a power-up, the output comes up in the OFF state. Following that, every time the sensor plate is touched, the output steps to the next level of brightness. The next step following the maximum brightness is the OFF state, initiating a new sequence.

## INPUT/OUTPUT DESCRIPTION:

$\mathrm{V}_{\text {SS }}$ (Pin 1)
Supply voltage positive terminal.
MODE (Pin 2)
The operating mode for the circuit is selected by tying this input as follows:

| MODE INPUT | SELECTED MODE |
| :--- | :---: |
| $V_{S S}$ | Mode 0 |
| $V_{D D}$ | Mode 1 |
| Float | Mode 2 |

CAP (Pin 3)
The CAP input is for external component connection. A capacitor of $0.047 \mu \mathrm{~F} \pm 20 \%$ should be used at this input.

SYNCHRO (Pin 4)
The a-c line frequency ( $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ ), when applied to this input, synchronizes all internal timings with the line frequency through a phase locked loop. The signal for this input may be obtained from the line voltage by employing the circuit arrangement shown in the application examples.

SENSOR (Pin 5)
Low level pulses applied to this input cause the output to step
through the successive levels of phase angles (brightness). The output stepping takes place with the trailing edges of the input pulses.

SLAVE (Pin 6)
The SLAVE input is functionally similar to the sensor input with the exception that a positive going pulse is the active signal in this case. It is recommended that the SLAVE input be used instead of the SENSOR input when long extension cables are used between the sensor plate and the dimmer circuit.

## $V_{D D}($ Pin 7$)$

Supply voltage negative terminal.
OUT (Pin 8)
The output is a low level pulse of fixed duration, occurring every half cycle of the SYNCHRO input signal. The phase angles, $\varnothing$ of the output in relation to the synchro signal controls the lamp brightness. The 5 levels of brightness correspond to the phase angle values ( $\varnothing$ ) as follows:

| OUTPUT PHASE ANGLE ( $\varnothing$ ) | BRIGHTNESS LEVELS |
| :--- | :--- |
| No output | Off |
| $45^{\circ}$ | Night Light |
| $70^{\circ}$ | Mood Light |
| $105^{\circ}$ | Medium |
| $159^{\circ}$ | Maximum |



FIGURE 2 . output phase angle $\phi$

## ABSOLUTE MAXIMUM RATINGS:

PARAMETER
DC supply voltage
Any input voltage
Operating temperature
Storage temperature
SYMBOL
$V_{S S}$
$V_{I N}$
$T_{A}$
$T_{\text {stg }}$

VALUE
$+20$
$V_{S S}+.5$
0 to +80
-65 to +150

UNITS
Volt
Volt
${ }^{\circ} \mathrm{C}$
${ }^{\circ} \mathrm{C}$

DC ELECTRICAL CHARACTERISTICS
( $T_{A}=0$ to $80^{\circ} \mathrm{C}$, all voltages referenced to $\mathrm{V}_{\mathrm{DD}}$ )

| PARAMETER | SYMBOL | MIN. | TYP | MAX | UNIT | CONDITIONS/ REMARKS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{S S}$ | +12 | - | +18 | Volts |  |
| Supply current | Iss |  | 1.0 | 1.5 | mA | $@ V_{S S}=+15 \mathrm{~V},$ output off |
| Input voltage |  |  |  |  |  |  |
| MODE LO | VIZL | 0 | - | $\mathrm{V}_{\text {SS }}-9$ | Volts |  |
| MODE HI | VIZH | $\mathrm{V}_{\text {SS }}-1.5$ | - | $V_{\text {SS }}$ | Volts |  |
| Synchro LO | $V_{\text {IRL }}$ | 0 | - | $V_{\text {SS }}-9.5$ | Volts |  |
| Synchro HI | $V_{\text {IRH }}$ | $\mathrm{V}_{\text {SS }}-5.5$ | - | $V_{\text {SS }}$ | Volts |  |
| Sensor LO | $V_{\text {IOL }}$ | 0 | - | $V_{\text {SS }}-8$ | Volts |  |
| Sensor HI | $\mathrm{V}^{\mathrm{IOH}}$ | $\mathrm{V}_{\text {SS }}-2$ | - | $V_{\text {SS }}$ | Volts |  |
| Slave LO | $V_{\text {IVL }}$ | 0 | - | $V_{\text {SS }}-8$ | Volts |  |
| Slave HI | $V_{\text {IVH }}$ | $\mathrm{V}_{\text {SS }}-2$ | - | $\mathrm{V}_{\text {SS }}$ | Volts |  |
| Input Current: |  |  |  |  |  |  |
| Synchro, Sensor \& Slave HI | $\mathrm{I}_{\mathrm{H}}$ | - | - | 700 | UA | $\mathrm{V}_{\text {input }}=\mathrm{V}_{\text {SS }}$ |
|  |  |  |  |  |  | $=+15 \mathrm{~V}$ |
| Synchro, Sensor |  |  |  |  |  |  |
| \& Slave LO | L | - | $\bar{\sim}$ | 15 | nA | Leakage current |
| Output HI VItg |  | - | $V_{S S}$ | - | Volts |  |
| Output LO VItg |  | - | $\mathrm{V}_{\text {SS }}$-4 | - | Volts |  |
| Output Sink |  |  |  |  |  |  |
| Current | - | 25 | - | - | mA | $\begin{aligned} & @ V_{S S}=+15 \mathrm{~V} \\ & \mathrm{~V}_{0}=\mathrm{V}_{\mathrm{SS}}-3 \end{aligned}$ |

FREQUENCY CHARACTERISTICS (See Fig. 2 \& 3)
All timings are based on $f_{s}=60 \mathrm{~Hz}$, unless otherwise specified.

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Synchro Frequency | $\mathrm{f}_{\mathrm{S}}$ | 40 | - | 70 | Hz |
| Sensor Duration | $T_{S 1}$ | 49 | - | Infinite | ms |
| Output Pulse Width | $\mathrm{T}_{W}$ | 40 | - | 55 | MS |



FIGURE 3
SENSOR VS. OUTPUT PHASE ANGLE. $\phi$


## APPLICATION EXAMPLES:

## 1. A TYPICAL LIGHT DIMMER (FIGURE 5)

A typical implementation of the light dimmer circuit is shown in Fig. 5. Here the brightness of the lamp is set by touching the sensor plate. The functions of different components are as follows:

- The 15V DC supply for the chip is provided by Z, D1, R1, C2 and C5.
- $\mathrm{R}_{2}$ and $\mathrm{C}_{4}$ generate the filtered signal for the SYNCHRO input for synchronizing the internal PLL with the line frequency.
- $\mathrm{R}_{3}$ and $\mathrm{C}_{7}$ act as a filter for the electronic extension. If extensions are not used, the slave input (Pin 6) should be tied to VDD (Pin 7).
- $R_{4}, R_{5}$, and $R_{6}$ set up the sensitivity of the sensor input. $C_{6}$ provides noise filtering.
- $\mathrm{C}_{3}$ is the filter capacitor for the internal PLL.
- $\mathrm{D}_{2}$ limits the positive excursion of Triac gate to about $\mathrm{V}_{\mathrm{SS}}+.5 \mathrm{~V}$. This postive excursion of the gate may occur during the triggered state of certain triacs.
- $\mathrm{C}_{1}$ and L are RF filter circuits.

In the case of momentary power failure, the circuit state remains unchanged for a period of up to 1 sec . For longer power interruptions, the output is shut off.

## 115VAC

$\mathrm{C} 1=0.15 \mu \mathrm{~F} / 250 \mathrm{VAC}$
$\mathrm{C} 2=0.22 \mu \mathrm{~F} / 250 \mathrm{VAC}$
$\mathrm{C} 3=0.047 \mu \mathrm{~F} / 25 \mathrm{~V}$
$\mathrm{C} 4=470 \mathrm{pF} / 600 \mathrm{~V}$
$\mathrm{C} 5=47 \mu \mathrm{~F} / 25 \mathrm{~V}$
$\mathrm{C} 6=680 \mathrm{pF} / 50 \mathrm{~V}$
$\mathrm{C} 7=.2 \mu \mathrm{~F} / 25 \mathrm{~V}$
$R 1=270 \Omega / 2 W$
$\mathrm{R} 2=1.5 \mathrm{M} / 1 / 4 \mathrm{~W}$
$R 3=680 \mathrm{~K} \Omega / 1 / 4 \mathrm{~W}$
$\mathrm{R} 4=1 \mathrm{M} \Omega$ to $5 \mathrm{M} \Omega$
(select for sensitivity)
$11 / 4 \mathrm{~W}$
R5, R6 $=2.7 \mathrm{M} \Omega 11 / 4 \mathrm{~W}$
D1, D2 $=1$ N4148
$Z=15 \mathrm{~V} / 1 \mathrm{~W}$ (Zener)
$\mathrm{T}=\mathrm{T} 2500 \mathrm{D}$ or Q4004L4
Triac (Typical)
$L=100 \mu \mathrm{H}$
(RFI Filter)

## 220VAC

$$
\begin{aligned}
& \mathrm{C} 1=0.15 \mu \mathrm{~F} / 400 \mathrm{VAC} \\
& \mathrm{C} 2=0.22 \mu \mathrm{~F} / 400 \mathrm{VAC} \\
& \mathrm{C} 3=0.047 \mu \mathrm{~F} / 25 \mathrm{~V} \\
& \mathrm{C} 4=470 \mathrm{FF} / 600 \mathrm{~V} \\
& \mathrm{C} 5=47 \mu \mathrm{~F} / 25 \mathrm{~V} \\
& \mathrm{C} 6=680 \mathrm{FF} / 50 \mathrm{~V} \\
& \mathrm{C} 7=2 \mu / 2 \mathrm{~V} \\
& \mathrm{R} 1=1 \mathrm{~K} \Omega / 1 \mathrm{~W} \\
& \mathrm{R} 2=1.5 \mathrm{~W} \Omega \\
& \mathrm{R} 3=68 \mathrm{~K} \Omega / 1 / 4 \mathrm{~W}
\end{aligned}
$$

$R 4=1 M \Omega$ to $5 M \Omega / 1 / 4 W$
$R 5, R 6=4.7 \mathrm{M} \Omega / \mathrm{Y} / 4 \mathrm{~W}$
D1, D2 $=1$ N4148
$Z=15 \mathrm{~V} / 1 \mathrm{~W}$ (Zener)
$T=0.5004 L 4$ Triac (Typical)
$L=200 \mu \mathrm{H}$
(RFI Filter)


## 2. EXTENSIONS (FIGURE 6)



FIG.6-ELECTRONIC EXTENSION

All switching and dimming functions can also be implemented by utilizing the slave input. This can be done by either a mechanical switch or the electronic switch in conjunction with a sensing plate as shown in Fig. 6. When the plate is touched, a logical high level is generated at the EXTENSION terminal for both half cycles of the line frequency.

$C 1=0.1 \mu \mathrm{~F} / 250 \mathrm{~V}$
$\mathrm{C} 2=0.5 \mu \mathrm{~F} / 250 \mathrm{~V}$
$R 1=1 \mathrm{~K} \Omega 2 / 1 \mathrm{~W}$
SEE NOTE 1
$\mathrm{C} 3=0.047 \mu \mathrm{~F} / 16 \mathrm{~V}$
$\mathrm{R} 2=1.5 \mathrm{MS} 2 / 1 / 4 \mathrm{~W}$
D1, D2 $=1$ N4148
$\mathrm{C} 4=470 \mathrm{pF} / 600 \mathrm{~V}$
R3 $=100 \mathrm{~K} / 2 / 1 / 4 \mathrm{~W}$
D3 $=1$ N4007
$\mathrm{C} 5=68 \mu \mathrm{~F} / 25 \mathrm{~V}$
$R 4=4.7 \mathrm{MS} \Omega / 1 / 4 \mathrm{~W}$
$\mathrm{IC1}=$ CD4069
$\mathrm{C} 6, \mathrm{C} 7=.001 \mu \mathrm{~F} / 1 \mathrm{KV}$
$R 5=680 \mathrm{~K} \Omega 2 / 1 / 4 \mathrm{~W}$
$Z=15 \mathrm{~V} / 1 \mathrm{~W}$ (ZENER)
Q1 = MPSA13
$\mathrm{C} 8=0.1 \mu \mathrm{~F} / 50 \mathrm{~V}$
$\mathrm{C} 9=0.5 \mu \mathrm{~F} / 50 \mathrm{~V}$
$\mathrm{C} 10=100 \mathrm{pF} / 50 \mathrm{~V}$
$\mathrm{C} 11=0.047 \mu \mathrm{~F} / 250 \mathrm{~V}$ (See Note 2)
$R 6=10 \mathrm{~K} / 2 / 1 / 4 \mathrm{~W}$
$L=100 \mu H$ (RF1 FILTER)
$S=$ SENSOR PLATE
$\mathrm{T}=$ Q4004L4 Triac (TYPICAL)
NOTE 1: This circuitry can also be used to achieve reversible plug operation for motor speed control and heating element applications.
NOTE 2: Network R8-C11 is needed for inductive loads (such as motors) only.
3. TOUCH CONTROL WITH AGC (Figure 7) AND LINE PLUG REVERSIBILITY

In applications where a lamp metal body or a motors metal framework is used as the sensor plate, the AGC circuit of Figure 7 may be used to accommodate a wide range of sensor plate sizes. S is the metal body which is also the touch sensor plate.
The CMOS inverter pair (IC 1), along with the RC network R7-C10 forms an oscillator circuit running at a nominal frequency of 100 KHz . The oscillation is coupled to the anode of D3 through resistor R6. Since the amplitude of oscillation is of fixed magnitude, the D.C. voltage at the cathode of D3 is at a fixed level. This keeps the darlington pair Q1 on, but close to cutoff level. When $S$ is touched, the amplitude of oscillation at the anode of D3 decreases. This decrease causes the D.C. voltage at the cathode of D3 to drop, which in turn is coupled through C9 to the base of Q1, cutting Q1 off. The collector voltage of Q1 rises to logic 1 level for the LS7237 sense input causing the output to step to the next intensity level. The voltage across C9 adjusts itself automatically as a function of lamp size thereby providing circuit AGC.
SNUBBER NETWORK R8-C11 is only required for inductive loads, such as motors.


# TOUCH SENSITIVE LIGHT DIMMER AND A.C. MOTOR SPEED CONTROLLER WITH COMPUTER CONTROL AND MONITORING 

## FEATURES

- Provides speed control of A.C. motors and brightness control of incandescent lamps without the use of mechanical switches.
- Controls brightness/motor speed by controlling the a-c "duty cycle" hence reducing the power dissipation
- Controls the "duty cycle" from $23 \%$ to $88 \%$ (on time angles for a-c half cycles between $41^{\circ}$ and $159^{\circ}$ respectively.
- Allows computer control of lamp or motor operation.
- Provides outputs to computer indicating when lamp is at full brightness and when it is varying in brightness.
- Has an output that indicates when loss of power has occurred.
- Operates on $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ line frequency.
- Input for extensions or remote sensors.
- Input for slow dimming.
- 12 V to 18 V DC supply voltage.


## DESCRIPTION:

LS 7331 and LS 7332 are monolithic, ion implanted MOS circuits that are specifically designed for the control of brightness of incandescent lamps or speed of AC motors used on the a-c line. The outputs of these chips control the brightness of a lamp or speed of an AC motor by controlling the firing angle of a triac connected in series with the lamp or AC motor. All internal timings are synchronized with the line frequency by means of a built-in phase locked loop circuit. The output occurs once every half cycle of the line frequency. Within the half-cycle, the output can be positioned anywhere between $159^{\circ}$ phase angle for maximum brightness/speed and $41^{\circ}$ phase angle for minimum brightness/speed in relation to the line frequency. The positioning of the output is controlled by applying a low level at the sensor input or a high level at the slave input. Alternately, the sensor input can be applied via a microprocessor or computer. The DIM and FULL outputs are used to indicate the present state of the lamp or motor to the computer.

These functions may be implemented with very few interface components, which are described in the application examples. When implemented in this manner, a touching of the sensor plate or a control signal from the computer causes the lamp brightness or motor speed to change as follows:

1. If the sensor is touched or a control signal is applied momentarily ( 32 ms to 332 ms ), the lamp or motor is:
(a) turned off if it was on,
(b)turned on if it was off. The brightness/speed to which the light/motor is turned on is either full brightness/speed, or depending on the circuit type, a previous brightness/speed stored in the memory.

REVISED JANUARY 1987

CONNECTION DIAGRAM - TOP VIEW
STANDARD 14 PIN PLASTIC DIP


FIGURE 1
2. If the sensor is touched or the control signal is applied for a prolonged time (more than 332ms) the light intensity/speed changes slowly. As long as the touch is maintained, the change continues; the direction of change reverses whenever the maximum or minimum brightness/speed is reached.
The circuit also provides an input for slow dimming. By applying a slow clock to this input, the lamp can be dimmed slowly until total turn off occurs. This feature can be useful in children's bedroom lights.

## INPUT/OUTPUT DESCRIPTION:

VSS (Pin 14).
Supply voltage positive terminal.
$\overline{\text { DOZE (Pin 10). }}$
A clock applied to this input causes the brightness/speed to decrease in equal increments with each negative transition of the clock. Eventually, when the lamp/motor turns off, this input has no further effect. The lamp/motor can be turned on again by activating either the SENSOR input or the SLAVE input. For the transition from maximum brightness/speed to off, a total of 83 clock pules are needed at the DOZE input.

The functional differences of different variations of the light dimmer circuits are explained in Table I and the output phase angle diagrams in Fig. 3

TABLE I

| TYPE | SENSOR (TOUCH) DURATION |  |  |  | DIMMING DIRECTION REVERSAL |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MOMENTARY <br> ( 32 ms to 332 ms ) (note 3 ) |  | PROLONGED <br> (More than 332ms) (note 3) |  |  |
|  | PRE-TOUCH BRIGHTNESS | $\begin{aligned} & \hline \text { POST-TOUCH } \\ & \text { BRIGHTNESS } \end{aligned}$ | $\begin{aligned} & \hline \text { PRE-TOUCH } \\ & \text { BRIGHTNESS } \end{aligned}$ | $\begin{aligned} & \hline \text { POST-TOUCH } \\ & \text { BRIGHTNESS } \\ & \hline \end{aligned}$ |  |
| LS 7331 | OH | Max | Off | Starts varying at Min. | N/A |
|  | Max | OH | Max | Starts varying at Max. | N/A |
|  | Intermediate | OH | Intermediate | Starts varying at Pre-Touch brightness | NO |
| LS 7332 | OH | Memory (See note 1) | Off | Starts varying at Memory (Note 2) | YES |
|  | Max | OH | Max | Starts varying at Max. | N/A |
|  | Intermediate | OH | Intermediate. | Starts varying at Pre-Touch brightness | YES |

NOTE 1. "Memory" refers to the brightness stored in the memory. The brightness is stored in the memory when the light is turned off by momentary sensor touch. First time after power-up, momentary touch produces max. brightness.
NOTE 2. First time after power-up, prolonged touch causes intensity to vary starting at min.
NOTE 3. The time figure is based on 60 Hz synchro frequency. For 50 Hz the figures are 39 ms and 399 ms .

When either the $\overline{\text { SENSOR }}$ or the SLAVE input is active, the DOZE input is disabled.

CAP (Pin 12).
The CAP input is for external component connection. A capacitor of $.047 \mu \mathrm{~F} \pm 20 \%$ should be used at this input.

## SYNCHRO (Pin 13).

The a-c line frequency $(50 \mathrm{~Hz} / 60 \mathrm{~Hz})$, when applied to this input, synchronizes all internal timings through a phase locked loop. The signal for this input may be obtained from the line voltage by employing the circuit arrangement shown in the application notes.

## $\overline{\text { SENSOR (Pin 1). }}$

A low level applied to the SENSOR input controls the turn on or turn off of the output as well as its phase angle with respect to the SYNCHRO input. A description of this is provided in the general description and Table 1.

SLAVE (Pin 3).
The SLAVE input is functionally similar to the SENSOR input with the exception that the active level is a logical high as compared to the logical low level for the SENSOR input. It is recommended that the SLAVE input be used instead of the SENSOR input when long extension wires are used between the sensing plates (or switches) and the dimmer chips.

VDD (Pin 4).
Supply voltage negative terminal.
$\overline{\mathrm{OUT}}$ (Pin 8).
The output is a low level pulse occurring once every half cycle of the SYNCHRO signal. The phase angle, 0 of the output in relation to the SYNCHRO signal controls the lamp brightness/motor speed.
In continuous dimming operation (i.e., when the SENSOR input is continuously held low) the output phase angle, 0 sweeps up and down between $41^{\circ}$ and $159^{\circ}$ continuously. The time vs $\emptyset$ curve, however, is not a linear one (see Fig. 3). Between two maxima on this curve, there are 4 discontinuous points labeled $\mathrm{A}_{1}, \mathrm{~B}_{1}, \mathrm{~B}_{2}$, $\mathrm{A}_{2}$. The discontinuities are as follows:

1. From maximum to $A_{1}$. In this region, 0 is changed by equal increments ( $\Delta \emptyset$ ) for every 2 SYNCHRO clocks.
2. From $A_{1}$ to $B_{1}$. In this region, the increments $(\Delta \emptyset)$ take place for every 4 SYNCHRO clocks.
3. From $B_{1}$ to $B_{2}$. In this. region $\emptyset$ is held at a constant level ( $\Delta \emptyset$ $=0$ ).
4. From $B_{2}$ to $A_{2}$. Same as 2.

From $A_{2}$ to Maximum. Same as 1.
The slower rate of change in $\emptyset$ over $A_{1} B_{1} B_{2} A_{2}$ region is to accommodate for eye adjustment at lower light/speed intensity.
DIM OUT (Pin 5).
This CMOS compatible output is high whenever the circuit is in the continuous dimming mode of operation. When the lamp/motor is off or at full brightness/speed, this output is low.

## FULL OUT (Pin 7).

This CMOS compatible output is high when the lamp/motor is a full brightness/speed. If the lamp is off or in the continuous dimming mode, this output is low.


FIGURE 4
LS7331-LS7332
BLOCK DIAGRAM


A TYPICAL LIGHT DIMMER/MOTOR SPEED CONTROL
Notes: 1) All circuits connected by broken lines are optional
2) C 7 is used only when electronic extension is connected
3) Jumper between Pin 10 \& VSS should be broken when Doze circuit is used.
4) Network C8-R7 is needed for inductive loads (such as motors) only.

115 VAC

R4 $=1 \mathrm{M} \Omega$ to $5 \mathrm{M} \Omega / 1 / 4 \mathrm{~W}$
(select for sensitivity)
R5, R6 $=2.7 \mathrm{M} \Omega 1 / 4 \mathrm{~W}$
R7 $=1.8 \mathrm{~K} \Omega / 2 \mathrm{~W}$ (see note -4)
Q1 $=2 \mathrm{~N} 2222$ or equivalent
D1, D2 $=12414148$
$Z=15 \mathrm{~V} / 1 \mathrm{~W}$ (Zener)
$\mathrm{T}=\mathrm{T} 2500$ (Triac)
$\mathrm{L}=100 \mu \mathrm{H}$
(RFI Filter)

## 220 VAC

| $\mathrm{C1}=0.15 \mu \mathrm{~F} / 250 \mathrm{VAC}$ | $\mathrm{R} 3=680 \mathrm{~K} \Omega / 1 / 4 \mathrm{~W}$ |
| :---: | :---: |
| $\mathrm{C} 2=0.22 \mu \mathrm{~F} / 250 \mathrm{VAC}$ | $\mathrm{R4}=10 \mathrm{~K} \Omega^{1 / 4} \mathrm{~W}$ |
| $\mathrm{C3}=0.47 \mu \mathrm{~F} / 16 \mathrm{~V}$ | $\mathrm{R} 4=1 \mathrm{M} \Omega$ to $5 \mathrm{M} \Omega 1 / 1 / 4 \mathrm{~W}$ |
| $\mathrm{C4}=470 \mathrm{pF} / 600 \mathrm{~V}$ | (select for sensitivity) |
| $\mathrm{C} 5=47 \mu \mathrm{~F} / 25 \mathrm{~V}$ | $\mathrm{R}, \mathrm{R} 6=4.7 \mathrm{M} \Omega / 1 / 4 \mathrm{~W}$ |
| $\mathrm{C6}=680 \mathrm{pF} / 50 \mathrm{~V}$ | $\mathrm{R7}=1.8 \mathrm{~K} / 2 / 2 \mathrm{~W}$ (see note \#4) |
| $\mathrm{C7}=0.2 \mu \mathrm{~F} / 25 \mathrm{~V}$ | Q1 $=2 \mathrm{~N} 2222$ or equivalent |
| $\mathrm{C8}=0.047 \mu \mathrm{~F} / 250 \mathrm{~V}$ | D1, D2 $=1 \mathrm{~N} 4148$ |
| (see note \#4) | Z T $=15 \mathrm{~V} / 1 \mathrm{~W}$ (Zener) T2500 (TRIAC) |
| $\mathrm{R} 1=270 \mathrm{M} / 2 \mathrm{~W}$ | T $=12500$ (TRIAC) |
| $\mathrm{R} 2=1.5 \mathrm{M} / 1 / 4 \mathrm{~W}$ | $L=200 \mu \mathrm{H}$ (RFI Filter) |

FREQUENCY CHARACTERISTICS (See Fig. 2 \& 3)
All timings are based on $f_{s}=60 \mathrm{~Hz}$, unless otherwise specified 。

| PARAMETER | SYMBOL | MIN | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Synchro Frequency | $\mathrm{f}_{\text {s }}$ | 40 | - | 70 | Hz |
| Sensor Duration (ON/OFF Oper.) | Ts1 | 32 | - | 332 | ms |
| Sensor Duration (Dimming Oper.) | Ts2 | 332 | - | infinite | ms |
| Doze Frequency | - | - | - | 500 | Hz |
| Output Pulse Width | TW | 40 | - | 55 | $\mu \mathrm{S}$ |
| Output Phase-Angle (Note 1) | 0 | 41 | - | 159 | degrees |
| $\phi$ Period (Max to Max in continuous dimming) | - | - | 7.28 | - | sec. |
| $A_{1} B_{1}=B_{2} A_{2}$ duration | - | - | 934 | - | ms |
| $\mathrm{B}_{1} \mathrm{~B}_{2}$. Min. intensity dwell | - | - | 500 | - | ms |

Note 1. In the circuit arrangement described in the application notes, the synchro input signal is delayed in phase in relation to the line frequency by about $6^{\circ}$. resulting in a $\phi$ range between $35^{\circ}$ and $152^{\circ}$. With higher R-C value the phase angle range may be shifted down further.


FIGURE 2 OUTPUT PHASE ANGLE $\phi$


FIGURE 3
OUTPUT PHASE ANGLE, $\emptyset$ Vs, SENSOR OUTPUT

POWER FAIL OUT (Pin 9).
If the SYNCHRO input does not occur for two successvie cycles, then a loss of power is assumed to have occurred and this output becomes low. This output will become positive again one cycle after power is restored. This output is CMOS compatible.

## APPLICATION EXAMPLES:

A typical implementation of the light dimmer/motor speed control circuit is shown in Fig. 5. Here the brightness of the lamp/speed of the motor is set by touching the sensor plate or by applying a control signal to $0_{1}$ from the computer. The functions of different components are as follows:

- The 15V DC supply for the chip is provided by Z, D1, R1, C2 and C5.
- $R_{2}$ and $C_{4}$ generate the filtered signal for the SYNCHRO input for synchronizing the internal PLL with the line frequency.
- $R_{3}$ and $R_{4}$ are current limiting resistors in the event the extension circuit is incorrectly polarized. If extensions are not used, the slave input (Pin 3) should be tied to $\mathrm{V}_{\mathrm{DD}}$ (Pin 7).
- $\mathrm{R}_{5}$ sets up the sensitivity of the sensor input.
- $\mathrm{C}_{3}$ is the filter capacitor for the internal PLL.
o. $D_{2}$ limits the positive excursion if Triac gate to about $V_{s s}$ +.5 V . This positive excursion of the gate may occur during the triggered state of certain triacs.
- $\mathrm{C}_{1}$ and L are RF filter circuits.

ABSOLUTE MAXIMUM RATINGS:

PARAMETER
DC supply voltage
Any pinput voltage Operating Temperature
Storage Temperature

SYMBOL
VSS
$V_{\text {IN }}$
$T_{A}$
Tstg

VALUE
$+20$
VSS +.5
0 to +80
-65 to +150

UNITS
Volt
Volt
${ }^{\circ} \mathrm{C}$
${ }^{\circ} \mathrm{C}$

DC ELECTRICAL CHARACTERISTICS:
( $\mathrm{T}_{\mathrm{A}}=0$ to $80^{\circ} \mathrm{C}$, all voltages referenced to $\mathrm{V} D \mathrm{D}$ )

| PARAMETER | SYMBOL | MIN. | TYP | MAX | UNIT | CONDITIONS/ REMARKS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{v}_{\text {S }}$ | +12 | - | +18 | Volts |  |
| Input Voltage |  |  |  |  |  |  |
| Doze L0 | VIZL | 0 | - | $V_{\text {SS }}$-6 | Volts | (1) $\mathrm{V}_{\text {SS }}=+15 \mathrm{~V}$, |
| Doze HI | VIZH | VSS-2 | - | $V_{\text {SS }}$ | Volts | output off |
| Synchro LO | $V_{\text {IRL }}$ | 0 | - | $\mathrm{V}_{\text {SS }}-9.5$ | Volts |  |
| Synchro HI | $V_{\text {IRH }}$ | $\mathrm{V}_{\text {Ss }}-5.5$ | - | VSS | Volts |  |
| Sensor LO | $V_{\text {IOL }}$ | 0 | - | VSs-8 | Volts |  |
| Sensor HI | $\mathrm{V}_{10 \mathrm{H}}$ | $\mathrm{VSS}_{\text {-2 }}$ | - | $V_{\text {SS }}$ | Volts |  |
| Slave LO | VIVL | 0 | - | $V_{\text {SS }}-8$ | Volts |  |
| Slave HI | VIVH | $\mathrm{V}_{\text {SS }}$-2 | - | $V_{\text {SS }}$ | Volts |  |
| Slave Current: |  |  |  |  |  |  |
| Synchro, Sensor \& Slave HI | $\mathrm{IIH}^{\text {H}}$ | - | - | 700 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {input }}=V_{\text {SS }} \\ & \hline+1515 / \end{aligned}$ |
| Synchro, Sensor |  |  |  |  |  |  |
| Doze HI | L | _ | - | 5 | nA | Leakage curret |
| Doze LO | - | - | - | 5 | nA |  |
| Output HI VItg |  | - | $V_{S S}$ | - | Volts |  |
| Output LO VItg |  | - | $\mathrm{V}_{\text {SS }}$-4 | - | Volts |  |
| Output Sink |  |  |  |  |  |  |
| Current | - | 25 | - | - | mA | $\begin{aligned} & @ V_{\text {SS }}=+15 \mathrm{~V} \\ & \mathrm{~V}_{0}=\mathrm{V}_{\mathrm{SS}}-3 \end{aligned}$ |
| Dim, Full | $V_{\text {OL }}$ | - | - | 0.5 | Volts |  |
| \& Power Fail | $\mathrm{V}_{\text {OH }}$ | VSS-1 | - | Volts |  |  |



FIGURE 7 DOZE CIRCUIT

In the case of momentary power failure, the circuit state remains unchanged for a period of up to 1 sec . For longer power interruptions, the output is shut off.
EXTENSIONS: (Fig. 6).
All switching and dimming functions can also be implemented by utilizing the slave input. This can be done by either a mechanical switch or the electronic switch in conjunction with a sensing plate as shown in Fig. 6. When the plate is touched, a logical high level is generated at the EXTENSION terminal for both half cycles of the line frequency.

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.

DOZE CIRCUIT: (Fig. 7).
The Doze circuit shown in Fig. 7 generates a slow clock ( 0.04 Hz ) at the DZ terminal. If the sensor plate (Fig. 5) is not touched, the SENS terminal of the Doze circuit of Fig. 7 sits at a logical high level. A momentary pressing of the Doze switch sets the SR flipflop, enabling the oscillator. Every negative transition of the clock ( DZ terminal) causes the light intensity to be reduced by equal increments, until eventually the light is shut off. The oscillator has no further effect on the dimmer circuit. When the light/motor is turned on again by touching the sensor plate, the SR flip-flop is reset and the DZ clock is turned off.
When the Doze circuit is used, the connection between Doze input (Pin 10) and $\mathrm{V}_{\text {SS }}$ (Pin 14) as shown in Fig. 5 , should be removed.

## EATURES:

Direct Interface with CMOS CD4510 Presettable Up/Down Counter
Direct Interface with LS7040 Dual 3 Decade Counter Multiplexed BCD/HEX Data I/O
DC to 60 KHz Scan Frequency at 5 V
Cascadable
; Levels of 24 Bit Comparators
Thumbwheel Switch Interface for 7 Level Storage Data CMOS Type Noise Immunity
Single Power Supply Operation +4.75 to +15 Volts
CMOS Compatibility
, Power-On-Reset

- All Inputs Protected
, High Input Impedance
, Low Power Dissipation


## ESCRIPTION:

he LS7240 is a monolithic, ion implanted MOS 7-Level digit (BCD or HEX) memory/comparator. It includes seven decade comparators and memory, a comparator output, 4 bit data $1 / 0$ Bus, 7 synchronizing strobes for thumbheel and display drive and 24 parallel data input lines. Data ritten in each of the 7 levels of memory is compared with ie data placed in the 24 bit parallel inputs and the result is ${ }_{i d}$ dicated by the Multiplexed comparator output. The 4 bit 0 serves as either the inputs for writing into any of the 7 iemories or outputs for displaying either the 24 bit parallel ata or any one of the memories.

## IESCRIPTION OF OPERATION:

CAN OSCILLATOR AND DIGIT SELECT STROBES:
he SELECT STROBE GENERATOR is driven by an iternal oscillator whose frequency is determined by an exrrnal RC network (as shown in Fig. 4). Table I indicates everal frequencies and their associated resistor-capacitor etworks.
he SELECT STROBES scan from DS1 to DS7. DS7 selects ie particular comparator memory to be selected and DS1 hrough DS6 selects the LSD to MSD digit to be loaded. laximum scan frequency is 60 KHz at $5 \mathrm{~V}, 40 \mathrm{KHz}$ at 10 V and 0 KHz at 15 V . All $\mathrm{I} / 0$ timings are synchronized by the DS trobes as explained in each $1 / 0$ section.

## 'ARALLEL INPUT DATA AND COMPARATOR OUTPUT:

$C D$ data applied from the counter to the 24 bit parallel nputs is compared with the 7 -level memory. All 24 bits of ach memory are compared in parallel and 7 internal comlarisons are performed. These comparisons result in a logical ' 1 ' if the memory level and input data are equal or a logical ' 0 " if not equal. The internal comparisons are multiplexed vith the strobe outputs, i.e. MEMORY 1 is muxed with DS1,

## Revised January 1986



## LS7240 CONNECTION DIAGRAM:



## TOP VIEW

MEMORY 2 is muxed with DS2, etc. (See Figure 4). A single output comparator line is demuxed externally. The positive edges of the DIGIT STROBES are used to strobe the comparator output line into their respective latches as shown in figures 2 and 5 . The positive edge of DS1 is used to demux comparator 1 from the common comparator output, positive edge of DS2 demuxes comparator 2 etc.
The data provided by the counter is BCD data. However, HEX data, binary data or any other format of data may also be used as inputs. All that would be required is that the internal memory is correspondingly loaded.

## DATA I/O AND LOAD COMMAND

The 4 bit data $1 / 0$ acts as inputs when the DS strobes are active (high) and as outputs in between strobes. The in between strobe time is typically $5 \mu \mathrm{~s}$. In the input mode, the data applied selects the memory to be addressed as well as the 6 digit number to be loaded. Figure 5 indicates how a set of 7 thumbwheel switches is used to load the memory. The LS7240 has internal pull down resistors on its I/O lines. Data applied during DS7 serves as the memory address, while data applied during the succeeding DS1 through DS6 loads LSD through MSD respectively into the selected memory. Data is loaded into the memory at the trailing edges of the DS strobes. In between strobes, when the I/O bus is in the output mode, the selected 6 digit memory is multiplexed out. The MSD is applied to the output during the DS1 and DS2 inter-strobe delay. The LSD+4 output occurs between DS2 and DS3, LSD+3 between DS3 and DS4, LSD+2 between DS4 and DS5, LSD+1 between DS5 and DS6, and LSD between DS6 and DS7.
The load command output can be used as a strobe for storing the output data into external latches for display or control functions.
A number of LOAD/DISPLAY combinations for data I/0 is possible as explained in Table II. The data in this truth table refers to the input data applied to the I/O bus during active DS7.

The display is shown in figure 5. The LOAD COMMAND is used to load the BCD DATA into a CD4511 or equivalent. The DIGIT SELECT STROBES are used to enable the LED's as shown. DS2 is used to display the MSD, DS3 displays LSD+4, DS4 displays LSD+3, DS5 displays LSD+2, DS6 displays LSD+1 and DS7 displays LSD.
The LS7240 is equipped with an ANTI-BOUNCE feature. Input data must be stable at the input to the $I / O$ bus for a minimum of 700 scan cycles before it can be loaded into the memory. Typical Anti-Bounce times as a function of scan frequency is indicated in Table III. Similarly, removal of data must be stable for 700 clock cycles before it is recognized as a complete removal.

## POWER-ON-RESET:

An internal POWER-ON-RESET is provided to reset all memories to " 0 " and sets DS7 (Pin 30) to logic " 1 " upon application of power.

## POWER SUPPLIES:

The circuit will operate over the range of +4.75 to +15 volts.

| Voltage | Resistor | Capacitor | Typical Frequency |
| :---: | :---: | :---: | :---: |
| 5 V | $220 \mathrm{~K} \Omega$ | 50pf | 60 KHz |
|  | $680 \mathrm{~K} \Omega$ | 50pf | 30 KHz |
|  | $1.5 \mathrm{M} \Omega$ | 50pf | 15 KHz |
| 10 V | $470 \mathrm{~K} \Omega$ | 50pf | 40 KHz |
|  | $1 \mathrm{M} \Omega$ | 50 pf | 20 KHz |
|  | $2 \mathrm{M} \Omega$ | 50pf | 10 KHz |
| 15V | $1 \mathrm{M} \Omega$ | 50pf | 20 KHz |
|  | $2 \mathrm{M} \Omega$ | 50pf | 10 KHz |
|  | $4.7 \mathrm{M} \Omega$ | 50pf | 5 KHz |

TABLEII
Truth Table for Load/Display Combination

| B3 | B2 | B1 | B0 |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | Display Memory 1 |
| 0 | 0 | 1 | 0 | Display Memory 2 |
| 0 | 0 | 1 | 1 | Display Memory 3 |
| 0 | 1 | 0 | 0 | Display Memory 4 |
| 0 | 1 | 0 | 1 | Display Memory 5 |
| 0 | 1 | 1 | 0 | Display Memory 6 |
| 0 | 1 | 1 | 1 | Display Memory 7 |
| 1 | 0 | 0 | 1 | Load \& Display Memory 1 |
| 1 | 0 | 1 | 0 | Load \& Display Memory 2 |
| 1 | 0 | 1 | 1 | Load \& Dispaly Memory 3 |
| 1 | 1 | 0 | 0 | Load \& Display Memory 4 |
| 1 | 1 | 0 | 1 | Load \& Display Memory 5 |
| 1 | 1 | 1 | 0 | Load \& Display Memory 6 |
| 1 | 1 | 1 | 1 | Load \& Display Memory 7 |
| 0 | 0 | 0 | 0 | Displays 24 Bit Input Data |
| 1 | 0 | 0 | 0 | Resets All Memories and Displays Memory 1. |

TABLE III

| Scan Frequency <br> $(\mathrm{KHz})$ | Anti-Bounce <br> (milliseconds) |
| :--- | :---: |
| 60 | 12 |
| 40 |  |
| 20 | 35 |

TECHNICAL DATA:
INPUTS/OUTPUTS - All inputs and outputs are CMOS compatible over entire range of power supply voltage limits. LOGIC - Positive True.
PACKAGE - 40 Pin Dual-In-Line plastic.

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor any infringements of patent rights of others which may result from its use.

MAXIMUI
Parameter
DC Supply
Operating T
Storage Ten
All inputs
charges. Cal outside the

DC ELEC
$\left(V_{D D}=0 V\right.$,
OUTPUT SF

SOURCE C
$\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{SS}^{-}}$
$\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{SS}}$
$\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{SS}}$
SINK CURI $^{\mathrm{V}_{\mathrm{OL}}=\mathrm{V}_{\mathrm{DD}^{-1}}}$
SOURCE CI
SOURCE C
$\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{SS}}$
$\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{SS}}-1$
$\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{SS}}$

SINK CURR
$\mathrm{V}_{\mathrm{OL}}=\mathrm{V}_{\mathrm{DD}}{ }^{+}$

BCD I/O
SOURCE CU
$\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{SS}}$.
$\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{SS}}$
$\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{SS}}-$


FIGURE 4


SYSTEM INTERCONNECTION USING PRESETTABLE UP/DOWN COUNTERS


The thumbwheel assembly is used to load the LS7240 as well as the synchronous six decade up/down counter. To preset the CD4510's, the inputs to the thumbwheels A.through $F$ are connected to the positive supply and the BCD outputs are applied to their respective CD4510 inputs. External 1 Meg resistors are used at the thumbwheel outputs. The Load Command is used to reset and then preset the counter to the number selected.

| Symbol | Value | Units |
| :---: | :---: | :---: |
| $\mathrm{V}_{S S}$ | +4.75 to +15 | Vdc |
| $\mathrm{T}_{\text {A }}$ | -25 to +70 | ${ }^{0} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{S}}, \mathrm{T}_{\mathrm{G}}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

। circuitry to prevent damage due to high static ised to prevent unnecessary application of Voltage

ICTERISTICS:
iV, $-25^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified).

## IIT SELECT STROBES



| SINK CURRENT, IOL | $\mathrm{V}_{\text {SS }}$ | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}=\mathrm{V}_{\text {DD }}{ }^{+} .4 \mathrm{~V}$ | 5 Vdc | 7.0 | 10.0 | - | $\mu \mathrm{A}$ |
|  | 10 Vdc | 5.0 | 7.0 | - |  |
|  | 15 Vdc | 3.0 | 5.0 | - |  |

## QUIESCENT SUPPLY CURRENT

(All Inputs Pins Tied to $\mathrm{V}_{\mathrm{SS}}$ ) Symbol IDD
$\frac{V_{\text {SS }}}{5 \mathrm{~V}}$
10V
15V
(All Output Pins Left Opent
$\frac{\text { Max. }}{12.0} \quad \frac{\text { Units }}{m A}$
15.0
18.0

INPUT VOLTAGE SPECIFICATIONS: (All Inputs Except Scan)

| Parameter | Symbol | $\mathrm{V}_{\text {SS }}$ | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | $V_{\text {IL }}$ | 5 Vdc | 0 | 1.5 | Vdc |
| "0" Level |  | 10 Vdc | 0 | 3.0 |  |
|  |  | 15 Vdc | 0 | 4.5 |  |
| Input Voltage | $V_{\text {IH }}$ | 5 Vdc | 3.5 | $\mathrm{V}_{\text {SS }}$ | Vdc |
| "1" Level |  | 10 Vdc | 7.0 | $V_{\text {SS }}$ |  |
|  |  | 15 Vdc | 10.5 | $\mathrm{V}_{\text {SS }}$ |  |

DYNAMIC ELECTRICAL CHARACTERISTICS:
( $V_{D D}=0, V_{S S}=+4.75$ to $+15 \mathrm{~V},-25^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}$ unless otherwise specified).

| Parameter | Symbol | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: |
| Scan Input Frequency |  |  |  |  |
| $\mathrm{V}_{S S}=5 \mathrm{~V}$ | ${ }_{\text {f }} \mathrm{C}$ | - | 60.0 | KHz |
| $V_{S S}=10 \mathrm{~V}$ | $\mathrm{f}_{\mathrm{SC}}$ | - | 40.0 | KHz |
| $\mathrm{V}_{S S}=15 \mathrm{~V}$ | ${ }^{\text {f }} \mathrm{C}$ | - | 20.0 | KHz |
| Inter-strobe delay | ${ }_{\text {t }}^{\text {ISD }}{ }^{\dagger}$ | 1.5 | 12.0 | $\mu \mathrm{s}$ |
| Load Command Set-Up Time | $\mathrm{t}_{\text {LCS }}{ }^{\dagger}$ | 0.2 | 2.5 | $\mu \mathrm{s}$ |
| Set-Up Time | tcs $\dagger$ | 1.5 | 10.0 | $\mu \mathrm{S}$ |



* 4 Comparisons are shown. In normal operation, usually only 1 comparison will occur at a time.
**Shaded areas indicate valid output data.
FIGURE 2


The System Interconnection of an LS7240 with an LS7040 and support circuitry is as shown. Thumbwheel 7 selects the memory. Thumbwheel 6 through 1 selects MSD through LSD. If the "Load and Display/Display Only" toggle switch is in the Load and Display position, the data is loaded into the LS7240, and displayed on the LED display when the "COMMAND MOMENTARY" is depressed. The BCD output data of the LS7240 is convert ed to 7 segment data by the CD4511. As long as the Momentary is held down, the display presents the data just loaded. If the Momentary is released, the display presents the BCD input data from the LS7040. If memory 0 is selected and the toggle switch is in the LOAD AND DISPLAY position, all memories are reset when the momentary is depressed. If the toggle switch is in the "Display Only" position then depressing the momentary will enable the 7 segment display to present what was previously loaded into the memory.

## BRUSHLESS DC MOTOR SPEED CONTROLLER

FEATURES:

- Highly accurate speed regulation ( $\pm .1 \%$ derived from XTL controlled time base.)
- Rapid acceleration to speed with little overshoot
- Positive braking
- 10 V to 28 V supply range
- Low speed detection output
- Over current logic
- Power on reset
- Six outputs drive power switching bridge directly
- 18 pin dual-in-line package

DESCRIPTION:
The LS7263 is a monolithic, ion implanted MOS circuit designed to control the speed of a 3 -phase, brushless, D.C. motor. This specific circuit is programmed for use in 3600 RPM applications. The circuit utilizes a 3.58 MHz crystal to provide its accurate speed regulation time base. Overcurrent circuitry is provided to protect the windings, associated drivers and power supply. A positive braking feature is provided to effect rapid deceleration.
Speed corrections are made by measuring the time between tachometer inputs and varying the on time of the drive signal applied to each winding. A sampling window is generated using tachometer input time intervals during which crystal derived clock pulses are accumulated. The contents of the accumulator provide the address of a look up table that has been derived from the physical characteristics of the motor and the load. The look up table output determines the amount of on time for each coil. Positive and negative signals are applied sequentially to each winding driver through the output decoder/ driver section.
A static type positive braking system shorts all winding together upon receipt of the brake input. This system creates an electrical load on the motor thus causing rapid deceleration. An overcurrent condition, when sensed at the overcurrent detection input, disables all six winding outputs. Outputs will be reenabled upon removal of the overcurrent condition.
INPUT/OUTPUT DESCRIPTION:

## LS DETECT OUTPUT (PIN 1).

This output provides a D.C. level which is high for speeds less than 1100 RPM. It may be used to determine activation of a Winchester drive head.
BRAKE INPUT (PIN 2).
A high level applied to this input turns off outputs $0_{1}-0_{3}$ and turns on outputs $\mathrm{O}_{4}-\mathrm{O}_{6}$, shorting the windings together. The brake input has priority over all other inputs. The brake input is provided with a pull-up resistor.

## REVISED NOVEMBER 1985



## TOP VIEW

Fig. 1

[^3]INPUT/OUTPUT DESCRIPTION: (continued)
OUTPUTS $0_{6}, 0_{5}, 0_{4}$ (PINS 3-5).
These outputs provide the base current (through external limiting resistors) to NPN drivers of the motor coils. They are enabled in the sequence described in Table 1 and for a duration as determined by the internal speed regulation data.
OUTPUTS $0_{3}, 0_{2}, 0_{1}$ (PINS 6-8).
The outputs provide the base current to the PNP drivers of the motor coils. They are enabled per Table 1 and the internal speed regulation data.
DESCRIPTION OF OUTPUT SIGNALS: (See Figures 2C, 3C)
An output pair turn on at a change of commutator input state and remain on for a period of time determined by the rotational speed measured within the latest sampling window. The output pulse can be zero if speed is too high. If other than zero, the output width follows the formula $\mathrm{O}_{\mathrm{PW}}=(192+\mathrm{n} \times 384$ clock periods $)$ $\times 4 \div$ number of poles, where $n$ varies from zero to 14. If the look up table indicates n is greater than 14, the pair remain on until the next commutation change.
VSS (PIN 9).
Supply voltage positive terminal, ( +10 to +28 Vdc .)
A, B, C INPUTS (PINS 10-12).
These inputs have pull up resistors and provide control of the output commutation sequence as per Table 1. A, B, C orginate at the position sensors of the motor (see fig. 2) and must sequence in cyclic order (only one input changes at any time). Figure C illustrates a method for controlling the motor direction of rotation. Figure D indicates how one external invertor may be used to use a $120^{\circ}$ circuit type in a $60^{\circ}$ sensor separation application (or $60^{\circ}$ to $120^{\circ}$.
OSC IN (PIN 13), OSC OUT (PIN 14)
Pin 13 provides one of the two ports necessary for connecting a crystal. It may also be used to drive the circuit from an external clock. Pin 14 is used as the second connection when using a crystal for oscillation. Limited variable speed operation can be obtained by using the oscillator depicted in Figure A whose nominal frequency is 3.58 MHz .
FREQUENCY TEST POINT (PIN 15).
This test output provides the user with a point to measure the oscillator frequency without loading the oscillator. It provides a signal which is one sixth of the oscillator frequency.

VDD (PIN 16).
Supply voltage negative terminal (ground).

## OVERCURRENT DETECT (PIN 17).

The Overcurrent Detection Input provides the user a way of protecting the motor windings, drivers and power supply from an overload condition. The user provides a fractional ohm resistor between the positive supply and the common emitters of the PNP drivers. This point is connected to a potentiometer (e.g. 100k ohm), the other end of which is connected to ground and the wiper connected to the overcurrent input. The wiper pickoff is adjusted so that the outputs $0_{1}-0_{6}$ are off for currents greater than the limit. (Reference Fig. 5) An alternative overcurrent detection circuit is illustrated in Figure B. An overcurrent condition is sensed and latched causing the overcurrent input (pin 17) to become low. When the overcurrent condition terminates, the next positive edge of the chopping frequency will cause pin 17 to become high. This circuit limits the maximum output switching rate to the chopping frequency when an overcurrent condition is prevalent.
An example of setting up the over current follows:

1. Determine the fractional ohm resistance and the maximum current to determine the voltage drop across the resistor and call this $\mathrm{V}_{0 \mathrm{C}}$.
2. Apply $\mathrm{V}_{S S}-\mathrm{V}_{0 C}$ to the fractional ohmage end of the potentiometer.
3. Hold A, B and C in a known state (e.g. 000). This will enable a pair of outputs in accordance with Table 1.
4. Adjust the potentiometer until outputs $0_{1}-0_{3}$ are all at $V_{S S}$ and $\mathrm{O}_{4}-\mathrm{O}_{6}$ are at ground.
5. Remove the voltage from the potentiometer and connect the potentiometer to the transistor end of the fractional ohm resistor.

## TACHOMETER INPUT (PIN 18).

The signal applied to the tachometer input originates at a motor position sensor (one of the commutation inputs may be used). Each negative edge of the tachometer input is synchronized by the one sixth oscillator frequency. The resulting signal 1) transfers new speed regulation data to the "on time" data storage latches, 2) resets the clock pulse accumulator and 3) originates a new sampling window. The tachometer input is provided with a pull-up resistor.

## MAXIMUM RATINGS:

| PARAMETER | SYMBOL | VALUE | UNITS |
| :--- | :---: | :---: | :---: |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature |  |  |  |
| 1. Plastic | $\mathrm{T}_{\mathrm{ap}}$ | -25 to +70 | ${ }^{\circ} \mathrm{C}$ |
| 2. Ceramic | $\mathrm{T}_{\mathrm{ac}}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Voltage (any pin to $\mathrm{V}_{\text {SS }}$ ) | $\mathrm{V}_{\text {max }}$ | -30 to +0.5 | VOLTS |

DC ELECTRICAL CHARACTERISTICS: (+ 10 to +28 VDC)

| SUPPLY CURRENT | SYMBOL | MIN. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| (Excluding Outputs) | IDD | - | 22 | mA |

## INPUT SPECIFICATIONS:

Brake, commuting and tachometer (Pins 2, 10, 11, 12, 18)

| INPUT VOLTAGE | MIN. | MAX. | UNITS |
| :--- | :---: | :---: | :---: |
| Logic "1", | $V_{S S}-2.5$ | $V_{S S}$ | VOLTS |
| Logic "0" | 0 | $V_{S S}-5$ | VOLTS |

INPUT CURRENT
Each of the five inputs provides an internal constant current source to $V_{\text {SS }}$ of 200 to 400ua
(typically 300ua)

| OVERCURRENT DETECTION INPUT (PIN 17) |  |  |  |
| :--- | :---: | :---: | :---: |
| INPUT VOLTAGE | MIN. | MAX. | UNITS |
| Logic "1" | $\left(V_{S S} \div 2\right)+.25$ | $V_{S S}$ | VOLTS |
| Logic " " 0 " | 0 | $\left(V_{S S} \div 2\right)-.25$ | VOLTS |

Theroretical switching point for the Overcurrent Detection Input is one half of the power supply. Manufacturing tolerances cause the switching point to vary plus or minus .25 volts. After manufacture, the switching point remains fixed with 10 mv over time and temperature. The input switching sensitivity is a maximum of 50 mV . There is no hysteresis on the overcurrent detection input.
OSCILLATOR INPUT (PIN 13). (When driven from external source.)

|  | MIN. | MAX. | UNITS |
| :---: | :---: | :---: | :---: |
| Logic "1" | $V_{S S}-1$ | $V_{S S}$ | VOLTS |
| Logic "0" | 0 | $V_{S S}-6$ | VOLTS |

## OUTPUT SPECIFICATIONS

596 KHz TEST (PIN 15)
Designed for $10 \mathrm{M} \Omega, 7 \mathrm{pF}$ scope probe.

## LS DETECT OUTPUT (PIN 1)

|  | MIN. MAX. UNITS | CONDITIONS |  |
| :---: | :---: | :---: | :---: |
|  | OnA | Output short circuit to $V_{D D}$ |  |
| ISOURCE | 1.0 | mA | Output at .5 V |

## $0_{1}-0_{6}$ (PINS 3-8)

$0_{1}-0_{3}$ are current sinks
$\mathrm{O}_{4}-\mathrm{O}_{6}$ are current sources
Outputs turn on in pairs (see figs. 2C, 3C and 4). For example (see dotted line, fig. 4):
Q8 and Q4 are on, thus enabling a path from the positive supplv through the fractional ohm resistor, emitter-base junction of Q101, Q8, Q4, R5 and the base emitter junction of Q105 to ground. The current in the above described pattern is determined by the power supply voltage, the value of R1, the voltage drops across the base-emitter, junction of Q101 and Q105 (1.4 volts for single transistor or 2.8 V for Darlington pairs), the impedance of Q8 and Q4 and the value of R5.

TABLE 1A-01,

| INPUTS | OUTPUTS | DRIVER | DRIVER | DRIVER |
| :---: | :---: | :---: | :---: | :---: |
| A B C | EMABLED | A* | B* | C* |
| 0 | $0_{1,} 0_{5}$ | + | - | OFF |
| 0 | $0_{3,} 0_{5}$ | OFF | - | + |
| 10 | $0_{3,} 0_{4}$ | - | OFF | + |
| 111 | $\mathrm{O}_{2}, \mathrm{O}_{4}$ | - | + | OFF |
| 011 | $0_{2}, 0_{6}$ | OFF | + | - |
| 001 | $0_{1}, 0_{6}$ | + | OFF | - |

TABLE 1B-02, -03, -07

| InPUTS | OUTPUTS | DRIVER | DRIVER | DRIVER |
| :---: | :---: | :---: | :---: | :---: |
| A B C | EMABLED | $A^{*}$ | B* | C* |
| 01 | $0_{2}, 0_{6}$ | OFF | + | - |
| 101 | $\mathrm{O}_{2}, \mathrm{O}_{4}$ | - | + | OFF |
| 100 | $0_{3}, 0_{4}$ | - | OFF | + |
| 110 | $0_{3}, 05$ | OFF | - | + |
| 010 | $0_{1}, 0_{5}$ | + | - | OFF |
| 011 | $0_{1}, 0_{6}$ | + | OFF | - |

Push pull drivers are made up of pairs of Outputs: $\mathrm{O}_{1}$ and $\mathrm{O}_{4}$ (Driver A), $0_{2}$ and $0_{5}$ (Driver B), $0_{3}$ and $0_{6}$ (Driver C).
*See Fig. 4

\left.| DESCRIPTION OF AVAILABLE TYPES |  |  |  |
| :--- | :---: | :---: | :---: |
| SEASOR |  |  |  |$\right]$ GAIM* | TYPE | POLES | SEPARATION | GAIM |
| :--- | :---: | :---: | :---: |
| $7263-01$ | 4 | $60^{\circ}$ | Medium |
| $7263-02$ | 8 | $120^{\circ}$ | High |
| $7263-03$ | 4 | $120^{\circ}$ | Medium |
| $7263-07$ | 8 | $120^{\circ}$ | Medium |

*Gain describes the change of output duty cycle as a function of change of motor speed for the high gain type, the duty cycle is caused to change from $0 \%$ to $100 \%$ over a 6 RPM motor speed change. For the medium gain type, the duty cycle changes from $0 \%$ to $100 \%$ when the motor speed changes by 40 RPM.

The following chart provides the recommended value for R5. R4 and R6 are the same value.

## OUTPUT CURRENT (DRIVING DARLINGTON PAIRS)

| POWER SUPPLY VOLTS | 20 | 15 | 10 | 7.5 | 5 | 2.5 | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12 | 1 | . 25 | 56 | 86 | 1.5 | 3.3 |  |
| 15 | 33 | . 51 | 92 | 1.3 | 2.1 | 4.6 |  |
| 18 | * | . 76 | 1.3 | 1.7 | 2.8 | 5.8 |  |
| 21 | * | * | 1.6 | 2.2 | 3.3 | 7.0 |  |
| 24 | * | * | 1.9 | 2.6 | 4.0 | 8.3 |  |
| 28 | * | * | * | 3.2 | 4.9 | 9.9 |  |

*causes excessive power dissipation.
RESISTANCE IN KILOHMS


APPLICATION DIAGRAM
THREE PHASE BRUSHLESS DC MOTOR OPERATING AT 3600 RPM

Figure 5


Tach input using $\div 2$ with output data rate doubled to achie 5400 RPM operation.

## APPLICATION DIAGRAM

THREE PHASE BRUSHLESS DC MOTOR OPERATING AT 5400 RPM

Figure 6




HALL SWITCH POSITIONING DIAGRAM FOR LS7263-01 FIGURE 1B


HALL SWITCH POSITIONING DIAGRAM
FOR LS7263-02, 07 FIGURE 2B


HALL SWITCH POSITIONING DIAGRAM
FOR LS 7263-03 FIGURE 3B


TIMING DIAGRAM FOR LS7263-02, 03, 07 FIGURE 3C

## LS7264

## FOUR PHASE BRUSHLESS DC MOTOR SPEED CONTROLLER

## FEATURES:

- Highly accurate speed regulation ( ${ }^{ \pm} .1 \%$ ) derived from XTL controlled time base.
- Rapid acceleration to speed with little overshoot
- Static braking
- 10 V to 28 V supply range
- Low speed detection output
- Internal over current logic
- Power on reset
- Four outputs drive power switching transistors directly
- 16 pin dual-in-line package


## DESCRIPTION:

The LS7264 is a monolithic, ion implanted MOS circuit designed to control the speed of a 4-phase, brushless, D.C. motor. This specific circuit is programmed for use in 3600 RPM applications. The circuit utilizes a 2.4576 MHz crystal to provide its accurate speed regulation time base. Overcurrent circuitry is provided to protect the windings, associated drivers and power supply. A static braking feature is provided to effect rapid deceleration.
Speed corrections are made by measuring the time between tachometer inputs and varying the on time of the drive signal applied to each winding. A sampling window is generated during which crystal derived clock pulses are accumulated. The contents of the accumulator provide the address of a look up table that has been derived from the physical characteristics of the motor and the load. The look up table output determines the amount of on time for each coil. Positive signals are applied sequentially to each winding driver through the output decoder/driver section.
A static type braking system shorts all winding together upon receipt of the brake input. This system creates an electrical load on the motor thus causing rapid deceleration. An overcurrent condition, when sensed at the overcurrent detection input, disables all four winding outputs. Outputs will be reenabled upon removal of the overcurrent condition.

## INPUT/OUTPUT DESCRIPTION:

LS DETECT OUTPUT (PIN 1).
This output provides a D.C. level which is high for speeds less than 1000 RPM.
BRAKE INPUT (PIN 2):
A high level applied to this input turns on all outputs, shorting the windings together. The brake input has priority over all other inputs. This feature may only be used when the center tap is connected to the positive supply through an external PNP transistor which is controlled by the brake signal. The brake input is provided with a pull-up resistor.

## REVISED NOVEMBER 1985



Fig. 1

INPUT/OUTPUT DESCRIPTION: (continued)
OUTPUTS $0_{1}, 0_{2}, 0_{3}, 0_{4}$, (PINS 3-6)
These open drain outputs provide the base current (through external limiting resistors) to the base inputs of NPN drivers of the motor coils. They are enabled in the sequence described in Table 1 and for a duration as determined by the internal speed regulation data.

DESCRIPTION OF OUTPUT SIGNALS: (See Figures 1B)
Each output turns on at a change of commutator input state and remains on for a period of time determined by the rotational speed measured within the latest sampling window. The output pulse can be zero if speed is too high. If other than zero, the output width follows the formula Opw $=(\mathrm{n} \times 384 \times 4 \div$ No. of poles) clock periods, where $n$ varies from zero to 15 . If the look up table indicates $n$ is greater than 15 , the pair remain on until the next commutation change.

VSS (PIN 7).
Supply voltage positive terminal, (+10 to +28 VDC ).
S1, S2 INPUTS (PINS 8, 9)
These inputs provide control of the output commutation sequence as per Table 1. S1, S2 originate at the position sensors of the motor (see fig. 2). S1 and S2 are provided with a pull-up resistcr.

FORWARD/REVERSE INPUT (PIN 10)
This Pin is used to control the motor's direction of rotation (see table I).

OSC IN (PIN 11).
This pin provides one of the two ports necessary for connecting a crystal. It may also be used to drive the circuit from an external clock.

OSC OUT (PIN 12).
This pin is used as the second connection when using a crystal for oscillation.

FREQUENCY TEST POINT (PIN 13).
This test output provides the user with a point to measure the
oscillator frequency without loading the oscillator: It provides a signal which is one sixth of the oscillator frequency.

VDD (PIN 14).
Supply voltage negative terminal (ground).
OVER CURRENT DETECT (PIN 15).
The Overcurrent Detection Input provides the user a way of protecting the motor windings, drivers and power supply from an overload condition. The user provides a fractional ohm resistor between the positive supply and the positive side of the motor windings. This point is connected to a potentiometer (e.g. 100k ohm), the other end of which is connected to ground and the wiper connected to the overcurrent input. The wiper pickoff is adjusted so that the outputs $0_{1}-O_{4}$ are off for currents greater than the limit.

An example of setting up the over current follows:

1. Determine the fractional ohm resistance and the maximum current to determine the voltage drops across the resistor and call this $\mathrm{V}_{0}$.
2. Apply $V_{S S}-V_{O C}$ to the fractional ohmage end of the potentiometer.
3. Hold S1 and S2 in a known state (e.g.00). This will enable $0_{1}-0_{4}$ outputs in accordance with Table 1.
4. Adjust the potentiometer until outputs $0_{1}-0_{4}$ are at ground.
5. Remove the voltage from the potentiometer and connect the potentiometer to the winding end of the fractional ohm resistor.

## TACHOMETER INPUT (PIN 16).

The signal applied to the tachometer input originates at a motor position sensor (one of the commutation inputs may be used). Each negative edge of the tachometer input is synchronized by the one sixth oscillator frequency. The resulting signal 1) transfers new speed regulation data to the "on time" data storage latches, 2) resets the clock pulse accumulator and 3) originates a new sampling window. The tachometer input is provided with a pull-up resistor.

## MAXIMUM RATINGS:

PARAMETER
Storage Temperature
Operating Temperature

1. Plastic
2. Ceramic
Voltage (any pin to $V_{S S}$ )

| SYMBOL | VALUE | UNITS |
| :---: | :---: | :---: |
| $T_{\text {stg }}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {ap }}$ | -25 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {ac }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| V $_{\text {max }}$ | -30 to +0.5 | VOLTS |


| DC ELECTRICAL CHA | (+10 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| SUPPLY CURRENT | SYMBOL | MIN. | MAX. | UNITS |
| (Excluding Outputs) | 1 DD | - | 22 | mA |

## INPUT SPECIFICATIONS:

Brake, commuting and tachometer (Pins 2, 10, 11, 12, 18)

| INPUT VOLTAGE | MIN. | MAX. | UNITS |
| :--- | :---: | :---: | :---: |
| Logic "1"' | $V_{S S}-2.5$ | $V_{S S}$ | VOLTS |
| Logic " 0 " | 0 | $V_{S S}-5$ | VOLTS |

## INPUT CURRENT

Each of the five inputs provides an internal constant current source to $V_{S S}$ of 200 to 400 ua
(typically 300ua)

| INPUT VOLTAGE | MIN. | MAX. | UNITS |
| :--- | :---: | :---: | :---: |
| Logic $\cdots 1 \cdots$ | $\left(\mathrm{~V}_{\text {SS }} \div 2\right)+.25$ | $\mathrm{~V}_{\text {SS }}$ | VOLTS |
| Logic $\cdots 0^{\prime}$ | 0 | $\left(\mathrm{~V}_{\text {SS }} \div 2\right)-.25$ | VOLTS |

Theoretical switching point for the Overcurrent Detection Input is one half of the power supply. Manufacturing tolerances cause the switching point to vary plus or minus .25 volts. After manufacture, the switching point remains fixed within 10 mv over time and temperature. The input switching sensitivity is a maximum of 50 mV . There is no hysteresis on the overcurrent detection input.

OSCILLATOR INPUT (PIN 11). (When driven from external source.)

|  | MIN. | MAX. | UNITS |
| :---: | :---: | :---: | :---: |
| Logic $" 1 "$ | $V_{S S}-1$ | $V_{\text {SS }}$ | VVLTS |
| Logic $\cdots "$ | 0 | $V_{S S}-6$ | VOLTS |

## OUTPUT SPECIFICATIONS

## 410 KHz TEST (PIN 13)

Designed for $10 \mathrm{M} \Omega, 7 \mathrm{pF}$ scope probe.

## LS DETECT OUTPUT (PIN 1)

|  | MIN. | MAX. | UNITS | CONDITIONS |
| :--- | :---: | :---: | :---: | :---: |
| $I_{\text {SOURCE }}$ | 1.0 | mA | Output short circuit to $V_{D D}$ |  |
| ISINK | 10.0 |  | ua | Output at 5 V |

$0_{1}-\mathrm{O}_{4}$ (PINS 3-6)
$\mathrm{O}_{1}-\mathrm{O}_{4}$ are current sources (Base current limiting resistors are required)

## TABLE 1

| $\overline{\text { F }}$ /R | S1 | S2 | OUTPUTS <br> ENABLED |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $0_{1}$ |
| 0 | 0 | 1 | $0_{2}$ |
| 0 | 1 | 1 | $0_{3}$ |
| 0 | 1 | 0 | $0_{4}$ |
| 1 | 0 | 0 | $0_{3}$ |
| 1 | 1 | 0 | $0_{2}$ |
| 1 | 1 | 1 | $0_{1}$ |
| 1 | 0 | 1 | $0_{4}$ |




LS7264 MOTOR SPEED CONTROLLER
BLOCK DIAGRAM AND
INTERCONNECTION
FIGURE 2

## S7270

## FEATURES:

- Hardware oriented simple instruction set
- 4 on-chip 12 bit programmable down-counters
- 4 priority interrupt (JAM) inputs
- 12 discrete inputs
- 12 latched outputs
- 12 discrete memory bit registers
- Anti-bounce circuits on DI, CNT and JAM inputs for direct interface with mechanical switches, keyboards, etc.
- Simple serial interface to external program memory (PROM or ROM)
- External program memory up to 2048 instructions
- On-chip clock generator
- Inputs TL, NMOS and CMOS compatible
- Outputs TLL, NMOS and CMOS compatible
- Single power supply operation. +4.75 VDC to +12 VDC
- 40 pin plastic DIP


## GENERAL DESCRIPTION:

The LS7270 is a monolithic, ion implanted MOS logic controller/sequencer, designed to satisfy a wide variety of timing, sequencing and controlling functions in small to medium sized systems requiring low cost electronic control hardware. A "basic controller/sequencer" type machine can be thought of as a simple "black box" with inputs, outputs and various chip support functions such as power supply, oscillator, etc. As in any sequential logic machine, the present state of the machine is logically combined with the present state of the inputs to produce a new machine state with its corresponding outputs. Hence, as inputs change, the machine reacts generating new outputs depending on its previous state and the new inputs.
In a traditional hardwired logic machine, the sequence of the machine for all possible combinations of inputs is determined by the design of various random logic units all permanently wired so that the results is not very flexible or amenable to change. The solution to this problem as implemented in the LS7270, is to utilize some form of computer or microprocessor type architecture that executes a series of instructions (the program steps) held in a memory (external to the chip) to perform the intended logical combinations of the inputs with the current machine state. In contrast to computers or microprocessors, however, the internal architecture of the LS7270 is geared to individual bit processing, Boolean processing, turn-on and turn-off functions, counting and timing operations as opposed to numeric computations. Broadly speaking, (see Fig. 1

## NOVEMBER 1984



and Description of General Architecture) the LS7270 has discrete inputs (DI) that can be addressed and operated upon at the individual bit level, internal flags ( $T$ ) and storage cells ( M ) also addressed and operated upon at the bit level, addressable internal counters that can be clocked by external sources and a group of individually addressable output register (LO). Boolean processing is done by selecting and multiplexing various inputs into the Logic Unit (LU) along with the working Accumulator Flag (AF), thus performing sequentially the required Boolean expression and then outputting the result to the appropriate output. This is done under control of a sequence of instructions (a table of logical " 0 " $s$ and " 1 " $s$ ) fetched from the external program memory.
In operation, the LS7270 serially shifts out a memory address when the chip is in the "shift cycle." An external shift register has to be provided in which the address can be shifted and set up for addressing the memory (see fig. 2). During the shift cycle, clocks are generated at the shift clock output which are in synchronism with the address bit changes at the address output. At the end of the shift cycle, instruction from the memory is loaded into the interface shift register. A new shift cycle begins, and the instruction from the Interface Shift Register is now shifted into the LS7270; simultaneously a new instruction address is shifted out into the interface shift register. The LS7270 continuously alternates between the "shift" and the "load" cycles executing the instruction in between whenever a complete instruction has been fetched. The address is automatically incremented by 1 in every shift cycle so that instructions from higher locations of a memory can be fetched sequentially. This general rule of address sequencing is broken only when an instruction involving an address jump is executed. When an instruction is executed one of the following events may take place (see the instruction set for details):

1. Load 1 of 4 counters with a 12 bit number specified in the instruction field,
2. Decrement one of the counters,
3. Set or reset one of the internal registers,
4. Load the AF with the true or complement value of one of the internal registers or discrete inputs,
5. Combine AF with the true or complement value of any of the internal registers or discrete inputs in Boolean operation,
6. Store the true or complement value of the AF in any of the internal registers or output latches, and finally,
7. Branch out from normal addressing sequence and jump to an address specified in the instruction field.
GENERAL ARCHITECTURE OF LS7270 (See Fig. 1)
Program Counter (PC and PCB). The PC is a 12 bit register that holds the address for the next instruction. The external memory address is serially shifted out from the PC to the memory. The PCB is a back-up register for the PC used internally by the LS7270 chip.
Instruction Register (IR). The IR is a 16 bit register that holds the instruction currently being executed. Instructions from the external memory are serially shifted into the IR.
STACK 0-2. The LS7270 has a 3 level Last In-First Out (LIFO) stack. The next instruction address from the PCB is pushed onto the stack when a Jump to Subroutine (JS) instruction or a JAM 1 interrupt is executed. The address is returned to the PCB when a Return from Subroutine instruction is executed.
JAM Request Registers (JRR 1-4). The JRRs are 4 one-bit registers that are set by the corresponding JAM inputs. The outputs of the JRRs cause a Jump within the program sequence. Each JRR has a dedicated address assigned to it as its jump destination.

Counters (CNTR 1-4). The LS7270 has four 12 bit programmable down-counters. The counters can be clocked by either external count inputs or the internal clock under program control. Outputs from each counter are decoded for zero and testable under program control.
Logic Unit and the Accumulator Flag (LU and AF). The LU performs all the Boolean algebraic operations contained in the LS7270 instruction set and stores the result in the AF.
Temporary Flags (T1-3). The T's are three one-bit registers each of which can be accessed by the TEMP field of the LOGICAL CONTROL group instructions.
Memory Flags (M1-12). The M's are 12 one-bit registers. The output of the LU can be stored in any of these registers by program control. The outputs of the M's in turn can be logically combined with other inputs to the LU.
Latched Output Registers (LO 1-12). The LO's are 12 one-bit registers each of which can be loaded by the LU data. The LO outputs are available on the output pins.
Multiplexer (MUX). The MUX performs all the steering operations of the T's, M's, AF and the Discrete inputs to LU.

## DESCRIPTION OF OPERATION: (see figs. 4, 5 and 6 )

The LS7270 address consists of 12 bits, and the instruction of 16 bits. In normal operation an instruction cycle consists of 2 shift/load cycles involving 26 shift clocks.
After a reset, the Program Counter (PC) is cleared to address the first memory location (address 0 ). When the reset is removed, the 12 bit memory address of the first location is serially sent out. During this time, the shift/load output remains low to hold the memory interface shift register in the shift mode. At the end of the shift cycle consisting of 12 shift clocks, the shift/load output goes high placing the interface shift register in the load mode and the first instruction byte (lower byte) from the external memory matrix is loaded into the interface shift register on the thirteenth clock pulse. During every shift/load cycle the PC is incremented by 1 to address the next higher memory location. Then a shift cycle begins again. During this shift cycle while the address for the second byte (higher byte) of the instruction is shifted out to the interface shift register, the lower byte of the instruction, already in the interface shift register, is shifted into the Instruction Register (IR). Note that the internal shift clock for the IR occurs coincident with the first eight shift clocks only since one instruction byte consists of eight bits; there are no shift clocks for the IR corresponding to the remaining five clocks of the total shitt/load cycle. At the end of the second shift cycle, the second instruction byte (upper byte) is loaded into the interface register. During the third shift cycle, the upper byte is shifted into the IR and, at the end of the cycle, the instruction is executed. It is important to note that if a smaller external memory is used which does not require all 12 bit addressing capability ( 4096 bytes or 2048 instructions), the interface register can be implemented with fewer bits and the higher order address bits will simply "fall off' the interface register during the shifting cycle. Thus if only 256 bytes of memory is required, the interface register could be implemented with one octal shift register.

The four programmable down-counters can be driven by either external clocks applied at the counter inputs or decremented under program control. The counters are programmable by instruction control only. During the execution of an instruction for loading or decrementing a counter, the external count input is blocked for a period of 2 shift clocks. The external count input is synchronized with the internal clock so that counter integrity is not lost during the blocking period. The blocking period for any count input lasts between trailing edges of 8th and 10th shift clocks of a high byte fetch cycle containing a load or decrement instruction for the corresponding counter.


A counter zero condition can be tested by program control to create decision branching within the program sequence.
The 12 discrete inputs (DI) can be combined with the accumulator flag (AF) to perform Boolean operations and the result steered to 12 single bit memory flags (M) or 12 output latches (LO), or 3 temporary storage flags (T).

## I/O DESCRIPTION:

## MCLR INPUT:

A high on this input initializes all the registers and holds the clock off. It clears the PC, the JAM request register (JRR), the output latches (LO), the temporary storage flags (T), and the memory flags (M). It presets the down-counters to all 1's. The MCLR input has an internal pull-down (to logic " 0 ") resistor.

## OSC INPUT:

An R/C network on this input sets up the frequency of the internal oscillator. The basic oscillator frequency as indicated by the ramp frequency developed on the OSC input is divided down by 4 for generating the internal system clock. The basic oscillator frequency is approximately given by the relation, $f=1 / R C$.

## INST INPUT:

Instructions from external memory are serially shifted into the IR on this input with the LSB being input first. The INST input has an internal pull-down (to logic " 0 ") resistor.
JAM INPUTS:
The JAM inputs are four vectored priority interrupts with JAM 1 having the highest priority and JAM 4 the lowest. A low to high transition of a JAM input forces a specific address into the PC at the end of the currently executing instruction. The four specific addresses allocated for JAM 1 through JAM 4 are 2, 4, 6, and 8, respectively. JAM 1 is different from the other JAMS in that it saves the address of the next instruction on the push down stack so that by including a RETURN instruction at the end of the JAM
service routine, the original program sequence can be resumed. JAM request registers are set by a positive transition of the JAM inputs and are reset after the JAM has been serviced. If the JAM input remains high, it will not be serviced a second time. But a high level on a JAM input will inhibit all the lower priority JAM inputs. If a lower priority JAM is activated while a higher priority JAM request is being serviced (with the higher priority JAM input already returned low), the lower priority JAM request will be serviced at the end of the current instruction cycle. All JAM inputs have internal anti-bounce-circuits for direct interface with switches, relays, etc.

## COUNTER INPUTS (CNT):

Each of the four counter inputs clocks one of the four 12 bit down counters. The counter advances on the positive transition of the counter input. All counter inputs have internal anti-bounce circuits.

## DISCRETE INPUTS (DI):

Each of the 12 discrete inputs can be read by the program as part of Boolean logical expression evaluation. All discrete inputs have internal anti-bounce circuits.

## SHIFT CLOCK OUTPUT:

This output is used for clocking the memory interface shift registers. The negative edge of the clock output should be used to clock the shift register.

## $\overline{\text { SHIFT/LOAD OUTPUT: }}$

This output is used for shift/load control of the memory interface shift register. Each shift/load cycle encompasses 13 shift clocks. When the shift/load output is "low," 12 output clocks serially shift out a 12 bit memory address, while the instruction byte from the preceding address is simultaneously shifted into the IR. At the end of the 12 shift clocks, the shift/load output goes "high" for one clock period. During this period, the next instruction byte is loaded into the shift register and a new shift cycle begins.


FIGURE 2. Input Anti-Bounce Circuit


FIGURE 3. Internal Oscillator Circuit


FIGURE 4. Basic System Organization

MCLR


Note 1: External Count to a counter is inhibited during the execution of a load or decrement instruction operating on that counter.
Note 2: Following the execution of a J, JS, RET, SKIP and JAM, three address cycles will be generated instead of regular two, before the next instruction is executed.

FIGURE 5. Instruction Cycles


FIGURE.6. Timing Definitions

## ADDRESS OUTPUT:

The twelve bit memory addresses are serially shifted out on this output line with the MSB being output first. Address bits change with the rising edge of the shift clock.

## LATCHED OUTPUTS (LO):

The twelve latched outputs are driven from 12 flip-flops within the chip. The state of each of these flip-flops is directly under program control so that they can be manipulated according to the required application.
INSTRUCTION SET:
There are two classes of instructions in the LS7270 Controller/ Sequencer. The first is the internal control group and the second is the logical operation group. Each is 16 bit in length.

INTERNAL CONTROL GROUP:

| 0 | OPER |  |
| :---: | :---: | :---: |
| (1-bit) | (3-bits) | CONSTANT OR ADDRESS (N) <br> (12-bits) |
| 15 |  |  |


| Operation Code | MNEMONIC | OPERATION |
| :---: | :---: | :---: |
| 000 | NOP | No operation |
| 001 | $\begin{aligned} & \text { LC1 } \\ & \text { DC1* } \end{aligned}$ | CNTR1 N <br> (Load counter 1 with constant N ) |
| 010 | $\begin{aligned} & \text { LC2 } \\ & \text { DC2* } \end{aligned}$ | CNTR2 N <br> (Load counter 2 with N ) |
| 011 | $\begin{aligned} & \text { LC3 } \\ & \text { DC3* } \end{aligned}$ | CNTR N <br> (Load counter 3 with N ) |
| 100 | $\begin{aligned} & \text { LC4 } \\ & \text { DC4* } \end{aligned}$ | CNTR4 4 <br> (Load counter 4 with N ) |
| 101 | J/RT | If $N \neq$ FFF (HEX), PC \& $N$ (Jump to address N ); If $\mathrm{N}=$ FFF, PC Stack $_{0}$, Stack $_{0,1}$ Stack $_{1,2}$ (Return from subroutine) |
| 110 | JS | Stack $_{1,2}$ Stack $_{0,1 .}$ Stack ${ }_{0}$ PC, PC (Jump to subroutine address N and save the return instruction address on the stack) |

*If $\mathrm{N}=0$, a load counter instruction is decoded as a decrement counter instruction thereby creating the DC1, DC2, DC3, DC4 instructions.

LOGICAL CONTROL GROUP:

| 1 | OPER | T/C | ADDRESS,N | TEMP | SKIP/DISP. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $(1)$ | $(3)$ | $(1)$ | $(5)$ | $(2)$ | (4) |
| 15 |  |  |  |  |  |

[^4]Input Mode

| OPER FIELD | MNEMONIC | OPERATION |
| :---: | :---: | :---: |
| 000 | LD/LDC | AF (N)/AF ( $\bar{N}$ ) Load AF with the true/ complement of the value of register addressed by N . |
| 001 | AND/ANDC | $A F A F \wedge(N) / A F A F \wedge(\bar{N})$ AND AF with true/complement value of register addressed by N . |
| 010 | OR/ORC | AF AFV (N)/AFAF V ( $\bar{N})$ OR AF with true/complement value of register addressed by N |
| 011 | XOR/XORC | $A F A F \oplus(N) / A F A F \oplus(\bar{N})$ XOR AF with true/ complement value of register address by N . |

Output Mode
OPER FIELD 110 111

SET/CLR

## $\frac{\text { OPERATION }}{(N) A F /(N)}$

store true/complement value of AF into register addressed by N .
If $\mathrm{T} / \mathrm{C}=0$ then $(\mathrm{N}) 1$;
If $\mathrm{T} / \mathrm{C}=1$ then $(\mathrm{N}) \mathrm{O}$.
Set or clear the register addressed by N .
T/C Field, True/Complement
0 -Select the true value of the addressed register.
1 - Select the complimented value of the addressed register.
ADDRESS, N FIELD - Input Mode Addressing Assignments 00000 to 01011 -Specify $\mathrm{DI}_{1}$ to $\mathrm{DI}_{12}$, respectively.
01100 to 01111 - Specify CNTR1 equal to zero flag through CNTR4 equal to zero flag,respectively.(see note 1) 10000 to 11011 -Specify M1 through M12 , respectively. 11100 to 11110 -Specify T 1 through T 3 , respectively.

ADDRESS, N Field - Output Mode Addressing Assignments 00000 to 01011 -Specifies L01 through L012 , respectively. 10000 to 11011 -Specifies M1 through M12, respectively.
TEMP Field - Temporary Storage
00 - Do not store the output of the Logic Unit (LU)
01 - Store LU in T1
10 - Store LU in T2
11 - Store LU in T3
SKIP/DISP Field - Skip/Displacement Field
0000 -Continue to next instruction.
$n_{3} n_{2} n_{1} n_{0}$-If the output of the LU is zero, then use $n_{3} n_{2} n_{1} n_{0}$ as 2 's complement displacemnt to be added to the PC for forward and backward branching. $n_{3} n_{2} n_{1} n_{0}=-7$ to +7.
Note 1: A counter zero flag is set to " 1 " when the corresponding counter is reset to " 0 ".

MAXIMUM RATINGS:

| Parameter | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Storage Temperature | $T_{S T G}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature | $T_{\mathrm{S}}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| Voltage (any pin to $\mathrm{V}_{\mathrm{SS}}$ ) | $\mathrm{V}_{\text {Aax }}$ | +15 to -0.3 | V |

( $\mathrm{V}_{\mathrm{SS}}=0, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise specified)


DYNAMIC ELECTRICAL CHARACTERISTICS
$\left(V_{D D}=+4.75\right.$ to $+12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0$ to $+70^{\circ} \mathrm{C}$. unless otherwise specified:
see Fig. 6)

| Parameter | Symbol | Min. | Typ. | Max. | Units | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Osc. Frequency | $\mathrm{f}_{\text {osc }}(=1 / \mathrm{T} 1)$ | - |  | 2.0 | $\mathrm{MHz}^{\text {a }}$ |  |
| Reset Pulse width | TwR | 2.5 | - | - | $\mu \mathrm{s}$ |  |
| Reset to Shitt Clock Delay | Ts | 1.0 | - | 1.25 | Hs | @fosc $=2.0 \mathrm{MHz}$ |
| Shift Clock Period | $T C(=4 T 1)$ | - | 2.0 | - | $\mu \mathrm{s}$ | $@ \mathrm{f}_{\text {osc }}=2.0 \mathrm{MHZ}$ |
| Load Front Porch | $\mathrm{T}_{\mathrm{F}}\left(=\mathrm{T}_{1}\right)$ | - | 500 |  | ns | $@ \mathrm{f}_{\text {osc }}=2.0 \mathrm{MHz}$ |
| Load Back Porch | $\mathrm{T}_{\mathrm{B}}(=\mathrm{T} 1)$ | - | 500 | - | ns | $@ \mathrm{f}_{\text {osc }}=2.0 \mathrm{MHz}$ |
| Shift Clock To address out delay | $\mathrm{T}_{\text {A }}$ | 30 | _ | 80 | ns |  |
| Shift Clock To |  |  |  |  |  |  |
| Execute Delay | $\mathrm{T}_{\mathrm{E}}\left(=\mathrm{T}_{1}\right)$ | - | 500 | - | ns |  |
| Shift Clock To |  |  |  |  |  |  |
| Output Delay | ${ }^{T} 0$ | - | 550 | - | ns |  |
| Counter Input | ${ }^{\text {f }}$ ¢ ${ }^{\text {f }}$ | - | - | 100 | KHz |  |

frequency
Counter Input
pulse width:
$\mathrm{HI} 2.0 \quad-\quad$ - $\quad 2 \mathrm{~S}$
LO

$$
1.0 \quad-\quad-\quad \text { нs } 6
$$

## PROGRAM EXAMPLE

A simple example is given below to illustrate how the codes are constructed.

A momentary push-button switch, S is connected to the DI1 input of the ICS as shown in Fig. 7. It is required that every time S is pushed, the output L01 will toggle (change state). Note that only the transition from the nondepressed to the depressed state should cause L01 to toggle; if $S$ is held depressed, it will have no further effect on the output.


FIGURE 7

Let us assign ICS internal register M1 to store the status of S and M2 to store the status of the output latch L01 during each sample cycle. A flow chart to describe the program steps is given in Fig 8. The program is in mnemonic code and its binary equivalent is given below.


FIGURE 8

| Mem. Address <br> (Decimal) | Mnemonic | Binary |
| :--- | :--- | :--- |



Note here that memory addresses for successive instructions have incremental value of 2 . This is because each memory location can only hold a single byte ( 8 bits), whereas, an instruction consists of 2 bytes. The low byte of the first instruction is stored at address 0 and the high byte at address 1 . The low byte of the second instruction at address 2 and the high byte at address 3 and so on.


Manufacturers of Custom and Standard LSI Circuits 1235 Walt Whitman Road, Melville, NY 11747 TWX: (510) 226-7833 FAX: 5162710405

Telephone: (516) 271-0400

## AC POWER CONTROLLERS

CONNECTION DIAGRAM - TOP VIEW STANDARD 18 PIN PLASTIC DIP

## FEATURES:

- Phase-locked-loop (PLL) synchronization produces pure a-c across the output load (no d-c offset)
- 10 levels of output power ranging from $37 \%$ to $97 \%$ of rated load wattage
- Controls output power by controlling the a-c Duty Cycle
- Operates on $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ line frequency for PLL synchronization
- 10 V to 14 V supply voltage
- 10 I/0's for touch or mechanical switch inputs for power selection and LED driver outputs to indicate selected power
- Speed controller for universal and shaded pole motors


## GENERAL DESCRIPTION:

LS7310-LS7313 are specifically designed for appliance power control such as blenders, vacuum cleaners, mixers, etc. I/O's are provided for selecting and indicating 10 power levels, which generally exceed the requirements of most appliances. If, however, the inputs are not fully utilized, only the desired power level inputs/outputs ( $\mathrm{PL}-I / 0^{\prime}$ s) may be hooked up for any specific appliance application.
The LS7310 and LS7311 are designed for external mechanical switch control. The LS7312 and LS7313 are designed for external touch control.
A logic 0 level applied to $\overline{\mathrm{PL}}$ input in excess of TH (see dynamic characteristics), selects the power level associated with that $\overline{\mathrm{LL}}$ input. TOUT is turned on when the power level selection is followed by the application of either RUN or PULSE input. The TOUT is a negative pulse occuring every half-cycle of the SYNC input with a phase angle that is specific to the selected PL I/O. The TOUT is designed to drive a triac in series with the load to control the a-c duty cycle through the load.
A $\overline{P L}$ input, when selected as described above, switches its status from being an input to an output. As an output, the $\overline{\mathrm{PL}}$ is designed to drive an LED to indicate the selected power level. The active $\overline{\mathrm{PL}}$ output switches back to the input

state, only when a different $\overline{\mathrm{LL}}$ input is selected, the output status now being transferred to the new $\overline{\mathrm{PL}} \mathrm{I} / 0$.

## I/O DESCRIPTIONS:

$\overline{\text { PL1 }}$ - $\overline{\text { PL10 }}$ (Inpuis/Outputs) 10 inputs/outputs for selecting 10 output phase angles (power levels). When no power level is selected (such as after system power-up), PL1 - PL10 all act as inputs. When a power level is selected by applying a logical zero at one of these inputs in excess of TH (see dynamic characteristics), the selected input switches status to become an output in order to drive a display such as an LED. It switches back to the input state only when another $\overline{\text { PL input is activated. LS7310 and LS7311 have internal }}$ pullups of about 100K ohms. LS7312/LS7313 do not have any internal pullups.
RUN (Input) When a logical 0 is applied to the $\overline{\text { RUN }}$ input in excess of TH, the output ( $\overline{\mathrm{TOUT}}$ ) is turned on at a phase angle selected earlier by one of the $\overline{\mathrm{PL}} \mathrm{I} / 0$ 's. If no power level was selected prior to the application of the RUN input, the circuit remains unaffected. Note that once the TOUT has been enabled, its phase angle can be altered by applying any other $\overline{\mathrm{PL}}$ input without the need to apply the RUN input again. LS7310/LS7311 have 100K Ohm internal pullup on this input. LS7312/LS7313 do not have pullups.
$\overline{\text { OFF }}$ (Input) When a logical zero level is applied to this input in excess of TH, TOUT is turned off if it was on. If TOUT was already off, the circuit remains unaffected. Note that $\overline{O F F}$ input does not alter the power level selected by a $\overline{\text { PL }}$ input. Following an $\overline{\text { OFF }}$ operation, TOUT can be turned on at the previous phase angle by applying the RUN input. LS7310/LS7311 have 100K Ohm internal pullups. LS7312/LS7313 do not have pullups.

PULSE (Input) A logical zero level applied to this input turns the TOUT on for as long as the PULSE input is maintained. The PULSE input, however, has no effect if no power level is in selection or if the TOUT has already been turned on by means of the $\overline{R U N}$ input. LS7310/LS7311 have 100K Ohm pullups. LS7312/LS7313 do not have pullups.

SYNC (Input) Input for PLL reference frequency ( $50 \mathrm{~Hz} / 60$ Hz ). All internal clock frequencies are synchronized with the SYNC input.

CAP (Input) Input for external component connection. A capacitor of $0.047 \mu \mathrm{~F} \pm 20 \%$ should be used on this input as shown in the application example (Figure 4).
$\overline{\text { TOUT }}$ (Output) Triac output. This output is designed to drive a triac in series with load and control its firing angle with respect to the a-c.
The LS7310 and LS7312 provide a nominal 33 microsecond output pulse width. Since some motors have large inductive loads producing a large phase delay between voltage and current, a wider output pulse may be required. The LS7311 and LS7313 produce a 1.0 millisecond output pulse width. Otherwise, these parts are identical to the LS7310 and LS7312 respectively.

VSS Positive supply terminal.
VDD Negative supply terminal.

## TADLE 1. OUTPUT CONDUCTION ANGLE*

|  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| POWER LEVEL INPUT | $\boldsymbol{\sigma} \text { (DEGREES) }$ | RATED POWER | X | 100\% |


| PL1 | 78 | 37 |
| :--- | ---: | ---: |
| PL2 | 86 | 46 |
| PL3 | 93 | 53 |
| PL4 | 100 | 60 |
| PL5 | 107 | 69 |
| PL6 | 112 | 74 |
| PL7 | 119 | 79 |
| PL8 | 127 | 86 |
| PL9 | 137 | 92 |
| PL10 | 149 | 97 |

## * Mask Programmable


*All coused taxch inmuts must be tipd tonether and brourht to vSs thmanh a look, 却 resistor.

115 VAC

| $C 1=0.15 \mu \mathrm{~F} / 250 \mathrm{VAC}$ | $R 5=10 \mathrm{~K} / 2 / 1 / 4 \mathrm{~W}$ |
| :---: | :---: |
| $\mathrm{C} 2=0.68 \mu \mathrm{~F} / 250 \mathrm{~V}$ AC | $\mathrm{R} 6=1.8 \mathrm{~K} / 2 / \mathrm{W}$ |
| $\mathrm{C3}=0.047 \mu \mathrm{~F} / 25 \mathrm{VDC}$ | $R 7=1 \mathrm{M} \Omega$ to $5 \mathrm{M} \Omega / 1 / 4 \mathrm{~W}$ |
| $\mathrm{C} 4=470 \mathrm{~F} / 25 \mathrm{VAC}$ | (Select For Sensitivity) |
| $\mathrm{C} 5=220 \mu \mathrm{~F} / 25 \mathrm{VDC}$ | $\mathrm{R} 8=2.7 \mathrm{M} / 2 / 1 / 4 \mathrm{~W}$ |
| C6 $=.047 \mu \mathrm{~F} / 250 \mathrm{VAC}$ | Z1 $=13 \mathrm{~V} / 1 \mathrm{~W}$ Zener ( $\pm 5 \%$ ) |
| $\mathrm{R1}=270 \mathrm{ohms} / 2 \mathrm{~W}$ | *Z2 = 6.2 V/ 1/4W Zener ( $\pm$ |
| $\mathrm{R} 2=1.5 \mathrm{M} \mathrm{ohms} / 1 / 4 \mathrm{~W}$ | D1, D2 $=1$ 14148 |
| $\mathrm{R} 3=3.3 \mathrm{~K} \Omega / 1 / 4 \mathrm{~W}$ | $\mathrm{T}=\mathrm{L} 2006 \mathrm{~L} 7$ |
| $\mathrm{R} 4=3908 / 1 / 4 \mathrm{~W}$ | $\mathrm{L}=100 \mu \mathrm{H}$ (Ril Filter) |

220 VAC
*Zener type should be that which produces its rated voltage at 500 microamperes or less such as part type MZ4627.
**R6-C6 network may be required for some motor inductive loads. Note: Use LEDs requiring 5 mA or less.

ABSOLUTE MAXIMUM RATINGS:

| PARAMETER |  | SYMBOL |  | VALUE |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC supply voltage |  | VSS |  | +20 |  |  | Volt |
| Any input voltage |  | Vin |  | VSS +. 5 |  |  | Volt |
| Operating temperature |  | $\mathrm{T}_{\mathrm{A}}$ |  | 0 to +80 |  |  | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature |  | Tstg |  | -65 to +150 |  |  | ${ }^{\circ} \mathrm{C}$ |
| 'DC ELECTRICAL CHARACTERISTICS: (All voltages referenced to VDD) ( $\mathrm{T}_{\mathrm{A}}=0$ to $80^{\circ} \mathrm{C}$ ) |  |  |  |  |  |  |  |
| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |  |  |
| Supply voltage | VSS | +10 | +12 | +14 | Volts | - |  |
| Supply current | Idd | - | 1.2 | 2 | mA | (1)V | Outputs Off |
| Input voltages: |  |  |  |  |  |  |  |
| Sync, 10 | VSYL | 0 | - | 1/3 VSS | Volts |  |  |
| Sync, hi | VSYH | 2/3 VSS | - | VSS | Volts |  |  |
| All other inputs, lo | VIL | 0 | - | 1/4 VSS | Volts |  |  |
| All other inputs, hi | $V_{\text {IH }}$ | 1/2 VSS | - | VSS | Volts |  |  |
| Input currents: |  |  |  |  |  |  |  |
| Sync Input | ${ }_{\text {IH }}$ |  |  | 110 | $\mu \mathrm{A}$ |  |  |
| Input Pull Up |  |  |  |  |  |  |  |
| Resistance |  |  |  |  |  |  |  |
| For LS7310, LS7311 |  |  |  |  |  |  |  |
| Output voltages: |  |  |  |  |  |  |  |
| TOUT, hi | Vath | - | 0 | - | Volts |  |  |
| TOUT, Io | VotL | - | VSS-4 | - | Volts |  |  |
| Output currents: |  |  |  |  |  |  |  |
| TOUT Sink | IOT | 20 |  | - | mA | (a) VSS = +12V |  |
|  |  |  |  |  |  |  |  |
|  | IOT | 25 |  |  | mA | (1) VSS $=+12 \mathrm{~V}$ |  |
|  |  |  |  |  |  |  |  |
| $\overline{\text { PL Source }}$ | IOP | 5 |  | - | mA |  |  |

DYNAMIC CHARACTERISTICS:

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT | CONDITION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sync frequency | $\mathrm{f}_{\text {s }}$ | 40 | - | 70 | Hz | - |
| PI/RUN/PULSE/OFF hold time | $\begin{aligned} & \text { TH } \\ & \text { TH } \end{aligned}$ | $\begin{aligned} & 34 \\ & 40 \end{aligned}$ | - | infinite infinite | $\begin{aligned} & \mathrm{ms} \\ & \mathrm{~ms} \end{aligned}$ | (a) 60 Hz Sync <br> (a) 50 Hz Sync |
| TOUT pulse width (7310/12) | $\begin{aligned} & \text { TW } \\ & \text { TW } \end{aligned}$ | - | 33 39 | - | $\mu \mathrm{S}$ $\mu \mathrm{S}$ | @ 60 Hz Sync <br> (a) 50 Hz Sync |
| $\overline{T O U T}$ pulse width (7311/13) | Tw | - | 1.0 | - | ms | (1) 50/60Hz Sync |

FIGURE 2 - OUTPUT PHASE ANGLE $\boldsymbol{\phi}$


$$
\rightarrow|\mid \leqslant T w
$$

FIGURE 3 $\overline{\text { PL INPUT/OUTPUT CIRCUIT. }}$


## TONE ACTIVATED LINE ISOLATION DEVICE

## FEATURES:

- Low power CMOS design
- On chip oscillator (32,768HZ external crystal required)
- Tone input can be low level sinusoid (as low as - 30 DBM) or fully digital.
- Mask programmable available frequencies: 11 HZ to 4095 HZ (in 1 HZ steps)
- Sample interval -4.5 seconds (Mask programmable 0.5 to 8.0 seconds).


## DESCRIPTION

The LS7501 - LS7510 are frequency discriminator circuits that respond to a standard frequency input if the input is maintained within $\div 10 \mathrm{HZ}$ during a 4.5 second continuous sample interval. During this interval, the input is being sampled every 0.5 seconds. If it is valid for the sample interval, then the circuit can be used to pulse a relay that disconnects the line to be tested. After 20 seconds of disconnect time, the relay is reset and the line is restored. There are ten standard frequency versions of this circuit. These are indicated in table 1 with their associated input discriminator frequencies.

## TABLE 1

## PART NO.

| LS7501 | 2683 |
| :--- | :--- |
| LS5702 | 2713 |
| LS5503 | 2743 |
| LS7504 | 2773 |
| LS7505 | 2833 |
| LS5706 | 2863 |
| LS7507 | 2893 |
| LS7508 | 2923 |
| LS7509 | 2953 |
| LS7510 | 2983 |

DETAILED DESCRIPTION
A. Input Amplifier:

The amplifier has a minimum gain of 40 . The input should be a.c. coupled.
B. Frequency Discriminator:

The frequency input can be a digital source or the output of the amplifier.

CONNECTION DIAGRAM: TOP VIEW STANDARD 16 PIN PLASTIC DIP


FIGURE 1

The input is sampled for a $1 / 2$ second interval and if a proper frequency is present, the VF output goes high.
C. The sample interval timer is enabled when a valid frequency is detected. The purpose of the timer is to insure that the input frequency is continuous for a period of 4.5 seconds $\pm 125 \mathrm{~ms}$. If the applied input frequency is interrupted during the detection period, the timer is reset and a new detection interval is started. At the end of a valid sample period, a 125 ms pulse is generated at VI .
D. Disconnect Timer:

Enabled by a positive edge on the DTEN input and clocked at a 2 Hz rate, this timer determines the disconnect time. $20 \pm$ .5 seconds). On timeout, a positive pulse is generated on DTO.
E. Clock Generator:

A $32,768 \mathrm{~Hz}$ crystal oscillator and a chain of binary dividers provide all the timing signals.

| TABLE 2. INPUT, OUTPUT DESCRIPTION |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PIN | FUNCTION | DESCRIPTION |  |  |  |  |
| 1 | DTO | Disconnect timer time out. Active high pulse generated at the end of disconnect time ( 20 sec ); normally connected to Pin 5. |  |  |  |  |
| 2 | TIME BASE | Output clock $32,768 \mathrm{HZ}$ or 8 HZ (Mask Programmable) |  |  |  |  |
| 3 | VF OUT | Valid frequency. Active high when input frequency is $2713 \pm 10 \mathrm{HZ}$ (LS7502). |  |  |  |  |
| 4 | VI OUT | 125 MS Active high pulse output generated when an input frequency has been valid for the duration of the sample interval ( 4.5 seconds). |  |  |  |  |
| 5 | FDEN | Frequency detector enable (Positive edge triggered) |  |  |  |  |
| 6 | DTEN INPUT | Disconnect timer enable (Positive edge triggered) normally connected to VI out. It also disables frequency detection. |  |  |  |  |
| 7 | SET RELAY/ PULSE OUTPUT | 3.9 ms active high pulse generated when a valid frequency has been present for 4.5 seconds. |  |  |  |  |
| 8 | RESET RELAY PULSE/ SET RELAY LEVEL | 3.9 ms active high pulse generated when the disconnect timer times out or a high level that lasts for the duration of the 20 second time out. (Mask programmable). If the reset relay option is active, a pulse is generated on the RESET RELAY Output at power-up. |  |  |  |  |
| 9 | VSS | Ground |  |  |  |  |
| 10 | RESET | External reset. An active high pulse will reset circuit (Internal pulli down). |  |  |  |  |
| 11 | AMP OUT | Amplified Tone. Usually connected to the FREQ pin. |  |  |  |  |
| 12 | AMP IN | Tone input for low level (to - 30 DBM) sinusoid. |  |  |  |  |
| 13 | FREQ IN | Digital tone input. |  |  |  |  |
| 14 | X1 | Crystal |  |  |  |  |
| 15 | X2 | Crystal |  |  |  |  |
| 16 | VDD | Positive Supply |  |  |  |  |
| Maximum Ratings: (Voltages referenced to VSS) |  |  |  |  |  |  |
| RATING |  | YMBOL VALUE | UNIT |  |  |  |
| DC supply voltage Operating temperature range |  | $D \mathrm{~L}$ +2.5 to +6.0 | Vdc |  |  |  |
|  |  | TA $\quad-25$ to +70 | ${ }^{\circ} \mathrm{C}$ |  |  |  |
| Storage temperature range |  | G $\quad-65$ to +150 | ${ }^{\circ} \mathrm{C}$ |  |  |  |
| DC Electrical Characteristics: <br> (VSS $=0 \mathrm{~V}, \mathrm{VDD}=+2.5$ to $+6.0 \mathrm{~V},-25^{\circ} \mathrm{C} \quad \mathrm{TA} \quad+70^{\circ} \mathrm{C}$ unless otherwise specified) |  |  |  |  |  |  |
| PARAMETER |  | CONDITIONS | VDD | MIN | MAX | UNITS |
| Output Source Current |  | $\begin{aligned} & V_{0}=0.7 \mathrm{~V} \\ & V_{0}=0.7 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.5 \mathrm{~V} \\ & 5.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 100 \\ & 1.0 \end{aligned}$ | - | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{ma} \end{aligned}$ |
| Output Sink Current |  | $\begin{aligned} & V_{0}=0.25 \mathrm{~V} \\ & V_{0}=0.25 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.5 \mathrm{~V} \\ & 5.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 350 \\ & 900 \end{aligned}$ |  | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Input Specifications (All Inputs) |  |  |  |  |  |  |
| $\mathrm{Vi}_{\mathrm{L}}$ (MAX) |  |  | $\begin{aligned} & 2.5 \mathrm{~V} \\ & 5.0 \mathrm{~V} \end{aligned}$ | - | $\begin{aligned} & 0.75 \\ & 1.50 \end{aligned}$ | Volts Volts |
| $\mathrm{Vi}_{\mathrm{H}}$ (MIN) |  |  | $\begin{aligned} & 2.5 \mathrm{~V} \\ & 5.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 1.75 \\ & 3.50 \end{aligned}$ |  | Volts Volts |
| Noise Margins: |  |  | 2.5 to 5.0 V | 1.0 | - | Volts |
| Quiescent Device Current: |  |  | 2.5 V | - | 20 | $\mu \mathrm{A}$ |
| Note: Reset Input Contains Internal 100K $\Omega$ Pulldown. A.C. Specifications (All Outputs) |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| $\mathrm{T}_{\text {RISE }}, \mathrm{T}_{\text {fall }}$ |  | $C L=50 \mathrm{pf}$ | 5.0 V | - | 1.0 | $\mu \mathrm{Sec}$ |



## DESCRIPTION

This application indicates a method for interrogating a telephone line when a $2713 \mathrm{~Hz}( \pm 10 \mathrm{~Hz})$ tone is detected for a minimum of 4.5 seconds. (The LS7502 Circuit.)

At the end of the 4.5 second sample period, an oscillator is energized and generates a tone back signal. This signal modulates the line at a voice level of -16 DB or 3.5 MV peak to peak.

Typical system input activation sensitivity is -30DBM. The unit should also be operational down to 6 volts at the tip/ring network terminals.

As shown in Figure 2, the differential op-amp is connected to the telephone lines through $.001 \mu \mathrm{~F}$ coupling capacitors. This eliminates the D.C. component and acts as the first filter for 60 Hz . The differential amplifier stage is followed by a band pass filter centered around

2713 Hz . This filter should be designed for high Q's ( $Q=10$ ) and yet utilize current efficient op-amps.

The band pass output is then squared up and connected to the digital tone input (Pin 13). The input signal, is sampled by the digital discrimination section of the LS7502. If $2713 \mathrm{~Hz}( \pm 10 \mathrm{~Hz})$ is present for 4.5 seconds, a 125 millisecond pulse at Pin 4 is applied to the DTEN input (Pin 6), causing an internal flip-flop to set an the set relay output (Pin 8) to go high, activating the tone back oscillator.

As the $10 \mu \mathrm{~F}$ capacitor $\left(\mathrm{C}_{\mathrm{A}}\right)$ builds up stored charge, it biases the FDEN input (Pin 5 ) through $\mathrm{R}_{7}$ until it is sufficient to reset the internal flip-flop and bring the circuit back to its idle state and turn the tone back oscillator off. By varying the $\mathrm{R}_{7}-\mathrm{C}_{4}$ network, the time constant for the tone back duration can be varied.

## CIRCUIT BLOCK DIAGRAM



FIGURE 3

NOTE (1) All devices shown on the LS7501 through the LS7510 are configured with the set relay outpout on Pin 8 . The reset option can be substituted by optional mask change.

NOTE (2) All devices shown with the exception of the LS7502 are configured with the clock-0, 32KHz output on Pin 2. The LS7502 is configured with the clock-2 time base output of 8 Hz . These outputs may be changed with the same optional mask change referred to in Note 1.

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.

# APPLICATION NOTE 101 

## THREE AND FOUR PHASE BRUSHLESS DC MOTOR CONTROLLERS USING PULSE-WIDTH MODULATION


#### Abstract

This paper describes the five motor circuits which drive brushless DC Motor controllers and are available as standard products from LSI COMPUTER SYSTEMS, INC. The theory of operation of each of the circuits is explained, accompanied by circuit block diagrams. Numerous applications are illustrated and interface circuits for driving high voltage motor windings using bipolar and MOS power transistors are indicated. The first of these five is the LS7261, which is an open or closed loop commutator sequencer. It operates at 7 to 28 volts and has externally selectable input and output codes for $60^{\circ}, 120^{\circ}, 240^{\circ}$ and $300^{\circ}$ electrical sensor spacing. It has a pulse width modulation for analog speed control and forward/reverse inputs. In addition, this circuit contains positive static braking, overcurrent input, and an output enable control. There are 6 outputs for driving 3 phase or 4 phase motors.


Whereas in the LS7261 the overcurrent causes the outputs to switch on and off directly from the overcurrent sense input, the LS7260 and LS7262 circuitry causes the outputs to switch off immediately upon sensing the overcurrent condition. It only switches back on at a rate determined by the pulse width modulation chopping rate.
The LS7263 is a highly accurate speed regulator operating at 10 to 28 V and designed to control the speed of a 3-phase brushless DC motor. The specific circuit is programmed for 3600 RPM applications using a 3.58 MHZ crystal. Other speeds can be controlled by changing the crystal frequency or by having the circuit reprogrammed by the company. It is presently available for 4 or 8 pole motors and $60^{\circ}$ and $120^{\circ}$ sensor separation.
The LS7264 is basically the same as the LS7263 except that it was designed for the 4-phase brushless DC motor.

## BRUSHLESS DC MOTOR COMMUTATOR

The advent of brushless DC motors has brought with it the need to integrate its unique circuit control requirements into a flexible, low cost integrated circuit. The ideal circuit should be able to commutate 3 and 4 phase motors. It should have some means of controlling the speed of the motor. It should also have overcurrent protection circuitry, a brake input, a forward/reverse input, and be able to accommodate different electrical sensor spacings.

The heart of the LS7261 and the LS7262 commutator circuit is the decoder which senses the Hall effect inputs and creates the proper turn-on sequence of the output devices which are used to drive the motor. In addition, these circuits are able to commutate properly whether the Hall switches are separated electrically by $60^{\circ}, 120^{\circ}, 240^{\circ}$, or $300^{\circ}$. Figure 1 illustrates the commutator circuit block diagram. CS1 and CS2 inputs are used to select the proper decode mode depending on the Hall electrical separations. $S_{1}, S_{2}$, and $\mathrm{S}_{3}$ designate the Hall inputs. Also indicated are the forward/reverse inputs, the enable input, the brake input, the common input and the output drivers. The speed of the motor can be controlled by the saw tooth oscillator circuitry. The external R-C network was chosen to set the oscillator at approximately 30 KHz . The oscillator will ramp within the power supply rails as shown. By adjusting $\mathrm{V}_{\text {TRIP }}$ to the desired voltage, the comparator output duty cycle can be adjusted to be between 0 and $100 \%$. This output is then applied to the output driver circuitry and causes the outputs to be chopped at the oscillator frequency. Varying the duty cycle will result in output drive signals that can vary from full off to full on or to any level in between.
The LS7260 and LS7262 incorporates a flip flop as part of the overcurrent protection circuitry. An overcurrent condition generates a voltage greater than $\mathrm{V}_{\text {REF }}$ and resets the flipflop which disables the output drivers through the And gate. When the overcurrent condition terminates, the next positive

saw-tooth oscillation edge will enable the drivers again. The ensuing result of this circuit is to limit the maximum switching rate of the output drivers to the chopping frequency. The LS7261 does not have this flip flop. The overcurrent sense comparator drives the And gate directly. In this case, the motor and driver circuit time constants will determine the maximum output driver switching rate.
USing the LS7261/LS7262 for three phase push-pull operation, the output driver circuitry consists of six MOS transistors with a common terminal. The output circuit driving a delta configured motor is shown in Figure 2, while a center tapped single ended driver circuit is illustrated in Figure 3. Pin numbers are included for reference. The sequencer logic causes the external driver transistors to turn on in the correct timing relationship. Referring to Figure 2, it can be seen that in order to drive the motor windings, the external transistors must turn on in pairs. For example, to drive winding $L_{1}$, PNP Transistor $Q_{1}$ and NPN transistor $Q_{5}$ must turn on simultaneously or $P N P Q_{2}$ and $N P N Q_{4}$ must turn on simultaneously. These transistors are turned on by enabling internal MOS driver transistors. Turning on transistors $Q_{2}$ and $Q_{5}$ require $Q_{A}$ and $Q_{E}$ to turn on. By driving the gates of MOS transistors $Q_{A}$ and $Q_{E}$ negative, current is forced to flow through the bases of $Q_{1}$ and $Q_{5}$. Output $1\left(0_{1}\right)$ sinks current and output $5\left(0_{5}\right)$ sources current. Similarly, enabling $Q_{B}$ and $Q_{0}$ causes current to flow through the bases of $Q_{2}$ and $Q_{4}$.


FRACTIONAL OHM RESSISTOR
Using the LS7261/LS7262, the overcurrent circuit indicated in Figure 2 consists of a potentiometer and a fractional ohm resistor. The potentiometer is adjusted until all outputs are disabled for currents greater than the desired limit. During the overcurrent condition, all the MOS driver transistors are cut off which causes the bipolar driver transistors to disable. If a brake signal is applied, then the common terminal is forced to the positive supply voltage, VSS. Since $Q_{A}, Q_{B}$ and $Q_{c}$ are turned on, $O_{1}, 0_{2}$, and $0_{3}$ are driven to the positive supply voltage cutting off external transistors $Q_{1}$, $Q_{2}$ and $Q_{3}$. In addition, internal transistors $Q_{0}, Q_{E}$ and $Q_{F}$ are turned on which causes $Q_{4}, Q_{5}$ and $Q_{6}$ to turn on shorting the motor windings together and stopping the motor. The brake signal always overrides the overcurrent sense input.


Figure $2 A$ indicates a similar circuit using the LS7060 for driving P Channel and N Channel FETS and developing a full 12 volt drive for the $N$ Channel and $P$ Channel FETS when using a 12 volt supply. In this configuration, the appropriate bottom $N$ Channel transistor turns on while the upper $P$ Channel transistor turns off. To turn, winding $L_{1}$ on, $Q_{8}$ of the LS7260 turns off, allowing the external resistor $R_{1}$ to force the gate of $Q_{101}$ to ground. Since the source of $Q_{101}$ is tied to +12 volts, the gate drive on $Q_{101}$ is -12 volts. Internal transistor $Q_{4}$ is turned on and since Pin 5 of the LS7260 is tied to +12 volts, the gate drive of $Q_{105}$ becomes +12 volts. Current is forced through $L_{1}$ from $Q_{101}$ to $Q_{105}$. Similar current is reversed through $L_{1}$ when $P$ Channel FET $Q_{102}$ turns on and $N$ Channel FET $Q_{104}$ turns on. The overcurrent sense circuitry performs in exactly the same manner as the LS7262 does when driving bipolar transistors. The overcurrent donditions causes internal transistors $Q_{3}, Q_{4}$ and $Q_{5}$ to cut off and $Q_{6}, Q_{7}$ and $Q_{8}$ to turn on. This causes the external power FETS to turn off. Applying the brake signal causes internal transistors $Q_{6}, Q_{7}$ and $Q_{8}$ to turn on cutting off the external $P$ Channel power FETS and causes internal transistors $Q_{3}, Q_{4}$ and $Q_{5}$ to turn on which, in turn, turn on the external $N$ Channel power FETS. This causes the Motor windings to short together stopping the motor. As in the LS7262, the brake signal always overrides the overcurrent sense input.


Figure 3 illustrates a much simpler set up using single ended
drivers. $Q_{4}, Q_{5}$, and $Q_{6}$ will turn on sequentially as before. Only one base current limiting resistor is required and this is in series with the common terminal that is connected to the supply voltage. Applying the brake to this circuit causes all the output transistors to turn on and the motor power supply to disconnect which causes the motor windings to short together.


Figure 4 indicates the output commutation sequence for sense inputs which are $60^{\circ}$ electrically separated and for the forward/reverse input equal to a logic 1. The motor is assumed to be wound in a delta configuration and clockwise is assumed to indicate a positive voltage. The circuit is assumed to be configured as in Figure 2. When $\mathrm{S}_{1}$ is high and $\mathrm{S}_{2}$ and $\mathrm{S}_{3}$ are low, $\mathrm{O}_{3}$ becomes negative and $\mathrm{O}_{5}$ becomes positive turnings on winding $\mathrm{L}_{2}$ as shown. This is commutation State 1 as shown on Figure 4. The next commutation State 2 occurs when $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ are high and $\mathrm{S}_{3}$ is low. In this case, $\mathrm{O}_{3}$ becomes negative and $\mathrm{O}_{5}$ becomes positive turning on winding $L_{2}$ as shown. This is commutation State 1 as shown on Figure 4. The next commutation State 2 occurs when $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ are high and $\mathrm{S}_{3}$ is low. In this case, $\mathrm{O}_{3}$ remains negative and $\mathrm{O}_{4}$ becomes positive causing winding $\mathrm{L}_{3}$ to turn on as shown. The rest of the sequence is indicated in Figure 4 and will repeat every rotation of $360^{\circ}$ electrical degrees. The overcurrent condition causes $\mathrm{O}_{1}, \mathrm{O}_{2}$ and $\mathrm{O}_{3}$ to become high and $\mathrm{O}_{4}, \mathrm{O}_{5}$ and $\mathrm{O}_{6}$ to become low. As stated previously, this causes all of the output bipolar transistors to cut off. Also is indicated previously, the brake input causes all the outputs to go high shorting the motor windings together.
The LS7261 or LS7262 can also interface with four phase motors by connecting inputs $\mathrm{CS}_{1}$ and $\mathrm{CS}_{2}$ low and connecting Hall sense inputs $S_{2}$ and $S_{3}$ together. Four phase operation is indicated by Table 1.

| $\mathrm{S}_{1}$ | $\mathrm{~S}_{2}, \mathrm{~S}_{3}$ | Forward/Reverse $=1$ | Forward/Reverse $=0$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $0_{1}$ | $0_{4}$ |
| 1 | 0 | $0_{3}$ | $0_{6}$ |
| 1 | 1 | $0_{4}$ | $0_{1}$ |
| 0 | 0 | $0_{6}$ | $0_{3}$ |

## TABLE 1 - FOUR PHASE COMMUTATION

Thie four phase motor uses two Hall sensors $90^{\circ}$ electrically apart. The Hall inputs create four outputs turning on successively as indicated in Table 1. For single ended drive with center tapped windings, the circuit common is tied to the positive supply through a base limiting resistor and outputs $0_{1}, 0_{3}, 0_{4}$ and $0_{6}$ drive transistors whose collectors are tied to the four coil windings of a four phase motor and whose center tap is tied to the motor supply.
Circuit driving FETS can be used for the LS7261 or LS7262. A closed loop operation block diagram is depicted in Figure 5. Either one, two or three Hall sense inputs can be used as inputs to the negative edge detector. If two sense inputs are used, they are applied to an exclusive-OR gate whose output drives the negative edge detector. Three sense inputs require two exclusive-OR gates. The use of two or three inputs will increase the loop gain of the feedback loop since the number of pulses appearing at the output of the negative edge detector will double or triple. In Figure 5, one Hall sense input $\left(S_{1}\right)$ is depicted. The output of the negative edge detector is applied to the integrator and consists of pulses whose width is constant but where the separation between pulses is a function of motor speed. The integrator produces a negative D.C. voltage whose value depends on the separation of pulses. If the motor speed increases, pulse separation decreases causing the output of the integrator to become more negative and the output of the operational amplifier to increase. This raises the $\mathrm{V}_{\text {tRIP }}$ input to the LS7261/LS7262 and lowers the duty cycle of the output driver circuitry. The lower duty cycle will cause the motor speed to decrease. Similarly, a decrease in motor speed causes the pulse separation to widen resulting in a decrease of voltage at the $\mathrm{V}_{\text {TRIP }}$ input which raises the output driver duty cycle and the resultant motor speed. The desired speed is set by varying the voltage at the positive input terminal of the Op-Amp which adjusts the nominal $\mathrm{V}_{\text {TRIP }}$ input.


The push-pull stage operates by using a $P$ Channel power fet to drive the motor winding to the motor supply and an N Channel power fet to drive the motor winding to ground. With Pin 5 of the LS7261/LS7262 tied to VSS, a positive output at Pin 6 turns on emitter follower $Q_{6}$ and the $N$ Channel fet. When the output at Pin 6 returns to zero, resistor $\mathrm{R}_{7}$ removes the charge on the gate of $N$ Channel transistor $Q_{5}$ rapidly cutting the transistor off. A positive output out of Pin 2 turns $Q_{1}$, level converter $Q_{2}$ and $Q_{3}$ off enabling the zener diode to develop the gate drive for the $P$ Channel fet. When the output at Pin 2 returns to zero, $Q_{1}$ turns on providing current for $Q_{2}$ which turns on $Q_{3}$ rapidly shorting out the Zener diode and removing the drive on the gate of the $P$ Channel power fet. This circuit is still not very efficient as it dissipates power in $R_{4}$ when $Q_{4}$ is off and $R_{6}$ when $Q_{4}$ is on. A more efficient power fet circuit utilizes identical N Channel power fets in a push-pull configuration. In order to achieve this, an external supply must be developed for driving the gate of the upper $N$ Channel power fet above the motor power supply voltage. A complete working circuit utilizing Siemens BUZ73 power fets operating a 150 volt 3 phase brushless D.C. motor is depicted in Figures 10 and 11. Figure 10 illustrates the power supply used for generating the upper $N$ Channel gate drive. The 555 oscillator provides


FIGURE 10
a square wave which is A-C coupled to a diode network that is referenced to 150 volts by the upper IN4004. The lower IN4004 rectifies the 12 volt peak-to-peak square wave producing approximately 162 volt D.C. at point G. This becomes the gate drive of the upper N -Channel power transistor. Figure 11 illustrates the driver circuit. A high output on Pin 2 turns on $Q_{1}$ and $Q_{2}$ driving the gate of the upper $N$ Channel fet to 162 volts. The source of this fet will then rise to the motor supply of 150 volts. The 16 volt Zener Diode protects the gate to source junction during the rise time. When the output at Pin 2 returns to zero, $Q_{1}$ and $Q_{2}$ will turn off causing the gate to source capacitance of the upper $N$ Channel fet to be discharged rapidly through $Q_{3}$. A high output on Pin 6 is buffered by two parallel inverters of a CD4050 for charging the gate capacitance of the lower BUZ73 N Channel power fet. A low output on Pin 6 causes the gate capacitance to discharge rapidly. This circuit is extremely efficient since significant current only flows during the switching times.


FIGURE 11
high voltage output driver using two-n channel power fets

## EMULATOR

LSI COMPUTER SYSTEMS, INC. has developed an LS7263/LS7264 emulator for optimizing the circuit programmability for any 3 or 4 phase brushless DC motor. If none of the four different types of 3 phase speed controllers or the 1 type of four phase speed controller ready available from LSI COMPUTER SYSTEMS, INC. will exactly match specific motor requirements, then a new circuit can be programmed accordingly. The emulator has 15 thumbwheel switches for adjusting the output power transfer curve and switches for selection of sensor separation, 4 or 8 pole motors, and tachometer division. The emulator provides all the interfacing circuitry found in the integrated circuit and is readily available.

[^5]
## BRUSHLESS DC MOTOR SPEED CONTROLLER

The LS7263 and LS7264 are designed for 3600 RPM $\pm$ . $1 \%$ regulated, fixed speed operation using a 3.58 MHz parallel resonant crystal. The circuits contain programmability for tailoring to specific motor applications. The principle of operation is similar to the closed loop operation previously described. Speed is adjusted by varying the output driver duty cycle. However, the output is not chopped as in the LS7261/LS7262. For each commutation, the corresponding motor winding is turned on and remains on for a percentage of the total time that occurs before the next commutation sequence begins. The On time is determined by a mask programmable ROM Look-Up Table.


Figure 6 illustrates a simplified block diagram of the circuit. The tachometer input can be any one of the three Hall sense inputs $S_{1}, S_{2}$ or $S_{3}$. This input can be divided by 1,2 or 4 which is mask programmable. This enables speed update information to be gathered either once or twice a revolution for a four pole motor and once, twice, or four times a revolution for an eight pole motor. The output of the tachometer divider circuit is used to transfer new data to the latches and reset the accumulator enabling it to count clock pulses from a zero setting. The accumulator counts for a period equal to the time between tachometer inputs (or a multiple of that time). The number reached in the accumulator is proportional to the time between tachometer inputs which is inversely proportional to the motor speed. As the accumulator advances, its output which addresses the ROM Look Up Table causes the 15 outputs from the Look-Up Table to change from all logic zero's to logic one's, one at a time. The next output of the tachometer divider loads the Look-Up Table outputs into the latches and resets the accumulator to zero. The output driver duty cycle is proportional to the number of stages of the 15 stage latch that are set to a logic one. If the motor had been going at a much slower speed than desired, the latches would be loaded with all logic one's. If the motor had been going at too high a speed, the latches would be loaded with all logic zero's. If the motor is at or near the desired spped, then some of the latches would be loaded with a logic one and others with a logic zero. The exact curve of the percentage of on time versus speed and therefore the loop

gain is detrmined by the ROM in the Look-Up Table and can be tailored to specific motor designs. Figure 7 illustrates the output power transfer curve for 2 versions of the LS7263. The medium gain LS7263-01 circuit has its duty cycle change from 0 to $100 \%$ over a 40 RPM motor speed change while the 0 to $100 \%$ duty cycle change for the high gain LS7263-02 occurs over a 6 RPM motor speed change.
The outputs of the latches are loaded at the beginning of each new commutation time to the 15 bit shift register. The shift register is clocked by a programmable divider. The divider, whose input is the 3.58 MHz crystal controlled clock, must be programmed to accommodate motors with different numbers of poles since the commutation time will vary, and therefore the speed of the shift register clock must be made to vary. The 15 bits of the shift register are entirely shifted out during each commutation time and applied to the LS7263 decoder driver circuitry. Like the LS7261/LS7262, the LS7263 decoder can be programmed to accommodate sensor separations of $60^{\circ}, 120^{\circ}, 240^{\circ}$ and $300^{\circ}$. The decoder is set for $90^{\circ}$ separation for the LS7264. The decoder driver circuitry provides three output current sinks. and three output current sources. These devices have output duty cycles which are determined by the number of latches in the 15 stage latch that are set to a logic one. They will become full On if the motor is going too slow and cut off if the motor is going too fast. A Quiescent condition occurs when the motor is operating at 3600 RPM. The output duty cycle under these conditions is between 30 and $70 \%$. An overcurrent input is also provided which shuts off the output drivers during an overcurrent condition using a circuit similar to that used for the LS7261. Additionally, there is a brake input which will turn off all the sink outputs and a turn on all the source outputs thereby shorting all the motor windings together. There are four versions of the LS7263. Each one has been tailored to a specific motor operating at a fixed 3600 RPM speed. At present, only one version of the LS7264 exists. Table II indicates the programming differences for each circuit available at present.

NUMBER


TYPE POLES

7263-01
7263-02
7263-03
7263-07
7264

SENSOR
SEPARATION GAIN

## TACHOMETER DIVISION

$\begin{array}{ll}\text { DIVIDER } & \text { DUTY CYCLE } \\ \text { SETTING } & \text { AT } 3600 \text { RPM }\end{array}$

35\%
192 65\%
384 35\%
192 65\%
384
TABLE II - DEVICE PROGRAMMING

Even though the LS7263 and LS7264 are designed for fixed speed 3600 RPM operation, other speeds are possible. For example, to operate at 5400 RPM using the LS7263-02, the motor tachometer input is first divided by two and then applied to the integrated circuit. Since the LS7263 now has more time to accumulate clock pulses, the circuit will interpret this to mean that the motor is going too slow and will therefore speed up. By using an external crystal of 2.68 MHz , the motor will operate at exactly 5400 RPM. An alternate method of varying speed is simply to adjust the oscillator input frequency. The oscillator input pin can be forced with an external drive signal instead of hooking it up as a crystal oscillator. By lowering the input drive signal frequency, less clocks will be counted in the accumulator. This will be interpreted by the LS7263 as going too fast and the motor will slow down operation. Operation down to 1500 RPM or less is possible using this technique.

## MOTOR DRIVER CIRCUITS

The LS7260/LS7261/62/63/64 are all designed to operate from 7 to 28 volts and have similar output circuitry. Figure 2 indicates a mode of operation in which the motor controller circuit and the motor operate at the same power supply voltage. There are numerous applications in which the DC motor is designed to operate at a voltage higher than the integrated circuit can operate at. In this case, a level converter must be used. For the LS7261/LS7262, level converters are easily constructed if the common input, Pin 5 , is tied to the integrated circuit positive supply (VSS). Figures 8, 9 and 11 indicate different level converter circuits using sink output $\mathrm{O}_{1}$ (Pin 2) and source output $\mathrm{O}_{4}$ (Pin 6).


FIGURE 8
BIPOLAR PUSH-PULL MOTOR DRIVER

These outputs are never on simultaneously. Identical circuits are used for $\mathrm{O}_{2}$ and $\mathrm{O}_{5}$ and $\mathrm{O}_{3}$ and $\mathrm{O}_{6}$. By tying Pin 5 to VSS, all outputs become current sources. Figure 8 illustrates a simple bipolar output stage for level conversin. The Basic bipolar driver circuit uses an NPN and a PNP power transistor in a push-pull arrangement to drive the motor windings. Transistor $Q_{1}$ provides the voltage level conversion. A positive output at Pin 2 of the LS7261/LS7262 causes $Q_{1}$ to turn on and drive the base of $Q_{3}$ through Resistor $R_{3}$. A low at Pin 2 cuts off $Q_{1}$ and enables transistor $Q_{3}$ to turn off rapidly providing $R_{4}$ is small. A high appearing at the output of Pin 6 is buffered through emitter follower $Q_{2}$ to the base of $Q_{4}$. A low at this output causes $Q_{2}$ and $Q_{4}$ to cut off. For very high voltage applications, the power consumed in $\mathrm{R}_{2}$ and $\mathrm{R}_{3}$ can become significant. In these cases, a speed-up capacitor across $\mathrm{R}_{3}$ and a protective diode across the base to emitter junction of $Q_{3}$ is helpful.
One of the disadvantages of the circuit illustrated in Figure 8 is the high power consumed in the resistor network in order to make the level conversion and to have fast switching times. Power fets have an advantage over bipolar power transistors since the drive signals to turn these devices on consist of voltage inputs which do not require large components of current. The equivalent of a push-pull bipolar network utilizes a P Channel and an N Channel power fet. Unfortunately, P Channel power fets are at disadvantage when compared to N Channel power fets. P Channel fets have a much higher on resistance, are harder to get and more expensive than N Channel fets. High on-resistances reduce switching speed and absorb power which lowers efficiency and reliability. However, if a fast P Channel power fet is available, the configuration of Figure 9 can be used.


HIGH VOLTAGE OUTPUT DRIVER USING A P CHANNEL
AND $N$ CHANNEL POWER FET

LSI COMPUIER SYSIEMSI ING:
1235 WALT WHITMAN ROAD, MELVILLE, NY 11747

| Telephone: ( 515 ) 271-0400 |  |  | TWX: (510) 226-7833 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PART NUMBER | PACKAGE | STANDARD PRODUCI PRICE LIST - JoLr 1988 <br> DESCRIPTION | 1-24 | 25-99 | 100 | 500 | 1000 |
|  |  |  |  |  |  |  |  |
| RED 5/6, RED 50/60 | 8 Lead Plastic DIP | $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ Time Base Frequency Dividers with Reset \& Enable | 1.65 | 1.30 | 1.05 | . 90 | . 75 |
| $\begin{array}{r} \text { RED } 100 / 120,300 / 360 \\ 500 / 600,3000 / 3600 \end{array}$ | 8 Lead Plastic DIP. | $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ Time Base Frequency Dividers with Reset \& Enable | 1.95 | 1.55 | 1.25 | 1.05 | . 90 |
| RDO 104 | 8 Lead Plastic DIP. | Crystal or External Clock Time Base Selectable 4 Decade Frequency Divider | 1.90 | 1.50 | 1.20 | 1.00 | . 85 |
| LS3404; 3406 Series | 8 Lead Plastic DIP | Melody Generators with 255 Note Capacity. Mask Programmable ROM produces high quality chime-like sounds with exponential envelope decay of each note. | Special purchasing Terms Contact Factory for Details. |  |  |  |  |
| L57030 | 40 Lead Plastic DIP | 7.5MHz 8 Decade Multiplexed Up Counter with 8 Decade Latch (iOMHz Version Available) | 11.30 | 9.60 | 8.15 | 6.95 | 5.90 |
| LS7031 | 40 Lead Plastic DIP | 7.5MHz 6 Decade Multiplexed Up Counter with 8 Decade Latch (10MHz Version Available) | 11.30 | 9.60 | 8.15 | 6.95 | 5.90 |
| LS7040 | 40 Lead Plastic DIP | 350KHz Synchronous Dual 3 Decade Up/Down Counter with Parallel BCD Outputs | 7.45 | 6.35 | 5.40 | 4.60 | 3.90 |
| LS7055, LS7056 | 40 Lead Plastic DIP | 250KHz 6 Decade Predetermining Up/Down Ccunter with Integral Preset, Presignal and Mainsignal Store | 8.95 | 7.60 | 6.45 | 5.45 | 4.65 |
| L57060 | 18 Lead Plastic OIP | 10MHz 32 Bit Binary Up Counter with Byte Wide Multiplexed Three State Outputs. 32 Bit Latch (15MHz Version Available) | 9.70 | 8.25 | 7.00 | 5.95 | 5.05 |
| LS7061 | 24 Lead Plastic DIP | 10MHz 32 Bit Binary Up Counter with Byte Wide Multiplexed Three State Outputs. 40 Bit Latch ( 15 MHz Version Available) | 11.00 | 9.35 | 7.95 | 6.75 | 5.75 |
| L57062 | 18 Lead Plastic DIP | 10MHz Dual 16 Bit Binary Up Counter with Byte Wide Multiplexed Three State Outputs. 32 Bit Latch ( 15 miHz Version Avail.) | 9.70 | 8.25 | 7.00 | 5.95 | 5.05 |
| LS7063 | 24 Lead Plastic DIP | 10MHz Dual 16 Bit Binary Up Counter with Byte Wide Multi- <br> plexed Three State Outputs. 40 Bit Latch ( 15 MHz Version Avail.) | 11.00 | 9.35 | 7.95 | 6.75 | 5.75 |
| LS7066 | 40 Lead Plastic DIP | 4MHz 24 Bit Multi-Mode Ccunter Microprocessor Programable Via 3 State I/O Bus | 11.10 | 8.90 | 7.10 | 6.00 | 5.10 |
| L57100 | 16 Lead Plastic DIP | BCD to 7 Segment Latch Decoder/Driver for Liquid Crystal Displays Up to 50V | 3.00 | 2.40 | 1.95 | 1.65 | 1.40 |
| L57110 | 16 Lead Plastic DIP. | Binary Addressable Latched 8 Channel Demultiplexer/Driver for Liquid Crystal Displays Up to 50 V | 3.00 | 2.40 | 1.95 | 1.65 | 1.40 |
| LS7210 | 14 Lead Plastic DIP | Programmable Digital Delay Timer with Selectable Delay Operate/Release, Dual Delay or One Shot Modes. | 2.20 | 1.75 | 1.40 | 1.20 | 1.00 |


|  |  | STAMDARD PRODUCTS PRICE LIST | PAGE 2.Of ? |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PART NUMBER - | PACKAGE $\quad$. | DESCRIPTION | 1-24 | 25-99 | 100 | 500 | 1000 |
| L57220, 7225,7226 | 14 Lead Plastic DiP. | Keypad Controlled Digital Locks. Hardware Programable. 50404 Digit Codes | 2.30 | 1.85 | 1.50 | 1.25 | 1.05 |
| LS7222, LS7223 | 20 Lead Plastic DIP | Keyboard Controlled Digital Locks. Keypad Prograrmable. 384164 Digit Codes. | 4.70 | 3.75 | 3.00 | 2.55 | 2.15 |
| LS7228, L57229 | 16 Lead Plastic DIP | Dual Pulse Train or 2 Push Button Controlled Digital Locks. Hardware Programable. 5129 Bit Codes | 2.30 | 1.85. | 1.50 | 1.25 | 1.05 |
| $\begin{aligned} & \text { L57231,7232, } \\ & 7233,7234,7235 \end{aligned}$ | 8 Lead Plastic DIP | Continuously Variable Lamp Dimmer/AC Power Controller. Tcuch or Switch Sense. | 2.85 | 2.25 | 1.80 | 1.55 | 1.30 |
| LS7237 | 8 Lead Plastic DIP. | 1,3 or 4 Sequential Step Lamp Dinmer/AC Power Controller. Touch or Switch Sense. | 1.95 | 1.55 | 1.25 | 7! 1.05 | . 90 |
| LS7331,LS7332 | 14 Lead Plastic DIP | Variable Lamp Dimner/AC Power Controller. Touch/Switch Sense. Dim/Full Bright/Power Fail Output for Microprocessor | 3.15 | 2.50 | 2.00 | 1.70 | 1.45 |
| LS7240 | 40 Lead Plastic DIP. | 24 Bit, 7 Level Memory with Multiplexed Conoarator. 24 Parallel Inputs: | 9.00 | 8.60 | 8.15 | 7.75 | 7.35 |
| L57260,7く̄61,7262 | 20 Lead Plastic OIP. | 3 or 4 Phase Brushless' DC Motor Electronic Comutators. Brake/Reverse/Overcurrent Sense/Speed Control | 3.75 | 3.00 | 2.40 | 2.00 | 1.70 |
| LS7263 | 18 Lead Plastic DIP | 3 Phase Brushless DC Motor Fixed Speed Controller. 0.1\% Accuracy. For Dise Drivers $\mathrm{I}_{;}$Other Applications. | 4.60 | 3.70 | 2.95 | 2.50. | 2.15 |
| LS7264 | 16 Lead Plastic DIP | 4 Phase Brushless DC Motor Fixed Speed Controller. 0.1\% Accuracy. For Disc Drivers \& Other Applications. | 4.30 | 3.45 | 2.75 | 2.35 | 2.00 |
| LS7270 | 40 Lead plastic DİP | Programable Integrated Controller/Sequencer | 11.30 | 9.45 | 8.05 | 6.85 | 5.80 |
| $\begin{gathered} \text { L57310,7311, } \\ \mathbf{L 5 7 3 1 2 , 7 3 1 3} \end{gathered}$ | . 18 Lead Plastic DIP | 10 Level AC Power Controller. Power Levels Individually Selectable along with On/Off/Momentary. Touch/Switch Sense | 3.75 | 3.00 | 2.40 | 2.05 | 1.75 |
| LS7501 thru L57510 | 16 Lead Plastic DIP | Remote Tone Activated Telephone Line Isolation Controller. | 3.70 | 2.95 | 2.35 | 2.00 | 1.70 |

NOTES:

[^6]
[^0]:    The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor any infringements of patent rights of others which may result from its use.

[^1]:    *Input has internal pull-up resistor to $\mathrm{V}_{\mathrm{CC}}$
    **Inputs have internal pull-down resistor to $\mathrm{V}_{\text {SS }}$

[^2]:    The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.

[^3]:    * See page 4 for ayailable configurations.

[^4]:    The information included herein is believed to be accurate and reliable However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor any infringements of patent rights of others which may result from its use.

[^5]:    The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.

[^6]:    1) For extended price quotes, contact factory or your local representative
    2) For price quotes for SOIC, CERDIP, CERAMIC, MIL STD 883 Screening, Waffle Packed Dice, or Probed Wafers, contact factory or your local rep.
    3) For samples, contact factory or your local representative.
    4) Orders for less than $\$ 100.00$ must be placed at our distributors.
    5). Prices subject to change without notice. Prices listed are per unit.
