


1994 DRAM DATA BOOK



MICRON
SEMICONDUCTOR, INC.

DRAM DATA BOOK

2805 East Columbia Road
Boise, Idaho 83706
Telephone: 208-368-3900
Fax: 208-368-4431
Micron DataFaxSM: 208-368-5800
Customer Comment Line:
U.S.A. 800-932-4992
Intl. 01-208-368-3410
Fax 208-368-3342

©1994, Micron Semiconductor, Inc.
Printed in the U.S.A.

Micron Semiconductor, Inc. reserves the right to change products or specifications without notice.
Micron DataFax is service mark of Micron Semiconductor, Inc.

NOV 24 1993

MEMORANDUM FOR THE RECORD
SUBJECT: [Illegible]

DRAMs	1
SYNCHRONOUS DRAMs	2
DRAM MODULES	3
DRAM CARDS	4
TECHNICAL NOTES	5
PRODUCT RELIABILITY	6
PACKAGE INFORMATION	7
SALES INFORMATION	8

ABOUT THE COVER:

Front — Micron's DRAM products, shown here atop a 4 Meg DRAM wafer, offer a variety of features and advantages. Pictured are Micron's 3.3-volt, 16 Meg DRAM SOJ; 4 Meg DRAM SOJ with Extended Data-Out; and 3.3-volt, 4 Meg DRAM TSOP.

Back — Micron's Boise, Idaho, headquarters.

IMPORTANT NOTICE

Micron Semiconductor, Inc., reserves the right to change products or specifications without notice. Customers are advised to obtain the latest versions of product specifications, which should be considered in evaluating a product's appropriateness for a particular use. There is no assurance that Micron's semiconductors are appropriate for any application by a customer.

MICRON SEMICONDUCTOR, INC., MAKES NO WARRANTIES EXPRESSED OR IMPLIED OTHER THAN COMPLIANCE WITH MICRON'S SPECIFICATION SHEET FOR THE COMPONENT AT THE TIME OF DELIVERY. ANY CLAIM AGAINST MICRON MUST BE MADE WITHIN NINETY (90) DAYS FROM THE DATE OF SHIPMENT FROM MICRON, AND MICRON HAS NO LIABILITY THEREAFTER. ANY MICRON LIABILITY IS LIMITED TO REPLACEMENT OF DEFECTIVE ITEMS OR RETURN OF AMOUNTS PAID FOR DEFECTIVE ITEMS (AT THE BUYER'S ELECTION).

MICRON'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF MICRON SEMICONDUCTOR, INC., AS USED HEREIN:

A. LIFE SUPPORT DEVICES OR SYSTEMS ARE DEVICES OR SYSTEMS WHICH (1) ARE INTENDED FOR SURGICAL IMPLANT INTO THE BODY, OR (2) SUPPORT OR SUSTAIN LIFE AND WHOSE FAILURE TO PERFORM WHEN PROPERLY USED IN ACCORDANCE WITH INSTRUCTIONS FOR USE PROVIDED IN THE LABELING CAN BE REASONABLY EXPECTED TO RESULT IN A SIGNIFICANT INJURY TO THE USER.

B. CRITICAL COMPONENT IS ANY COMPONENT OF A LIFE SUPPORT DEVICE OR SYSTEM WHOSE FAILURE TO PERFORM CAN BE REASONABLY EXPECTED TO CAUSE THE FAILURE OF THE LIFE SUPPORT DEVICE OR SYSTEM OR TO AFFECT ITS SAFETY OR EFFECTIVENESS.

Dear Customer:

Micron Semiconductor, Inc., is dedicated to the design, manufacture and marketing of high-quality, highly reliable memory components. Our corporate mission is:

*“To be a world-class team
developing advantages for our customers.”*

At Micron, we are investing time, talent and resources to bring you the finest DRAMs, SRAMs, VRAMs and other specialty memory products. We have developed a unique intelligent burn-in system, AMBYX[®], which evaluates and reports the quality level of each and every component we produce.

We are dedicated to continuous improvement of all our products and services. This means continual reduction of electrical and mechanical defect levels. It also means the addition of new services such as “just-in-time” delivery and electronic data interchange programs. And when you have a design or application question, you can get the answers you need from one of Micron’s applications engineers.

We’re proud of our products, our progress and our performance. And we’re pleased that you’re choosing Micron as your memory supplier.

The Micron Team

ADVANTAGES

Micron Semiconductor brings quality, productivity and innovation together to provide advantages for our customers. Our products feature some of the industry's fastest speeds and smallest die sizes. And we establish delivery standards based on customer expectations, including JIT programs, made possible by ever-increasing product reliability.

COMPONENT INTEGRATED CIRCUITS

Micron entered the memory market 14 years ago, first designing, then manufacturing dynamic random access memory (DRAM). From there, we developed high-performance fast static RAM (SRAM), multiport DRAM (VRAM and triple-port DRAM), and a variety of other memory products.

As we bring innovative memory solutions to our customers, we enjoy recognition for our achievements. Micron's Triple-Port DRAM was the first IC ever to incorporate a second, independent serial access port, allowing unparalleled flexibility in data manipulation. Micron's Triple-Port received the 1990 "Product of the Year" award from *Electronic Products* magazine.

SPECIALTY MEMORY PRODUCTS

Beyond our standard component memory, Micron is introducing many revolutionary products that we expect will follow the triple-port's tradition. From synchronous burst SRAMs to programmable products, Micron continues to forge ahead into new and exciting frontiers.

We are pleased to be first to market with our compact, easy-to-install 88-pin DRAM card. Ideal for laptop, notebook and other portable systems, Micron's DRAM Card offers both high density and low power within JEDEC and JEIDA specifications.*

DIE SALES

In addition to our durable packaging, Micron also provides memory devices in bare die form. These are increasingly in demand for use in highly specialized applications. Micron's bare die products are available both in 6" wafers and wafflepacks.

CUSTOM MANUFACTURING SERVICES

For total project management, Micron offers value-added services. These include both standard contract manufacturing services for system-level products including design, assembly, customer kitted assembly, comprehensive quality testing or shipping as well as complete

turnkey services covering all phases of production. Our component and system-level manufacturing facilities are centrally located in Boise, Idaho, so the component products you need are readily available.

MICRON DATAFAX

When you can't afford to wait for critical product information or specifications, Micron offers a convenient solution available 24 hours a day, every day. Micron DataFax enables you to make automated requests for data sheets, product literature, and other information from your fax machine. Just dial 208-368-5800 from your fax machine and Micron DataFax will give you instructions on how to order documents, including an index of documents. Once your order is placed, Micron DataFax will process your order, faxing up to two documents per call to your fax machine.

QUALITY

Without a doubt, quality is the most important thing we provide to every Micron customer with each Micron shipment. That's because we believe that quality must be internalized consistently at each level of our company. We provide every Micron team member with the training and motivation needed to make Micron's quality philosophy a reality.

One way we have measurably improved both productivity and product quality is through our own quality improvement program formed by individuals throughout the company. Micron quality teams get together to address a wide range of issues within their areas. We consistently and regularly perform a company-wide self-assessment based on the Malcolm Baldrige National Quality Award criteria. We've also implemented statistical process controls to evaluate every facet of the memory design, fabrication, assembly and shipping process. And our AMBYX intelligent burn-in and test system** gives Micron a unique edge in product reliability.

These quality programs recently resulted in Micron becoming one of the first U.S. semiconductor manufacturers to receive ISO 9001 certification. ISO 9001 is the most comprehensive level of certification in the internationally recognized ISO family of specifications. The certification implies that Micron's systems for accepting orders, reviewing customers' specifications, manufacturing and testing products, and delivering those products to its customers are quality controlled and produce consistent results.

*See NOTE, page v.

**For more information on AMBYX, see Section 6.

ABOUT THIS BOOK

CONTENT

The 1994 *DRAM Data Book* from Micron Semiconductor provides complete specifications on all standard DRAMs and DRAM modules as well as specialty and derivative products based on our DRAM production process.

The *DRAM Data Book* is one of three product data books Micron currently publishes. Its two companion volumes include our *SRAM Data Book* and the *Specialty DRAM Data Book*. As product lines continue to diversify, more data books will be released.

SECTION ORGANIZATION

Micron's 1994 *DRAM Data Book* contains a detailed Table of Contents with sequential and numerical indexes of products as well as a complete product selection guide. The *Data Book* is organized into nine sections:

- **Sections 1-4:** Individual product families. Each contains a product selection guide followed by data sheets.
- **Section 5:** Technical/application notes.
- **Section 6:** Summary of Micron's unique quality and reliability programs and testing operation, including our AMBYX intelligent burn-in and test system.*
- **Section 7:** Packaging information.
- **Section 8:** Sales information, including a list of sales representatives and distributors worldwide.

DATA SHEET DESIGNATIONS

DATA SHEET MARKING	DEFINITION
Advance	This data sheet contains initial descriptions of products still under development.
Preliminary	This data sheet contains initial characterization limits that are subject to change upon full characterization of production devices.
No Marking	This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.
New	This data sheet (which may be either Advance, Preliminary or Final) is a new addition to the data book.

NOTE: Micron's *DRAM Data Book* uses acronyms to refer to certain industry-standard-setting bodies. These are defined below:

- EIA/JEDEC—Electronics Industry Association/Joint Electron Device Engineering Council
- JEIDA—Japanese Electronics Industry Development Association
- PCMCIA—Personal Computer Memory Card International Association

*Micron's *Quality/Reliability Handbook* is available by calling 208-368-3900.

DATA SHEET SEQUENCE

Data sheets in this book are ordered first by width and second by depth. For example, the DRAM section begins with the 1 Meg x 1 followed by 4 Meg x 1 and all other x1 configurations in order of ascending depth. Next come the x4 products, followed by x8, etc., as applicable to the specific product family.

DATA SHEET DESIGNATIONS

As detailed in the table below, each Micron product data sheet is classified as either Advance, Preliminary or Final. In addition, new product data sheets that are new additions are designated with a "New" indicator in the tab area of each page.


SURVEY

We have included a removable, postage-paid survey form in the front of this book. Your time in completing and returning this survey will enhance our efforts to continually improve our product literature.

For more information on Micron product literature, or to order additional copies of this publication, contact

Micron Semiconductor, Inc.
2805 East Columbia Road
Boise, ID 83706
Phone: 208-368-3900
Fax: 208-368-4431
Micron DataFax: 208-368-5800
Customer Comment Line:
U.S.A. 800-932-4992
Intl. 01-208-368-3410
Fax 208-368-3342

EXPANDED COMPONENT NUMBERING SYSTEM



AA – PRODUCT LINE IDENTIFIER

Micron Product MT

BB – PRODUCT FAMILY

DRAM 4
 DPDRAM (VRAM) 42
 TPDRAM 43
 SRAM 5
 Synchronous SRAM 58

CC – PROCESS TECHNOLOGY

CMOS C
 Low Voltage CMOS LC

DDDD – DEVICE NUMBER

(Can be modified to indicate variations)

DRAM Width, Density
 DPDRAM (VRAM) Width, Density
 TPDRAM Width, Density
 SRAM Total Bits, Width
 Synchronous SRAM Density, Width

E – DEVICE VERSIONS


(Alphabetic characters only; located between D and F when required.)

JEDEC Test Mode (4 Meg DRAM) J
 Errata on Base Part Q

FFF – PACKAGE CODES

PLASTIC
 DIP Blank
 DIP (Wide Body) W
 ZIP Z
 LCC EJ
 SOP/SOIC SG
 QFP LG
 TSOP (Type II) TG
 TSOP (Reversed) RG
 TSOP (Longer) TL
 SOJ DJ
 SOJ (Reversed) DR
 SOJ (Longer) DL

EXPANDED COMPONENT NUMBERING SYSTEM (continued)



GG – ACCESS TIME

-5	5ns or 50ns
-6	6ns or 60ns
-7	7ns or 70ns
-8	8ns or 80ns
-10	10ns or 100ns
-12	12ns or 120ns
-15	15ns or 150ns
-17	17ns
-20	20ns
-25	25ns
-35	35ns
-45	45ns
-50 (SRAM only)	50ns
-53	53ns
-55	55ns
-70 (SRAM only)	70ns

ZZ ZZ – PROCESSING CODES

(Multiple processing codes are separated by a space and are listed in hierarchical order.)

Example:

A DRAM supporting low power, extended refresh (L); low voltage (V) and the industrial temperature range (IT) would be indicated as V L IT.


Interim	I
Low Voltage	V

ZZ ZZ – PROCESSING CODES (continued)

DRAMs	
Low Power (Extended Refresh)	L
Low Power (Self Refresh)	S
SRAMs	
Low Volt Data Retention	L
Low Power	P
Low Power, Low Volt Data Retention	LP
EPI Wafer	E
Commercial Testing	
0°C to +70°C	Blank
-40°C to +85°C	IT
-40°C to +125°C	AT
-55°C to +125°C	XT
Special Processing	
Engineering Sample	ES
Mechanical Sample	MS
Sample Kit*	SK
Tape-and-Reel*	TR
Bar Code*	BC

* Used in device order codes; this code is not marked on device.

NEW COMPONENT NUMBERING SYSTEM



AA – PRODUCT LINE IDENTIFIER

Micron Product MT

BB – PRODUCT FAMILY

DRAM 4
 DPDRAM (VRAM) 42
 TPDRAM 43
 Synchronous DRAM 48
 SRAM 5
 Synchronous SRAM 58

CC – PROCESS TECHNOLOGY

CMOS C
 Low Voltage CMOS LC
 BiCMOS B
 Low Voltage BiCMOS LB

DDDDDD – DEVICE NUMBER

Depth, Width

Example:
1M16 = 1 megabit deep by 16 bits wide = 16 megabits of total memory.

No Letter Bits
 K Kilobits
 M Megabits
 G Gigabits


EE – DEVICE VERSIONS

(The first character is an alphabetic character only; the second character is a numeric character only.)
 Specified by individual data sheet.

FFF – PACKAGE CODES

Plastic
 DIP Blank
 DIP (Wide Body) W
 ZIP Z
 LCC EJ
 SOP/SOIC SG
 QFP LG
 TSOP (Type II) TG
 TSOP (Reversed) RG
 TSOP (Longer) TL
 SOJ DJ
 SOJ (Wide) DW
 SOJ (Reversed) DR
 SOJ (Longer) DL

NEW COMPONENT NUMBERING SYSTEM (continued)



GG – ACCESS TIME

-5	5ns or 50ns
-6	6ns or 60ns
-7	7ns or 70ns
-8	8ns or 80ns
-9	9ns or 90ns
-10	10ns or 100ns
-12	12ns or 120ns
-15	15ns or 150ns
-17	17ns
-20	20ns
-25	25ns
-35	35ns
-45	45ns
-53	53ns
-55	55ns

ZZ ZZ – PROCESSING CODES

(Multiple processing codes are separated by a space and are listed in hierarchical order.)

Example:

A DRAM supporting low power, extended refresh (L); low voltage (V) and the industrial temperature range (IT) would be indicated as V L IT.


Interim	I
Low Voltage	V

ZZ ZZ – PROCESSING CODES (continued)

DRAMs	
Low Power (Extended Refresh)	L
Low Power (Self Refresh)	S
SRAMs	
Low Volt Data Retention	L
Low Power	P
Low Volt Data Retention, Low Power	LP
EPI Wafer	E
Commercial Testing	
0°C to +70°C	Blank
-40°C to +85°C	IT
-40°C to +125°C	AT
-55°C to +125°C	XT
Special Processing	
Engineering Sample	ES
Mechanical Sample	MS
Sample Kit*	SK
Tape-and-Reel*	TR
Bar Code*	BC

* Used in device order codes; this code is not marked on device.

MODULE NUMBERING SYSTEM



AA – PRODUCT LINE IDENTIFIER

Micron Semiconductor Product MT

BB – NUMBER OF MEMORY COMPONENTS

C – PROCESS TECHNOLOGY

LOW VOLTAGE (3.3V) L

DDD – RAM FAMILY

DRAM D
 DRAM TSOP DT
 SRAM S
 SRAM TSOP ST
 SYNCHRONOUS SRAM SY
 SYNCHRONOUS SRAM TQFP SYT
 VRAM V

EEE – DEPTH

FFF – WIDTH

GG – DEVICE VERSIONS

Specified by individual data sheet (Synchronous SRAM only)

HH – PACKAGE CODE

Gold Plated SIMM/DIMM G
 ZIP Z
 SIP N
 SIMM/DIMM M
 Small Outline DIMM H
 Small Outline Gold DIMM HG
 Double-Sided SIMM (1 or 4 Meg x 36 Only) DM
 Double-Sided SIMM (Gold 1 or 4 Meg x 36 Only) DG


JJ – ACCESS TIME

-10 10ns or 100ns
 -12 12ns
 -15 15ns
 -17 17ns
 -20 20ns
 -25 25ns
 -35 35ns
 -6 60ns
 -7 70ns
 -8 80ns

KK – MODULE SPECIAL DESIGNATOR

SRAM
 2V data retention L
 Low Power P
 Low Power, 2V data retention LP
 DRAM
 Low Power (Extended Refresh) L
 ECC C
 Extended Data Out X
 Self Refresh S
 16 Meg DRAM 4,096 Refresh B

DRAM CARD NUMBERING SYSTEM



AA – Product Line Identifier

Micron Product MT

BB – NUMBER OF MEMORY COMPONENTS

CCCC – DRAM CARD DESIGNATOR AND PIN COUNT
88-Pin DRAM Card D88C

DDD – DEPTH

EE – WIDTH

FF – SPECIAL DESIGNATOR

3.3 Volts V
Reduced length (2") H


G – ACCESS TIME

-5 50ns
-6 60ns
-7 70ns
-8 80ns

H– SPECIAL DESIGNATOR

Self Refresh S

DIE PRODUCT NUMBERING SYSTEM



AA – PRODUCT LINE IDENTIFIER

Component Product MT

BB – PRODUCT FAMILY

SRAM 5
 DRAM 4
 Synchronous SRAM 58
 DSDRAM (VRAM) 42

CC – PROCESS TECHNOLOGY

CMOS C
 Low Voltage CMOS LC

DDDDDD – DEVICE NUMBER

When no alpha character appears as part of this section, the section is defined as:

DRAM Width, Density
 VRAM Width, Density
 SRAM Total Bits, Width
 Synchronous SRAM Depth, Width

When an alpha character occurs as part of this section, the section is defined as:
 Depth, Width

Example:

1M16 = 1 megabit deep by 16 bits wide = 16 megabits of total memory.

No Letter Bits
 K Kilobits
 M Megabits
 G Gigabits

EEEE – DIE DATA BASE REVISION

F – FORM

Die Form D
 Wafer Form (6" Wafer) W

GG – TESTING LEVELS

Standard Probe (0° to 70°C) C1
 Hot Speed Probe (0° to 70°C) C2
 Known Good Die (0° to 70°C) C3

HH – ACCESS TIME

(Applicable for C2 and C3 only)

-5 5ns or 50ns
 -6 6ns or 60ns
 -7 7ns or 70ns
 -8 8ns or 80ns
 -9 9ns or 90ns
 -10 10ns or 100ns
 -12 12ns or 120ns
 -15 15ns or 150ns
 -17 17ns
 -20 20ns
 -25 25ns
 -35 35ns
 -45 45ns
 -50 (SRAM only) 50ns

DRAMs	PAGE
MT4C1024	1 Meg x 1 FP 1-1
MT4C1024 L	1 Meg x 1 FP, LP 1-1
MT4C1026	1 Meg x 1 SC 1-13
MT4C1004J	4 Meg x 1 FP 1-25
MT4C1004J S	4 Meg x 1 FP, S 1-25
MT4C1006J	4 Meg x 1 SC 1-39
MT4C16M1A1	16 Meg x 1 FP, 4KR 1-51
MT4C4256	256K x 4 FP 1-63
MT4C4256 L	256K x 4 FP, LP 1-63
MT4C4258	256K x 4 SC 1-75
MT4C4001J	1 Meg x 4 FP 1-87
MT4C4001J S	1 Meg x 4 FP, S 1-87
MT4LC4001J	1 Meg x 4 FP, LV 1-103
MT4LC4001J S	1 Meg x 4 FP, LV, S 1-103
MT4C4003J	1 Meg x 4 SC 1-115
MT4LC4007J	1 Meg x 4 EDO, LV 1-127
MT4LC4007J S	1 Meg x 4 EDO, LV, S 1-127
MT4C4M4A1	4 Meg x 4 FP, 4KR 1-141
MT4C4M4B1	4 Meg x 4 FP, 2KR 1-141
MT4C4M4A1	4 Meg x 4 FP, 4KR 1-155
MT4C4M4B1	4 Meg x 4 FP, 2KR 1-155
MT4C4M4B1 S	4 Meg x 4 FP, 2KR, S 1-155
MT4LC4M4A1	4 Meg x 4 FP, 4KR, LV 1-169
MT4LC4M4B1	4 Meg x 4 FP, 2KR, LV 1-169
MT4LC4M4B1 S	4 Meg x 4 FP, 2KR, LV, S 1-169
MT4LC4M4E9	4 Meg x 4 EDO, LV 1-183
MT4LC4M4E9 S	4 Meg x 4 EDO, LV, S 1-183
MT4C8512	512K x 8 FP 1-197
MT4LC2M8B1	2 Meg x 8 FP, 2KR, LV 1-209
MT4LC2M8B1 S	2 Meg x 8 FP, 2KR, LV, S 1-209
MT4LC2M8E7	2 Meg x 8 EDO, 2KR, LV 1-221
MT4LC2M8E7 S	2 Meg x 8 EDO, 2KR, LV, S 1-221
FP	FAST PAGE MODE
LP	Low Power, Extended Refresh
EDO	Extended Data-Out
DC	Dual CAS
4KR	4,096 Refresh
ASY	Asymmetrical Addressing
SC	STATIC COLUMN
WPB	WRITE-PER-BIT
DW	Dual WE
2KR	2,048 Refresh
S	SELF REFRESH
LV	Low Voltage

DRAMs (continued)	PAGE
MT4C16256 256K x 16	FP, DW 1-223
MT4C16257 256K x 16	FP, DC 1-223
MT4LC16256 256K x 16 1-239
MT4LC16256 S 256K x 16	FP, DW, LP, S 1-239
MT4LC16257 256K x 16 1-239
MT4LC16257 S 256K x 16	FP, DC, LP, S 1-239
MT4C16270 256K x 16	EDO, DC 1-257
MT4LC16270 256K x 16 1-273
MT4C16260 256K x 16	FP, ASY, DW 1-289
MT4LC1M16C3 1 Meg x 16	FP, DC, LV 1-303
MT4LC1M16C3 S 1 Meg x 16	FP, DC, S, LP 1-303
FP FAST PAGE MODE	SC STATIC COLUMN
LP Low Power, Extended Refresh	WPB WRITE-PER-BIT
EDO Extended Data-Out	DW Dual WE
DC Dual CAS	2KR 2,048 Refresh
4KR 4,096 Refresh	S SELF REFRESH
ASY Asymmetrical Addressing	LV Low Voltage

SYNCHRONOUS DRAMs	PAGE
MT48LC4M4R1 4 Meg x 4 2-1
MT48LC4M4R1 S 4 Meg x 4 2-1
MT48LC2M8S1 2 Meg x 8 2-3
MT48LC2M8S1 S 2 Meg x 8 2-3
MT48LC2M8K3 S 2 Meg x 8 2-5

DRAM MODULES

PAGE

MT2D18	1 Meg x 8	3-1
MT2D48	4 Meg x 8	3-11
MT8D48	4 Meg x 8	3-21
MT3D19	1 Meg x 9	3-31
MT3D49	4 Meg x 9	3-41
MT9D49	4 Meg x 9	3-51
MT8D132	2 Meg x 16	LP	3-61
MT16D(T)232	4 Meg x 16	LP	3-87
MT8D432	8 Meg x 16	3-99
MT16D832	16 Meg x 16	3-137
MT12D136	2 Meg x 18	LP	3-149
MT24D236	4 Meg x 18	LP	3-161
MT12D436	8 Meg x 18	3-173
MT24D836	16 Meg x 18	3-197
MT8D132	1 Meg x 32	LP	3-61
MT8LD132(S)	1 Meg x 32	S, LV	3-73
MT16D(T)232	2 Meg x 32	LP	3-87
MT16LD232(S)	2 Meg x 32	S, LV	3-73
MT8D432	4 Meg x 32	3-99
MT8LD432(S)	4 Meg x 32	S, LV	3-111
MT32D432	4 Meg x 32	LP	3-125
MT16LD832(S)	8 Meg x 32	S, LV	3-111
MT16D832	8 Meg x 32	3-137
MT12D136	1 Meg x 36	LP	3-149
MT24D236	2 Meg x 36	LP	3-161
MT12D436	4 Meg x 36	3-173
MT36D436	4 Meg x 36	LP	3-185
MT24D836	8 Meg x 36	3-197
MT10D140	1 Meg x 40	LP	3-209
MT20D240	2 Meg x 40	LP	3-221
MT10D440	4 Meg x 40	LP	3-233
MT20D840	8 Meg x 40	LP	3-247
MT16D(T)164	1 Meg x 64	LP	3-261
MT16LD(T)164(S)	1 Meg x 64	S, LV	3-275
MT16D(T)464	4 Meg x 64	3-291
MT16LD(T)464(S)	4 Meg x 64	S, LV	3-305
MT24D(T)472	4 Meg x 72	3-321
MT24LD(T)472(S)	4 Meg x 72	S, LV	3-335

LP Low Power
S SELF REFRESH

LV Low Voltage

NOTE: All modules include FAST PAGE MODE cycle.

DRAM CARDS	PAGE
MT8D88C132(S) 1 Meg x 32	4-1
MT8D88C132H(S) 1 Meg x 32	4-17
MT8D88C132V(S) 1 Meg x 32	4-33
MT8D88C132VH(S) 1 Meg x 32	4-49
MT16D88C232(S) 2 Meg x 32	4-1
MT16D88C232H(S) 2 Meg x 32	4-17
MT16D88C232V(S) 2 Meg x 32	4-33
MT16D88C232VH(S) 2 Meg x 32	4-49
MT8D88C432(S) 4 Meg x 32	4-1
MT8D88C432H(S) 4 Meg x 32	4-17
MT8D88C432V(S) 4 Meg x 32	4-33
MT8D88C432VH(S) 4 Meg x 32	4-49
MT16D88C832(S) 8 Meg x 32	4-1
MT16D88C832H(S) 8 Meg x 32	4-17
MT16D88C832V(S) 8 Meg x 32	4-33
MT16D88C832VH(S) 8 Meg x 32	4-49

TECHNICAL NOTES	PAGE
TN-00-01 Moisture Absorption in Plastic Packages	5-1
TN-00-02 Tape-and-Reel Procedures	5-3
TN-04-01 DRAM Power-up and Refresh Constraints	5-9
TN-04-06 \overline{OE} -Controlled/LATE WRITE Cycles (DRAM)	5-11
TN-04-08 DRAM Timing Parameters	5-13
TN-04-09 LPDRAM Extended Refresh Current vs \overline{RAS} Active Time (1 Meg)...	5-15
TN-04-12 LPDRAM Extended Refresh Current vs \overline{RAS} Active Time (4 Meg)...	5-17
TN-04-15 DRAM Considerations for PC Memory Design	5-19
TN-04-16 16 Meg DRAM—2K vs 4K Refresh Comparison	5-25
TN-04-18 256K x 16 DRAM Variations	5-27
TN-04-19 Low-Power DRAMs vs Slow SRAMs for Main Memory	5-29
TN-04-20 SELF REFRESH DRAMs	5-31
TN-04-21 Reduce DRAM Cycle Times with Extended Data-Out	5-33
TN-04-22 256K x 16, 512K x 8 DRAM Typical Operating Curves	5-41
TN-04-23 4 Meg DRAM Typical Operating Curves	5-45
TN-04-24 4 Meg DRAM—Access Time vs Capacitance	5-51
TN-04-25 MT3D19 and MT9D19 Compatibilities	5-53
TN-04-26 256K x 16, 512K x 8 DRAM—Access Time Versus Capacitance	5-55
TN-04-27 Controller Support for Extended Data-Out DRAMs	5-57
TN-88-01 88-Pin DRAM Cards	5-59

PRODUCT RELIABILITY	PAGE
Overview	6-1
Process Flow Chart	6-9
PACKAGE INFORMATION	PAGE
Index	7-1
Package Drawings	7-2
SALES INFORMATION	PAGE
Customer Service Notes	8-1
Product Numbering System	8-9
Ordering Information and Examples	8-16
North American Sales Representatives and Distributors	8-17
International Sales Representatives and Distributors	8-28

NUMERICAL INDEX

PAGE

Part #, MT:

10D140	DRAM Module	3-209
10D440	DRAM Module	3-233
12D136	DRAM Module	3-149
12D436	DRAM Module	3-173
16D(T)164	DRAM Module	3-261
16D(T)232	DRAM Module	3-87
16D(T)464	DRAM Module	3-291
16D832	DRAM Module	3-137
16D88C232(S)	DRAM Card	4-1
16D88C232H(S)	DRAM Card	4-17
16D88C232V(S)	DRAM Card	4-33
16D88C232VH(S)	DRAM Card	4-49
16D88C832(S)	DRAM Card	4-1
16D88C832H(S)	DRAM Card	4-17
16D88C832V(S)	DRAM Card	4-33
16D88C832VH(S)	DRAM Card	4-49
16LD(T)164(S)	DRAM Module	3-275
16LD(T)464(S)	DRAM Module	3-305
16LD232(S)	DRAM Module	3-73
16LD832(S)	DRAM Module	3-111
20D240	DRAM Module	3-221
20D840	DRAM Module	3-247
24D(T)472	DRAM Module	3-321
24D236	DRAM Module	3-161
24D836	DRAM Module	3-197
24LD(T)472(S)	DRAM Module	3-335
2D18	DRAM Module	3-1
2D48	DRAM Module	3-11
32D432	DRAM Module	3-125
36D436	DRAM Module	3-185
3D19	DRAM Module	3-31
3D49	DRAM Module	3-41
48LC2M8K3 S	Synchronous DRAM	2-5
48LC2M8S1	Synchronous DRAM	2-3
48LC2M8S1 S	Synchronous DRAM	2-3
48LC4M4R1	Synchronous DRAM	2-1
48LC4M4R1 S	Synchronous DRAM	2-1

NUMERICAL INDEX (continued)	PAGE
Part #, MT:	
4C1004J DRAM	1-25
4C1004J S DRAM	1-25
4C1006J DRAM	1-39
4C1024 DRAM	1-1
4C1024 L DRAM	1-1
4C1026 DRAM	1-13
4C16256 DRAM	1-223
4C16257 DRAM	1-223
4C16260 DRAM	1-289
4C16270 DRAM	1-257
4C16M1A1 DRAM	1-51
4C4001J DRAM	1-87
4C4001J S DRAM	1-87
4C4003J DRAM	1-115
4C4256 DRAM	1-63
4C4256 L DRAM	1-63
4C4258 DRAM	1-75
4C4M4A1 DRAM	1-141
4C4M4A1 DRAM	1-155
4C4M4B1 DRAM	1-141
4C4M4B1 DRAM	1-155
4C4M4B1 S DRAM	1-155
4C8512 DRAM	1-197
4LC16256 DRAM	1-239
4LC16256 S DRAM	1-239
4LC16257 DRAM	1-239
4LC16257 S DRAM	1-239
4LC16270 DRAM	1-273
4LC1M16C3 DRAM	1-303
4LC1M16C3 S DRAM	1-303
4LC2M8B1 DRAM	1-209
4LC2M8B1 S DRAM	1-209
4LC2M8E7 DRAM	1-221
4LC2M8E7 S DRAM	1-221
4LC4001J DRAM	1-103
4LC4001J S DRAM	1-103
4LC4007J DRAM	1-127
4LC4007J S DRAM	1-127
4LC4M4A1 DRAM	1-169
4LC4M4B1 DRAM	1-169

NUMERICAL INDEX (continued)	PAGE
Part #, MT:	
4LC4M4B1 S..... DRAM	1-169
4LC4M4E9 DRAM	1-183
4LC4M4E9 S..... DRAM	1-183
8D132 DRAM Module	3-61
8D432 DRAM Module	3-99
8D48 DRAM Module	3-21
8D88C132(S)..... DRAM Card	4-1
8D88C132H(S) DRAM Card	4-17
8D88C132V(S)..... DRAM Card	4-33
8D88C132VH(S) DRAM Card	4-49
8D88C432(S)..... DRAM Card	4-1
8D88C432H(S) DRAM Card	4-17
8D88C432V(S)..... DRAM Card	4-33
8D88C432VH(S) DRAM Card	4-49
8LD132(S) DRAM Module	3-73
8LD432(S) DRAM Module	3-111
9D49 DRAM Module	3-51

DRAM PRODUCT SELECTION GUIDE

Memory Configuration	Optional Access Cycle	Part Number	Access Time (ns)	Typical Power Dissipation		Package and Number of Pins				Page
				Standby	Active	PDIP	ZIP	SOJ	TSOP	
1 Meg x 1	FP	MT4C1024	60, 70, 80	3mW	175mW	18	20	20/26	-	1-1
1 Meg x 1	FP, LP	MT4C1024 L	60, 70, 80	0.8mW	175mW	18	20	20/26	-	1-1
1 Meg x 1	SC	MT4C1026	70, 80, 100	3mW	175mW	18	20	20/26	-	1-13
4 Meg x 1	FP	MT4C1004J	60, 70, 80	3mW	225mW	-	20	20/26	20/26	1-25
4 Meg x 1	FP, S	MT4C1004J S	60, 70, 80	0.8mW	225mW	-	20	20/26	20/26	1-25
4 Meg x 1	SC	MT4C1006J	70, 80	3mW	225mW	-	20	20/26	-	1-39
16 Meg x 1	FP, 4KR	MT4C16M1A1	60, 70	4mW	200mW	-	-	24/26	-	1-51
256K x 4	FP	MT4C4256	60, 70, 80	3mW	175mW	20	20	20/26	-	1-63
256K x 4	FP, LP	MT4C4256 L	60, 70, 80	0.8mW	175mW	20	20	20/26	-	1-63
256K x 4	SC	MT4C4258	70, 80, 100	3mW	175mW	20	20	20/26	-	1-75
1 Meg x 4	FP	MT4C4001J	60, 70, 80	3mW	225mW	-	20	20/26	20/26	1-87
1 Meg x 4	FP, S	MT4C4001J S	60, 70, 80	0.8mW	225mW	-	20	20/26	20/26	1-87
1 Meg x 4	FP, LV	MT4LC4001J	60, 70, 80	1.2mW	100mW	-	-	20/26	20/26	1-103
1 Meg x 4	FP, LV, S	MT4LC4001J S	60, 70, 80	250µW	100mW	-	-	20/26	20/26	1-103
1 Meg x 4	SC	MT4C4003J	70, 80	3mW	225mW	-	20	20/26	-	1-115
1 Meg x 4	EDO, LV	MT4LC4007J	60, 70, 80	1.2mW	100mW	-	-	20/26	20/26	1-127
1 Meg x 4	EDO, LV, S	MT4LC4007J S	60, 70, 80	250µW	100mW	-	-	20/26	20/26	1-127
4 Meg x 4	FP, 4KR	MT4C4M4A1	60, 70	3mW	200mW	-	-	24/28	-	1-141
4 Meg x 4	FP, 2KR	MT4C4M4B1	60, 70	3mW	275mW	-	-	24/28	-	1-141
4 Meg x 4	FP, 4KR	MT4C4M4A1	60, 70	3mW	225mW	-	-	24/26	24/26	1-155
4 Meg x 4	FP, 2KR	MT4C4M4B1	60, 70	3mW	275mW	-	-	24/26	24/26	1-155
4 Meg x 4	FP, 2KR, S	MT4C4M4B1 S	60, 70	1mW	275mW	-	-	24/26	24/26	1-155
4 Meg x 4	FP, 4KR, LV	MT4LC4M4A1	60, 70	1mW	150mW	-	-	24/26	24/26	1-169
4 Meg x 4	FP, 2KR, LV	MT4LC4M4B1	60, 70	1mW	180mW	-	-	24/26	24/26	1-169
4 Meg x 4	FP, 2KR, LV, S	MT4LC4M4B1 S	60, 70	0.4mW	180mW	-	-	24/26	24/26	1-169
4 Meg x 4	EDO, LV	MT4LC4M4E9	60, 70	1mW	150mW	-	-	24/26	24/26	1-183
4 Meg x 4	EDO, LV, S	MT4LC4M4E9 S	60, 70	0.4mW	150mW	-	-	24/26	24/26	1-183
512K x 8	FP	MT4C8512	60, 70, 80	3mW	250mW	-	-	28	-	1-197
2 Meg x 8	FP, 2KR, LV	MT4LC2M8B1	60, 70	1.2mW	200mW	-	-	28	28	1-209
2 Meg x 8	FP, 2KR, LV, S	MT4LC2M8B1 S	60, 70	1.2mW	200mW	-	-	28	28	1-209
2 Meg x 8	EDO, 2KR, LV	MT4LC2M8E7	60, 70	1.2mW	200mW	-	-	28	28	1-221
2 Meg x 8	EDO, 2KR, LV, S	MT4LC2M8E7 S	60, 70	1.2mW	200mW	-	-	28	28	1-221
256K x 16	FP, DW	MT4C16256	60, 70, 80	3mW	375mW	-	-	40	40/44	1-223
256K x 16	FP, DC	MT4C16257	60, 70, 80	3mW	375mW	-	-	40	40/44	1-223
256K x 16	FP, DW, LV	MT4LC16256	60, 70, 80	3mW	175mW	-	-	40	40/44	1-239
256K x 16	FP, DW, LV, S	MT4LC16256 S	60, 70, 80	0.3mW	175mW	-	-	40	40/44	1-239
256K x 16	FP, DC, LV	MT4LC16257	60, 70, 80	3mW	175mW	-	-	40	40/44	1-239
256K x 16	FP, DC, LV, S	MT4LC16257 S	60, 70, 80	0.3mW	175mW	-	-	40	40/44	1-239
256K x 16	EDO, DC	MT4C16270	60, 70, 80	3mW	375mW	-	-	40	40/44	1-257
256K x 16	EDO, DC, LV	MT4LC16270	60, 70, 80	0.3mW	165mW	-	-	40	40/44	1-273
256K x 16	FP, ASY, DW	MT4C16260	60, 70, 80	3mW	375mW	-	-	40	-	1-289
1 Meg x 16	FP, DC, LV	MT4LC1M16C3	60, 70, 80	3mW	225mW	-	-	42	44/50	1-303
1 Meg x 16	FP, DC, S, LV	MT4LC1M16C3 S	60, 70, 80	3mW	225mW	-	-	42	44/50	1-303

FP = FAST PAGE MODE, SC = STATIC COLUMN, LP = Low Power, Extended Refresh; WPB = WRITE-PER-BIT, EDO = Extended Data-Out, DW = Dual WE, DC = Dual CAS, 2KR = 2,048 Refresh, 4KR = 4,096 Refresh, S = SELF REFRESH, ASY = Asymmetrical Addressing, LV = Low Voltage

SYNCHRONOUS DRAM PRODUCT SELECTION GUIDE

Memory Configuration	Access Cycle	Part Number	Access Time (ns)	Power Dissipation		Package/# of Pins		Page
				Standby	Active	SOJ	TSOP	
4 Meg x 4	BURST	MT48LC4M4R1	10, 12, 13	3mW	200mW	-	44	2-1
4 Meg x 4	BURST	MT48LC4M4R1 S	10, 12, 13	3mW	200mW	-	44	2-1
2 Meg x 8	BURST	MT48LC2M8S1	10, 12, 13	3mW	200mW	-	44	2-3
2 Meg x 8	BURST	MT48LC2M8S1 S	10, 12, 13	3mW	200mW	-	44	2-3
2 Meg x 8	BURST	MT48LC2M8K3 S	10, 12, 13	2mW	200mW	32	44	2-5

DRAM MODULE PRODUCT SELECTION GUIDE

Memory Configuration	Part Number	Optional Access Cycle	Access Time (ns)	Power Dissipation		Package		Page
				Standby	Active	SIMM	DIMM	
1 Meg x 8	MT2D18		60,70,80	6mW	450mW	30	-	3-1
4 Meg x 8	MT2D48		60,70	6mW	400mW	30	-	3-11
4 Meg x 8	MT8D48		60,70,80	24mW	1,800mW	30	-	3-21
1 Meg x 9	MT3D19		60,70,80	9mW	625mW	30	-	3-31
4 Meg x 9	MT3D49		60,70	9mW	575mW	30	-	3-41
4 Meg x 9	MT9D49		60,70,80	27mW	2,025mW	30	-	3-51
2 Meg x 16	MT8D132	LP	60,70,80	24mW	1,800mW	72	-	3-61
4 Meg x 16	MT16D(T)232	LP	60,70,80	48mW	1,824mW	72	-	3-87
8 Meg x 16	MT8D432		60,70	24mW	1,600mW	72	-	3-99
16 Meg x 16	MT16D832		60,70	48mW	1,624mW	72	-	3-137
2 Meg x 18	MT12D136	LP	60,70,80	36mW	2,500mW	72	-	3-149
4 Meg x 18	MT24D236	LP	60,70,80	72mW	2,536mW	72	-	3-161
8 Meg x 18	MT12D436		60,70	52mW	3,100mW	72	-	3-173
16 Meg x 18	MT24D836		60,70	72mW	2,536mW	72	-	3-197
1 Meg x 32	MT8D132	LP	60,70,80	24mW	1,800mW	72	-	3-61
1 Meg x 32	MT8LD132(S)	S, LV	60,70,80	1.6mW	1,440mW	72	-	3-73
2 Meg x 32	MT16D(T)232	LP	60,70,80	48mW	1,824mW	72	-	3-87
2 Meg x 32	MT16LD232(S)	S, LV	60,70,80	1.6mW	1,440mW	72	-	3-73
4 Meg x 32	MT8D432		60,70	24mW	1,600mW	72	-	3-99
4 Meg x 32	MT8LD432(S)	S, LV	60,70	8mW	1,440mW	72	-	3-111
4 Meg x 32	MT32D432	LP	60,70,80	96mW	7,200mW	72	-	3-125
8 Meg x 32	MT16LD832(S)	S, LV	60,70	16mW	1,440mW	72	-	3-111
8 Meg x 32	MT16D832		60,70	48mW	1,624mW	72	-	3-137
1 Meg x 36	MT12D136	LP	60,70,80	36mW	2,500mW	72	-	3-149
2 Meg x 36	MT24D236	LP	60,70,80	72mW	2,536mW	72	-	3-161
4 Meg x 36	MT12D436		60,70	36mW	2,500mW	72	-	3-173
4 Meg x 36	MT36D436	LP	60,70,80	108mW	8,100mW	72	-	3-185
8 Meg x 36	MT24D836		60,70	72mW	2,536mW	72	-	3-197
1 Meg x 40	MT10D140	LP	60,70,80	30mW	2,250mW	72	-	3-209
2 Meg x 40	MT20D240	LP	60,70,80	60mW	2,280mW	72	-	3-221
4 Meg x 40	MT10D440	LP	60,70	30mW	2,000mW	72	-	3-233
8 Meg x 40	MT20D840	LP	60,70	60mW	2,030mW	72	-	3-247
1 Meg x 64	MT16D(T)164	LP	60,70,80	48mW	3,600mW	-	168	3-261
1 Meg x 64	MT16LD(T)164(S)	S, LV	60,70,80	2mW	1,200mW	-	168	3-275
4 Meg x 64	MT16D(T)464		60,70	48mW	3,200mW	-	168	3-291
4 Meg x 64	MT16LD(T)464(S)	S, LV	60,70	16mW	2,400mW	-	168	3-305
4 Meg x 72	MT24D(T)472		60,70	56mW	5,000mW	-	168	3-321
4 Meg x 72	MT24LD(T)472(S)	S, LV	60,70	56mW	3,400mW	-	168	3-335

LP = Low Power, Extended Refresh; LV = Low Voltage; S = SELF REFRESH

NOTE: All modules include FAST PAGE MODE cycle.

DRAM CARD PRODUCT SELECTION GUIDE

Memory Configuration		Part Number	Access Time (ns)	Number of Pins	Page
				Card	
1 Meg x 32	4 Megabytes	MT8D88C132(S)	60, 70, 80	88	4-1
1 Meg x 32	4 Megabytes	MT8D88C132H(S)	60, 70, 80	88	4-17
1 Meg x 32	4 Megabytes	MT8D88C132V(S)	60, 70, 80	88	4-33
1 Meg x 32	4 Megabytes	MT8D88C132VH(S)	60, 70, 80	88	4-49
2 Meg x 32	8 Megabytes	MT16D88C232(S)	60, 70, 80	88	4-1
2 Meg x 32	8 Megabytes	MT16D88C232H(S)	60, 70, 80	88	4-17
2 Meg x 32	8 Megabytes	MT16D88C232V(S)	60, 70, 80	88	4-33
2 Meg x 32	8 Megabytes	MT16D88C232VH(S)	60, 70, 80	88	4-49
4 Meg x 32	16 Megabytes	MT8D88C432(S)	60, 70, 80	88	4-1
4 Meg x 32	16 Megabytes	MT8D88C432H(S)	60, 70, 80	88	4-17
4 Meg x 32	16 Megabytes	MT8D88C432V(S)	60, 70, 80	88	4-33
4 Meg x 32	16 Megabytes	MT8D88C432VH(S)	60, 70, 80	88	4-49
8 Meg x 32	32 Megabytes	MT16D88C832(S)	60, 70, 80	88	4-1
8 Meg x 32	32 Megabytes	MT16D88C832H(S)	60, 70, 80	88	4-17
8 Meg x 32	32 Megabytes	MT16D88C832V(S)	60, 70, 80	88	4-33
8 Meg x 32	32 Megabytes	MT16D88C832VH(S)	60, 70, 80	88	4-49

TECHNICAL NOTE SELECTION GUIDE

Technical Note	Title	Page
TN-00-01	Moisture Absorption in Plastic Packages	5-1
TN-00-02	Tape-and-Reel Procedures	5-3
TN-04-01	DRAM Power-Up and Refresh Constraints	5-9
TN-04-06	\overline{OE} -Controlled/LATE WRITE Cycles (DRAM)	5-11
TN-04-08	DRAM Timing Parameters	5-13
TN-04-09	LPDRAM Extended Refresh Current vs \overline{RAS} Active Time (1 Meg)	5-15
TN-04-12	LPDRAM Extended Refresh Current vs \overline{RAS} Active Time (4 Meg)	5-17
TN-04-15	DRAM Considerations for PC Memory Design	5-19
TN-04-16	16 Meg DRAM—2K vs 4K Refresh Comparison	5-25
TN-04-18	256K x 16 DRAM Variations	5-27
TN-04-19	Low-Power DRAMs vs Slow SRAMs for Main Memory	5-29
TN-04-20	SELF REFRESH DRAMs	5-31
TN-04-21	Reduce DRAM Cycle Times with Extended Data-Out	5-33
TN-04-22	256K x 16/512K x 8 DRAM Typical Operating Curves	5-41
TN-04-23	4 Meg DRAM Typical Operating Curves	5-45
TN-04-24	4 Meg DRAM—Access Time vs Capacitance	5-51
TN-04-25	MT3D19 and MT9D19 Compatibilities	5-53
TN-04-26	256K x 16/512K x 8—Access Time vs Capacitance	5-55
TN-04-27	Controller Support for Extended Data-Out DRAMs	5-57
TN-88-01	88-Pin DRAM Cards	5-59

DRAMs	1
SYNCHRONOUS DRAMs	2
DRAM MODULES	3
DRAM CARDS	4
TECHNICAL NOTES	5
PRODUCT RELIABILITY	6
PACKAGE INFORMATION	7
SALES INFORMATION	8

DRAM PRODUCT SELECTION GUIDE

Memory Configuration	Optional Access Cycle	Part Number	Access Time (ns)	Typical Power Dissipation		Package and Number of Pins				Page
				Standby	Active	PDIP	ZIP	SOJ	TSOP	
1 Meg x 1	FP	MT4C1024	60, 70, 80	3mW	175mW	18	20	20/26	-	1-1
1 Meg x 1	FP, LP	MT4C1024 L	60, 70, 80	0.8mW	175mW	18	20	20/26	-	1-1
1 Meg x 1	SC	MT4C1026	70, 80, 100	3mW	175mW	18	20	20/26	-	1-13
4 Meg x 1	FP	MT4C1004J	60, 70, 80	3mW	225mW	-	20	20/26	20/26	1-25
4 Meg x 1	FP, S	MT4C1004J S	60, 70, 80	0.8mW	225mW	-	20	20/26	20/26	1-25
4 Meg x 1	SC	MT4C1006J	70, 80	3mW	225mW	-	20	20/26	-	1-39
16 Meg x 1	FP, 4KR	MT4C16M1A1	60, 70	4mW	200mW	-	-	24/26	-	1-51
256K x 4	FP	MT4C4256	60, 70, 80	3mW	175mW	20	20	20/26	-	1-63
256K x 4	FP, LP	MT4C4256 L	60, 70, 80	0.8mW	175mW	20	20	20/26	-	1-63
256K x 4	SC	MT4C4258	70, 80, 100	3mW	175mW	20	20	20/26	-	1-75
1 Meg x 4	FP	MT4C4001J	60, 70, 80	3mW	225mW	-	20	20/26	20/26	1-87
1 Meg x 4	FP, S	MT4C4001J S	60, 70, 80	0.8mW	225mW	-	20	20/26	20/26	1-87
1 Meg x 4	FP, LV	MT4LC4001J	60, 70, 80	1.2mW	100mW	-	-	20/26	20/26	1-103
1 Meg x 4	FP, LV, S	MT4LC4001J S	60, 70, 80	250µW	100mW	-	-	20/26	20/26	1-103
1 Meg x 4	SC	MT4C4003J	70, 80	3mW	225mW	-	20	20/26	-	1-115
1 Meg x 4	EDO, LV	MT4LC4007J	60, 70, 80	1.2mW	100mW	-	-	20/26	20/26	1-127
1 Meg x 4	EDO, LV, S	MT4LC4007J S	60, 70, 80	250µW	100mW	-	-	20/26	20/26	1-127
4 Meg x 4	FP, 4KR	MT4C4M4A1	60, 70	3mW	200mW	-	-	24/28	-	1-141
4 Meg x 4	FP, 2KR	MT4C4M4B1	60, 70	3mW	275mW	-	-	24/28	-	1-141
4 Meg x 4	FP, 4KR	MT4C4M4A1	60, 70	3mW	225mW	-	-	24/26	24/26	1-155
4 Meg x 4	FP, 2KR	MT4C4M4B1	60, 70	3mW	275mW	-	-	24/26	24/26	1-155
4 Meg x 4	FP, 2KR, S	MT4C4M4B1 S	60, 70	1mW	275mW	-	-	24/26	24/26	1-155
4 Meg x 4	FP, 4KR, LV	MT4LC4M4A1	60, 70	1mW	150mW	-	-	24/26	24/26	1-169
4 Meg x 4	FP, 2KR, LV	MT4LC4M4B1	60, 70	1mW	180mW	-	-	24/26	24/26	1-169
4 Meg x 4	FP, 2KR, LV, S	MT4LC4M4B1 S	60, 70	0.4mW	180mW	-	-	24/26	24/26	1-169
4 Meg x 4	EDO, LV	MT4LC4M4E9	60, 70	1mW	150mW	-	-	24/26	24/26	1-183
4 Meg x 4	EDO, LV, S	MT4LC4M4E9 S	60, 70	0.4mW	150mW	-	-	24/26	24/26	1-183
512K x 8	FP	MT4C8512	60, 70, 80	3mW	250mW	-	-	28	-	1-197
2 Meg x 8	FP, 2KR, LV	MT4LC2M8B1	60, 70	1.2mW	200mW	-	-	28	28	1-209
2 Meg x 8	FP, 2KR, LV, S	MT4LC2M8B1 S	60, 70	1.2mW	200mW	-	-	28	28	1-209
2 Meg x 8	EDO, 2KR, LV	MT4LC2M8E7	60, 70	1.2mW	200mW	-	-	28	28	1-221
2 Meg x 8	EDO, 2KR, LV, S	MT4LC2M8E7 S	60, 70	1.2mW	200mW	-	-	28	28	1-221
256K x 16	FP, DW	MT4C16256	60, 70, 80	3mW	375mW	-	-	40	40/44	1-223
256K x 16	FP, DC	MT4C16257	60, 70, 80	3mW	375mW	-	-	40	40/44	1-223
256K x 16	FP, DW, LV	MT4LC16256	60, 70, 80	3mW	175mW	-	-	40	40/44	1-239
256K x 16	FP, DW, LV, S	MT4LC16256 S	60, 70, 80	0.3mW	175mW	-	-	40	40/44	1-239
256K x 16	FP, DC, LV	MT4LC16257	60, 70, 80	3mW	175mW	-	-	40	40/44	1-239
256K x 16	FP, DC, LV, S	MT4LC16257 S	60, 70, 80	0.3mW	175mW	-	-	40	40/44	1-239
256K x 16	EDO, DC	MT4C16270	60, 70, 80	3mW	375mW	-	-	40	40/44	1-257
256K x 16	EDO, DC, LV	MT4LC16270	60, 70, 80	0.3mW	165mW	-	-	40	40/44	1-273
256K x 16	FP, ASY, DW	MT4C16260	60, 70, 80	3mW	375mW	-	-	40	-	1-289
1 Meg x 16	FP, DC, LV	MT4LC1M16C3	60, 70, 80	3mW	225mW	-	-	42	44/50	1-303
1 Meg x 16	FP, DC, S, LV	MT4LC1M16C3 S	60, 70, 80	3mW	225mW	-	-	42	44/50	1-303

FP = FAST PAGE MODE, SC = STATIC COLUMN, LP = Low Power, Extended Refresh; WPB = WRITE-PER-BIT, EDO = Extended Data-Out, DW = Dual WE, DC = Dual CAS, 2KR = 2,048 Refresh, 4KR = 4,096 Refresh, S = SELF REFRESH, ASY = Asymmetrical Addressing, LV = Low Voltage

DRAM

1 MEG x 1 DRAM

STANDARD OR LOW POWER,
EXTENDED REFRESH

DRAM

FEATURES

- 512-cycle refresh in 8ms (MT4C1024) or 64ms (MT4C1024 L)
- Industry-standard x1 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply
- Low power, 0.8mW standby; 175mW active, typical
- All inputs, outputs and clocks are TTL-compatible
- FAST PAGE MODE access cycle
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), HIDDEN and Extended (MT4C1024 L)
- Low CMOS Standby Current, 200µA maximum (MT4C1024 L)

OPTIONS

- Timing

60ns access	-6
70ns access	-7
80ns access	-8
- Packages


Plastic DIP (300 mil)	None
Plastic SOJ (300 mil)	DJ
Plastic ZIP (350 mil)	Z
- Version

1,024-cycle refresh in 8ms	None
1,024-cycle refresh in 64ms	L
- Part Number Example: MT4C1024DJ-7 L


MARKING

PIN ASSIGNMENT (Top View)


18-Pin DIP (DA-1)



20-Pin ZIP (DB-1)



20/26-Pin SOJ (DC-1)



*Address not used for $\overline{\text{RAS}}$ ONLY REFRESH

**TF = Test Function; V_{IN} must not exceed V_{CC}+1V for normal operation.

GENERAL DESCRIPTION

The MT4C1024(L) is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A₀-A₉) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. READ and WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin, data-out (Q),

remains open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin, Q is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ WRITE cycle.


FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A₀-A₉) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled by holding $\overline{\text{RAS}}$ LOW and

strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct

state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR, or HIDDEN) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms for the MT4C1024 or 64ms for the MT4C1024 L, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic $\overline{\text{RAS}}$ addressing.

FUNCTIONAL BLOCK DIAGRAM
LOW POWER, FAST PAGE MODE



***NOTE:** 1. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, EW detection circuit output is a HIGH (EARLY WRITE).
2. If $\overline{\text{CAS}}$ goes LOW prior to $\overline{\text{WE}}$ going LOW, EW detection circuit output is a LOW (LATE WRITE).

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA	
					'R	'C	D (Data-In)	Q (Data-Out)
Standby		H	H→X	X	X	X	"don't care"	High-Z
READ		L	L	H	ROW	COL	"don't care"	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In	High-Z
READ WRITE		L	L	H→L	ROW	COL	Data-In	Data-Out
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	"don't care"	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	"don't care"	Data-Out
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In	High-Z
	2nd Cycle	L	H→L	L	n/a	COL	Data-In	High-Z
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	ROW	COL	Data-In	Data-Out
	2nd Cycle	L	H→L	H→L	n/a	COL	Data-In	Data-Out
RAS ONLY REFRESH		L	H	X	ROW	n/a	"don't care"	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	"don't care"	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In	High-Z
CBR REFRESH		H→L	L	X	X	X	"don't care"	High-Z
Extended Refresh (MT4C1024 L only)		H→L	L	X	X	X	"don't care"	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to V_{SS} -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 600mW
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = +5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any inputs 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS	V _{OH}	2.4		V	
Output High Voltage (I _{OUT} = -5mA)					
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	VERSION	SYMBOL	MAX			UNITS	NOTES
			-6	-7	-8		
STANDBY CURRENT: (TTL) (R _{AS} = C _{AS} = V _{IH})		I _{CC1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) (R _{AS} = C _{AS} = V _{CC} - 0.2V)	MT4C1024	I _{CC2}	1	1	1	mA	
	MT4C1024 L	I _{CC2}	200	200	200	μA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (R _{AS} , C _{AS} , Single Address Cycling: t _{RC} = t _{RC} [MIN])		I _{CC3}	90	80	70	mA	3, 4, 26
OPERATING CURRENT: FAST PAGE MODE Average power supply current (R _{AS} = V _{IL} , C _{AS} , Address Cycling: t _{PC} = t _{PC} [MIN])		I _{CC4}	70	60	50	mA	3, 4, 26
REFRESH CURRENT: R _{AS} ONLY Average power supply current (R _{AS} Cycling, C _{AS} = V _{IH} : t _{RC} = t _{RC} [MIN])		I _{CC5}	90	80	70	mA	3, 26
REFRESH CURRENT: CBR Average power supply current (R _{AS} , C _{AS} , Address Cycling: t _{RC} = t _{RC} [MIN])		I _{CC6}	90	80	70	mA	3, 5
REFRESH CURRENT: Extended Average power supply current during Extended Refresh: C _{AS} = 0.2V or CBR cycling; R _{AS} = t _{RAS} (MIN) to 1μs; WE, A0-A9 and D _{IN} = V _{CC} - 0.2V or 0.2V (D _{IN} may be left open); t _{RC} = 125μs (512 rows at 125μs = 64ms)	MT4C1024 L	I _{CC7}	200	200	200	μA	3, 5, 24

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9, D	C ₁₁		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C ₁₂		7	pF	2
Output Capacitance: Q	C ₀		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = +5.0V ± 10%)

AC CHARACTERISTICS	PARAMETER	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ WRITE cycle time	^t RWC	135		155		175		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	60		65		70		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		60		70		80	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		20		20		20	ns	15
Access time from column-address	^t AA		30		35		40	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		35		40		45	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	20		20		20		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	40		50		60		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	20	100,000	20	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	60		70		80		ns	
$\overline{\text{CAS}}$ precharge time (CBR REFRESH)	^t CPN	10		10		10		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	40	20	50	20	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		5		ns	
Row-address setup time	^t ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		10		ns	
$\overline{\text{RAS}}$ to column-address delay time	^t RAD	15	30	15	35	15	40	ns	18
Column-address setup time	^t ASC	0		0		0		ns	
Column-address hold time	^t CAH	15		15		15		ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	45		55		60		ns	
Column-address to $\overline{\text{RAS}}$ lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0		0		0		ns	
Output buffer turn-off delay	^t OFF	3	20	3	20	3	20	ns	20, 25
$\overline{\text{WE}}$ command setup time	^t WCS	0		0		0		ns	21

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = +5V \pm 10\%$)


DRAM

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time	t^1_{WCH}	10		15		15		ns	
Write command hold time (referenced to \overline{RAS})	t^1_{WCR}	45		55		60		ns	
Write command pulse width	t^1_{WP}	10		15		15		ns	
Write command to \overline{RAS} lead time	t^1_{RWL}	20		20		20		ns	
Write command to \overline{CAS} lead time	t^1_{CWL}	20		20		20		ns	
Data-in setup time	t^1_{DS}	0		0		0		ns	22
Data-in hold time	t^1_{DH}	15		15		15		ns	22
Data-in hold time (referenced to \overline{RAS})	t^1_{DHR}	45		55		60		ns	
\overline{RAS} to \overline{WE} delay time	t^1_{RWD}	60		70		80		ns	21
Column-address to \overline{WE} delay time	t^1_{AWD}	30		35		40		ns	21
\overline{CAS} to \overline{WE} delay time	t^1_{CWD}	15		20		20		ns	21
Transition time (rise or fall)	t^1_{τ}	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles) MT4C1024 / MT4C1024 L	t^1_{REF}		8 / 64		8 / 64		8 / 64	ms	
\overline{RAS} to \overline{CAS} precharge time	t^1_{RPC}	0		0		0		ns	
\overline{CAS} setup time (CBR REFRESH)	t^1_{CSR}	10		10		10		ns	5
\overline{CAS} hold time (CBR REFRESH)	t^1_{CHR}	10		15		15		ns	5


NOTES

1. All voltages referenced to Vss.
2. This parameter is sampled. $V_{CC} = 5V \pm 10\%$; $f = 1 \text{ MHz}$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of $100\mu\text{s}$ is required after power-up followed by any eight $\overline{\text{RAS}}$ cycles before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the $\overline{\text{REF}}$ refresh requirement is exceeded.
8. AC characteristics assume $t = 5\text{ns}$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}} = V_{IH}$, data output is High-Z.
12. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF .
14. Assumes that $t_{\text{RCD}} < t_{\text{RCD}}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX})$.
16. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{\text{RCD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MAX})$ can be met. $t_{\text{RCD}}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{\text{RAD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MIN})$ and $t_{\text{CAC}}(\text{MIN})$ can be met. $t_{\text{RAD}}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{\text{OFF}}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE WRITE, and READ-MODIFY-WRITE cycles only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN})$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{MIN})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN})$ and $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN})$, the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the cycle is a LATE WRITE and the state of Q is indeterminate (at access time and until $\overline{\text{CAS}}$ goes back to V_{IH}).
22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$.
24. Extended refresh current is reduced as t_{RAS} is reduced from its maximum specification during the extended refresh cycle.
25. The 3ns minimum is a parameter guaranteed by design.
26. Column-address changed once each cycle.


READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




CBR REFRESH CYCLE
(A0-A9 and \overline{WE} = DON'T CARE)



EXTENDED REFRESH CYCLE (MT4C1024 L ONLY)
(A0-A9 and \overline{WE} = DON'T CARE)



HIDDEN REFRESH CYCLE ²³
(\overline{WE} = HIGH)



▨ DON'T CARE
▩ UNDEFINED

DRAM

DRAM

1 MEG x 1 DRAM

STATIC COLUMN

DRAM

FEATURES

- Industry-standard x1 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply
- Low power, 3mW standby; 175mW active, typical
- All inputs, outputs and clocks are TTL-compatible
- 512-cycle refresh in 8ms
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), and HIDDEN
- STATIC COLUMN access cycle

OPTIONS

- Timing
 - 70ns access - 7
 - 80ns access - 8
 - 100ns access -10

MARKING


- Packages
 - Plastic DIP (300 mil) None
 - Plastic SOJ (300 mil) DJ
 - Plastic ZIP (350 mil) Z

- Part Number Example: MT4C1026DJ-7

GENERAL DESCRIPTION


The MT4C1026 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin, data-out (Q), remains open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin, Q is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ WRITE cycle.

STATIC COLUMN operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. After the first READ, any column-address transition will result in



FUNCTIONAL BLOCK DIAGRAM
STATIC COLUMN

DRAM



***NOTE:** 1. If WE goes LOW prior to CAS going LOW, EW detection circuit output is a HIGH (EARLY WRITE).
2. If CAS goes LOW prior to WE going LOW, EW detection circuit output is a LOW (LATE WRITE).

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA	
					'R	'C	D (Data-In)	Q (Data-Out)
Standby		H	H→X	X	X	X	"don't care"	High-Z
READ		L	L	H	ROW	COL	"don't care"	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In	High-Z
READ WRITE		L	L	H→L	ROW	COL	Data-In	Data-Out
STATIC-COLUMN	1st Cycle	L	L	H	ROW	COL	"don't care"	Data-Out
READ	2nd Cycle	L	L	H	n/a	COL	"don't care"	Data-Out
STATIC-COLUMN	1st Cycle	L	L	L	ROW	COL	Data-In	High-Z
EARLY-WRITE	2nd Cycle	L	L	H→L	n/a	COL	Data-In	High-Z
STATIC-COLUMN	1st Cycle	L	L	H→L	ROW	COL	Data-In	Data-Out
READ-WRITE	2nd Cycle	L	L	H→L	n/a	COL	Data-In	Data-Out
RAS ONLY REFRESH		L	H	X	ROW	n/a	"don't care"	High-Z
HIDDEN	READ	L→H→L	L	H	ROW	COL	"don't care"	Data-Out
REFRESH	WRITE	L→H→L	L	L	ROW	COL	Data-In	High-Z
CBR REFRESH		H→L	L	X	X	X	"don't care"	High-Z

DRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to V _{SS}	-1V to +7V
Operating Temperature, T _A (ambient)	0°C to +70°C
Storage Temperature (plastic)	-55°C to +150°C
Power Dissipation	600mW
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = +5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: (TTL) (R _{AS} = C _{AS} = V _{IH})	I _{CC1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) (R _{AS} = C _{AS} = V _{CC} - 0.2V)	I _{CC2}	1	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (R _{AS} , C _{AS} , Address Cycling: t _{RC} = t _{RC} [MIN])	I _{CC3}	80	70	60	mA	3, 4
OPERATING CURRENT: STATIC COLUMN Average power supply current (R _{AS} = V _{IL} ; C _{AS} , Address Cycling: t _{SC} = t _{SC} [MIN])	I _{CC4}	60	50	40	mA	3, 4
REFRESH CURRENT: R _{AS} ONLY Average power supply current (R _{AS} Cycling; C _{AS} = V _{IH} ; t _{RC} = t _{RC} [MIN])	I _{CC5}	80	70	60	mA	3
REFRESH CURRENT: CBR Average power supply current (R _{AS} , C _{AS} , Address Cycling: t _{RC} = t _{RC} [MIN])	I _{CC6}	80	70	60	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9, D	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _{I2}		7	pF	2
Output Capacitance: Q	C _O		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = +5V ±10%)

AC CHARACTERISTICS	PARAMETER	SYM	-7		-8		-10		UNITS	NOTES
			MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC		130		150		180		ns	
READ WRITE cycle time	^t RWC		155		175		205		ns	
STATIC-COLUMN READ or WRITE cycle time	^t SC		35		40		50		ns	
STATIC-COLUMN READ-WRITE cycle time	^t SRWC		70		80		100		ns	
Access time from $\overline{\text{RAS}}$	^t RAC			70		80		100	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC			20		20		25	ns	15
Access time from column-address	^t AA			35		40		50	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS		70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ pulse width (STATIC COLUMN)	^t RASC		70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH		20		20		25		ns	
$\overline{\text{RAS}}$ precharge time	^t RP		50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS		20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH		70		80		100		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN		10		10		15		ns	16
$\overline{\text{CAS}}$ precharge time (STATIC COLUMN)	^t CP		10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD		20	50	20	60	25	75	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP		5		5		5		ns	
Row-address setup time	^t ASR		0		0		0		ns	
Row-address hold time	^t RAH		10		10		15		ns	
$\overline{\text{RAS}}$ to column-address delay time	^t RAD		15	35	15	40	20	50	ns	18
Column-address setup time	^t ASC		0		0		0		ns	
Column-address hold time	^t CAH		15		15		20		ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR		80		90		100		ns	
Column-address to $\overline{\text{RAS}}$ lead time	^t RAL		35		40		50		ns	
Read command setup time	^t RCS		0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH		0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH		0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ		0		0		0		ns	
Output buffer turn-off delay	^t OFF		3	20	3	20	3	20	ns	20, 24

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = +5V \pm 10\%$)


DRAM

AC CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Column-address hold time EARLY WRITE (referenced to RAS)	t_{AWR}	55		60		70		ns	
WE command setup time	t_{WCS}	0		0		0		ns	21
Write command hold time	t_{WCH}	15		15		20		ns	
Write command hold time (referenced to RAS)	t_{WCR}	55		60		75		ns	
Write command pulse width	t_{WP}	15		15		20		ns	
Write command to RAS lead time	t_{RWL}	20		20		25		ns	
Write command to CAS lead time	t_{CWL}	20		20		25		ns	
Data-in setup time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	15		15		20		ns	22
Data-in hold time (referenced to RAS)	t_{DHR}	55		60		75		ns	
RAS to WE delay time	t_{RWD}	70		80		100		ns	21
Column-address to WE delay time	t_{AWD}	35		40		50		ns	21
CAS to WE delay time	t_{CWD}	20		20		25		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	t_{REF}		8		8		8	ms	
RAS to CAS precharge time	t_{RPC}	0		0		0		ns	
CAS setup time (CBR REFRESH)	t_{CSR}	10		10		10		ns	5
CAS hold time (CBR REFRESH)	t_{CHR}	15		15		15		ns	5
Write inactive time	t_{WI}	10		10		10		ns	
Previous WRITE to column-address delay time	t_{LWAD}	20	30	20	35	25	45	ns	
Previous WRITE to column-address hold time	t_{AHLW}	65		75		95		ns	
Output data hold time from column-address	t_{AOH}	5		5		5		ns	
Output data enable from WRITE	t_{OW}	$t_{AA} + 5$		$t_{AA} + 5$		$t_{AA} + 5$		ns	
Access time from last WRITE	t_{ALW}	65		75		95		ns	
Column-address hold time referenced to RAS HIGH	t_{AH}	5		5		10		ns	
CAS pulse width in STATIC COLUMN mode	t_{CSC}	t_{CAS}		t_{CAS}		t_{CAS}		ns	
Output data hold from WRITE	t_{WOH}	0		0		0		ns	


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. V_{CC} = 5V ±10%; f = 1 MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100μs is required after power-up followed by any eight RAS cycles before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
8. AC characteristics assume tT = 5ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}} = V_{IH}$, data output is High-Z.
12. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
15. Assumes that tRCD ≥ tRCD (MAX).
16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for tCPN.
17. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, then access time is controlled exclusively by tCAC.
18. Operation within the tRAD (MAX) limit ensures that tRAC (MIN) and tCAC (MIN) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, then access time is controlled exclusively by tAA.
19. Either tRCH or tRRH must be satisfied for a READ cycle.
20. tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. tWCS, tRWD, tAWD and tCWD are restrictive operating parameters in LATE WRITE, and READ-MODIFY-WRITE cycles only. If tWCS ≥ tWCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tRWD ≥ tRWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the cycle is a LATE WRITE and the state of Q is indeterminate (at access time and until $\overline{\text{CAS}}$ goes back to V_{IH}).
22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$.
24. The 3ns minimum is a parameter guaranteed by design.

READ CYCLE




EARLY WRITE CYCLE




 DON'T CARE
 UNDEFINED


READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)



STATIC-COLUMN READ CYCLE




STATIC-COLUMN READ-WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




DRAM


RAS ONLY REFRESH CYCLE
(ADDR = A0-A8; A9 and \overline{WE} = DON'T CARE)



CBR REFRESH CYCLE
(A0-A9 and \overline{WE} = DON'T CARE)



HIDDEN REFRESH CYCLE ²³
(\overline{WE} = HIGH)



 DON'T CARE
 UNDEFINED

DRAM

4 MEG x 1 DRAM

STANDARD OR SELF REFRESH

DRAM

FEATURES

- 1,024-cycle refresh distributed across 16ms (MT4C1004J) or 128ms (MT4C1004J S only)
- Industry-standard pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR), HIDDEN; optional Extended and SELF REFRESH modes (MT4C1004J S only)
- FAST PAGE MODE access cycle
- Low power, 0.8mW standby; 225mW active, typical (MT4C1004J S)

OPTIONS

- Timing

60ns access	-6
70ns access	-7
80ns access	-8
- Packages

Plastic SOJ (300 mil)	DJ
Plastic TSOP (300 mil)	TG
Plastic ZIP (400 mil)	Z
- Version

1,024-cycle refresh in 16ms	None
1,024-cycle refresh in 128ms	S
- Part Number Example: MT4C1004JDJ-6 S


MARKING

GENERAL DESCRIPTION


The MT4C1004J(S) is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits, which are entered 11 bits (A0-A10) at a time. RAS is used to latch the first 11 bits and CAS the latter 11 bits. READ and WRITE cycles are selected with the WE input. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS, whichever occurs last. If WE goes LOW prior to CAS going LOW, the output pin remains open (High-Z) until the next CAS cycle. If WE goes LOW after data reaches the output pin, data-out (Q) is activated and retains the selected cell data as long as CAS remains LOW (regardless of WE or RAS). This late WE pulse results in a READ WRITE cycle.

PIN ASSIGNMENT (Top View)


20/26-Pin SOJ (DC-1)



20-Pin ZIP (DB-2)



20/26-Pin TSOP (DD-1)



*Address not used for RAS ONLY REFRESH

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A10) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by RAS followed by a column-address strobed-in by CAS. CAS may be toggled-in by holding RAS LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the FAST PAGE MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE) or RAS REFRESH cycle (RAS ONLY, CBR, or HIDDEN) so that all 1,024 combinations of

RAS addresses (A0-A9) are executed at least every 16ms for the MT4C1004J and every 128ms for the MT4C1004J S, regardless of sequence. The CBR and extended refresh cycles will invoke the internal refresh counter for automatic RAS addressing.

REFRESH


An optional SELF REFRESH mode is also available. The "S" option allows the user the choice of a fully static low-power data retention mode, or a dynamic refresh mode at the extended refresh period.

The optional SELF REFRESH feature is initiated by performing a CBR REFRESH cycle and holding RAS LOW for the specified t_{RASS}. Additionally, the "S" option allows

for an extended refresh rate of 125µs per row if using distributed CBR REFRESH. This refresh rate can be applied during normal operation or during a standby mode.

The SELF REFRESH mode is terminated by driving RAS HIGH for a minimum time of t_{RPS} (≈t_{RC}). This delay allows for the completion of any internal refresh cycles that may be in process at the time of the RAS LOW-to-HIGH transition. If the DRAM controller uses a distributed CBR refresh sequence, a burst refresh is not required upon exiting SELF REFRESH mode. However, if the DRAM controller utilizes RAS ONLY or BURST REFRESH sequence, all rows must be refreshed within 300µs prior to the resumption of normal operation.

FUNCTIONAL BLOCK DIAGRAM
FAST PAGE MODE



- *NOTE:**
1. If WE goes LOW prior to CAS going LOW, EW detection circuit output is a HIGH (EARLY WRITE).
 2. If CAS goes LOW prior to WE going LOW, EW detection circuit output is a LOW (LATE WRITE).

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA	
					'R	'C	D (Data-In)	Q (Data-Out)
Standby		H	H→X	X	X	X	"don't care"	High-Z
READ		L	L	H	ROW	COL	"don't care"	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In	High-Z
READ WRITE		L	L	H→L	ROW	COL	Data-In	Data-Out
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	"don't care"	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	"don't care"	Data-Out
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In	High-Z
	2nd Cycle	L	H→L	L	n/a	COL	Data-In	High-Z
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	ROW	COL	Data-In	Data-Out
	2nd Cycle	L	H→L	H→L	n/a	COL	Data-In	Data-Out
RAS ONLY REFRESH		L	H	X	ROW	n/a	"don't care"	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	"don't care"	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In	High-Z
CBR REFRESH		H→L	L	H	X	X	"don't care"	High-Z
SELF REFRESH (MT4C1004J S only)		H→L	L	H	X	X	"don't care"	High-Z

DRAM

DRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to V_{SS}..... -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic)..... -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (V_{CC} = +5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS	V _{OH}	2.4		V	
Output High Voltage (I _{OUT} = -5mA)					
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 (Notes: 1, 6, 7) ($V_{CC} = +5V \pm 10\%$)

PARAMETER/CONDITION	VERSION	SYMBOL	MAX			UNITS	NOTES
			-6	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)		Icc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	MT4C1004J	Icc2	1	1	1	mA	
	MT4C1004J S	Icc2	200	200	200	μA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Single Address Cycling: $t_{RC} = t_{RC} [MIN]$)		Icc3	110	100	90	mA	3, 4, 27
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC} = t_{PC} [MIN]$)		Icc4	80	70	60	mA	3, 4, 27
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC} [MIN]$)		Icc5	110	100	90	mA	3, 27
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)		Icc6	110	100	90	mA	3, 5
REFRESH CURRENT: Extended Average power supply current during Extended Refresh: $\overline{CAS} = 0.2V$ or CBR cycling; $\overline{RAS} = t_{RAS} (MIN)$; \overline{WE} , A0-A10 and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$ (D_{IN} may be left open); $t_{RC} = 125\mu s$ (1,024 rows at $125\mu s = 128ms$)	MT4C1004J S	Icc7	300	300	300	μA	3, 5, 7, 25
SELF REFRESH CURRENT: (S-version only) Average power supply current during SELF REFRESH: CBR cycle with $t_{RAS} \geq t_{RASS} (MIN)$ and \overline{CAS} held LOW; $\overline{WE} = V_{CC} - .2$; A0-A10 and $D_{IN} = V_{CC} - .2V$ or $.2V$ (D_{IN} may be left open)	MT4C1004J S	Icc8	300	300	300	μA	5, 28

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A10, D	C _{I1}	5	pF	2
Input Capacitance: \overline{RAS} , \overline{CAS} , \overline{WE}	C _{I2}	7	pF	2
Output Capacitance: Q	C _O	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = +5V \pm 10\%$)

DRAM

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t_{RC}	110		130		150		ns	
READ WRITE cycle time	t_{RWC}	130		155		175		ns	
FAST-PAGE-MODE READ or WRITE cycle time	t_{PC}	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	t_{PRWC}	60		70		75		ns	
Access time from \overline{RAS}	t_{RAC}		60		70		80	ns	14
Access time from \overline{CAS}	t_{CAC}		15		20		20	ns	15
Access time from column-address	t_{AA}		30		35		40	ns	
Access time from \overline{CAS} precharge	t_{CPA}		35		40		45	ns	
\overline{RAS} pulse width	t_{RAS}	60	100,000	70	100,000	80	100,000	ns	25
\overline{RAS} pulse width (FAST PAGE MODE)	t_{RASP}	60	100,000	70	100,000	80	100,000	ns	25
\overline{RAS} hold time	t_{RSH}	15		20		20		ns	
\overline{RAS} precharge time	t_{RP}	40		50		60		ns	
\overline{CAS} pulse width	t_{CAS}	15	100,000	20	100,000	20	100,000	ns	
\overline{CAS} hold time	t_{CSH}	60		70		80		ns	
\overline{CAS} precharge time (CBR REFRESH)	t_{CPN}	10		10		10		ns	16
\overline{CAS} precharge time (FAST PAGE MODE)	t_{CP}	10		10		10		ns	
\overline{RAS} to \overline{CAS} delay time	t_{RCD}	20	45	20	50	20	60	ns	17
\overline{CAS} to \overline{RAS} precharge time	t_{CRP}	10		10		10		ns	
Row-address setup time	t_{ASR}	0		0		0		ns	
Row-address hold time	t_{RAH}	10		10		10		ns	
\overline{RAS} to column-address delay time	t_{RAD}	15	30	15	35	15	40	ns	18
Column-address setup time	t_{ASC}	0		0		0		ns	
Column-address hold time	t_{CAH}	10		15		15		ns	
Column-address hold time (referenced to \overline{RAS})	t_{AR}	45		50		55		ns	
Column-address to \overline{RAS} lead time	t_{RAL}	30		35		40		ns	
Read command setup time	t_{RCS}	0		0		0		ns	
Read command hold time (referenced to \overline{CAS})	t_{RCH}	0		0		0		ns	19
Read command hold time (referenced to \overline{RAS})	t_{RRH}	0		0		0		ns	19
\overline{CAS} to output in Low-Z	t_{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	3	15	3	20	3	20	ns	20, 26
\overline{WE} command setup time	t_{WCS}	0		0		0		ns	21
Write command hold time	t_{WCH}	10		15		15		ns	
Write command hold time (referenced to \overline{RAS})	t_{WCR}	45		55		60		ns	
Write command pulse width	t_{WP}	10		15		15		ns	
Write command to \overline{RAS} lead time	t_{RWL}	15		20		20		ns	
Write command to \overline{CAS} lead time	t_{CWL}	15		20		20		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{cc} = +5V ±10%)


AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Data-in setup time	^t DS	0		0		0		ns	22
Data-in hold time	^t DH	10		15		15		ns	22
Data-in hold time (referenced to RAS)	^t DHR	45		55		60		ns	
RAS to WE delay time	^t RWD	60		70		80		ns	21
Column-address to WE delay time	^t AWD	30		35		40		ns	21
CAS to WE delay time	^t CWD	15		20		20		ns	21
Transition time (rise or fall)	^t T	3	50	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles) MT4C1004J / MT4C1004J S	^t REF		16 / 128		16 / 128		16 / 128	ms	
RAS to CAS precharge time	^t RPC	0		0		0		ns	
CAS setup time (CBR REFRESH)	^t CSR	10		10		10		ns	5
CAS hold time (CBR REFRESH)	^t CHR	10		10		10		ns	5
WE hold time (CBR REFRESH)	^t WRH	10		10		10		ns	24
WE setup time (CBR REFRESH)	^t WRP	10		10		10		ns	24
WE hold time (WCBR test cycle)	^t WTH	10		10		10		ns	24
WE setup time (WCBR test cycle)	^t WTS	10		10		10		ns	24
RAS pulse width during SELF REFRESH cycle	^t RASS	100		100		100		µs	28
RAS precharge time during SELF REFRESH cycle	^t RPS	110		130		150		ns	28
RAS LOW to "don't care" during SELF REFRESH cycle	^t CHD	10		10		10		ns	28

DRAM


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. V_{CC} = 5V ±10%; f = 1 MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
7. An initial pause of 100μs is required after power-up followed by eight $\overline{\text{RAS}}$ refresh cycles ($\overline{\text{RAS}}$ ONLY or CBR with $\overline{\text{WE}}$ HIGH) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the $\overline{\text{REF}}$ refresh requirement is exceeded.
8. AC characteristics assume t_T = 5ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}} = \text{V}_{\text{IH}}$, data output is High-Z.
12. If $\overline{\text{CAS}} = \text{V}_{\text{IL}}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that t_{RCD} < t_{RCD} (MAX). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that t_{RCD} ≥ t_{RCD} (MAX).
16. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CPN}.
17. Operation within the t_{RCD} (MAX) limit ensures that t_{RAC} (MAX) can be met. t_{RCD} (MAX) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (MAX) limit, then access time is controlled exclusively by t_{CAC}.
18. Operation within the t_{RAD} (MAX) limit ensures that t_{RAC} (MIN) and t_{CAC} (MIN) can be met. t_{RAD} (MAX) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (MAX) limit, then access time is controlled exclusively by t_{AA}.
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. t_{OFF} (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. t_{WCS}, t_{RWD}, t_{AWD} and t_{CWD} are restrictive operating parameters in LATE WRITE, READ WRITE and READ-MODIFY-WRITE cycles only. If t_{WCS} ≥ t_{WCS} (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If t_{RWD} ≥ t_{RWD} (MIN), t_{AWD} ≥ t_{AWD} (MIN) and t_{CWD} ≥ t_{CWD} (MIN), the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the cycle is a LATE WRITE and the state of data-out is indeterminate (at access time and until $\overline{\text{CAS}}$ goes back to V_{IH}).
22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early WRITE cycles and $\overline{\text{WE}}$ leading edge in late WRITE or READ WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$.
24. t_{WTS} and t_{WTH} are set up and hold specifications for the $\overline{\text{WE}}$ pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.
25. Extended refresh current is reduced as t_{RAS} is reduced from its maximum specification during the extended refresh cycle.
26. The 3ns minimum is a parameter guaranteed by design.
27. Column-address changed once each cycle.
28. If the DRAM controller uses a BURST REFRESH, a BURST REFRESH of all rows must be executed upon exiting SELF REFRESH.

READ CYCLE




EARLY WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE






DON'T CARE
 UNDEFINED

RAS ONLY REFRESH CYCLE
(ADDR = A0-A9; A10 and WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

- NOTE:**
1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or $t_{CP}(\text{whichever is greater}) + t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.
 2. Assumes D and Q are tied together.


HIDDEN REFRESH CYCLE ²³
($\overline{WE} = \text{HIGH}$)



CBR REFRESH CYCLE
(A0-A10 = DON'T CARE)



SELF REFRESH CYCLE (MT4C1004J S ONLY)
(A0-A10 = DON'T CARE)



- NOTE:**
1. Once $t_{RASS}(\text{MIN})$ is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
 2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.

4 MEG POWER-UP AND REFRESH CONSTRAINTS

The EIA/JEDEC 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding these incompatibilities and providing for them will offer the designer and system user greater compatibility between the 1 Meg and 4 Meg.

REFRESH

The most commonly used refresh cycle of the 1 Meg is the CBR REFRESH cycle. The CBR for the 1 Meg specifies the \overline{WE} pin as a "don't care." The 4 Meg, on the other hand, specifies the CBR REFRESH mode with the \overline{WE} pin held at a voltage HIGH level.


A CBR cycle with \overline{WE} LOW will put the 4 Meg into the JEDEC-specified test mode (WCBR).

POWER-UP

The 4 Meg JEDEC test mode constraint may introduce another problem. The 1 Meg POWER-UP cycle requires a 100µs delay followed by any eight \overline{RAS} cycles. The 4 Meg POWER-UP is more restrictive in that eight \overline{RAS} ONLY REFRESH or CBR REFRESH (\overline{WE} held HIGH) cycles must be used. The restriction is needed since the 4 Meg may power-up in the JEDEC-specified test mode and must exit out of the test mode. The only way to exit the 4 Meg JEDEC test mode is with either a \overline{RAS} ONLY or a CBR REFRESH cycle (\overline{WE} held HIGH).

SUMMARY

1. The 1 Meg CBR REFRESH allows the \overline{WE} pin to be "don't care" while the 4 Meg CBR requires \overline{WE} to be HIGH.
2. The eight \overline{RAS} wake-up cycles on the 1 Meg may be any valid \overline{RAS} cycle while the 4 Meg may only use \overline{RAS} ONLY or CBR REFRESH cycles (\overline{WE} held HIGH).



COMPARISON OF 4 MEG TEST MODE AND WCBR TO 1 MEG CBR

DRAM

4 MEG x 1 DRAM

STATIC COLUMN

DRAM

FEATURES

- Industry-standard x1 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply
- Low power, 3mW standby; 225mW active, typical
- All inputs, outputs and clocks are TTL-compatible
- 1,024-cycle refresh distributed across 16ms
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN
- STATIC COLUMN access cycle

OPTIONS

- Timing
70ns access
80ns access

MARKING

- Packages
Plastic SOJ (300 mil) **DJ**
Plastic ZIP (400 mil) **Z**
- Part Number Example: MT4C1006JDJ-7


GENERAL DESCRIPTION

The MT4C1006J is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits, which are entered 11 bits (A0-A10) at a time. RAS is used to latch the first 11 bits and CAS the latter 11 bits. READ and WRITE cycles are selected with the WE input. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS, whichever occurs last. If WE goes LOW prior to CAS going LOW, the output pin remains open (High-Z) until the next CAS cycle. If WE goes LOW after data reaches the output pin, data-out (Q) is activated and retains the selected cell data as long as CAS remains LOW (regardless of WE or RAS). This late WE pulse results in a READ WRITE cycle.


STATIC COLUMN operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a

PIN ASSIGNMENT (Top View)

20/26-Pin SOJ (DC-1)



20-Pin ZIP (DB-2)




*Address not used for RAS ONLY REFRESH

row-address-defined (A0-A10) page boundary. After the first read, any column-address transition will result in new data out. Unlike PAGE MODE, which requires CAS to be toggled for each successive PAGE MODE access, STATIC COLUMN allows CAS to be left LOW for successive STATIC COLUMN accesses. Returning RAS HIGH terminates the STATIC COLUMN operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE) or RAS REFRESH cycle (RAS ONLY, CBR, or HIDDEN) so that all 1,024 combinations of RAS addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The CBR cycle will invoke the internal refresh counter for automatic RAS addressing.

FUNCTIONAL BLOCK DIAGRAM
STATIC COLUMN



- *NOTE:**
1. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, EW detection circuit output is a HIGH (EARLY WRITE).
 2. If \overline{CAS} goes LOW prior to \overline{WE} going LOW, EW detection circuit output is a LOW (LATE WRITE).

TRUTH TABLE

FUNCTION	RAS	CAS	WE	ADDRESSES		DATA		
				'R	'C	D (Data-In)	Q (Data-Out)	
Standby	H	H→X	X	X	X	"don't care"	High-Z	
READ	L	L	H	ROW	COL	"don't care"	Data Out	
EARLY WRITE	L	L	L	ROW	COL	Data-In	High-Z	
READ WRITE	L	L	H→L	ROW	COL	Data-In	Data-Out	
STATIC-COLUMN READ	1st Cycle	L	L	H	ROW	COL	"don't care"	Data-Out
	2nd Cycle	L	L	H	n/a	COL	"don't care"	Data Out
STATIC-COLUMN EARLY-WRITE	1st Cycle	L	L	L	ROW	COL	Data-In	High-Z
	2nd Cycle	L	L	H→L	n/a	COL	Data-In	High-Z
STATIC-COLUMN READ-WRITE	1st Cycle	L	L	H→L	ROW	COL	Data-In	Data-Out
	2nd Cycle	L	L	H→L	n/a	COL	Data-In	Data-Out
RAS ONLY REFRESH	L	H	X	ROW	n/a	"don't care"	High-Z	
HIDDEN READ	L→H→L	L	H	ROW	COL	"don't care"	Data-Out	
HIDDEN WRITE	L→H→L	L	L	ROW	COL	Data-In	High-Z	
CBR REFRESH	H→L	L	H	X	X	"don't care"	High-Z	

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to V _{SS}	-1V to +7V
Operating Temperature, T _A (ambient)	0°C to +70°C
Storage Temperature (plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = +5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS	V _{OH}	2.4		V	
Output High Voltage (I _{OUT} = -5mA)					
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-7	-8		
STANDBY CURRENT: (TTL) (R _{AS} = C _{AS} = V _{IH})	I _{CC1}	2	2	mA	
STANDBY CURRENT: (CMOS) (R _{AS} = C _{AS} = V _{CC} - 0.2V)	I _{CC2}	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (R _{AS} , C _{AS} , Address Cycling: ^t RC = ^t RC [MIN])	I _{CC3}	100	90	mA	3, 4, 25
OPERATING CURRENT: STATIC COLUMN Average power supply current (R _{AS} = V _{IL} , C _{AS} , Address Cycling: ^t SC = ^t SC [MIN])	I _{CC4}	70	60	mA	3, 4, 25
REFRESH CURRENT: RAS ONLY Average power supply current (R _{AS} Cycling, C _{AS} = V _{IH} : ^t RC = ^t RC [MIN])	I _{CC5}	100	90	mA	3, 25
REFRESH CURRENT: CBR Average power supply current (R _{AS} , C _{AS} , Address Cycling: ^t RC = ^t RC [MIN])	I _{CC6}	100	90	mA	3, 5

DRAM

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10, D	C _{i1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _{i2}		7	pF	2
Output Capacitance: Q	C _o		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{cc} = +5V ±10%)

AC CHARACTERISTICS PARAMETER	SYM	-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	130		150		ns	
READ WRITE cycle time	^t RWC	155		175		ns	
STATIC-COLUMN READ or WRITE cycle time	^t SC	40		45		ns	
STATIC-COLUMN READ-WRITE cycle time	^t SRWC	70		75		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		70		80	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		20		20	ns	15
Access time from column-address	^t AA		35		40	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ pulse width (STATIC COLUMN)	^t RASC	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	20		20		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	50		60		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	20	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	70		80		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		ns	16
$\overline{\text{CAS}}$ precharge time (STATIC COLUMN)	^t CP	10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	50	20	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	10		10		ns	
Row-address setup time	^t ASR	0		0		ns	
Row-address hold time	^t RAH	10		10		ns	
$\overline{\text{RAS}}$ to column- address delay time	^t RAD	15	35	15	40	ns	18
Column-address setup time	^t ASC	0		0		ns	
Column-address hold time	^t CAH	15		15		ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	80		90		ns	
Column-address to $\overline{\text{RAS}}$ lead time	^t RAL	35		40		ns	
Read command setup time	^t RCS	0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0		0		ns	
Output buffer turn-off delay	^t OFF	3	20	3	20	ns	20, 26
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AWR	55		60		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (Vcc = +5.0V ± 10%)

AC CHARACTERISTICS PARAMETER	SYM	-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX		
WE command setup time	^t WCS	0		0		ns	21
Write command hold time	^t WCH	15		15		ns	
Write command hold time (referenced to RAS)	^t WCR	55		60		ns	
Write command pulse width	^t WP	15		15		ns	
Write command to RAS lead time	^t RWL	20		20		ns	
Write command to CAS lead time	^t CWL	20		20		ns	
Data-in setup time	^t DS	0		0		ns	22
Data-in hold time	^t DH	15		15		ns	22
Data-in hold time (referenced to RAS)	^t DHR	55		60		ns	
RAS to WE delay time	^t RWD	70		80		ns	21
Column-address to WE delay time	^t AWD	35		40		ns	21
CAS to WE delay time	^t CWD	20		20		ns	21
Transition time (rise or fall)	^t T	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles)	^t REF		16		16	ms	
RAS to CAS precharge time	^t RPC	0		0		ns	
CAS setup time (CBR REFRESH)	^t CSR	10		10		ns	5
CAS hold time (CBR REFRESH)	^t CHR	15		15		ns	5
WE hold time (CBR REFRESH)	^t WRH	10		10		ns	24
WE setup time (CBR REFRESH)	^t WRP	10		10		ns	24
WE hold time (WCBR test cycle)	^t WTH	10		10		ns	24
WE setup time (WCBR test cycle)	^t WTS	10		10		ns	24
Write inactive time	^t WI	10		10		ns	
Previous WRITE to column-address delay time	^t LWAD	20	30	20	35	ns	
Previous WRITE to column-address hold time	^t AHLW	65		75		ns	
Output data hold time from column-address	^t AOH	5		5		ns	
Output data enable from WRITE	^t OW	^t AA + 5		^t AA + 5		ns	
Access time from last WRITE	^t ALW	65		75		ns	
Column-address hold time referenced to RAS HIGH	^t AH	5		10		ns	
CAS pulse width in STATIC COLUMN MODE	^t CSC	^t CAS		^t CAS		ns	
Output data hold from WRITE	^t WOH	0		0		ns	


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. V_{CC} = 5V ±10%; f = 1 MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
7. An initial pause of 100μs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
8. AC characteristics assume tT = 5ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If CAS = V_{IH}, data output is High-Z.
12. If CAS = V_{IL}, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
15. Assumes that tRCD ≥ tRCD (MAX).
16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for tCPN.
17. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, then access time is controlled exclusively by tCAC.
18. Operation within the tRAD (MAX) limit ensures that tRAC (MIN) and tCAC (MIN) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, then access time is controlled exclusively by tAA.
19. Either tRCH or tRRH must be satisfied for a READ cycle.
20. tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. tWCS, tRWD, tAWD and tCWD are restrictive operating parameters in LATE WRITE, READ WRITE and READ-MODIFY-WRITE cycles only. If tWCS ≥ tWCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tRWD ≥ tRWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the cycle is a LATE WRITE and the state of data-out is indeterminate (at access time and until CAS goes back to V_{IH}).
22. These parameters are referenced to CAS leading edge in early WRITE cycles and WE leading edge in LATE WRITE or READ WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW.
24. tWTS and tWTH are set up and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of tWRP and tWRH in the CBR refresh cycle.
25. Column-address changed once while RAS = V_{IL} to CAS = V_{IH}.
26. The 3ns minimum is a parameter guaranteed by design.

STATIC-COLUMN EARLY-WRITE CYCLE
(**CAS** controlled)




STATIC-COLUMN EARLY-WRITE CYCLE
(**WE** controlled)




▨ DON'T CARE
▩ UNDEFINED


STATIC-COLUMN READ-WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




RAS ONLY REFRESH CYCLE
(ADDR = A0-A9; A10 and WE = DON'T CARE)





CBR REFRESH CYCLE
(A0-A10 = DON'T CARE)



HIDDEN REFRESH CYCLE ²³
(WE = HIGH)



 DON'T CARE
 UNDEFINED

4 MEG POWER-UP AND REFRESH CONSTRAINTS

The EIA/JEDEC 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding these incompatibilities and providing for them will offer the designer and system user greater compatibility between the 1 Meg and 4 Meg.

REFRESH

The most commonly used refresh cycle of the 1 Meg is the CBR REFRESH cycle. The CBR for the 1 Meg specifies the \overline{WE} pin as a "don't care." The 4 Meg, on the other hand, specifies the CBR REFRESH mode with the \overline{WE} pin held at a voltage HIGH level.


A CBR cycle with \overline{WE} LOW will put the 4 Meg into the JEDEC-specified test mode (WCBR).

POWER-UP

The 4 Meg JEDEC test mode constraint may introduce another problem. The 1 Meg POWER-UP cycle requires a 100 μ s delay followed by any eight \overline{RAS} cycles. The 4 Meg POWER-UP is more restrictive in that eight \overline{RAS} ONLY or CBR REFRESH (\overline{WE} held HIGH) cycles must be used. The restriction is needed since the 4 Meg may power-up in the JEDEC-specified test mode and must exit out of the test mode. The only way to exit the 4 Meg JEDEC test mode is with either a \overline{RAS} ONLY or a CBR REFRESH cycle (\overline{WE} held HIGH).

SUMMARY

1. The 1 Meg CBR REFRESH allows the \overline{WE} pin to be "don't care" while the 4 Meg CBR requires \overline{WE} to be HIGH.
2. The eight \overline{RAS} wake-up cycles on the 1 Meg may be any valid \overline{RAS} cycle while the 4 Meg may only use \overline{RAS} ONLY or CBR REFRESH cycles (\overline{WE} held HIGH).



COMPARISON OF 4 MEG TEST MODE AND WCBR TO 1 MEG CBR

DRAM

16 MEG x 1 DRAM

5.0V FAST PAGE MODE

FEATURES

- Industry-standard x1 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single power supply: +5V ±10%
- Low power, 4mW standby; 200mW active, typical
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN
- 4,096-cycle refresh distributed across 64ms

OPTIONS

- Timing
60ns access
70ns access
- Packages
Plastic SOJ (300 mil)

MARKING

-6
-7

DJ

- Part Number Example: MT4C16M1A1DJ-6


GENERAL DESCRIPTION

The MT4C16M1A1 is a randomly accessed solid-state memory containing 16,777,216 bits organized in a x1 configuration. During READ and WRITE cycles, each bit is uniquely addressed through the 24 address bits, which are entered 12 bits (A0-A11) at a time. \overline{RAS} is used to latch the first 12 bits and \overline{CAS} the latter 12 bits. READ and WRITE cycles are selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin remains open (High-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after data reaches the output pin, data-out (Q) is activated and retains the selected cell data as long as \overline{CAS} remains LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ WRITE cycle.

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A11) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.


PIN ASSIGNMENT (Top View)

24/26-Pin SOJ
(DC-2)



Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} REFRESH cycle (\overline{RAS} ONLY, CBR, or HIDDEN) so that all 4,096 combinations of \overline{RAS} addresses (A0-A11) are executed at least every 64ms, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic \overline{RAS} addressing.

FUNCTIONAL BLOCK DIAGRAM
FAST PAGE MODE



***NOTE:** 1. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, EW detection circuit output is a HIGH (EARLY WRITE).
 2. If \overline{CAS} goes LOW prior to \overline{WE} going LOW, EW detection circuit output is a LOW (LATE WRITE).

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA	
					t _R	t _C	D (Data-In)	Q (Data-Out)
Standby		H	H→X	X	X	X	"don't care"	High-Z
READ		L	L	H	ROW	COL	"don't care"	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In	High-Z
READ WRITE		L	L	H→L	ROW	COL	Data-In	Data-Out
FAST-PAGE-MODE	1st Cycle	L	H→L	H	ROW	COL	"don't care"	Data-Out
READ	2nd Cycle	L	H→L	H	n/a	COL	"don't care"	Data-Out
FAST-PAGE-MODE	1st Cycle	L	H→L	L	ROW	COL	Data-In	High-Z
EARLY-WRITE	2nd Cycle	L	H→L	L	n/a	COL	Data-In	High-Z
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	ROW	COL	Data-In	Data-Out
READ-WRITE	2nd Cycle	L	H→L	H→L	n/a	COL	Data-In	Data-Out
RAS ONLY REFRESH		L	H	X	ROW	n/a	"don't care"	High-Z
HIDDEN	READ	L→H→L	L	H	ROW	COL	"don't care"	Data-Out
REFRESH	WRITE	L→H→L	L	L	ROW	COL	Data-In	High-Z
CBR REFRESH		H→L	L	H	X	X	"don't care"	High-Z



MT4C16M1A1
16 MEG x 1 DRAM

NEW
DRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to V_{SS} (5V) -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = +5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS	V _{OH}	2.4		V	
Output High Voltage (I _{OUT} = -5mA)					
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = +5V ±10%)

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-6	-7		
STANDBY CURRENT: (TTL) (R _{AS} = C _{AS} = V _{IH})	I _{CC1}	2	2	mA	
STANDBY CURRENT: (CMOS) (R _{AS} = C _{AS} = Other Inputs = V _{CC} -0.2V)	I _{CC2}	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (R _{AS} , C _{AS} , Address Cycling: t _{RC} = t _{RC} [MIN])	I _{CC3}	90	80	mA	3, 4, 26
OPERATING CURRENT: FAST PAGE MODE Average power supply current (R _{AS} = V _{IL} , C _{AS} , Address Cycling: t _{PC} = t _{PC} [MIN])	I _{CC4}	70	60	mA	3, 4, 26
REFRESH CURRENT: R _{AS} ONLY Average power supply current (R _{AS} Cycling, C _{AS} = V _{IH} : t _{RC} = t _{RC} [MIN])	I _{CC5}	90	80	mA	3, 26
REFRESH CURRENT: CBR Average power supply current (R _{AS} , C _{AS} , Address Cycling: t _{RC} = t _{RC} [MIN])	I _{CC6}	90	80	mA	3, 5



CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A11, D	C _{i1}	5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _{i2}	7	pF	2
Output Capacitance: Q	C _o	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{cc} = +5V ±10%)

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		ns	
READ WRITE cycle time	^t RWC	130		155		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	60		70		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		60		70	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		15		20	ns	15
Access time from column-address	^t AA		30		35	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		35		40	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	60	100,000	70	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	15		20		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	40		50		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	15	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	60		70		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	45	20	50	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		ns	
Row-address setup time	^t ASR	0		0		ns	
Row-address hold time	^t RAH	10		10		ns	
$\overline{\text{RAS}}$ to column-address delay time	^t RAD	15	30	15	35	ns	18
Column-address setup time	^t ASC	0		0		ns	
Column-address hold time	^t CAH	10		15		ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	50		55		ns	
Column-address to $\overline{\text{RAS}}$ lead time	^t RAL	30		35		ns	
Read command setup time	^t RCS	0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	3		3		ns	25
Output buffer turn-off delay	^t OFF	3	15	3	20	ns	20, 25
$\overline{\text{WE}}$ command setup time	^t WCS	0		0		ns	21

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{cc} = +5V \pm 10\%$)

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Write command hold time	t_{WCH}	10		15		ns	
Write command hold time (referenced to \overline{RAS})	t_{WCR}	45		55		ns	
Write command pulse width	t_{WP}	10		15		ns	
Write command to \overline{RAS} lead time	t_{RWL}	15		20		ns	
Write command to \overline{CAS} lead time	t_{CWL}	15		20		ns	
Data-in setup time	t_{DS}	0		0		ns	22
Data-in hold time	t_{DH}	10		15		ns	22
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	45		55		ns	
\overline{RAS} to \overline{WE} delay time	t_{RWD}	60		70		ns	21
Column-address to \overline{WE} delay time	t_{AWD}	30		35		ns	21
\overline{CAS} to \overline{WE} delay time	t_{CWD}	15		20		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	ns	9, 10
Refresh period (4,096 cycles)	t_{REF}		64		64	ms	
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	0		0		ns	
\overline{CAS} setup time (CBR REFRESH)	t_{CSR}	5		5		ns	5
\overline{CAS} hold time (CBR REFRESH)	t_{CHR}	15		15		ns	5
\overline{WE} hold time (CBR REFRESH)	t_{WRH}	10		10		ns	24
\overline{WE} setup time (CBR REFRESH)	t_{WRP}	10		10		ns	24
\overline{WE} hold time (WCBR test cycle)	t_{WTH}	10		10		ns	24
\overline{WE} setup time (WCBR test cycle)	t_{WTS}	10		10		ns	24


NOTES



1. All voltages referenced to V_{SS} .
2. This parameter is sampled. $V_{CC} = 5V \pm 10\%$; $f = 1 \text{ MHz}$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. An initial pause of $100\mu\text{s}$ is required after power-up followed by eight $\overline{\text{RAS}}$ refresh cycles ($\overline{\text{RAS}}$ ONLY or CBR with $\overline{\text{WE}}$ HIGH) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the ${}^t\text{REF}$ refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5\text{ns}$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}} = V_{IH}$, data output is High-Z.
12. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF .
14. Assumes that ${}^t\text{RCD} < {}^t\text{RCD (MAX)}$. If ${}^t\text{RCD}$ is greater than the maximum recommended value shown in this table, ${}^t\text{RAC}$ will increase by the amount that ${}^t\text{RCD}$ exceeds the value shown.
15. Assumes that ${}^t\text{RCD} \geq {}^t\text{RCD (MAX)}$.
16. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for ${}^t\text{CPN}$.
17. Operation within the ${}^t\text{RCD (MAX)}$ limit ensures that ${}^t\text{RAC (MAX)}$ can be met. ${}^t\text{RCD (MAX)}$ is specified as a reference point only; if ${}^t\text{RCD}$ is greater than the specified ${}^t\text{RCD (MAX)}$ limit, then access time is controlled exclusively by ${}^t\text{CAC}$.
18. Operation within the ${}^t\text{RAD (MAX)}$ limit ensures that ${}^t\text{RAC (MIN)}$ and ${}^t\text{CAC (MIN)}$ can be met. ${}^t\text{RAD (MAX)}$ is specified as a reference point only; if ${}^t\text{RAD}$ is greater than the specified ${}^t\text{RAD (MAX)}$ limit, then access time is controlled exclusively by ${}^t\text{AA}$.
19. Either ${}^t\text{RCH}$ or ${}^t\text{RRH}$ must be satisfied for a READ cycle.
20. ${}^t\text{OFF (MAX)}$ defines the time at which the output achieves the open circuit condition, and is not referenced to V_{OH} or V_{OL} .
21. ${}^t\text{WCS}$, ${}^t\text{RWD}$, ${}^t\text{AWD}$ and ${}^t\text{CWD}$ are restrictive operating parameters in LATE WRITE, READ WRITE and READ-MODIFY-WRITE cycles only. If ${}^t\text{WCS} \geq {}^t\text{WCS (MIN)}$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If ${}^t\text{RWD} \geq {}^t\text{RWD (MIN)}$, ${}^t\text{AWD} \geq {}^t\text{AWD (MIN)}$ and ${}^t\text{CWD} \geq {}^t\text{CWD (MIN)}$, the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the cycle is a LATE WRITE and the state of data-out is indeterminate (at access time and until $\overline{\text{CAS}}$ goes back to V_{IH}).
22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$.
24. ${}^t\text{WTS}$ and ${}^t\text{WTH}$ are set up and hold specifications for the $\overline{\text{WE}}$ pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of ${}^t\text{WRP}$ and ${}^t\text{WRH}$ in the CBR REFRESH cycle.
25. The 3ns minimum is a parameter guaranteed by design.
26. Column-address changed once each cycle.

READ CYCLE




EARLY WRITE CYCLE




 DON'T CARE
 UNDEFINED

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




▨ DON'T CARE
▩ UNDEFINED

RAS ONLY REFRESH CYCLE
(ADDR = A0-A11; WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




 DON'T CARE
 UNDEFINED

- NOTE:**
1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or $t_{CP}(\text{whichever is greater}) + t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.
 2. Assumes D and Q are tied together.

CBR REFRESH CYCLE
(A0-A11 = DON'T CARE)



HIDDEN REFRESH CYCLE²³
(WE = HIGH)



ADVANCE

MICRON
SEMICONDUCTOR, INC.

MT4C16M1A1
16 MEG x 1 DRAM

NEW

DRAM

DRAM

256K x 4 DRAM

STANDARD OR LOW POWER,
EXTENDED REFRESH

DRAM

FEATURES

- 512-cycle refresh in 8ms (MT4C4256) or 64ms (MT4C4256 L)
- Industry-standard x4 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V $\pm 10\%$ power supply
- Low power, 0.8mW standby; 175mW active, typical
- All inputs, outputs and clocks are TTL-compatible
- FAST PAGE MODE access cycle
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), HIDDEN and Extended (MT4C4256 L only)
- Low CMOS Standby Current, 200 μ A maximum (MT4C4256 L)

OPTIONS

- Timing
 - 60ns access
 - 70ns access
 - 80ns access

MARKING

-6
-7
-8

Packages

Plastic DIP (300 mil) None
Plastic SOJ (300 mil) DJ
Plastic ZIP (350 mil) Z


Version

512-cycle refresh in 8 ms None
512-cycle refresh in 64 ms L


- Part Number Example: MT4C4256DJ-7 L

PIN ASSIGNMENT (Top View)


20-Pin DIP (DA-2)



20-Pin ZIP (DB-1)



20/26-Pin SOJ (DC-1)



GENERAL DESCRIPTION

The MT4C4256(L) is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x4 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 18 address bits, which are entered 9 bits (A0-A8) at a time. $\overline{\text{RAS}}$ is used to latch the first 9 bits and $\overline{\text{CAS}}$ the latter 9 bits. READ and WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW

prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin, data-out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ WRITE cycle. The four data inputs and four data outputs are routed through four pins using common I/O and pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.


FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A8) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-

in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE cycle.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct

state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR, or HIDDEN) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms for the MT4C4256 and every 64ms for the MT4C4256 L, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic $\overline{\text{RAS}}$ addressing.

FUNCTIONAL BLOCK DIAGRAM
FAST PAGE MODE



***NOTE:** 1. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, EW detection circuit output is a HIGH (EARLY WRITE).
2. If $\overline{\text{CAS}}$ goes LOW prior to $\overline{\text{WE}}$ going LOW, EW detection circuit output is a LOW (LATE WRITE).

TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT
						'r	'c	DQ1-DQ4
Standby		H	H→X	X	X	X	X	High-Z
READ		L	L	H	L	ROW	COL	Data-Out
EARLY WRITE		L	L	L	X	ROW	COL	Data-In
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In
RAS ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In
CBR REFRESH		H→L	L	X	X	X	X	High-Z
Extended Refresh (MT4C4256 L only)		H→L	L	X	X	X	X	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to V_{SS} -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) ($V_{CC} = +5V \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V_{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V_{IH}	2.4	$V_{CC}+1$	V	
Input Low (Logic 0) Voltage, all inputs	V_{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input $0V \leq V_{IN} \leq 6.5V$ (All other pins not under test = 0V)	I_I	-2	2	μA	
OUTPUT LEAKAGE CURRENT: (Q is disabled; $0V \leq V_{OUT} \leq 5.5V$)	I_{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage ($I_{OUT} = -5mA$)	V_{OH}	2.4		V	
Output Low Voltage ($I_{OUT} = 4.2mA$)	V_{OL}		0.4	V	

PARAMETER/CONDITION	VERSION	SYMBOL	MAX			UNITS	NOTES
			-6	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)		I_{CC1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	MT4C4256	I_{CC2}	1	1	1	mA	
	MT4C4256 L	I_{CC2}	200	200	200	μA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Single Address Cycling: $t_{RC} = t_{RC} [MIN]$)		I_{CC3}	90	80	70	mA	3, 4, 29
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC} = t_{PC} [MIN]$)		I_{CC4}	70	60	50	mA	3, 4, 29
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC} [MIN]$)		I_{CC5}	90	80	70	mA	3, 29
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)		I_{CC6}	90	80	70	mA	3, 5
REFRESH CURRENT: Extended Average power supply current during Extended Refresh: $\overline{CAS} = 0.2V$ or CBR cycling; $\overline{RAS} = t_{RAS} (MIN)$ to $1\mu s$; \overline{WE} , A0-A8 and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$ (D_{IN} may be left open); $t_{RC} = 125\mu s$ (512 rows at $125\mu s = 64ms$)	MT4C4256 L	I_{CC7}	200	200	200	μA	3, 5, 27

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (V_{CC} = +5V ±10%)

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ WRITE cycle time	^t RWC	165		185		205		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	90		95		100		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		60		70		80	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		20		20		20	ns	15
Output Enable	^t OE		20		20		20	ns	
Access time from column-address	^t AA		30		35		40	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		35		40		45	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	20		20		20		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	40		50		60		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	20	100,000	20	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	60		70		80		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		10		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	40	20	50	20	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		5		ns	
Row-address setup time	^t ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		10		ns	
$\overline{\text{RAS}}$ to column-address delay time	^t RAD	15	30	15	35	15	40	ns	18
Column-address setup time	^t ASC	0		0		0		ns	
Column-address hold time	^t CAH	15		15		15		ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	45		55		60		ns	
Column-address to $\overline{\text{RAS}}$ lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0		0		0		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = +5V \pm 10\%$)


DRAM

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	t_{OFF}	3	20	3	20	3	20	ns	20, 26, 28
Output disable	t_{OD}		15		20		20	ns	26
\overline{WE} command setup time	t_{WCS}	0		0		0		ns	21
Write command hold time	t_{WCH}	10		15		15		ns	
Write command hold time (referenced to \overline{RAS})	t_{WCR}	45		55		60		ns	
Write command pulse width	t_{WP}	10		15		15		ns	
Write command to \overline{RAS} lead time	t_{RWL}	20		20		20		ns	
Write command to \overline{CAS} lead time	t_{CWL}	20		20		20		ns	
Data-in setup time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	15		15		15		ns	22
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	45		55		60		ns	
\overline{RAS} to \overline{WE} delay time	t_{RWD}	85		100		110		ns	21
Column-address to \overline{WE} delay time	t_{AWD}	60		65		70		ns	21
\overline{CAS} to \overline{WE} delay time	t_{CWD}	40		50		55		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles) MT4C4256 / MT4C4256 L	t_{REF}		8 / 64		8 / 64		8 / 64	ms	
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	0		0		0		ns	
\overline{CAS} setup time (CBR REFRESH)	t_{CSR}	10		10		10		ns	5
\overline{CAS} hold time (CBR REFRESH)	t_{CHR}	10		15		15		ns	5
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	t_{OEH}	15		20		20		ns	25
\overline{OE} setup prior to \overline{RAS} during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	24


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. V_{CC} = 5V ±10%; f = 1 MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100µs is required after power-up followed by any eight $\overline{\text{RAS}}$ cycles before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the ^tREF refresh requirement is exceeded.
8. AC characteristics assume ^tT = 5ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}} = \text{V}_{\text{IH}}$, data output is High-Z.
12. If $\overline{\text{CAS}} = \text{V}_{\text{IL}}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that ^tRCD < ^tRCD (MAX). If ^tRCD is greater than the maximum recommended value shown in this table, ^tRAC will increase by the amount that ^tRCD exceeds the value shown.
15. Assumes that ^tRCD ≥ ^tRCD (MAX).
16. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for ^tCPN.
17. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, then access time is controlled exclusively by ^tCAC.
18. Operation within the ^tRAD (MAX) limit ensures that ^tRAC (MIN) and ^tCAC (MIN) can be met. ^tRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (MAX) limit, then access time is controlled exclusively by ^tAA.
19. Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
20. ^tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. ^tWCS, ^tRWD, ^tAWD and ^tCWD are not restrictive operating parameters. ^tWCS applies to EARLY WRITE cycles. ^tRWD, ^tAWD and ^tCWD apply to READ-MODIFY-WRITE cycles. If ^tWCS ≥ ^tWCS (MIN), the cycle is an EARLY WRITE cycle, and the data output will remain an open circuit throughout the entire cycle. If ^tRWD ≥ ^tRWD (MIN), ^tAWD ≥ ^tAWD (MIN) and ^tCWD ≥ ^tCWD (MIN), the cycle is a READ-MODIFY-WRITE cycle, and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after $\overline{\text{CAS}}$ goes LOW results in a LATE WRITE ($\overline{\text{OE}}$ -controlled) cycle. ^tWCS, ^tRWD, ^tCWD and ^tAWD are not applicable in a LATE WRITE cycle.
22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. If $\overline{\text{OE}}$ is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$ and $\overline{\text{OE}} = \text{HIGH}$.
25. LATE WRITE and READ-MODIFY-WRITE cycles must have both ^tOD and ^tOE_H met ($\overline{\text{OE}}$ HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. If $\overline{\text{OE}}$ is taken back LOW while $\overline{\text{CAS}}$ remains LOW, the DQs will remain open.
26. The DQs open during READ cycles once ^tOD or ^tOFF occur. If $\overline{\text{CAS}}$ goes HIGH before $\overline{\text{OE}}$, the DQs will open regardless of the state of $\overline{\text{OE}}$. If $\overline{\text{CAS}}$ stays LOW while $\overline{\text{OE}}$ is brought HIGH, the DQs will open. If $\overline{\text{OE}}$ is brought back LOW ($\overline{\text{CAS}}$ still LOW), the DQs will provide the previously read data.
27. Extended refresh current is reduced as ^tRAS is reduced from its maximum specification during the extended refresh cycle.
28. The 3ns minimum is a parameter guaranteed by design.
29. Column-address changed once each cycle.

READ CYCLE




EARLY WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




▨ DON'T CARE
▩ UNDEFINED

RAS ONLY REFRESH CYCLE
(ADDR = A0-A8; WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or $t_{CP}(\text{whichever is greater}) + t_{DS}(\text{MIN}) + \text{any guardband}$ between data-out and driving the bus with the new data-in.


CBR REFRESH CYCLE
(A0-A8, \overline{WE} and \overline{OE} = DON'T CARE)



EXTENDED REFRESH CYCLE (MT4C4256 L ONLY)
(A0-A8, \overline{WE} and \overline{OE} = DON'T CARE)



HIDDEN REFRESH CYCLE²⁴
(\overline{WE} = HIGH; \overline{OE} = LOW)



▨ DON'T CARE
▩ UNDEFINED

DRAM

256K x 4 DRAM

STATIC COLUMN

DRAM

FEATURES

- Industry-standard x4 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply
- Low power, 3mW standby; 175mW active, typical
- All inputs, outputs and clocks are TTL-compatible
- 512-cycle refresh in 8ms
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN
- STATIC COLUMN access cycle

OPTIONS

- Timing
 - 70ns access
 - 80ns access
 - 100ns access

MARKING

- 7
- 8
- 10


- Packages

Plastic DIP (300 mil)	None
Plastic SOJ (300 mil)	DJ
Plastic ZIP (350 mil)	Z


- Part Number Example: MT4C4258DJ-7

PIN ASSIGNMENT (Top View)


20-Pin DIP (DA-2)



20-Pin ZIP (DB-1)



20/26-Pin SOJ (DC-1)



GENERAL DESCRIPTION


The MT4C4258 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x4 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 18 address bits, which are entered 9 bits (A0-A8) at a time. $\overline{\text{RAS}}$ is used to latch the first 9 bits and $\overline{\text{CAS}}$ the latter 9 bits. READ and WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin(s), data-out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ WRITE cycle. The four data inputs and four data outputs are routed through four pins using common I/O and pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.

STATIC COLUMN operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. After the first read, any column-address transition will result in new data-out. Unlike PAGE MODE, which requires $\overline{\text{CAS}}$ to be toggled for each successive PAGE MODE access, STATIC COLUMN allows $\overline{\text{CAS}}$ to be left LOW for successive STATIC COLUMN accesses. Returning $\overline{\text{RAS}}$ HIGH terminates the STATIC COLUMN operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR, or HIDDEN) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic $\overline{\text{RAS}}$ addressing.

FUNCTIONAL BLOCK DIAGRAM
STATIC COLUMN

DRAM



***NOTE:** 1. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, EW detection circuit output is a HIGH (EARLY WRITE).
2. If \overline{CAS} goes LOW prior to \overline{WE} going LOW, EW detection circuit output is a LOW (LATE WRITE).

TRUTH TABLE

DRAM

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT
						'R	'C	DQ1-DQ4
Standby		H	H→X	X	X	X	X	High-Z
READ		L	L	H	L	ROW	COL	Data-Out
EARLY WRITE		L	L	L	X	ROW	COL	Data-In
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
STATIC-COLUMN READ	1st Cycle	L	L	H	L	ROW	COL	Data-Out
	2nd Cycle	L	L	H	L	n/a	COL	Data-Out
STATIC-COLUMN EARLY-WRITE	1st Cycle	L	L	L	X	ROW	COL	Data-In
	2nd Cycle	L	L	H→L	X	n/a	COL	Data-In
STATIC-COLUMN READ-WRITE	1st Cycle	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
	2nd Cycle	L	L	H→L	L→H	n/a	COL	Data-Out, Data-In
RAS ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In
CBR REFRESH		H→L	L	X	X	X	X	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to V _{SS}	-1V to +7V
Operating Temperature, T _A (ambient)	0°C to +70°C
Storage Temperature (plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = +5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS	V _{OH}	2.4		V	
Output High Voltage (I _{OUT} = -5mA)					
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I _{CC1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	I _{CC2}	1	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t^1RC = t^1RC$ [MIN])	I _{CC3}	80	70	60	mA	3, 4
OPERATING CURRENT: STATIC COLUMN Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t^1SC = t^1SC$ [MIN])	I _{CC4}	60	50	40	mA	3, 4
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t^1RC = t^1RC$ [MIN])	I _{CC5}	80	70	60	mA	3
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t^1RC = t^1RC$ [MIN])	I _{CC6}	80	70	60	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (V_{CC} = +5V ±10%)

AC CHARACTERISTICS PARAMETER	SYM	-7		-8		-10		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	130		150		180		ns	
READ WRITE cycle time	^t RWC	185		205		245		ns	
STATIC-COLUMN READ or WRITE cycle time	^t SC	40		45		55		ns	
STATIC-COLUMN READ-WRITE cycle time	^t SRWC	100		110		135		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		70		80		100	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		20		20		25	ns	15
Output Enable	^t OE		20		20		25	ns	
Access time from column-address	^t AA		35		40		50	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ pulse width (STATIC COLUMN)	^t RASC	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	20		20		25		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	50		60		70		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	70		80		100		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		15		ns	16
$\overline{\text{CAS}}$ precharge time (STATIC COLUMN)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	50	20	60	25	75	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		5		ns	
Row-address setup time	^t ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		15		ns	
$\overline{\text{RAS}}$ to column-address delay time	^t RAD	15	35	15	40	20	50	ns	18
Column-address setup time	^t ASC	0		0		0		ns	
Column-address hold time	^t CAH	15		15		20		ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	80		90		100		ns	
Column-address to $\overline{\text{RAS}}$ lead time	^t RAL	35		40		50		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0		0		0		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = +5V \pm 10\%$)


DRAM

AC CHARACTERISTICS		-7		-8		-10			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	t_{OFF}	3	20	3	20	3	20	ns	20, 26, 27
Output disable	t_{OD}		20		20		20	ns	26
Column-address hold time EARLY WRITE (referenced to \overline{RAS})	t_{AWR}		55		60		70	ns	
\overline{WE} command setup time	t_{WCS}	0		0		0		ns	21
Write command hold time	t_{WCH}	15		15		20		ns	
Write command hold time (referenced to \overline{RAS})	t_{WCR}	55		60		75		ns	
Write command pulse width	t_{WP}	15		15		20		ns	
Write command to \overline{RAS} lead time	t_{RWL}	20		20		25		ns	
Write command to \overline{CAS} lead time	t_{CWL}	20		20		25		ns	
Data-in setup time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	15		15		20		ns	22
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	55		60		75		ns	
\overline{RAS} to \overline{WE} delay time	t_{RWD}	100		110		130		ns	21
Column-address to \overline{WE} delay time	t_{AWD}	65		70		80		ns	21
\overline{CAS} to \overline{WE} delay time	t_{CWD}	50		55		60		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	t_{REF}		8		8		8	ms	
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	0		0		0		ns	
\overline{CAS} setup time (CBR REFRESH)	t_{CSR}	10		10		10		ns	5
\overline{CAS} hold time (CBR REFRESH)	t_{CHR}	15		15		15		ns	5
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	t_{OEH}	20		20		20		ns	25
\overline{OE} setup prior to \overline{RAS} during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	24
Write inactive time	t_{WI}	10		10		10		ns	
Previous WRITE to column-address delay time	t_{LWAD}	20	30	20	35	25	45	ns	
Previous WRITE to column-address hold time	t_{AHLW}	65		75		95		ns	
\overline{RAS} hold time referenced to \overline{OE}	t_{ROH}	10		10		10		ns	
Output data hold time from column-address	t_{AOH}	5		5		5		ns	
Output data enable from WRITE	t_{OW}	$t_{AA} + 5$		$t_{AA} + 5$		$t_{AA} + 5$		ns	
Access time from last WRITE	t_{ALW}	65		75		95		ns	
Column-address hold time referenced to \overline{RAS} HIGH	t_{AH}	5		5		10		ns	
\overline{CAS} pulse width in STATIC COLUMN MODE	t_{CSC}	t_{CAS}		t_{CAS}		t_{CAS}		ns	


NOTES

1. All voltages referenced to Vss.
2. This parameter is sampled. $V_{CC} = 5V \pm 10\%$; $f = 1 \text{ MHz}$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100 μ s is required after power-up followed by any eight RAS cycles before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the REF refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5\text{ns}$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD} \text{ (MAX)}$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} \text{ (MAX)}$.
16. If \overline{CAS} is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} \text{ (MAX)}$ limit ensures that $t_{RAC} \text{ (MAX)}$ can be met. $t_{RCD} \text{ (MAX)}$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} \text{ (MAX)}$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} \text{ (MAX)}$ limit ensures that $t_{RAC} \text{ (MIN)}$ and $t_{CAC} \text{ (MIN)}$ can be met. $t_{RAD} \text{ (MAX)}$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} \text{ (MAX)}$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} \text{ (MAX)}$ defines the time at which the output achieves the open circuit condition, and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters. t_{WCS} applies to EARLY WRITE cycles. t_{RWD} , t_{AWD} and t_{CWD} apply to READ-MODIFY-WRITE cycles. If $t_{WCS} \geq t_{WCS} \text{ (MIN)}$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD} \text{ (MIN)}$, $t_{AWD} \geq t_{AWD} \text{ (MIN)}$ and $t_{CWD} \geq t_{CWD} \text{ (MIN)}$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE WRITE (\overline{OE} -controlled) cycle. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not applicable in a LATE WRITE cycle.
22. These parameters are referenced to \overline{CAS} leading edge in EARLY WRITE cycles and \overline{WE} leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. If \overline{OE} is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = \text{LOW}$ and $\overline{OE} = \text{HIGH}$.
25. LATE WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OE} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. If \overline{OE} is taken back LOW while \overline{CAS} remains LOW, the DQs will remain open.
26. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If \overline{CAS} goes HIGH before \overline{OE} , the DQs will open regardless of the state of \overline{OE} . If \overline{CAS} stays LOW while \overline{OE} is brought HIGH, the DQs will open. If \overline{OE} is brought back LOW (\overline{CAS} still LOW), the DQs will provide the previously read data.
27. The 3ns minimum is a parameter guaranteed by design.

READ CYCLE




EARLY WRITE CYCLE




 DON'T CARE
 UNDEFINED

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




STATIC-COLUMN READ CYCLE






▨ DON'T CARE
▩ UNDEFINED

STATIC-COLUMN EARLY-WRITE CYCLE
(CAS controlled)




STATIC-COLUMN EARLY-WRITE CYCLE
(WE controlled)




 DONT CARE
 UNDEFINED

STATIC-COLUMN READ-WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




RAS ONLY REFRESH CYCLE
(ADDR = A0-A8; WE = DON'T CARE)




▨ DON'T CARE
▩ UNDEFINED

CBR REFRESH CYCLE
(A0-A8, \overline{WE} and \overline{OE} = DON'T CARE)



HIDDEN REFRESH CYCLE²⁴
(\overline{WE} = HIGH; \overline{OE} = LOW)



DRAM

1 MEG x 4 DRAM

STANDARD OR SELF REFRESH

DRAM

FEATURES

- 1,024-cycle refresh distributed across 16ms (MT4C4001J) or 128ms (MT4C4001J S)
- Industry-standard pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR), HIDDEN; optional Extended and SELF REFRESH modes (MT4C4001J S only)
- FAST PAGE MODE access cycle
- Low power, 0.8mW standby; 225mW active, typical (MT4C4001J S)

OPTIONS

- Timing

60ns access	-6
70ns access	-7
80ns access	-8
- Packages


Plastic SOJ (300 mil)	DJ
Plastic TSOP (300 mil)	TG
Plastic ZIP (400 mil)	Z
- Version

1,024-cycle refresh in 16ms	None
1,024-cycle refresh in 128ms	S
- Part Number Example: MT4C4001JDJ-6 S


MARKING

PIN ASSIGNMENT (Top View)


20/26-Pin SOJ (DC-1)



20-Pin ZIP (DB-2)



20/26-Pin TSOP (DD-1)



GENERAL DESCRIPTION

The MT4C4001J(S) is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. \overline{RAS} is used to latch the first 10 bits and CAS the latter 10 bits. READ and WRITE cycles are selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after data reaches the output pins, the outputs (Qs) are activated and retain the selected cell data as long as \overline{CAS} remains LOW (regardless of \overline{WE} or RAS). This late \overline{WE} pulse

results in a READ WRITE cycle. The four data inputs and four data outputs are routed through four pins using common I/O and pin direction is controlled by \overline{WE} and \overline{OE} .

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the

$\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR, or HIDDEN) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms for the MT4C4001J and every 128ms for the MT4C4001J S, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic $\overline{\text{RAS}}$ addressing.

REFRESH


An optional SELF REFRESH mode is also available. The "S" option allows the user the choice of a fully static low-power data retention mode, or a dynamic refresh mode at the extended refresh period.

The optional SELF REFRESH feature is initiated by performing a CBR REFRESH cycle and holding $\overline{\text{RAS}}$ LOW

for the specified t^{RASS} . Additionally, the "S" option allows for an extended refresh rate of 125 μ s per row if using distributed CBR REFRESH. This refresh rate can be applied during normal operation or during a standby mode.

The SELF REFRESH mode is terminated by driving $\overline{\text{RAS}}$ HIGH for a minimum time of t^{RPS} ($\approx t^{\text{RC}}$). This delay allows for the completion of any internal refresh cycles that may be in process at the time of the $\overline{\text{RAS}}$ LOW-to-HIGH transition. If the DRAM controller uses a distributed CBR refresh sequence, a burst refresh is not required upon exiting SELF REFRESH mode. However, if the DRAM controller utilizes $\overline{\text{RAS}}$ ONLY or BURST REFRESH sequence, all rows must be refreshed within 300 μ s prior to the resumption of normal operation.

FUNCTIONAL BLOCK DIAGRAM
FAST PAGE MODE



***NOTE:** 1. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, EW detection circuit output is a HIGH (EARLY WRITE).
2. If $\overline{\text{CAS}}$ goes LOW prior to $\overline{\text{WE}}$ going LOW, EW detection circuit output is a LOW (LATE WRITE).

TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT
						'R	'C	DQ1-DQ4
Standby		H	H→X	X	X	X	X	High-Z
READ		L	L	H	L	ROW	COL	Data-Out
EARLY WRITE		L	L	L	X	ROW	COL	Data-In
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In
RAS ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	X	High-Z
SELF REFRESH (MT4C4001J S only)		H→L	L	H	X	X	X	High-Z

DRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Vss -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = +5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 (Notes: 1, 6, 7) ($V_{CC} = +5V \pm 10\%$)

PARAMETER/CONDITION	VERSION	SYMBOL	MAX			UNITS	NOTES
			-6	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)		I _{CC1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	MT4C4001J	I _{CC2}	1	1	1	mA	
	MT4C4001J S	I _{CC2}	200	200	200	μA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Single Address Cycling: $t_{RC} = t_{RC} [MIN]$)		I _{CC3}	110	100	90	mA	3, 4, 30
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC} = t_{PC} [MIN]$)		I _{CC4}	80	70	60	mA	3, 4, 30
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC} [MIN]$)		I _{CC5}	110	100	90	mA	3, 30
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)		I _{CC6}	110	100	90	mA	3, 5
REFRESH CURRENT: Extended Average power supply current during Extended Refresh: $\overline{CAS} = 0.2V$ or CBR cycling; $\overline{RAS} = t_{RAS} (MIN)$; \overline{WE} , A0-A9 and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$; (D_{IN} may be left open); $t_{RC} = 125\mu s$ (1,024 rows at $125\mu s = 128ms$)	MT4C4001J S	I _{CC7}	300	300	300	μA	3, 5, 28
SELF REFRESH CURRENT: Average power supply current during SELF REFRESH: CBR cycle with $t_{RAS} \geq t_{RASS} (MIN)$ and \overline{CAS} held LOW; $\overline{WE} = V_{CC} - .2$; A0-A9 and $D_{IN} = V_{CC} - .2V$ or $.2V$ (D_{IN} may be left open)	MT4C4001J S	I _{CC8}	300	300	300	μA	5, 31

DRAM
CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}		5	pF	2
Input Capacitance: \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE}	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (V_{cc} = +5V ±10%)

DRAM

AC CHARACTERISTICS		-6		-7		-8		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ WRITE cycle time	^t RWC	150		180		200		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	85		100		105		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		60		70		80	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		15		20		20	ns	15
Output Enable	^t OE		15		20		20	ns	23
Access time from column-address	^t AA		30		35		40	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		35		40		45	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	15		20		20		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	40		50		60		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	60		70		80		ns	
$\overline{\text{CAS}}$ precharge time (CBR REFRESH)	^t CPN	10		10		10		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	45	20	50	20	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	10		10		10		ns	
Row-address setup time	^t ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		10		ns	
$\overline{\text{RAS}}$ to column-address delay time	^t RAD	15	30	15	35	15	40	ns	18
Column-address setup time	^t ASC	0		0		0		ns	
Column-address hold time	^t CAH	10		15		15		ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	45		50		55		ns	
Column-address to $\overline{\text{RAS}}$ lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0		0		0		ns	
Output buffer turn-off delay	^t OFF	3	15	3	20	3	20	ns	20, 29

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = +5V \pm 10\%$)


AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
WE command setup time	^t WCS	0		0		0		ns	21, 27
Write command hold time	^t WCH	10		15		15		ns	
Write command hold time (referenced to RAS)	^t WCR	45		55		60		ns	
Write command pulse width	^t WP	10		15		15		ns	
Write command to RAS lead time	^t RWL	15		20		20		ns	
Write command to CAS lead time	^t CWL	15		20		20		ns	
Data-in setup time	^t DS	0		0		0		ns	22
Data-in hold time	^t DH	10		15		15		ns	22
Data-in hold time (referenced to RAS)	^t DHR	45		55		60		ns	
RAS to WE delay time	^t RWD	90		100		110		ns	21
Column-address to WE delay time	^t AWD	55		65		70		ns	21
CAS to WE delay time	^t CWD	40		50		50		ns	21
Transition time (rise or fall)	^t T	3	50	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles) MT4C4001J / MT4C4001J S	^t REF		16 / 128		16 / 128		16 / 128	ms	
RAS to CAS precharge time	^t RPC	0		0		0		ns	
CAS setup time (CBR REFRESH)	^t CSR	10		10		10		ns	5
CAS hold time (CBR REFRESH)	^t CHR	10		10		10		ns	5
WE hold time (CBR REFRESH)	^t WRH	10		10		10		ns	25
WE setup time (CBR REFRESH)	^t WRP	10		10		10		ns	25
WE hold time (WCBR test cycle)	^t WTH	10		10		10		ns	25
WE setup time (WCBR test cycle)	^t WTS	10		10		10		ns	25
OE setup prior to RAS during HIDDEN REFRESH cycle	^t ORD	0		0		0		ns	
Output disable	^t OD		15		20		20	ns	27
OE hold time from WE during READ-MODIFY-WRITE cycle	^t OEH	15		20		20		ns	26
RAS pulse width during SELF REFRESH cycle	^t RASS	100		100		100		μs	31
RAS precharge time during SELF REFRESH cycle	^t RPS	110		130		150		ns	31
RAS LOW to "don't care" during SELF REFRESH cycle	^t CHD	10		10		10		ns	31

DRAM


NOTES


1. All voltages referenced to V_{SS}.
2. This parameter is sampled. V_{CC} = 5V ±10%;
f = 1 MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates.
Specified values are obtained with minimum cycle
time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate
cycle time at which proper operation over the full
temperature range is assured.
7. An initial pause of 100µs is required after power-up
followed by eight RAS refresh cycles (RAS ONLY or
CBR with \overline{WE} HIGH) before proper device operation
is assured. The eight RAS cycle wake-ups should be
repeated any time the ^tREF refresh requirement is
exceeded.
8. AC characteristics assume ^tT = 5ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for
measuring timing of input signals. Transition times
are measured between V_{IH} and V_{IL} (or between V_{IL}
and V_{IH}).
10. In addition to meeting the transition rate specifica-
tion, all input signals must transit between V_{IH} and
V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the
last valid READ cycle.
13. Measured with a load equivalent to two TTL gates
and 100pF.
14. Assumes that ^tRCD < ^tRCD (MAX). If ^tRCD is greater
than the maximum recommended value shown in this
table, ^tRAC will increase by the amount that ^tRCD
exceeds the value shown.
15. Assumes that ^tRCD ≥ ^tRCD (MAX).
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be
maintained from the previous cycle. To initiate a new
cycle and clear the data-out buffer, \overline{CAS} must be
pulsed HIGH for ^tCPN.
17. Operation within the ^tRCD (MAX) limit ensures that
^tRAC (MAX) can be met. ^tRCD (MAX) is specified as
a reference point only; if ^tRCD is greater than the
specified ^tRCD (MAX) limit, then access time is
controlled exclusively by ^tCAC.
18. Operation within the ^tRAD (MAX) limit ensures that
^tRAC (MIN) and ^tCAC (MIN) can be met. ^tRAD
(MAX) is specified as a reference point only; if ^tRAD
is greater than the specified ^tRAD (MAX) limit, then
access time is controlled exclusively by ^tAA.
19. Either ^tRCH or ^tRRH must be satisfied for a READ
cycle.
20. ^tOFF (MAX) defines the time at which the output
achieves the open circuit condition, and is not
referenced to V_{OH} or V_{OL}.
21. ^tWCS, ^tRWD, ^tAWD and ^tCWD are not restrictive
operating parameters. ^tWCS applies to EARLY
WRITE cycles. ^tRWD, ^tAWD and ^tCWD apply to
READ-MODIFY-WRITE cycles. If ^tWCS ≥ ^tWCS
(MIN), the cycle is an EARLY WRITE cycle and the
data output will remain an open circuit throughout
the entire cycle. If ^tRWD ≥ ^tRWD (MIN), ^tAWD ≥
^tAWD (MIN) and ^tCWD ≥ ^tCWD (MIN), the cycle is a
READ-MODIFY-WRITE and the data output will
contain data read from the selected cell. If neither of
the above conditions is met, the state of data-out is
indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW
after \overline{CAS} goes LOW results in a LATE WRITE (\overline{OE} -
controlled) cycle. ^tWCS, ^tRWD, ^tCWD and ^tAWD are
not applicable in a LATE WRITE cycle.
22. These parameters are referenced to \overline{CAS} leading edge
in EARLY WRITE cycles and \overline{WE} leading edge in
LATE WRITE or READ-MODIFY-WRITE cycles.
23. If \overline{OE} is tied permanently LOW, LATE WRITE or
READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a
WRITE cycle. In this case, $\overline{WE} = \text{LOW}$ and $\overline{OE} =$
HIGH.
25. ^tWTS and ^tWTH are setup and hold specifications for
the \overline{WE} pin being held LOW to enable the JEDEC test
mode (with CBR timing constraints). These two
parameters are the inverses of ^tWRP and ^tWRH in the
CBR REFRESH cycle.
26. LATE WRITE and READ-MODIFY-WRITE cycles
must have both ^tOD and ^tOEH met (\overline{OE} HIGH during
WRITE cycle) in order to ensure that the output
buffers will be open during the WRITE cycle. If \overline{OE} is
taken back LOW while \overline{CAS} remains LOW, the DQs
will remain open.
27. The DQs open during READ cycles once ^tOD or ^tOFF
occur. If \overline{CAS} goes HIGH before \overline{OE} , the DQs will
open regardless of the state of \overline{OE} . If \overline{CAS} stays LOW
while \overline{OE} is brought HIGH, the DQs will open. If \overline{OE}
is brought back LOW (\overline{CAS} still LOW), the DQs will
provide the previously read data.
28. Extended refresh current is reduced as ^tRAS is
reduced from its maximum specification during the
extended refresh cycle.
29. The 3ns minimum is a parameter guaranteed by
design.
30. Column-address changed once each cycle.
31. If the DRAM controller uses a BURST REFRESH, a
BURST REFRESH of all rows must be executed upon
exiting SELF REFRESH.

READ CYCLE




EARLY WRITE CYCLE




 DON'T CARE
 UNDEFINED

READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




DON'T CARE
 UNDEFINED

RAS ONLY REFRESH CYCLE
(ADDR = A0-A9; WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE




NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or t_{CP} (whichever is greater) + $t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.

CBR REFRESH CYCLE
(A0-A9 and \overline{OE} = DON'T CARE)




SELF REFRESH CYCLE (MT4C4001J S only)
(A0-A9 and \overline{OE} = DON'T CARE)



DON'T CARE
 UNDEFINED

NOTE: 1. Once t_{RASS} (MIN) is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.

HIDDEN REFRESH CYCLE ²⁴
(WE = HIGH; OE = LOW)



4 MEG POWER-UP AND REFRESH CONSTRAINTS

The EIA/JEDEC 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding these incompatibilities and providing for them will offer the designer and system user greater compatibility between the 1 Meg and 4 Meg.

REFRESH

The most commonly used refresh cycle of the 1 Meg is the CBR REFRESH cycle. The CBR for the 1 Meg specifies the \overline{WE} pin as a "don't care." The 4 Meg, on the other hand, specifies the CBR REFRESH mode with the \overline{WE} pin held at a voltage HIGH level.


A CBR cycle with \overline{WE} LOW will put the 4 Meg into the JEDEC-specified test mode (WCBR).

POWER-UP

The 4 Meg JEDEC test mode constraint may introduce another problem. The 1 Meg POWER-UP cycle requires a 100µs delay followed by any eight \overline{RAS} cycles. The 4 Meg POWER-UP is more restrictive in that eight \overline{RAS} ONLY or CBR REFRESH (\overline{WE} held HIGH) cycles must be used. The restriction is needed since the 4 Meg may power-up in the JEDEC-specified test mode and must exit out of the test mode. The only way to exit the 4 Meg JEDEC test mode is with either a \overline{RAS} ONLY or a CBR REFRESH cycle (\overline{WE} held HIGH).

SUMMARY

1. The 1 Meg CBR REFRESH allows the \overline{WE} pin to be "don't care" while the 4 Meg CBR requires \overline{WE} to be HIGH.
2. The eight \overline{RAS} wake-up cycles on the 1 Meg may be any valid \overline{RAS} cycle while the 4 Meg may only use \overline{RAS} ONLY or CBR REFRESH cycles (\overline{WE} held HIGH).



COMPARISON OF 4 MEG TEST MODE AND WCBR TO 1 MEG CBR

DRAM

DRAM

1 MEG x 4 DRAM

3.3V FAST PAGE MODE
OPTIONAL SELF REFRESH

DRAM

FEATURES

- Single +3.3V \pm 0.3V power supply
- Low power, 250 μ W standby; 100mW active, typical
- Industry-standard x4 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- All inputs, outputs and clocks are LVTTTL-compatible
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), HIDDEN; optional Extended and SELF REFRESH modes
- FAST PAGE MODE access cycle
- 1,024-cycle Extended Refresh distributed across 16ms or 128ms
- Low SELF REFRESH current, 100 μ A typical, 150 μ A (MAX)

OPTIONS

- Timing
 - 60ns access
 - 70ns access
 - 80ns access
- Refresh
 - Standard
 - Low-power SELF REFRESH
- Packages
 - Plastic SOJ (300 mil)
 - Plastic TSOP (300 mil)
- Part Number Example: MT4LC4001JDJ-7 S

MARKING

-6
-7
-8


None
S

DJ
TG

GENERAL DESCRIPTION

The MT4LC4001J(S) is specially designed to operate from 3.0V to 3.6V for low-voltage memory systems. It is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. This device operates in FAST PAGE MODE, which allows faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary.


The wide voltage range on this device allows it to be used in 3.3V \pm 0.3V memory designs. The refresh period is available in the standard 16ms or 128ms to provide maximum



power savings. An optional SELF REFRESH mode is also available. The "S" option allows the user to choose a fully static low-power data-retention mode, or a dynamic refresh mode at the extended-refresh period of 128ms, eight times longer than the standard 16ms specification.

FUNCTIONAL BLOCK DIAGRAM
FAST PAGE MODE

DRAM



- *NOTE:**
1. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, EW detection circuit output is a HIGH (EARLY WRITE).
 2. If \overline{CAS} goes LOW prior to \overline{WE} going LOW, EW detection circuit output is a LOW (LATE WRITE).

FUNCTIONAL DESCRIPTION

The MT4LC4001J(S) is a low-power, 1 Meg x 4 DRAM with optional SELF REFRESH. During READ or WRITE cycles, each of the four memory bits (one bit per DQ) is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. \overline{RAS} latches the first 10 bits and \overline{CAS} latches the latter 10 bits.

A READ or WRITE cycle is selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pins remain open (High-Z) until the next \overline{CAS} cycle, which is an EARLY WRITE cycle.

If \overline{WE} goes LOW after data reaches the output pins (minimal delay after \overline{CAS} goes LOW), the outputs (Qs) are activated and retain the selected cell data as long as \overline{CAS} remains LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse

results in either a LATE WRITE (\overline{OE} -controlled) or a READ WRITE (READ-MODIFY-WRITE) cycle.

The four data inputs and four data outputs are routed through four pins using common I/O, and pin direction is controlled by \overline{WE} and \overline{OE} .

FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) with lower power consumption within a row-address-defined (A0-A9) page boundary.

The FAST PAGE MODE cycle always initiates with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles.

Returning $\overline{\text{RAS}}$ to HIGH terminates FAST PAGE MODE operation.

REFRESH

Preserve correct memory cell data by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR, or HIDDEN) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed within $t_{\text{REF max}}$, regardless of sequence. The CBR REFRESH cycle and SELF REFRESH cycle will invoke the internal refresh counter for automatic $\overline{\text{RAS}}$ addressing.

An optional SELF REFRESH mode is also available on the MT4LC4001J S. The "S" option allows the user the choice of a fully static low power data retention mode, or a dynamic refresh mode at the extended refresh period of 128ms. The optional SELF REFRESH feature is initiated by performing a CBR refresh cycle, and holding $\overline{\text{RAS}}$ low for the specified t_{RASS} . Additionally, the "S" option allows for an extended refresh period of 128ms, or 125 μ s per row if

using distributed CBR refresh. This refresh rate can be applied during normal operation, as well as during a standby or extended refresh mode.

The SELF REFRESH mode is terminated by driving $\overline{\text{RAS}}$ HIGH for a minimum time of t_{RPS} . This delay allows for the completion of any internal refresh cycles that may be in process at the time of the $\overline{\text{RAS}}$ LOW-to-HIGH transition. If the DRAM controller uses a distributed refresh sequence, a burst refresh is not required upon exiting SELF REFRESH. However, if the DRAM controller utilizes $\overline{\text{RAS}}$ only or burst refresh sequence, all 1,024 rows must be refreshed within the average internal refresh rate (~150 μ s), prior to the resumption of normal operation.

STANDBY

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time.

TRUTH TABLE

FUNCTION		$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	ADDRESSES		DATA-IN/OUT
						$\overline{\text{r}}$	$\overline{\text{c}}$	DQ1-DQ4
Standby		H	H→X	X	X	X	X	High-Z
READ		L	L	H	L	ROW	COL	Data-Out
EARLY WRITE		L	L	L	X	ROW	COL	Data-In
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In
$\overline{\text{RAS}}$ ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	X	High-Z
SELF REFRESH		H→L	L	H	X	X	X	High-Z

DRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to V_{SS} -1.0V to +4.6V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = +3.0V to 3.6V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT					
Any input 0V ≤ V _{IN} ≤ V _{CC} +0.5V (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V_{OUT} ≤ V_{CC}+0.5V)					
	I _{OZ}	-10	10	μA	
TTL OUTPUT LEVELS					
	High Voltage (I _{OUT} = -2mA)	V _{OH}	2.4	V	
	Low Voltage (I _{OUT} = 2mA)	V _{OL}	0.4	V	

PARAMETER/CONDITION	VERSION	SYMBOL	MAX			UNITS	NOTES
			-6	-7	-8		
STANDBY CURRENT: (TTL) (R _{AS} = C _{AS} = V _{IH})		I _{CC1}	1	1	1	mA	
STANDBY CURRENT: (CMOS) (R _{AS} = C _{AS} = Other Inputs = V _{CC} - 0.2V)	MT4LC4001J	I _{CC2}	500	500	500	μA	
	MT4LC4001J S	I _{CC2}	100	100	100	μA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (R _{AS} , C _{AS} , Address Cycling: t _{RC} = t _{RC} [MIN])		I _{CC3}	80	70	60	mA	3, 4, 30
OPERATING CURRENT: FAST PAGE MODE Average power supply current (R _{AS} = V _{IL} , C _{AS} , Address Cycling: t _{PC} = t _{PC} [MIN])		I _{CC4}	60	50	40	mA	3, 4, 30
REFRESH CURRENT: R _{AS} ONLY Average power supply current (R _{AS} Cycling, C _{AS} = V _{IH} : t _{RC} = t _{RC} [MIN])		I _{CC5}	80	70	60	mA	3, 30
REFRESH CURRENT: CBR Average power supply current (R _{AS} , C _{AS} , Address Cycling: t _{RC} = t _{RC} [MIN])		I _{CC6}	80	70	60	mA	3, 5
EXTENDED REFRESH CURRENT: Average power supply current during Extended Refresh: C _{AS} = 0.2V or CBR cycling; t _{RAS} = t _{RAS} (MIN); WE = V _{CC} - 0.2V; A0-A9 and D _{IN} = V _{CC} - 0.2V or 0.2V (D _{IN} may be left open); t _{RC} = 125μs (1,024 rows at 125μs = 128ms)	MT4LC4001J S	I _{CC7}	150	150	150	μA	3, 5, 28
SELF REFRESH CURRENT: Average power supply current during SELF REFRESH: CBR cycle with t _{RAS} ≥ t _{RASS} (MIN) and C _{AS} held LOW; WE = V _{CC} - 0.2V; A0-A9 and D _{IN} = V _{CC} - 0.2V or 0.2V (D _{IN} may be left open)	MT4LC4001J S	I _{CC8}	150	150	150	μA	5, 29

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}	5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{I2}	7	pF	2
Input/Output Capacitance: DQ	C _{I0}	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (V_{CC} = +3.0V to 3.6V)

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ WRITE cycle time	^t RWC	150		180		200		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	85		100		105		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		60		70		80	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		15		20		20	ns	15
Output Enable time	^t OE		15		20		20	ns	23
Access time from column-address	^t AA		30		35		40	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		35		40		45	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	15		20		20		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	40		50		60		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	60		70		80		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		10		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	45	20	50	20	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	10		10		10		ns	
Row-address setup time	^t ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		10		ns	
$\overline{\text{RAS}}$ to column-address delay time	^t RAD	15	30	15	35	15	40	ns	18
Column-address setup time	^t ASC	0		0		0		ns	
Column-address hold time	^t CAH	10		15		15		ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	45		50		55		ns	
Column-address to $\overline{\text{RAS}}$ lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	3		3		3		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (V_{CC} = +3.0V to 3.6V)


DRAM

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Output buffer turn-off delay	t _{OFF}	3	15	3	20	3	20	ns	20
\overline{WE} command setup time	t _{WCS}	0		0		0		ns	21, 27
Write command hold time	t _{WCH}	10		15		15		ns	
Write command hold time (referenced to RAS)	t _{WCR}	45		55		60		ns	
Write command pulse width	t _{WP}	10		15		15		ns	
Write command to \overline{RAS} lead time	t _{RWL}	15		20		20		ns	
Write command to \overline{CAS} lead time	t _{CWL}	15		20		20		ns	
Data-in setup time	t _{DS}	0		0		0		ns	22
Data-in hold time	t _{DH}	10		15		15		ns	22
Data-in hold time (referenced to RAS)	t _{DHR}	45		55		60		ns	
\overline{RAS} to \overline{WE} delay time	t _{RWD}	85		100		110		ns	21
Column-address to \overline{WE} delay time	t _{AWD}	55		65		70		ns	21
\overline{CAS} to \overline{WE} delay time	t _{CWD}	40		50		50		ns	21
Transition time (rise or fall) Refresh period (1,024 cycles)	t _T	3	50	3	50	3	50	ns	9, 10
MT4LC4001J/MT4LC4001J S	t _{REF}		16/128		16/128		16/128	ms	
\overline{RAS} to \overline{CAS} precharge time	t _{RPC}	0		0		0		ns	
\overline{CAS} setup time (CBR REFRESH)	t _{CSR}	10		10		10		ns	5
\overline{CAS} hold time (CBR REFRESH)	t _{CHR}	10		10		10		ns	5
\overline{WE} hold time (CBR REFRESH)	t _{WRH}	10		10		10		ns	25
\overline{WE} setup time (CBR REFRESH)	t _{WRP}	10		10		10		ns	25
\overline{WE} hold time (WCBR test cycle)	t _{WTH}	10		10		10		ns	25
\overline{WE} setup time (WCBR test cycle)	t _{WTS}	10		10		10		ns	25
\overline{OE} setup prior to \overline{RAS} during HIDDEN REFRESH cycle	t _{ORD}	0		0		0		ns	
Output disable	t _{OD}		15		20		20	ns	27
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	t _{OEH}	15		20		20		ns	26
\overline{RAS} pulse width during SELF REFRESH cycle	t _{RASS}	100		100		100		μ s	29
\overline{RAS} precharge time during SELF REFRESH cycle	t _{RPS}	110		130		150		ns	29
\overline{RAS} LOW to "don't care" during SELF REFRESH cycle	t _{CHD}	10		10		10		ns	29


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. V_{CC} = +3V ± .3V; f = 1 MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
8. AC characteristics assume tT = 5ns.
9. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
11. If CAS = VIH, data output is High-Z.
12. If CAS = VIL, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF. Output reference voltages are 0.8V for a low level and 2.0V for a high level.
14. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
15. Assumes that tRCD ≥ tRCD (MAX).
16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for tCPN.
17. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, then access time is controlled exclusively by tCAC.
18. Operation within the tRAD (MAX) limit ensures that tRCD (MAX) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, then access time is controlled exclusively by tAA.
19. Either tRCH or tRRH must be satisfied for a READ cycle.
20. tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
21. tWCS, tRWD, tAWD and tCWD are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycles only. If tWCS ≥ tWCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tRWD ≥ tRWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE WRITE (OE-controlled) cycle.
22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. If OE is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE = HIGH.
25. tWTS and tWTH are setup and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverses of tWRP and tWRH in the CBR refresh cycle.
26. LATE WRITE and READ-MODIFY-WRITE cycles must have both tOD and tOEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. If OE is taken back LOW while CAS remains LOW, the DQs will remain open.
27. The DQs open during READ cycles once tOD or tOFF occur. If CAS goes HIGH before OE, the DQs will open regardless of the state of OE. If CAS stays LOW while OE is brought HIGH, the DQs will open. If OE is brought back LOW (CAS still LOW), the DQs will provide the previously read data.
28. Refresh current increases if tRAS is extended beyond its minimum specification.
29. If the DRAM controller uses a BURST REFRESH, a BURST REFRESH of all rows must be executed upon exiting SELF REFRESH.
30. Column-address changed once each cycle.

READ CYCLE




EARLY WRITE CYCLE




DON'T CARE
 UNDEFINED

DRAM

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




▨ DONT CARE
▩ UNDEFINED


CBR REFRESH CYCLE
(A0-A9 and \overline{OE} = DON'T CARE)



RAS ONLY REFRESH CYCLE
(ADDR = A0-A9; \overline{WE} = DON'T CARE)



SELF REFRESH CYCLE
(A0-A9 and \overline{OE} = DON'T CARE)




DON'T CARE
 UNDEFINED

NOTE: 1. Once t_{RASS} (MIN) is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.

HIDDEN REFRESH CYCLE ²⁴
(\overline{WE} = HIGH; \overline{OE} = LOW)

DRAM



DRAM

1 MEG x 4 DRAM

STATIC COLUMN

DRAM

FEATURES

- Industry-standard x4 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply
- Low power, 3mW standby; 225mW active, typical
- All inputs, outputs and clocks are TTL-compatible
- 1,024-cycle refresh distributed across 16ms
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), and HIDDEN
- STATIC COLUMN access cycle

OPTIONS

- Timing
70ns access
80ns access

- Packages
Plastic SOJ (300 mil)
Plastic ZIP (350 mil)

- Part Number Example: MT4C4003JDJ-7

MARKING

-7
-8

DJ
Z


GENERAL DESCRIPTION

The MT4C4003J is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. READ and WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin(s), data-out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ WRITE cycle. The four data inputs and four data outputs are routed through four pins using common I/O and pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.


STATIC COLUMN operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a

PIN ASSIGNMENT (Top View)

20/26-Pin SOJ (DC-1)




20-Pin ZIP (DB-2)



row-address-defined (A0-A9) page boundary. After the first read, any column-address transition will result in new data-out. Unlike PAGE MODE, which requires $\overline{\text{CAS}}$ to be toggled for each successive PAGE MODE access, STATIC COLUMN allows $\overline{\text{CAS}}$ to be left LOW for successive STATIC COLUMN accesses. Returning $\overline{\text{RAS}}$ HIGH terminates the STATIC COLUMN operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ high time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR, or HIDDEN) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic $\overline{\text{RAS}}$ addressing.

FUNCTIONAL BLOCK DIAGRAM
STATIC COLUMN



***NOTE:** 1. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, EW detection circuit output is a HIGH (EARLY WRITE).
2. If \overline{CAS} goes LOW prior to \overline{WE} going LOW, EW detection circuit output is a LOW (LATE WRITE).

TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT
						rR	rC	DQ1-DQ4
Standby		H	H→X	X	X	X	X	High-Z
READ		L	L	H	L	ROW	COL	Data-Out
EARLY WRITE		L	L	L	X	ROW	COL	Data-In
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
STATIC-COLUMN	1st Cycle	L	L	H	L	ROW	COL	Data-Out
READ	2nd Cycle	L	L	H	L	n/a	COL	Data-Out
STATIC-COLUMN	1st Cycle	L	L	L	X	ROW	COL	Data-In
EARLY-WRITE	2nd Cycle	L	L	L	X	n/a	COL	Data-In
STATIC-COLUMN	1st Cycle	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
READ-WRITE	2nd Cycle	L	L	H→L	L→H	n/a	COL	Data-Out, Data-In
RAS ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z
HIDDEN	READ	L→H→L	L	H	L	ROW	COL	Data-Out
REFRESH	WRITE	L→H→L	L	L	X	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	X	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to V_{SS}..... -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic)..... -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = +5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS	V _{OH}	2.4		V	
Output High Voltage (I _{OUT} = -5mA)					
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-7	-8		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I _{CC1}	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	I _{CC2}	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)	I _{CC3}	100	90	mA	3, 4, 28
OPERATING CURRENT: STATIC COLUMN Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)	I _{CC4}	70	60	mA	3, 4, 28
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$; $t_{RC} = t_{RC} [MIN]$)	I _{CC5}	100	90	mA	3, 28
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)	I _{CC6}	100	90	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}		5	pF	2
Input Capacitance: \overline{RAS} , \overline{CAS} , WE, OE	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{I0}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (V_{CC} = +5.V ±10%)

DRAM

AC CHARACTERISTICS PARAMETER	SYM	-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	130		150		ns	
READ WRITE cycle time	^t RWC	185		205		ns	
STATIC-COLUMN READ or WRITE cycle time	^t SC	40		45		ns	
STATIC-COLUMN READ-WRITE cycle time	^t SRWC	100		110		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		70		80	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		20		20	ns	15
Output Enable	^t OE		20		20	ns	23
Access time from column-address	^t AA		35		40	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ pulse width (STATIC COLUMN)	^t RASC	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	20		20		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	50		60		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	20	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	70		80		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		ns	16
$\overline{\text{CAS}}$ precharge time (STATIC COLUMN)	^t CP	10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	50	20	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	10		10		ns	
Row-address setup time	^t ASR	0		0		ns	
Row-address hold time	^t RAH	10		10		ns	
$\overline{\text{RAS}}$ to column- address delay time	^t RAD	15	35	15	40	ns	18
Column-address setup time	^t ASC	0		0		ns	
Column-address hold time	^t CAH	15		15		ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	75		85		ns	
Column-address to $\overline{\text{RAS}}$ lead time	^t RAL	35		40		ns	
Read command setup time	^t RCS	0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	0		0		ns	
Output buffer turn-off delay	^t OFF	3	20	3	20	ns	20, 29
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AWR	55		60		ns	
$\overline{\text{WE}}$ command setup time	^t WCS	0		0		ns	21, 27
Write command hold time	^t WCH	15		15		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$)	^t WCR	55		60		ns	
Write command pulse width	^t WP	15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	^t RWL	20		20		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (V_{CC} = +5V ±10%)


DRAM

AC CHARACTERISTICS PARAMETER	SYM	-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Write command to $\overline{\text{CAS}}$ lead time	^1CWL	20		20		ns	
Data-in setup time	^1DS	0		0		ns	22
Data-in hold time	^1DH	15		15		ns	22
Data-in hold time (referenced to RAS)	^1DHR	55		60		ns	
RAS to $\overline{\text{WE}}$ delay time	^1RWD	100		110		ns	21
Column-address to $\overline{\text{WE}}$ delay time	^1AWD	65		70		ns	21
CAS to $\overline{\text{WE}}$ delay time	^1CWD	50		50		ns	21
Transition time (rise or fall)	^1T	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles)	^1REF		16		16	ms	
RAS to CAS precharge time	^1RPC	0		0		ns	
$\overline{\text{CAS}}$ setup time (CBR REFRESH)	^1CSR	10		10		ns	5
$\overline{\text{CAS}}$ hold time (CBR REFRESH)	^1CHR	15		15		ns	5
$\overline{\text{WE}}$ hold time (CBR REFRESH)	^1WRH	10		10		ns	25
$\overline{\text{WE}}$ setup time (CBR REFRESH)	^1WRP	10		10		ns	25
$\overline{\text{WE}}$ hold time (WCBR test cycle)	^1WTH	10		10		ns	25
$\overline{\text{WE}}$ setup time (WCBR test cycle)	^1WTS	10		10		ns	25
$\overline{\text{OE}}$ setup prior to RAS during HIDDEN REFRESH cycle	^1ORD	0		0		ns	
Output disable	^1OD		20		20	ns	27
$\overline{\text{OE}}$ hold time from $\overline{\text{WE}}$ during READ-MODIFY-WRITE cycle	^1OEH	20		20		ns	26
Write inactive time	^1WI	10		10		ns	
Previous WRITE to column-address delay time	$^1\text{LWAD}$	20	30	20	35	ns	
Previous WRITE to column-address hold time	$^1\text{AHLW}$	65		75		ns	
RAS hold time referenced to $\overline{\text{OE}}$	^1ROH	10		10		ns	
Output data hold time from column-address	^1AOH	5		5		ns	
Output data enable from WRITE	^1OW	$^1\text{AA} + 5$		$^1\text{AA} + 5$		ns	
Access time from last WRITE	^1ALW	65		75		ns	
Column-address hold time referenced to RAS HIGH	^1AH	5		10		ns	
$\overline{\text{CAS}}$ pulse width in STATIC COLUMN mode	^1CSC	^1CAS		^1CAS		ns	


NOTES



1. All voltages referenced to V_{ss}.
2. This parameter is sampled. V_{CC} = 5V ±10%; f = 1 MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100μs is required after power-up followed by eight $\overline{\text{RAS}}$ refresh cycles ($\overline{\text{RAS}}$ ONLY or CBR with $\overline{\text{WE}}$ HIGH) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the $\overline{\text{REF}}$ refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5\text{ns}$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}} = V_{IH}$, data output is High-Z.
12. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that $t_{\text{RCD}} < t_{\text{RCD}}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX})$.
16. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{\text{RCD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MAX})$ can be met. $t_{\text{RCD}}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{\text{RAD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MIN})$ and $t_{\text{CAC}}(\text{MIN})$ can be met. $t_{\text{RAD}}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{\text{OFF}}(\text{MAX})$ defines the time at which the output achieves the open circuit condition, and is not referenced to V_{OH} or V_{OL}.
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters. t_{WCS} applies to EARLY WRITE cycles. t_{RWD} , t_{AWD} and t_{CWD} apply to READ-MODIFY-WRITE cycles. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN})$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{MIN})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN})$ and $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN})$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after $\overline{\text{CAS}}$ goes LOW results in a LATE WRITE ($\overline{\text{OE}}$ -controlled) cycle. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not applicable in a LATE WRITE cycle.
22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. If $\overline{\text{OE}}$ is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$ and $\overline{\text{OE}} = \text{HIGH}$.
25. t_{WTS} and t_{WTH} are setup and hold specifications for the $\overline{\text{WE}}$ pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.
26. LATE WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and $t_{\text{OE}}(\text{HIGH})$ met ($\overline{\text{OE}}$ HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. If $\overline{\text{OE}}$ is taken back LOW while $\overline{\text{CAS}}$ remains LOW, the DQs will remain open.
27. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If $\overline{\text{CAS}}$ goes HIGH before $\overline{\text{OE}}$, the DQs will open regardless of the state of $\overline{\text{OE}}$. If $\overline{\text{CAS}}$ stays LOW while $\overline{\text{OE}}$ is brought HIGH, the DQs will open. If $\overline{\text{OE}}$ is brought back LOW ($\overline{\text{CAS}}$ still LOW), the DQs will provide the previously read data.
28. Column-address changed once while $\overline{\text{RAS}} = V_{IL}$ and $\overline{\text{CAS}} = V_{IH}$
29. The 3ns minimum is a parameter guaranteed by design.

READ CYCLE




EARLY WRITE CYCLE




 DON'T CARE
 UNDEFINED

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




STATIC-COLUMN READ CYCLE




▨ DON'T CARE
▩ UNDEFINED

DRAM

**STATIC-COLUMN EARLY-WRITE CYCLE
(CAS Controlled)**




**STATIC-COLUMN EARLY-WRITE CYCLE
(WE Controlled)**




▨ DON'T CARE
▩ UNDEFINED

STATIC-COLUMN READ-WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




RAS ONLY REFRESH CYCLE
(ADDR = A0-A9; WE = DON'T CARE)




▨ DON'T CARE
▩ UNDEFINED

DRAM

CBR REFRESH CYCLE
(A0-A9 and \overline{OE} = DON'T CARE)



HIDDEN REFRESH CYCLE²⁴
(\overline{WE} = HIGH; \overline{OE} = LOW)



4 MEG POWER-UP AND REFRESH CONSTRAINTS

The EIA/JEDEC 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding these incompatibilities and providing for them will offer the designer and system user greater compatibility between the 1 Meg and 4 Meg.

REFRESH

The most commonly used refresh cycle of the 1 Meg is the CBR REFRESH cycle. The CBR for the 1 Meg specifies the \overline{WE} pin as a "don't care." The 4 Meg, on the other hand, specifies the CBR REFRESH mode with the \overline{WE} pin held at a voltage HIGH level.


A CBR cycle with \overline{WE} LOW will put the 4 Meg into the JEDEC-specified test mode (WCBR).

POWER-UP

The 4 Meg JEDEC test mode constraint may introduce another problem. The 1 Meg POWER-UP cycle requires a 100 μ s delay followed by any eight RAS cycles. The 4 Meg POWER-UP is more restrictive in that eight RAS ONLY or CBR REFRESH (\overline{WE} held HIGH) cycles must be used. The restriction is needed since the 4 Meg may power-up in the JEDEC-specified test mode and must exit out of the test mode. The only way to exit the 4 Meg JEDEC test mode is with either a RAS ONLY or a CBR REFRESH cycle (\overline{WE} held HIGH).

SUMMARY

1. The 1 Meg CBR REFRESH allows the \overline{WE} pin to be "don't care" while the 4 Meg CBR requires \overline{WE} to be HIGH.
2. The eight RAS wake-up cycles on the 1 Meg may be any valid RAS cycle while the 4 Meg may only use RAS ONLY or CBR REFRESH cycles (\overline{WE} held HIGH).



COMPARISON OF 4 MEG TEST MODE AND WCBR TO 1 MEG CBR

DRAM

1 MEG x 4 DRAM

3.3V EDO PAGE MODE,
OPTIONAL SELF REFRESH

FEATURES

- Single +3.3V ±0.3V power supply
- Low power, 250µW standby; 100mW active, typical
- JEDEC-standard pinout and packages
- High-performance CMOS silicon-gate process
- All inputs, outputs and clocks are LVTTTL-compatible
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), HIDDEN; optional Extended and SELF REFRESH modes
- Extended data-out (EDO) PAGE MODE access cycle
- 1,024-cycle Extended Refresh distributed across 16ms or 128ms
- Low SELF REFRESH current, 100µA typical, 150µA (MAX)
- EDO PAGE MODE cycle times, 25-35ns

OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
 - 80ns access -8
- Refresh
 - Standard None
 - Low-power SELF REFRESH S
- Packages
 - Plastic SOJ (300 mil) DJ
 - Plastic TSOP (300 mil) TG
- Part Number Example: MT4LC4007JDJ-7 S

MARKING


GENERAL DESCRIPTION

The MT4LC4007J(S) is specially designed to operate from 3.0V to 3.6V for low-voltage memory systems. It is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration with optional SELF REFRESH. During READ or WRITE cycles, each of the four memory bits (one bit per DQ) is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ latches the first ten bits and $\overline{\text{CAS}}$ latches the latter ten bits.


A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW,

PIN ASSIGNMENT (Top View)

20/26-Pin SOJ (DC-1)



20/26-Pin TSOP (DD-1)



the output pins remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle, which is an EARLY WRITE cycle.

The four data inputs and four data outputs are routed through four pins using common I/O, and pin direction is controlled by WE and OE.

PAGE ACCESS

PAGE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary.

The PAGE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates PAGE operation.

EDO PAGE MODE

The MT4LC4007J provides EDO PAGE MODE which is an accelerated FAST PAGE MODE cycle. The primary advantage of EDO is the availability of data-out even after CAS goes back HIGH. EDO provides for CAS precharge time (t_{CP}) to occur without the output data going invalid. This elimination of $\overline{\text{CAS}}$ output control provides for pipeline READs.

PAGE MODE DRAMs have traditionally turned the output buffers off (High-Z) with the rising edge of $\overline{\text{CAS}}$. EDO operates as any DRAM READ or FAST-PAGE-MODE

READ, except data will be held valid after $\overline{\text{CAS}}$ goes HIGH, as long as $\overline{\text{RAS}}$ and $\overline{\text{OE}}$ are held LOW and $\overline{\text{WE}}$ is held HIGH. $\overline{\text{OE}}$ can be brought LOW or HIGH while CAS and RAS are LOW, and the DQs will transition between valid data and High-Z. Using $\overline{\text{OE}}$, there are two methods to disable the outputs and keep them disabled during the CAS HIGH time. The first method is to have $\overline{\text{OE}}$ HIGH when CAS transitions HIGH and keep $\overline{\text{OE}}$ HIGH for t_{OEHC} . This will tristate the DQs and they will remain tristate, regardless of $\overline{\text{OE}}$, until CAS falls again. The second method is to have $\overline{\text{OE}}$ LOW when CAS transitions HIGH. Then $\overline{\text{OE}}$ can pulse

HIGH for a minimum of t_{OEP} anytime during the CAS HIGH period and the DQs will tristate and remain tristate, regardless of $\overline{\text{OE}}$, until CAS falls again (please reference Figure 1 for further detail on the toggling $\overline{\text{OE}}$ condition). During cycles other than PAGE-MODE READ, the outputs are disabled at t_{OFF} time after $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are HIGH, or t_{WHZ} after $\overline{\text{WE}}$ transitions LOW. The t_{OFF} time is referenced from the rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$, whichever occurs last. $\overline{\text{WE}}$ can also perform the function of turning off the output drivers under certain conditions, as shown in Figure 2.




Figure 1
OUTPUT ENABLE AND DISABLE

REFRESH

Preserve correct memory cell data by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR, or HIDDEN) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed within $t_{\text{REF max}}$, regardless of sequence. The CBR and SELF refresh cycles will invoke the internal refresh counter for automatic $\overline{\text{RAS}}$ addressing.

An optional SELF REFRESH mode is also available on the MT4LC4007JS. The "S" option allows the user the choice of a fully static low-power data retention mode, or a dynamic refresh mode at the extended refresh period of 128ms. The optional SELF REFRESH feature is initiated by performing a CBR REFRESH cycle, and holding $\overline{\text{RAS}}$ LOW for the specified t_{RASS} . Additionally, the "S" option allows for an extended refresh period of 128ms, or 125 μ s per row if using distributed CBR refresh. This refresh rate can be applied during normal operation, as well as during a standby or BATTERY BACKUP mode.

The SELF REFRESH mode is terminated by driving $\overline{\text{RAS}}$ HIGH for a minimum time of t_{RPS} . This delay allows for the completion of any internal refresh cycles that may be in process at the time of the $\overline{\text{RAS}}$ LOW-to-HIGH transition. If the DRAM controller uses a distributed refresh sequence, a burst refresh is not required upon exiting SELF REFRESH. However, if the DRAM controller utilizes $\overline{\text{RAS}}$ only or burst refresh sequence, all 1,024 rows must be refreshed within the average internal refresh rate, prior to the resumption of normal operation.

STANDBY

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time.





Figure 2
OUTPUT ENABLE AND DISABLE USING $\overline{\text{WE}}$

FUNCTIONAL BLOCK DIAGRAM
EDO PAGE MODE



TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT
						t _R	t _C	DQ1-DQ4
Standby		H	H→X	X	X	X	X	High-Z
READ		L	L	H	L	ROW	COL	Data-Out
EARLY WRITE		L	L	L	X	ROW	COL	Data-In
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
EDO-PAGE-MODE	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out
READ	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out
EDO-PAGE-MODE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In
EARLY WRITE	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In
EDO-PAGE-MODE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In
READ-WRITE	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In
RAS ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z
HIDDEN	READ	L→H→L	L	H	L	ROW	COL	Data-Out
REFRESH	WRITE	L→H→L	L	L	X	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	X	High-Z
SELF REFRESH		H→L	L	H	X	X	X	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to V_{SS} -1.0V to +4.6V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) ($V_{CC} = +3.3V \pm 0.3V$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V_{CC}	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs	V_{IH}	2.0	$V_{CC}+1$	V	
Input Low (Logic 0) Voltage, all inputs	V_{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT					
Any input $0V \leq V_{IN} \leq V_{CC}+0.5V$ (All other pins not under test = 0V)	I_I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; $0V \leq V_{OUT} \leq V_{CC}+0.5V$)					
	I_{OZ}	-10	10	μA	
TTL OUTPUT LEVELS					
	High Voltage ($I_{OUT} = -2mA$)	V_{OH}	2.4	V	
	Low Voltage ($I_{OUT} = 2mA$)	V_{OL}		0.4	V

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 (Notes: 1, 6, 7) ($V_{CC} = +3.3V \pm 0.3V$)

PARAMETER/CONDITION	VERSION	SYMBOL	MAX			UNITS	NOTES
			-6	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)		Icc1	1	1	1	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = \text{Other Inputs} = V_{CC} - 0.2V$)	MT4LC4007J	Icc2	500	500	500	μA	
	MT4LC4007J S	Icc2	100	100	100	μA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , address cycling: $t_{RC} = t_{RC} [\text{MIN}]$)		Icc3	80	70	60	mA	3, 4, 30
OPERATING CURRENT: EDO PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , address cycling: $t_{PC} = t_{PC} [\text{MIN}]$)		Icc4	60	50	40	mA	3, 4, 30
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC} [\text{MIN}]$)		Icc5	80	70	60	mA	3, 30
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , address cycling: $t_{RC} = t_{RC} [\text{MIN}]$)		Icc6	80	70	60	mA	3, 5
EXTENDED REFRESH CURRENT: Average power supply current during Extended Refresh: $\overline{CAS} = 0.2V$ or CBR cycling; $\overline{RAS} = t_{RAS} (\text{MIN})$; $\overline{WE} = V_{CC} - 0.2V$; A0-A9 and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$ (D_{IN} may be left open); $t_{RC} = 125\mu s$ (1,024 rows at $125\mu s = 128ms$)	MT4LC4007J S	Icc7	150	150	150	μA	3, 5, 28
SELF REFRESH CURRENT: Average power supply current during SELF REFRESH: CBR cycle with $t_{RAS} \geq t_{RAS} (\text{MIN})$ and \overline{CAS} held LOW; $\overline{WE} = V_{CC} - .2$; A0-A9 and $D_{IN} = V_{CC} - .2V$ or $.2V$ (D_{IN} may be left open)	MT4LC4007J S	Icc8	150	150	150	μA	5, 29

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}	5	pF	2
Input Capacitance: \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE}	C _{I2}	7	pF	2
Input/Output Capacitance: DQ	C _{I0}	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = +3.3V \pm 0.3V$)

AC CHARACTERISTICS	PARAMETER	SYM	-6		-7		-8		UNITS	NOTES
			MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t^1_{RC}		110		130		150		ns	
READ WRITE cycle time	t^1_{RWC}		150		180		200		ns	
EDO-PAGE-MODE READ or WRITE cycle time	t^1_{PC}		25		33		35		ns	
EDO-PAGE-MODE READ-WRITE cycle time	t^1_{PRWC}		85		100		105		ns	
Access time from \overline{RAS}	t^1_{RAC}			60		70		80	ns	14
Access time from CAS	t^1_{CAC}			15		20		20	ns	15
Output Enable time	t^1_{OE}			15		20		20	ns	23
Access time from column-address	t^1_{AA}			30		35		40	ns	
Access time from CAS precharge	t^1_{CPA}			35		40		45	ns	
\overline{RAS} pulse width	t^1_{RAS}		60	100,000	70	100,000	80	100,000	ns	
\overline{RAS} pulse width (EDO PAGE MODE)	t^1_{RASP}		60	100,000	70	100,000	80	100,000	ns	
\overline{RAS} hold time	t^1_{RSH}		15		20		20		ns	
\overline{RAS} precharge time	t^1_{RP}		40		50		60		ns	
CAS pulse width	t^1_{CAS}		10	100,000	15	100,000	15	100,000	ns	
\overline{CAS} hold time	t^1_{CSH}		50		55		65		ns	
CAS precharge time	t^1_{CPN}		10		10		10		ns	16
CAS precharge time (EDO PAGE MODE)	t^1_{CP}		10		10		10		ns	
\overline{RAS} to \overline{CAS} delay time	t^1_{RCD}		20	45	20	50	20	60	ns	17
CAS to \overline{RAS} precharge time	t^1_{CRP}		10		10		10		ns	
Row-address setup time	t^1_{ASR}		0		0		0		ns	
Row-address hold time	t^1_{RAH}		10		10		10		ns	
\overline{RAS} to column-address delay time	t^1_{RAD}		15	30	15	35	15	40	ns	18
Column-address setup time	t^1_{ASC}		3		3		3		ns	
Column-address hold time	t^1_{CAH}		10		15		15		ns	
Column-address hold time (referenced to \overline{RAS})	t^1_{AR}		45		50		55		ns	
Column-address to \overline{RAS} lead time	t^1_{RAL}		30		35		40		ns	
Read command setup time	t^1_{RCS}		0		0		0		ns	
Read command hold time (referenced to CAS)	t^1_{RCH}		0		0		0		ns	19
Read command hold time (referenced to \overline{RAS})	t^1_{RRH}		0		0		0		ns	19
CAS to output in Low-Z	t^1_{CLZ}		3		3		3		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = +3.3V \pm 0.3V$)

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	t_{OFF}	3	15	3	20	3	20	ns	20
WE command setup time	t_{WCS}	0		0		0		ns	21, 27
Write command hold time	t_{WCH}	10		15		15		ns	
Write command hold time (referenced to \overline{RAS})	t_{WCR}	45		55		60		ns	
Write command pulse width	t_{WP}	10		15		15		ns	
Write command to \overline{RAS} lead time	t_{RWL}	15		20		20		ns	
Write command to \overline{CAS} lead time	t_{CWL}	15		20		20		ns	
Data-in setup time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	10		15		15		ns	22
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	45		55		60		ns	
\overline{RAS} to WE delay time	t_{RWD}	85		100		110		ns	21
Column-address to WE delay time	t_{AWD}	55		65		70		ns	21
\overline{CAS} to WE delay time	t_{CWD}	40		50		50		ns	21
Transition time (rise or fall)	t_T	2.5	50	2.5	50	2.5	50	ns	9, 10
Refresh period (1,024 cycles) MT4LC4007J/MT4LC4007J S	t_{REF}		16/128		16/128		16/128	ms	
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	0		0		0		ns	
\overline{CAS} setup time (CBR REFRESH)	t_{CSR}	10		10		10		ns	5
\overline{CAS} hold time (CBR REFRESH)	t_{CHR}	10		10		10		ns	5
WE hold time (CBR REFRESH)	t_{WRH}	10		10		10		ns	25
WE setup time (CBR REFRESH)	t_{WRP}	10		10		10		ns	25
WE hold time (WCBR test cycle)	t_{WTH}	10		10		10		ns	25
WE setup time (WCBR test cycle)	t_{WTS}	10		10		10		ns	25
OE setup prior to \overline{RAS} during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	
Output disable	t_{OD}		15		20		20	ns	27
OE hold time from WE during READ-MODIFY-WRITE cycle	t_{OEH}	15		20		20		ns	26
\overline{RAS} pulse width during SELF REFRESH cycle	t_{RASS}	100		100		100		μs	29
\overline{RAS} precharge time during SELF REFRESH cycle	t_{RPS}	110		130		150		ns	29
\overline{RAS} LOW to "don't care" during SELF REFRESH cycle	t_{CHD}	10		10		10		ns	29
OE HIGH hold time from \overline{CAS} HIGH	t_{OEHC}	10		10		10		ns	
OE HIGH pulse width	t_{OEP}	10		10		10		ns	
Data output hold after \overline{CAS} LOW	t_{COH}	5		5		5		ns	
Output disable delay from WE (\overline{CAS} HIGH)	t_{WHZ}	3	15	3	15	3	15	ns	
WE pulse width for output disable when \overline{CAS} HIGH	t_{WPZ}	10		10		10		ns	


NOTES



1. All voltages referenced to V_{SS} .
2. This parameter is sampled. $V_{CC} = +3.3V$; $f = 1 \text{ MHz}$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of $100\mu\text{s}$ is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
8. AC characteristics assume $t_T = 2.5\text{ns}$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If \overline{CAS} and $\overline{RAS} = V_{IH}$, data output is High-Z.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF . Output reference voltages are $0.8V$ for a low level and $2.0V$ for a high level.
14. Assumes that $t_{RCD} < t_{RCD}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD}(\text{MAX})$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MAX})$ can be met. $t_{RCD}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD}(\text{MAX})$ limit ensures that $t_{RCD}(\text{MAX})$ can be met. $t_{RAD}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\text{MAX})$ limit, access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\text{MIN})$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{MIN})$, $t_{AWD} \geq t_{AWD}(\text{MIN})$ and $t_{CWD} \geq t_{CWD}(\text{MIN})$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE WRITE (\overline{OE} -controlled) cycle.
22. These parameters are referenced to \overline{CAS} leading edge in EARLY WRITE cycles and \overline{WE} leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. If \overline{OE} is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = \text{LOW}$ and $\overline{OE} = \text{HIGH}$.
25. t_{WTS} and t_{WTH} are setup and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.
26. LATE WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OE} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. If \overline{OE} is taken back LOW while \overline{CAS} remains LOW, the DQs will remain open.
27. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If \overline{CAS} goes HIGH before \overline{OE} , the DQs will open regardless of the state of \overline{OE} . If \overline{CAS} stays LOW while \overline{OE} is brought HIGH, the DQs will open. If \overline{OE} is brought back LOW (\overline{CAS} still LOW), the DQs will provide the previously read data.
28. Extended refresh current is reduced as t_{RAS} is reduced from its maximum specification during the extended refresh cycle.
29. If the DRAM controller uses a BURST REFRESH, a BURST REFRESH of all rows must be executed upon exiting SELF REFRESH.
30. Column-address changed once each cycle.

READ CYCLE




EARLY WRITE CYCLE




 DON'T CARE
 UNDEFINED

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




EDO-PAGE-MODE READ CYCLE




▨ DON'T CARE
▩ UNDEFINED

EDO-PAGE-MODE READ-EARLY-WRITE CYCLE




HIDDEN REFRESH CYCLE ²⁴
(WE = HIGH; OE = LOW)




▨ DON'T CARE
▩ UNDEFINED


CBR REFRESH CYCLE
(A0-A9 and \overline{OE} = DON'T CARE)



RAS ONLY REFRESH CYCLE
(ADDR = A0-A9; \overline{WE} = DON'T CARE)



SELF REFRESH CYCLE
(A0-A9 and \overline{OE} = DON'T CARE)



DON'T CARE
 UNDEFINED

NOTE: 1. Once t_{RASS} (MIN) is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
 2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.

DRAM

4 MEG x 4 DRAM

5.0V FAST PAGE MODE

DRAM

FEATURES

- Industry-standard x4 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single power supply: +5V ±10%
- Low power, 3mW standby; 200mW active, typical (A1)
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN
- 2,048-cycle refresh distributed across 32ms or 4,096-cycle refresh distributed across 64ms

OPTIONS

- Timing
 - 60ns access
 - 70ns access
- Packages
 - Plastic SOJ (400 mil)
- Refresh Period
 - 2,048 cycles at 32ms,
 - 11 row-addresses
 - 4,096 cycles at 64ms,
 - 12 row-addresses
- Part Number Example: MT4C4M4A1DW-6

MARKING

-6
-7


DW

B1

A1

PIN ASSIGNMENT (Top View)

24/28-Pin SOJ (DC-3)



GENERAL DESCRIPTION

The MT4C4M4A1/B1 are randomly accessed solid-state memories containing 16,777,216 bits organized in a x4 configuration. The MT4C4M4A1 and MT4C4M4B1 are the same DRAM versions except that the MT4C4M4B1 has a 2,048-cycle refresh instead of a 4,096-cycle refresh. All further references made to the MT4C4M4A1 also apply to the MT4C4M4B1 unless specifically stated otherwise. For a device with a 2,048-cycle refresh, \overline{RAS} is used to latch the first 11 bits and \overline{CAS} the latter 11 bits. For a device with a 4,096-cycle refresh, \overline{RAS} is used to latch the first 12 bits and \overline{CAS} the latter 10 bits (A10 and A11 are "don't care" bits). READ and WRITE cycles are selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the

output pins remain open (High-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as \overline{CAS} remains LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ WRITE cycle. The four data inputs and the four data outputs are routed through four pins using common I/O, and pin direction is controlled by \overline{WE} and \overline{OE} .

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9/10) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.


Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the

$\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR, or HIDDEN) so that all 2,048/4,096 combinations of $\overline{\text{RAS}}$ addresses (A0 - A10/A11) are executed at least every 32ms/

64ms, regardless of sequence. The CBR REFRESH cycle will invoke the refresh counter for automatic $\overline{\text{RAS}}$ addressing.


If CBR REFRESH is used, the number of cycles is a "don't care."

FUNCTIONAL BLOCK DIAGRAM
MT4C4M4B1 (11 row-addresses)



- *NOTE:**
1. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, EW detection circuit output is a HIGH (EARLY WRITE).
 2. If $\overline{\text{CAS}}$ goes LOW prior to $\overline{\text{WE}}$ going LOW, EW detection circuit output is a LOW (LATE WRITE).

FUNCTIONAL BLOCK DIAGRAM
MT4C4M4A1 (12 row-addresses)



DRAM

- *NOTE:** 1. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, EW detection circuit output is a HIGH (EARLY WRITE).
2. If \overline{CAS} goes LOW prior to \overline{WE} going LOW, EW detection circuit output is a LOW (LATE WRITE).

TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT
						r	c	DQ1-DQ4
Standby		H	H→X	X	X	X	X	High-Z
READ		L	L	H	L	ROW	COL	Data-Out
EARLY WRITE		L	L	L	X	ROW	COL	Data-In
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In
RAS ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	X	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to V_{SS} (5.0V) .. -1.0V to +7.0V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic)..... -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = +5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) ($V_{CC} = +5V \pm 10\%$), 4,096-cycle refresh

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-6	-7		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	lcc1	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = \text{Other Inputs} = V_{CC} - 0.2V$)	lcc2	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [\text{MIN}]$)	lcc3	90	80	mA	3, 4, 28, 30
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC} = t_{PC} [\text{MIN}]$)	lcc4	70	60	mA	3, 4, 28, 30
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC} [\text{MIN}]$)	lcc5	90	80	mA	3, 28, 30
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [\text{MIN}]$)	lcc6	90	80	mA	3, 5, 28

(Notes: 1, 6, 7) ($V_{CC} = +5V \pm 10\%$), 2,048-cycle refresh

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-6	-7		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	lcc1	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = \text{Other Inputs} = V_{CC} - 0.2V$)	lcc2	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [\text{MIN}]$)	lcc3	120	110	mA	3, 4, 27, 30
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC} = t_{PC} [\text{MIN}]$)	lcc4	90	80	mA	3, 4, 27, 30
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC} [\text{MIN}]$)	lcc5	120	110	mA	3, 27, 30
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [\text{MIN}]$)	lcc6	120	110	mA	3, 5, 27

DRAM

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: Addresses	C _{i1}	5	pF	2
Input Capacitance: RAS, CAS, WE, OE	C _{i2}	7	pF	2
Input/Output Capacitance: DQ	C _{i0}	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (V_{cc} = +5V±10%)

AC CHARACTERISTICS	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		ns	
READ WRITE cycle time	^t RWC	150		180		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	85		95		ns	
Access time from RAS	^t RAC		60		70	ns	14
Access time from CAS	^t CAC		15		20	ns	15
Output Enable	^t OE		15		20	ns	23
Access time from column-address	^t AA		30		35	ns	
Access time from CAS precharge	^t CPA		35		40	ns	
RAS pulse width	^t RAS	60	100,000	70	100,000	ns	
RAS pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	ns	
RAS hold time	^t RSH	15		20		ns	
RAS precharge time	^t RP	40		50		ns	
CAS pulse width	^t CAS	15	100,000	20	100,000	ns	
CAS hold time	^t CSH	60		70		ns	
CAS precharge time	^t CPN	10		10		ns	16
CAS precharge time (FAST PAGE MODE)	^t CP	10		10		ns	
RAS to CAS delay time	^t RCD	20	45	20	50	ns	17
CAS to RAS precharge time	^t CRP	5		5		ns	
Row-address setup time	^t ASR	0		0		ns	
Row-address hold time	^t RAH	10		10		ns	
RAS to column-address delay time	^t RAD	15	30	15	35	ns	18
Column-address setup time	^t ASC	0		0		ns	
Column-address hold time	^t CAH	10		15		ns	
Column-address hold time (referenced to RAS)	^t AR	50		55		ns	
Column-address to RAS lead time	^t RAL	30		35		ns	
Read command setup time	^t RCS	0		0		ns	
Read command hold time (referenced to CAS)	^t RCH	0		0		ns	19
Read command hold time (referenced to RAS)	^t RRH	0		0		ns	19
CAS to output in Low-Z	^t CLZ	3		3		ns	29
Output buffer turn-off delay	^t OFF	3	15	3	20	ns	20, 29

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = +5V \pm 10\%$)


AC CHARACTERISTICS		-6		-7			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
\overline{WE} command setup time	t^1_{WCS}	0		0		ns	21, 27
Write command hold time	t^1_{WCH}	10		15		ns	
Write command hold time (referenced to \overline{RAS})	t^1_{WCR}	45		55		ns	
Write command pulse width	t^1_{WP}	10		15		ns	
Write command to \overline{RAS} lead time	t^1_{RWL}	15		20		ns	
Write command to \overline{CAS} lead time	t^1_{CWL}	15		20		ns	
Data-in setup time	t^1_{DS}	0		0		ns	22
Data-in hold time	t^1_{DH}	10		15		ns	22
Data-in hold time (referenced to \overline{RAS})	t^1_{DHR}	45		55		ns	
\overline{RAS} to \overline{WE} delay time	t^1_{RWD}	85		95		ns	21
Column-address to \overline{WE} delay time	t^1_{AWD}	55		60		ns	21
\overline{CAS} to \overline{WE} delay time	t^1_{CWD}	40		45		ns	21
Transition time (rise or fall)	t^1_T	3	50	3	50	ns	9, 10
Refresh period (2,048/4,096 cycles)	t^1_{REF}		32/64		32/64	ms	26
\overline{RAS} to \overline{CAS} precharge time	t^1_{RPC}	0		0		ns	
\overline{CAS} setup time (CBR REFRESH)	t^1_{CSR}	5		5		ns	5
\overline{CAS} hold time (CBR REFRESH)	t^1_{CHR}	15		15		ns	5
\overline{WE} hold time (CBR REFRESH)	t^1_{WRH}	10		10		ns	25
\overline{WE} setup time (CBR REFRESH)	t^1_{WRP}	10		10		ns	25
\overline{WE} hold time (WCBR test cycle)	t^1_{WTH}	10		10		ns	25
\overline{WE} setup time (WCBR test cycle)	t^1_{WTS}	10		10		ns	25
\overline{OE} setup prior to \overline{RAS} during HIDDEN REFRESH cycle	t^1_{ORD}	0		0		ns	
Output disable	t^1_{OD}	3	15	3	20	ns	29
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	t^1_{OEH}	15		15		ns	

DRAM


NOTES

1. All voltages referenced to V_{ss}.
2. This parameter is sampled. V_{cc} = 5V ±10%; f = 1 MHz.
3. I_{cc} is dependent on cycle rates.
4. I_{cc} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100µs is required after power-up followed by eight $\overline{\text{RAS}}$ REFRESH cycles ($\overline{\text{RAS}}$ ONLY or CBR with $\overline{\text{WE}}$ HIGH) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the $\overline{\text{REF}}$ refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5\text{ns}$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}} = V_{IH}$, data output is High-Z.
12. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that $t_{\text{RCD}} < t_{\text{RCD}}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX})$.
16. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for $\overline{\text{CPN}}$.
17. Operation within the $t_{\text{RCD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MAX})$ can be met. $t_{\text{RCD}}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{\text{RAD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MIN})$ and $t_{\text{CAC}}(\text{MIN})$ can be met. t_{RAD} (MAX) is specified as a reference point only; if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{\text{OFF}}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters. t_{WCS} applies to EARLY WRITE cycles. t_{RWD} , t_{AWD} and t_{CWD} apply to READ-MODIFY-WRITE cycles. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN})$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{MIN})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN})$ and $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN})$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after $\overline{\text{CAS}}$ goes LOW results in a LATE WRITE ($\overline{\text{OE}}$ -controlled) cycle. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not applicable in a LATE WRITE cycle.
22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. If $\overline{\text{OE}}$ is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$ and $\overline{\text{OE}} = \text{HIGH}$.
25. t_{WTS} and t_{WTH} are setup and hold specifications for the $\overline{\text{WE}}$ pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.
26. 32ms is 2,048-cycle refresh; 64ms is 4,096-cycle refresh.
27. 2,048-row refresh.
28. 4,096-row refresh.
29. The 3ns minimum is a parameter guaranteed by design.
30. Column-address changed once each cycle.


READ CYCLE




EARLY WRITE CYCLE



READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




▨ DON'T CARE
▩ UNDEFINED

RAS ONLY REFRESH CYCLE
(ADDR = A0-A10, A11; WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




▨ DON'T CARE
▩ UNDEFINED

NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or $t_{CP}(\text{whichever is greater}) + t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.

CBR REFRESH CYCLE
(Addresses and \overline{OE} = DON'T CARE)



HIDDEN REFRESH CYCLE ²⁴
(\overline{WE} = HIGH; \overline{OE} = LOW)



DRAM

4 MEG x 4 DRAM

5.0V FAST PAGE MODE,
OPTIONAL SELF REFRESH

FEATURES

- JEDEC- and industry-standard x4 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single power supply: +5.0V ±10%
- Low power, 1mW standby; 275mW active, typical (B1)
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), HIDDEN and SELF
- 2,048-cycle (11 row, 11 column addresses) or 4,096-cycle (12 row, 10 column addresses)
- Optional SELF REFRESH mode, with Extended Refresh rate (4X)

OPTIONS

- Timing

60ns access	-6
70ns access	-7
- Packages

Plastic SOJ (300 mil)	DJ
Plastic TSOP (300 mil)	TG
- Refresh

Standard	none
Self refresh	S
- Refresh Period


2,048 cycles at 32ms	B1
4,096 cycles at 64ms	A1
2,048 cycles at 128ms	B1 S
- Part Number Example: MT4C4M4B1DJ-6 S

MARKING

GENERAL DESCRIPTION

The MT4C4M4A1/B1(S) are randomly accessed solid-state memories containing 16,777,216 bits organized in a x4 configuration. The MT4C4M4A1 and MT4C4M4B1 are the same DRAM versions except that the MT4C4M4B1 has a 2,048-cycle refresh instead of a 4,096-cycle refresh. All further references made to the MT4C4M4A1 also apply to the MT4C4M4B1 unless specifically stated otherwise. For a device with a 2,048-cycle refresh, $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. For a device with a 4,096-cycle refresh, $\overline{\text{RAS}}$ is used to latch the first 12 bits and $\overline{\text{CAS}}$ the latter 10 bits (A10 and A11 are "don't care" bits).

PIN ASSIGNMENT (Top View)



READ and WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pins remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

If $\overline{\text{WE}}$ goes LOW after data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ WRITE cycle. The four data inputs and the four data outputs are routed through four pins using common I/O, and pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.

FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

REFRESH

Preserve correct memory cell data by maintaining power and executing a $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR, or HIDDEN) so that all 2,048/4,096 combinations of $\overline{\text{RAS}}$ addresses are executed at least every 32ms/64ms, regardless of sequence. The CBR REFRESH cycle will invoke the refresh counter for automatic $\overline{\text{RAS}}$ addressing.


An optional SELF REFRESH mode is also available on the MT4C4M4B1 S. The "S" option allows the user the choice of a fully static low-power data retention mode, or a dynamic refresh mode at the extended refresh period of 128ms (B1) four times longer than the standard 32ms (B1) specification.

The optional SELF REFRESH feature is initiated by performing a CBR REFRESH cycle and holding $\overline{\text{RAS}}$ LOW

for the specified t_{RASS} . Additionally, the "S" option allows for an extended refresh rate of 62.5 μ s per row if using distributed CBR REFRESH. This refresh rate can be applied during normal operation or during a standby or BATTERY BACKUP mode.


The SELF REFRESH mode is terminated by driving $\overline{\text{RAS}}$ HIGH for a minimum time of t_{RPS} ($\approx t_{\text{RCns}}$). This delay allows for the completion of any internal refresh cycles that may be in process at the time of the $\overline{\text{RAS}}$ LOW-to-HIGH transition. If the DRAM controller uses a distributed CBR refresh sequence, a burst refresh is not required upon exiting SELF REFRESH mode. However, if the DRAM controller utilizes $\overline{\text{RAS}}$ ONLY or BURST REFRESH sequence, all 2,048 (B1) rows must be refreshed within 300 μ s prior to the resumption of normal operation.

FUNCTIONAL BLOCK DIAGRAM
MT4C4M4B1 (11 row-addresses)



- *NOTE:**
1. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, EW detection circuit output is a HIGH (EARLY WRITE).
 2. If $\overline{\text{CAS}}$ goes LOW prior to $\overline{\text{WE}}$ going LOW, EW detection circuit output is a LOW (LATE WRITE).
 3. SELF REFRESH oscillator and timer - S option only.

FUNCTIONAL BLOCK DIAGRAM
MT4C4M4A1 (12 row-addresses)



- *NOTE:**
1. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, EW detection circuit output is a HIGH (EARLY WRITE).
 2. If \overline{CAS} goes LOW prior to \overline{WE} going LOW, EW detection circuit output is a LOW (LATE WRITE).

TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT
						t _R	t _C	DQ1-DQ4
Standby		H	H→X	X	X	X	X	High-Z
READ		L	L	H	L	ROW	COL	Data-Out
EARLY WRITE		L	L	L	X	ROW	COL	Data-In
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
FAST-PAGE-MODE	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out
READ	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out
FAST-PAGE-MODE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In
EARLY-WRITE	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In
READ-WRITE	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In
RAS ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	X	High-Z
SELF REFRESH		H→L	L	H	X	X	X	High-Z

NEW
DRAM



MT4C4M4A1/B1(S)
4 MEG x 4 DRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to V_{SS} -1.0V to +7.0V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = +5.0V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 5.5V (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -5.0mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS
(Notes: 1, 6, 7) ($V_{CC} = +5.0V \pm 10\%$), 2,048-cycle refresh

PARAMETER/CONDITION	VERSION	SYMBOL	MAX		UNITS	NOTES
			-6	-7		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)		lcc1	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = \text{Other Inputs} = V_{CC} - 0.2V$)	MT4C4M4B1	lcc2	1	1	mA	
	MT4C4M4B1(S)	lcc2	200	200	μA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t'RC = t'RC$ [MIN])		lcc3	120	110	mA	3, 4, 30
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t'PC = t'PC$ [MIN])		lcc4	90	80	mA	3, 4, 27, 30
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t'RC = t'RC$ [MIN])		lcc5	120	110	mA	3, 30
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t'RC = t'RC$ [MIN])		lcc6	120	110	mA	3, 5
REFRESH CURRENT: Extended Average power supply current, $\overline{CAS} = 0.2V$ or CBR cycling; $\overline{RAS} = t'RAS$ (MIN); $WE = 0.2V$; A0-A11 and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$ (D_{IN} may be left open); $t'RC = 62.5\mu s$	MT4C4M4B1 S	lcc7	300	300	μA	3, 5
REFRESH CURRENT: SELF Average power supply current, CBR cycling with $\overline{RAS} \geq t'RASS$ (MIN) and \overline{CAS} held LOW; $WE = V_{CC} - 0.2V$; A0-A11 and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$ (D_{IN} may be left open)	MT4C4M4B1 S	lcc8	300	300	μA	5

(Notes: 1, 6, 7) ($V_{CC} = +5.0V \pm 10\%$), 4,096-cycle refresh

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-6	-7		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	lcc1	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = \text{Other Inputs} = V_{CC} - 0.2V$)	lcc2	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t'RC = t'RC$ [MIN])	lcc3	100	90	mA	3, 4, 30
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t'PC = t'PC$ [MIN])	lcc4	80	70	mA	3, 4, 30
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t'RC = t'RC$ [MIN])	lcc5	100	90	mA	3, 30
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t'RC = t'RC$ [MIN])	lcc6	100	90	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: Address pins	C _{I1}	5	pF	2
Input Capacitance: RAS, CAS, WE, OE	C _{I2}	7	pF	2
Input/Output Capacitance: DQ	C _{I0}	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (V_{CC} = +5.0V ±10%)

AC CHARACTERISTICS	PARAMETER	SYM	-6		-7		UNITS	NOTES
			MIN	MAX	MIN	MAX		
	Random READ or WRITE cycle time	^t RC	110		130		ns	
	READ WRITE cycle time	^t RWC	150		180		ns	
	FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		ns	
	FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	85		95		ns	
	Access time from RAS	^t RAC		60		70	ns	14
	Access time from CAS	^t CAC		15		20	ns	15
	Output Enable	^t OE		15		20	ns	23
	Access time from column-address	^t AA		30		35	ns	
	Access time from CAS precharge	^t CPA		35		40	ns	
	RAS pulse width	^t RAS	60	100,000	70	100,000	ns	
	RAS pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	ns	
	RAS hold time	^t RSH	15		20		ns	
	RAS precharge time	^t RP	40		50		ns	
	CAS pulse width	^t CAS	15	100,000	20	100,000	ns	
	CAS hold time	^t CSH	60		70		ns	
	CAS precharge time (CBR REFRESH)	^t CPN	10		10		ns	16
	CAS precharge time (FAST PAGE MODE)	^t CP	10		10		ns	
	RAS to CAS delay time	^t RCD	20	45	20	50	ns	17
	CAS to RAS precharge time	^t CRP	5		5		ns	
	Row-address setup time	^t ASR	0		0		ns	
	Row-address hold time	^t RAH	10		10		ns	
	RAS to column-address delay time	^t RAD	15	30	15	35	ns	18
	Column-address setup time	^t ASC	0		0		ns	
	Column-address hold time	^t CAH	10		15		ns	
	Column-address hold time (referenced to RAS)	^t AR	50		55		ns	
	Column-address to RAS lead time	^t RAL	30		35		ns	
	Read command setup time	^t RCS	0		0		ns	
	Read command hold time (referenced to CAS)	^t RCH	0		0		ns	19
	Read command hold time (referenced to RAS)	^t RRH	0		0		ns	19
	CAS to output in Low-Z	^t CLZ	3		3		ns	28
	Output buffer turn-off delay	^t OFF	3	15	3	20	ns	20, 28

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = +5.0V \pm 10\%$)

AC CHARACTERISTICS	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
\overline{WE} command setup time	t^1_{WCS}	0		0		ns	21
Write command hold time	t^1_{WCH}	10		15		ns	
Write command hold time (referenced to \overline{RAS})	t^1_{WCR}	45		55		ns	
Write command pulse width	t^1_{WP}	10		15		ns	
Write command to \overline{RAS} lead time	t^1_{RWL}	15		20		ns	
Write command to \overline{CAS} lead time	t^1_{CWL}	15		20		ns	
Data-in setup time	t^1_{DS}	0		0		ns	22
Data-in hold time	t^1_{DH}	10		15		ns	22
Data-in hold time (referenced to \overline{RAS})	t^1_{DHR}	45		55		ns	
\overline{RAS} to \overline{WE} delay time	t^1_{RWD}	85		95		ns	21
Column-address to \overline{WE} delay time	t^1_{AWD}	55		60		ns	21
\overline{CAS} to \overline{WE} delay time	t^1_{CWD}	40		45		ns	21
Transition time (rise or fall)	t^1_{T}	3	50	3	50	ns	9, 10
Refresh period (2,048/4,096 cycles)	t^1_{REF}		32/64		32/64	ms	26
Refresh period - S option (2,048 cycles)	t^1_{REF}		128		128	ms	27
\overline{RAS} to \overline{CAS} precharge time	t^1_{RPC}	0		0		ns	
\overline{CAS} setup time (CBR REFRESH)	t^1_{CSR}	5		5		ns	5
\overline{CAS} hold time (CBR REFRESH)	t^1_{CHR}	15		15		ns	5
\overline{WE} hold time (CBR REFRESH)	t^1_{WRH}	10		10		ns	25
\overline{WE} setup time (CBR REFRESH)	t^1_{WRP}	10		10		ns	25
\overline{WE} hold time (WCBR test cycle)	t^1_{WTH}	10		10		ns	25
\overline{WE} setup time (WCBR test cycle)	t^1_{WTS}	10		10		ns	25
\overline{OE} setup prior to \overline{RAS} during HIDDEN REFRESH cycle	t^1_{ORD}	0		0		ns	
Output disable	t^1_{OD}	3	15	3	20	ns	28
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	t^1_{OEH}	15		15		ns	
\overline{RAS} pulse width entering SELF REFRESH	t^1_{RASS}	100		100		μs	27, 29
\overline{RAS} precharge time exiting SELF REFRESH	t^1_{RPS}	110		130		ns	27, 29
\overline{CAS} hold time entering SELF REFRESH	t^1_{CHD}	15		15		ns	27, 29


NOTES



1. All voltages referenced to V_{SS} .
2. This parameter is sampled. $V_{CC} = 5.0V$; $f = 1 \text{ MHz}$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by eight RAS REFRESH cycles ($\overline{\text{RAS}}$ ONLY or CBR with $\overline{\text{WE}}$ HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the ${}^t\text{REF}$ refresh requirement is exceeded.
8. AC characteristics assume ${}^tT = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}} = V_{IH}$, data output is High-Z.
12. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and $100pF$.
14. Assumes that ${}^t\text{RCD} < {}^t\text{RCD (MAX)}$. If ${}^t\text{RCD}$ is greater than the maximum recommended value shown in this table, ${}^t\text{RAC}$ will increase by the amount that ${}^t\text{RCD}$ exceeds the value shown.
15. Assumes that ${}^t\text{RCD} \geq {}^t\text{RCD (MAX)}$.
16. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for ${}^t\text{CPN}$.
17. Operation within the ${}^t\text{RCD (MAX)}$ limit ensures that ${}^t\text{RAC (MAX)}$ can be met. ${}^t\text{RCD (MAX)}$ is specified as a reference point only; if ${}^t\text{RCD}$ is greater than the specified ${}^t\text{RCD (MAX)}$ limit, then access time is controlled exclusively by ${}^t\text{CAC}$.
18. Operation within the ${}^t\text{RAD (MAX)}$ limit ensures that ${}^t\text{RAC (MIN)}$ and ${}^t\text{CAC (MIN)}$ can be met. ${}^t\text{RAD (MAX)}$ is specified as a reference point only; if ${}^t\text{RAD}$ is greater than the specified ${}^t\text{RAD (MAX)}$ limit, then access time is controlled exclusively by ${}^t\text{AA}$.
19. Either ${}^t\text{RCH}$ or ${}^t\text{RRH}$ must be satisfied for a READ cycle.
20. ${}^t\text{OFF (MAX)}$ defines the time at which the output achieves the open circuit condition, and is not referenced to V_{OH} or V_{OL} .
21. ${}^t\text{WCS}$, ${}^t\text{RWD}$, ${}^t\text{AWD}$ and ${}^t\text{CWD}$ are not restrictive operating parameters. ${}^t\text{WCS}$ applies to EARLY WRITE cycles. ${}^t\text{RWD}$, ${}^t\text{AWD}$ and ${}^t\text{CWD}$ apply to READ-MODIFY-WRITE cycles. If ${}^t\text{WCS} \geq {}^t\text{WCS (MIN)}$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If ${}^t\text{RWD} \geq {}^t\text{RWD (MIN)}$, ${}^t\text{AWD} \geq {}^t\text{AWD (MIN)}$ and ${}^t\text{CWD} \geq {}^t\text{CWD (MIN)}$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after $\overline{\text{CAS}}$ goes LOW results in a LATE WRITE ($\overline{\text{OE}}$ -controlled) cycle. ${}^t\text{WCS}$, ${}^t\text{RWD}$, ${}^t\text{CWD}$ and ${}^t\text{AWD}$ are not applicable in a LATE WRITE cycle.
22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. If $\overline{\text{OE}}$ is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$ and $\overline{\text{OE}} = \text{HIGH}$.
25. ${}^t\text{WTS}$ and ${}^t\text{WTH}$ are setup and hold specifications for the $\overline{\text{WE}}$ pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of ${}^t\text{WRP}$ and ${}^t\text{WRH}$ in the CBR REFRESH cycle.
26. 32ms is a 2,048-cycle refresh, 64ms is a 4,096-cycle refresh.
27. 2,048-row refresh.
28. The 3ns minimum is a parameter guaranteed by design.
29. Refresh must be completed within the time of three external refresh rate periods prior to active use of the DRAM (provided distributed CBR REFRESH is used when in the active mode). Alternatively, a complete set of row refreshes must be executed when exiting SELF REFRESH prior to active use of the DRAM if anything other than distributed CBR REFRESH is used in the active mode.
30. Column-address changed once each cycle.

READ CYCLE




EARLY WRITE CYCLE




 DONT CARE
 UNDEFINED

READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




DON'T CARE
 UNDEFINED

RAS ONLY REFRESH CYCLE
(ADDR = A0-A10, A11; WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




DON'T CARE
 UNDEFINED

NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or $t_{CP}(\text{whichever is greater}) + t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.

CBR REFRESH CYCLE
(Addresses and \overline{OE} = DON'T CARE)




HIDDEN REFRESH CYCLE²⁴
(\overline{WE} = HIGH; \overline{OE} = LOW)



DON'T CARE
 UNDEFINED

SELF REFRESH CYCLE
(Addresses and OE = DON'T CARE)



- NOTE:**
1. Once t_{RASS} (MIN) is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
 2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.

DRAM

4 MEG x 4 DRAM

**3.3V FAST PAGE MODE,
OPTIONAL SELF REFRESH**

FEATURES

- JEDEC- and industry-standard x4 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single power supply: +3.3V \pm 0.3V
- Low power, 0.4mW standby; 180mW active, typical (B1)
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), HIDDEN and SELF
- 2,048-cycle (11 row, 11 column addresses) or 4,096-cycle (12 row, 10 column addresses)
- Optional SELF REFRESH mode, with Extended Refresh rate (4X)

OPTIONS

- Timing

60ns access	-6
70ns access	-7
- Packages

Plastic SOJ (300 mil)	DJ
Plastic TSOP (300 mil)	TG
- Refresh

Standard	none
Self refresh	S
- Refresh Period

2,048 cycles at 32ms	B1
4,096 cycles at 64ms	A1
2,048 cycles at 128ms	B1 S
- Part Number Example: MT4LC4M4B1DJ-6 S


MARKING

GENERAL DESCRIPTION


The MT4LC4M4A1/B1(S) are randomly accessed solid-state memories containing 16,777,216 bits organized in a x4 configuration. The MT4LC4M4A1 and MT4LC4M4B1 are the same DRAM versions except that the MT4LC4M4B1 has a 2,048-cycle refresh instead of a 4,096-cycle refresh. All further references made to the MT4LC4M4A1 also apply to the MT4LC4M4B1 unless specifically stated otherwise. For a device with a 2,048-cycle refresh, $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. For a device with a

PIN ASSIGNMENT (Top View)

24/26-Pin SOJ (DC-2)



24/26-Pin TSOP (DD-2)



4,096-cycle refresh, $\overline{\text{RAS}}$ is used to latch the first 12 bits and $\overline{\text{CAS}}$ the latter 10 bits (A10 and A11 are "don't care" bits).

READ and WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pins remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

If $\overline{\text{WE}}$ goes LOW after data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ WRITE cycle. The four data inputs and the four data outputs are routed through four pins using common I/O, and pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.

FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

REFRESH

Preserve correct memory cell data by maintaining power and executing a $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR, or HIDDEN) so that all 2,048/4,096 combinations of $\overline{\text{RAS}}$ addresses are executed at least every 32ms/64ms, regardless of sequence. The CBR REFRESH cycle will invoke the refresh counter for automatic $\overline{\text{RAS}}$ addressing.

An optional SELF REFRESH mode is also available on the MT4LC4M4B1 S. The "S" option allows the user the choice of a fully static low-power data retention mode, or a dynamic refresh mode at the extended refresh period of 128ms (B1) four times longer than the standard 32ms (B1) specification.


The optional SELF REFRESH feature is initiated by performing a CBR REFRESH cycle and holding $\overline{\text{RAS}}$ LOW

for the specified $\overline{\text{RAS}}$. Additionally, the "S" option allows for an extended refresh rate of 62.5 μ s per row if using distributed CBR REFRESH. This refresh rate can be applied during normal operation or during a standby or extended refresh mode.

The SELF REFRESH mode is terminated by driving $\overline{\text{RAS}}$ HIGH for a minimum time of $\overline{\text{RPS}}$ ($\approx \overline{\text{RCns}}$). This delay allows for the completion of any internal refresh cycles that may be in process at the time of the $\overline{\text{RAS}}$ LOW-to-HIGH transition. If the DRAM controller uses a distributed CBR refresh sequence, a burst refresh is not required upon exiting SELF REFRESH mode. However, if the DRAM controller utilizes $\overline{\text{RAS}}$ ONLY or BURST REFRESH sequence, all 2,048 (B1) rows must be refreshed within 300 μ s prior to the resumption of normal operation.


FUNCTIONAL BLOCK DIAGRAM

MT4LC4M4B1 (11 row-addresses)



- *NOTE:**
1. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, EW detection circuit output is a HIGH (EARLY WRITE).
 2. If $\overline{\text{CAS}}$ goes LOW prior to $\overline{\text{WE}}$ going LOW, EW detection circuit output is a LOW (LATE WRITE).
 3. SELF REFRESH oscillator and timer - S option only.

FUNCTIONAL BLOCK DIAGRAM
MT4LC4M4A1 (12 row-addresses)



- *NOTE:** 1. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, EW detection circuit output is a HIGH (EARLY WRITE).
 2. If \overline{CAS} goes LOW prior to \overline{WE} going LOW, EW detection circuit output is a LOW (LATE WRITE).

TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT
						'R	'C	DQ1-DQ4
Standby		H	H→X	X	X	X	X	High-Z
READ		L	L	H	L	ROW	COL	Data-Out
EARLY WRITE		L	L	L	X	ROW	COL	Data-In
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In
\overline{RAS} ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	X	High-Z
SELF REFRESH		H→L	L	H	X	X	X	High-Z



ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to V_{SS} -1.0V to +4.6V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 3.6V (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 3.6V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -2mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 2mA)	V _{OL}		0.4	V	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS
(Notes: 1, 6, 7) ($V_{CC} = +3.3V \pm 0.3V$); 2,048-cycle refresh

PARAMETER/CONDITION	VERSION	SYMBOL	MAX		UNITS	NOTES
			-6	-7		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)		lcc1	1	1	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = \text{Other Inputs} = V_{CC} - 0.2V$)	MT4LC4M4B1	lcc2	500	500	μA	
	MT4LC4M4B1 S	lcc2	150	150	μA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [\text{MIN}]$)		lcc3	120	110	mA	3, 4, 30
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC} = t_{PC} [\text{MIN}]$)		lcc4	90	80	mA	3, 4, 30
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC} [\text{MIN}]$)		lcc5	120	110	mA	3, 30
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [\text{MIN}]$)		lcc6	120	110	mA	3, 5
REFRESH CURRENT: Extended Average power supply current, $\overline{CAS} = 0.2V$ or CBR cycling; $\overline{RAS} = t_{RAS}(\text{MIN})$; $\overline{WE} = 0.2V$; A0-A11 and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$ (D_{IN} may be left open); $t_{RC} = 62.5\mu s$	MT4LC4M4B1 S	lcc7	300	300	μA	3, 5
REFRESH CURRENT: SELF Average power supply current, CBR cycling with $\overline{RAS} \geq t_{RASS}(\text{MIN})$ and \overline{CAS} held LOW; $\overline{WE} = V_{CC} - 0.2V$; A0-A11 and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$ (D_{IN} may be left open)	MT4LC4M4B1 S	lcc8	300	300	μA	5

(Notes: 1, 6, 7) ($V_{CC} = +3.3V \pm 0.3V$); 4,096-cycle refresh

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-6	-7		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	lcc1	1	1	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = \text{Other Inputs} = V_{CC} - 0.2V$)	lcc2	500	500	μA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [\text{MIN}]$)	lcc3	100	90	mA	3, 4, 30
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC} = t_{PC} [\text{MIN}]$)	lcc4	80	70	mA	3, 4, 30
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC} [\text{MIN}]$)	lcc5	100	90	mA	3, 30
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [\text{MIN}]$)	lcc6	100	90	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: Address pins	C _{I1}	5	pF	2
Input Capacitance: RAS, CAS, WE, OE	C _{I2}	7	pF	2
Input/Output Capacitance: DQ	C _{I0}	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (V_{CC} = +3.3V ±0.3V)

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		ns	
READ WRITE cycle time	^t RWC	150		180		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	85		95		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		60		70	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		15		20	ns	15
Output Enable	^t OE		15		20	ns	23
Access time from column-address	^t AA		30		35	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		35		40	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	60	100,000	70	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	15		20		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	40		50		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	15	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	60		70		ns	
$\overline{\text{CAS}}$ precharge time (CBR REFRESH)	^t CPN	10		10		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	45	20	50	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		ns	
Row-address setup time	^t ASR	0		0		ns	
Row-address hold time	^t RAH	10		10		ns	
$\overline{\text{RAS}}$ to column-address delay time	^t RAD	15	30	15	35	ns	18
Column-address setup time	^t ASC	0		0		ns	
Column-address hold time	^t CAH	10		15		ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	50		55		ns	
Column-address to $\overline{\text{RAS}}$ lead time	^t RAL	30		35		ns	
Read command setup time	^t RCS	0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	3		3		ns	28
Output buffer turn-off delay	^t OFF	3	15	3	20	ns	20, 28

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = +3.3V \pm 0.3V$)

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
\overline{WE} command setup time	tWCS	0		0		ns	21
Write command hold time	tWCH	10		15		ns	
Write command hold time (referenced to \overline{RAS})	tWCR	45		55		ns	
Write command pulse width	tWP	10		15		ns	
Write command to \overline{RAS} lead time	tRWL	15		20		ns	
Write command to \overline{CAS} lead time	tCWL	15		20		ns	
Data-in setup time	tDS	0		0		ns	22
Data-in hold time	tDH	10		15		ns	22
Data-in hold time (referenced to \overline{RAS})	tDHR	45		55		ns	
\overline{RAS} to \overline{WE} delay time	tRWD	85		95		ns	21
Column-address to \overline{WE} delay time	tAWD	55		60		ns	21
\overline{CAS} to \overline{WE} delay time	tCWD	40		45		ns	21
Transition time (rise or fall)	tT	3	50	3	50	ns	9, 10
Refresh period (2,048/4,096 cycles)	tREF		32/64		32/64	ms	26
Refresh period - S option (2,048 cycles)	tREF		128		128	ms	27
\overline{RAS} to \overline{CAS} precharge time	tRPC	0		0		ns	
\overline{CAS} setup time (CBR REFRESH)	tCSR	5		5		ns	5
\overline{CAS} hold time (CBR REFRESH)	tCHR	15		15		ns	5
\overline{WE} hold time (CBR REFRESH)	tWRH	10		10		ns	25
\overline{WE} setup time (CBR REFRESH)	tWRP	10		10		ns	25
\overline{WE} hold time (WCBR test cycle)	tWTH	10		10		ns	25
\overline{WE} setup time (WCBR test cycle)	tWTS	10		10		ns	25
\overline{OE} setup prior to \overline{RAS} during HIDDEN REFRESH cycle	tORD	0		0		ns	
Output disable	tOD	3	15	3	20	ns	28
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	tOEH	15		15		ns	
\overline{RAS} pulse width entering SELF REFRESH	tRASS	100		100		μs	27, 29
\overline{RAS} precharge time exiting SELF REFRESH	tRPS	110		130		ns	27, 29
\overline{CAS} hold time entering SELF REFRESH	tCHD	15		15		ns	27, 29


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. $V_{CC} = +3.3V$; $f = 1$ MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100 μ s is required after power-up followed by eight RAS REFRESH cycles (RAS ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the \overline{REF} refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5$ ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates, 100pF and $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RAC} (MIN)$ and $t_{CAC} (MIN)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition, and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters. t_{WCS} applies to EARLY WRITE cycles. t_{RWD} , t_{AWD} and t_{CWD} apply to READ-MODIFY-WRITE cycles. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE WRITE (\overline{OE} -controlled) cycle. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not applicable in a LATE WRITE cycle.
22. These parameters are referenced to \overline{CAS} leading edge in EARLY WRITE cycles and \overline{WE} leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. If \overline{OE} is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
25. t_{WTS} and t_{WTH} are setup and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.
26. 32ms is a 2,048-cycle refresh, 64ms is a 4,096-cycle refresh.
27. 2,048-row refresh.
28. The 3ns minimum is a parameter guaranteed by design.
29. Refresh must be completed within the time of three external refresh rate periods prior to active use of the DRAM (provided distributed CBR REFRESH is used when in the active mode). Alternatively, a complete set of row refreshes must be executed when exiting SELF REFRESH prior to active use of the DRAM if anything other than distributed CBR REFRESH is used in the active mode.
30. Column-address changed once each cycle.

READ CYCLE




EARLY WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




▨ DON'T CARE
▩ UNDEFINED

RAS ONLY REFRESH CYCLE
(ADDR = A0-A10, A11; WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




▨ DON'T CARE
▩ UNDEFINED

NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or $t_{CP}(\text{whichever is greater}) + t_{DS}(\text{MIN}) + \text{any guardband}$ between data-out and driving the bus with the new data-in.

CBR REFRESH CYCLE
(Addresses and \overline{OE} = DON'T CARE)




HIDDEN REFRESH CYCLE²⁴
(\overline{WE} = HIGH; \overline{OE} = LOW)



DON'T CARE
 UNDEFINED

SELF REFRESH CYCLE
(A0-A11 and \overline{OE} = DON'T CARE)



DON'T CARE
 UNDEFINED

- NOTE:**
1. Once t_{RASS} (MIN) is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
 2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.

DRAM

4 MEG x 4 DRAM

**3.3V EDO PAGE MODE,
 OPTIONAL SELF REFRESH**

FEATURES

- Industry-standard x4 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single power supply: +3.3V \pm 0.3V
- Low power, 0.4mW standby; 150mW active, typical
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR), HIDDEN and SELF
- 4,096-cycle (12 row-, 10 column-addresses)
- Optional SELF REFRESH, Extended Refresh rate (2X)
- Extended data-out (EDO) PAGE access cycle

OPTIONS

- Timing
60ns access
- 70ns access

MARKING

- Packages
Plastic SOJ (300 mil) DJ
Plastic TSOP (300 mil) TG
- Refresh
Standard (4,096 cycles at 64ms) none
Self (4,096 cycles at 128ms) S
- Part Number Example: MT4LC4M4E9DJ-6 S

GENERAL DESCRIPTION

The MT4LC4M4E9(S) is a randomly accessed solid-state memory containing 16,777,216 bits organized in a x4 configuration. The MT4LC4M4E9 RAS is used to latch the first 12 bits and CAS the latter 10 bits (A10 and A11 are ignored during CAS falling edge). READ and WRITE cycles are selected with the WE input. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS, whichever occurs last. If WE goes LOW prior to CAS going LOW, the output pins remain open (High-Z) until the next CAS cycle, regardless of OE.

If WE goes LOW after CAS goes LOW, data-out (Q) is activated and retains the selected cell data as long as OE remains LOW and RAS or CAS remains LOW (regardless of WE). This late WE pulse results in a READ WRITE cycle. If WE toggles LOW after CAS goes back HIGH, the output pins will open (High-Z) until the next CAS cycle, regardless of OE.

PIN ASSIGNMENT (Top View)

24/26-Pin SOJ (DC-2)

Vcc	1	26	Vss
DQ1	2	25	DQ4
DQ2	3	24	DQ3
WE	4	23	CAS
RAS	5	22	OE
A11	6	21	A9
A10	8	19	A8
A0	9	18	A7
A1	10	17	A6
A2	11	16	A5
A3	12	15	A4
Vcc	13	14	Vss

24/26-Pin TSOP (DD-2)

Vcc	1	26	Vss
DQ1	2	25	DQ4
DQ2	3	24	DQ3
WE	4	23	CAS
RAS	5	22	OE
A11	6	21	A9
A10	8	19	A8
A0	9	18	A7
A1	10	17	A6
A2	11	16	A5
A3	12	15	A4
Vcc	13	14	Vss

The four data inputs and the four data outputs are routed through four pins using common I/O, and pin direction is controlled by WE and OE.

PAGE ACCESS

PAGE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined page boundary. The PAGE cycle is always initiated with a row-address strobed-in by RAS followed by a column-address strobed-in by CAS. CAS may be toggled-in by holding RAS LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the PAGE MODE of operation.

EDO

The MT4C4M4E9 provides EDO PAGE MODE which is an accelerated FAST PAGE MODE cycle. The primary advantage of EDO is the availability of data-out even after CAS returns HIGH. EDO allows CAS precharge time (CP) to occur without the output data going invalid. This elimination of CAS output control allows pipeline READS.

FAST PAGE MODE DRAMs have traditionally turned the output buffers off (High-Z) with the rising edge of CAS. EDO PAGE MODE DRAMs operate similarly to FAST PAGE MODE DRAMs, except data will remain valid or become valid after CAS goes HIGH during READS,

provided \overline{RAS} and \overline{OE} are held LOW. If \overline{OE} is pulsed while \overline{RAS} and \overline{CAS} are LOW, data will toggle from valid data to High-Z and back to the same valid data. If \overline{OE} is toggled or pulsed after \overline{CAS} goes HIGH while \overline{RAS} remains LOW, data will transition to and remain High-Z (refer to Figure 1).

If the DQ outputs are wire OR'd, \overline{OE} must be used to

disable idle banks of DRAMs. Alternatively, pulsing \overline{WE} to the idle banks during \overline{CAS} high time will also High-Z the outputs. Independent of \overline{OE} control, the outputs will disable after t_{OFF} , which is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.




Figure 1
OUTPUT ENABLE AND DISABLE

REFRESH

Preserve correct memory cell data by maintaining power and executing a \overline{RAS} cycle (READ, WRITE) or \overline{RAS} REFRESH cycle (\overline{RAS} ONLY, CBR, or HIDDEN) so that all 4,096 combinations of \overline{RAS} addresses are executed at least every 64ms, regardless of sequence. The CBR REFRESH cycle will invoke the refresh counter for automatic \overline{RAS} addressing.


An optional SELF REFRESH mode is also available on the MT4LC4M4E9 S. The "S" option allows the user the choice of a fully static low-power data retention mode, or a dynamic refresh mode at the extended refresh period of 128ms two times longer than the standard 64ms specification.

The optional SELF REFRESH feature is initiated by performing a CBR REFRESH cycle, and holding \overline{RAS} LOW for the specified t_{RASS} . Additionally, the "S" option allows

for an extended refresh rate of 31.3µs per row if using distributed CBR REFRESH. This refresh rate can be applied during normal operation or during a standby or BATTERY BACKUP mode.

The SELF REFRESH mode is terminated by driving \overline{RAS} HIGH for a minimum time of t_{RPS} ($\approx t_{RC}$). This delay allows for the completion of any internal refresh cycles that may be in process at the time of the \overline{RAS} LOW-to-HIGH transition. If the DRAM controller uses a distributed CBR refresh sequence, a burst refresh is not required upon exiting SELF REFRESH mode. However, if the DRAM controller utilizes \overline{RAS} ONLY or BURST REFRESH sequence, all 4,096 rows must be refreshed within 600µs prior to the resumption of normal operation.

FUNCTIONAL BLOCK DIAGRAM
MT4LC4M4A1 (12 row-addresses)



TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT
						t _R	t _C	DQ1-DQ4
Standby		H	H→X	X	X	X	X	High-Z
READ		L	L	H	L	ROW	COL	Data-Out
EARLY WRITE		L	L	L	X	ROW	COL	Data-In
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
EDO-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out
EDO-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In
EDO-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In
RAS ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	X	High-Z
SELF REFRESH		H→L	L	H	X	X	X	High-Z



**NEW
DRAM**

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to V_{SS}-1.0V to +4.6V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic)..... -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 3.6V (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 3.6V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -2mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	VERSION	SYMBOL	MAX		UNITS	NOTES
			-6	-7		
STANDBY CURRENT: (TTL) (R _{AS} = C _{AS} = V _{IH})		I _{CC1}	1	1	mA	
STANDBY CURRENT: (CMOS) (R _{AS} = C _{AS} = Other Inputs = V _{CC} -0.2V)	MT4LC4M4E9	I _{CC2}	500	500	μA	
	MT4LC4M4E9 S	I _{CC2}	150	150	μA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (R _{AS} , C _{AS} , Address Cycling: ^t RC = ^t RC [MIN])		I _{CC3}	100	90	mA	3, 4, 12
OPERATING CURRENT: EDO PAGE MODE Average power supply current (R _{AS} = V _{IL} , C _{AS} , Address Cycling: ^t PC = ^t PC [MIN])		I _{CC4}	80	70	mA	3, 4, 12
REFRESH CURRENT: R _{AS} ONLY Average power supply current (R _{AS} Cycling, C _{AS} = V _{IH} ; ^t RC = ^t RC [MIN])		I _{CC5}	100	90	mA	3, 12
REFRESH CURRENT: CBR Average power supply current (R _{AS} , C _{AS} , Address Cycling: ^t RC = ^t RC [MIN])		I _{CC6}	100	90	mA	3, 5
REFRESH CURRENT: Extended (S-only) Average power supply current, C _{AS} = 0.2V or CBR cycling; R _{AS} = ^t RAS(MIN); WE = 0.2V; A0-A12 and D _{IN} = V _{CC} - 0.2V or 0.2V (D _{IN} may be left open); ^t RC = 31.7μs	MT4LC4M4E9 S	I _{CC7}	300	300	μA	3, 5
REFRESH CURRENT: SELF (S-only) Average power supply current, CBR cycling with R _{AS} ≥ ^t RASS(MIN) and C _{AS} held LOW; WE = V _{CC} -0.2V; A0-A12 and D _{IN} = V _{CC} - 0.2V or 0.2V (D _{IN} may be left open)	MT4LC4M4E9 S	I _{CC8}	300	300	μA	5

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: Address pins	C _{I1}	5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{I2}	7	pF	2
Input/Output Capacitance: DQ	C _{I0}	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 13, 23) ($V_{CC} = +3.3V \pm 0.3V$)

AC CHARACTERISTICS	PARAMETER	SYM	-6		-7		UNITS	NOTES
			MIN	MAX	MIN	MAX		
	Random READ or WRITE cycle time	^t RC	110		130		ns	
	READ WRITE cycle time	^t RWC	150		180		ns	
	EDO PAGE MODE READ or WRITE cycle time	^t PC	25		30		ns	
	EDO PAGE MODE READ-WRITE cycle time	^t PRWC	85		95		ns	
	Access time from $\overline{\text{RAS}}$	^t RAC		60		70	ns	14
	Access time from $\overline{\text{CAS}}$	^t CAC	5	15	5	20	ns	11, 15
	Output Enable	^t OE		15		20	ns	23
	Access time from column-address	^t AA	15	30	15	35	ns	11
	Access time from $\overline{\text{CAS}}$ precharge	^t CPA	20	35	20	40	ns	11
	$\overline{\text{RAS}}$ pulse width	^t RAS	60	100,000	70	100,000	ns	
	$\overline{\text{RAS}}$ pulse width (EDO PAGE MODE)	^t RASP	60	100,000	70	100,000	ns	
	$\overline{\text{RAS}}$ hold time	^t RSH	15		20		ns	
	$\overline{\text{RAS}}$ precharge time	^t RP	40		50		ns	
	$\overline{\text{CAS}}$ pulse width	^t CAS	10	100,000	10	100,000	ns	
	$\overline{\text{CAS}}$ hold time	^t CSH	40		70		ns	
	$\overline{\text{CAS}}$ precharge time (CBR REFRESH)	^t CPN	10		10		ns	16
	$\overline{\text{CAS}}$ precharge time (EDO PAGE MODE)	^t CP	10		10		ns	
	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	45	20	50	ns	17
	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		ns	
	Row-address setup time	^t ASR	0		0		ns	
	Row-address hold time	^t RAH	10		10		ns	
	$\overline{\text{RAS}}$ to column-address delay time	^t RAD	15	30	15	35	ns	18
	Column-address setup time	^t ASC	0		0		ns	
	Column-address hold time	^t CAH	10		15		ns	
	Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	50		55		ns	
	Column-address to $\overline{\text{RAS}}$ lead time	^t RAL	30		35		ns	
	Read command setup time	^t RCS	0		0		ns	
	Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		ns	19
	Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		ns	19
	$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	3		3		ns	26
	Output buffer turn-off delay	^t OFF	3	15	3	20	ns	20, 26

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


 (Notes: 6, 7, 8, 9, 10, 13, 23) ($V_{CC} = 3.3V \pm 0.3V$)

AC CHARACTERISTICS	PARAMETER	SYM	-6		-7		UNITS	NOTES
			MIN	MAX	MIN	MAX		
WE command setup time	t_{WCS}	0		0		ns	21	
Write command hold time	t_{WCH}	10		15		ns		
Write command hold time (referenced to \overline{RAS})	t_{WCR}	45		55		ns		
Write command pulse width	t_{WCP}	10		10		ns		
Write command to \overline{RAS} lead time	t_{RWL}	15		20		ns		
Write command to \overline{CAS} lead time	t_{CWL}	15		20		ns		
Data-in setup time	t_{DS}	0		0		ns	22	
Data-in hold time	t_{DH}	10		15		ns	22	
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	45		55		ns		
\overline{RAS} to WE delay time	t_{RWD}	85		95		ns	21	
Column-address to WE delay time	t_{AWD}	55		60		ns	21	
\overline{CAS} to WE delay time	t_{CWD}	40		45		ns	21	
Transition time (rise or fall)	t_T	2	50	2	50	ns	9, 10	
Refresh period (4,096 cycles)	t_{REF}		64		64	ms		
Refresh period - S option (4,096 cycles)	t_{REF}		128		128	ms		
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	0		0		ns		
\overline{CAS} setup time (CBR REFRESH)	t_{CSR}	5		5		ns	5	
\overline{CAS} hold time (CBR REFRESH)	t_{CHR}	15		15		ns	5	
WE hold time (CBR REFRESH)	t_{WRH}	10		10		ns	25	
WE setup time (CBR REFRESH)	t_{WRP}	10		10		ns	25	
WE hold time (WCBR test cycle)	t_{WTH}	10		10		ns	25	
WE setup time (WCBR test cycle)	t_{WTS}	10		10		ns	25	
OE setup prior to \overline{RAS} during HIDDEN REFRESH cycle	t_{ORD}	0		0		ns		
Output disable	t_{OD}	3	15	3	20	ns	26	
OE hold time from WE during READ-MODIFY-WRITE cycle	t_{OEH}	15		15		ns		
\overline{RAS} pulse width entering SELF REFRESH	t_{RASS}	100		100		μs	27	
\overline{RAS} precharge time exiting SELF REFRESH	t_{RPS}	110		130		ns	27	
\overline{CAS} hold time entering SELF REFRESH	t_{CHD}	15		15		ns	27	
OE HIGH hold time from \overline{CAS} HIGH	t_{OEHC}	10		10		ns		
OE HIGH pulse width	t_{OEP}	10		10		ns		
Data output hold after \overline{CAS} LOW	t_{COH}	5		5		ns		
Output disable delay from WE (\overline{CAS} HIGH)	t_{WHZ}	3	10	3	10	ns		
WE pulse width for output disable when \overline{CAS} HIGH	t_{WPZ}	5		5		ns		


NOTES

1. All voltages referenced to Vss.
2. This parameter is sampled. VCC = +3.3V; f = 1 MHz.
3. ICC is dependent on cycle rates.
4. ICC is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100µs is required after power-up followed by eight RAS REFRESH cycles (RAS ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
8. AC characteristics assume tT = 2.5ns.
9. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
11. tCAC (MIN), tCPA (MIN) and tAA (MIN) are for reference only to help aid the user as to when to expect the earliest data to be accessed. Only tCAC (MAX), tCPA (MAX) and tAA (MAX) are guaranteed and should be designed to.
12. Column address changed once each cycle.
13. Measured with a load equivalent to two TTL gates, 100pF and VOL = 0.8V and VOH = 2.0V.
14. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
15. Assumes that tRCD ≥ tRCD (MAX).
16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for tCPN.
17. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, then access time is controlled exclusively by tCAC, provided tRAD is not exceeded.
18. Operation within the tRAD (MAX) limit ensures that tRAC (MIN) and tCAC (MIN) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, then access time is controlled exclusively by tAA, provided tRCD is not exceeded.
19. Either tRCH or tRRH must be satisfied for a READ cycle.
20. tOFF (MAX) defines the time at which the output achieves the open circuit condition, and is not referenced to VOH or VOL. It is referenced from the rising edge of RAS or CAS, whichever occurs last.
21. tWCS, tRWD, tAWD and tCWD are not restrictive operating parameters. tWCS applies to EARLY WRITE cycles. tRWD, tAWD and tCWD apply to READ-MODIFY-WRITE cycles. If tWCS ≥ tWCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tWCS < tWCS (MIN) and tRWD ≥ tRWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE WRITE (OE-controlled) cycle. tWCS, tRWD, tCWD and tAWD are not applicable in a LATE WRITE cycle.
22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. If OE is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not possible. Additionally, WE must be pulsed during CAS HIGH time in order to pulse I/O buffers in High-Z.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE = HIGH.
25. tWTS and tWTH are setup and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverses of tWRP and tWRH in the CBR REFRESH cycle.
26. The 3ns minimum is a parameter guaranteed by design.
27. Refresh must be completed within the time of three external refresh rate periods prior to active use of the DRAM (provided distributed CBR REFRESH is used when in the active mode). Alternatively, a complete set of row refreshes must be executed when exiting SELF REFRESH prior to active use of the DRAM if anything other than distributed CBR REFRESH is used in the active mode.

READ CYCLE




EARLY WRITE CYCLE




DON'T CARE
 UNDEFINED

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




EDO-PAGE-MODE READ CYCLE






▨ DONT CARE
▩ UNDEFINED

EDO-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




RAS ONLY REFRESH CYCLE
(ADDR = A0-A12; WE = DON'T CARE)




 DON'T CARE
 UNDEFINED

CBR REFRESH CYCLE
(A0-A12 and \overline{OE} = DON'T CARE)




HIDDEN REFRESH CYCLE ²⁴
(\overline{WE} = HIGH; \overline{OE} = LOW)




▨ DON'T CARE
▩ UNDEFINED

READ CYCLE with \overline{WE} -CONTROLLED DISABLE



SELF REFRESH CYCLE
(A0-A12 and \overline{OE} = DON'T CARE)



- NOTE:** 1. Once t_{RASS} (MIN) is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.

DRAM

512K x 8 DRAM

FAST PAGE MODE

DRAM

FEATURES

- Industry-standard x8 pinouts, timing, functions and packages
- Address entry: ten row-addresses, nine column-addresses
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply*
- Low power, 3mW standby; 250mW active, typical
- All device pins are TTL-compatible
- 1,024-cycle refresh in 16ms
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN
- FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 60ns access
 - 70ns access
 - 80ns access

MARKING

-6*
-7
-8

- Packages
 - Plastic SOJ (400 mil) **DJ**
- Part Number Example: MT4C8512DJ-7

*60ns specifications are limited to a Vcc range of ±5%.

PIN ASSIGNMENT (Top View)

28-Pin SOJ
(DC-4)


Vcc	1	28	Vss
DQ1	2	27	DQ8
DQ2	3	26	DQ7
DQ3	4	25	DQ6
DQ4	5	24	DQ5
NC	6	23	$\overline{\text{CAS}}$
$\overline{\text{WE}}$	7	22	$\overline{\text{OE}}$
$\overline{\text{RAS}}$	8	21	NC
A9	9	20	A8
A0	10	19	A7
A1	11	18	A6
A2	12	17	A5
A3	13	16	A4
Vcc	14	15	Vss

GENERAL DESCRIPTION

The MT4C8512 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x8 configuration. Each byte is uniquely addressed through the 19 address bits during READ or WRITE cycles. The address is entered first by $\overline{\text{RAS}}$ latching 10 bits (A0-A9) and then $\overline{\text{CAS}}$ latching 9 bits (A0-A8).

FUNCTIONAL BLOCK DIAGRAM

DRAM



FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 19 address bits during READ or WRITE cycles. First, \overline{RAS} is used to latch 10 bits (A0-A9) then, \overline{CAS} latches 9 bits (A0-A8).

The \overline{CAS} control also determines whether the cycle will be a refresh cycle (\overline{RAS} ONLY) or an active cycle (READ, WRITE or READ WRITE) once \overline{RAS} goes LOW.

READ or WRITE cycles are selected by \overline{WE} . A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. Taking \overline{WE} LOW will initiate a WRITE cycle, selecting DQ1 through DQ8. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after \overline{CAS} goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as \overline{CAS} and \overline{OE} remain LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ WRITE cycle.

The eight data inputs and eight data outputs are routed through eight pins using common I/O and pin direction is controlled by \overline{OE} and \overline{WE} .

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the \overline{RAS} HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} REFRESH cycle (\overline{RAS} ONLY, CBR, or HIDDEN) so that all 1,024 combinations of \overline{RAS} addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.

TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DQs	NOTES
						'R	'C		
Standby		H	H→X	X	X	X	X	High-Z	
READ		L	L	H	L	ROW	COL	Data-Out	
EARLY WRITE		L	L	L	X	ROW	COL	Data-In	
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out	
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out	
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In	
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In	
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out	
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In	1
RAS ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z	
CBR REFRESH		H→L	L	X	X	X	X	High-Z	

NOTE: 1. EARLY WRITE only.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{cc} = +5V ±10%**)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{cc}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{cc} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ V _{cc} (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6**	-7	-8		
STANDBY CURRENT: TTL ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I _{cc1}	2	2	2	mA	
STANDBY CURRENT: CMOS ($\overline{RAS} = \overline{CAS} = V_{cc} - 0.2V$)	I _{cc2}	1	1	1	mA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{RAS}, \overline{CAS}$, Address Cycling: $t_{RC} = t_{RC}$ [MIN])	I _{cc3}	120	110	100	mA	3, 4, 29
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC} = t_{PC}$ [MIN]; $t_{CP}, t_{ASC} = 10ns$)	I _{cc4}	100	90	80	mA	3, 4, 29
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC}$ [MIN])	I _{cc5}	120	110	100	mA	3, 29
REFRESH CURRENT: CBR Average power supply current ($\overline{RAS}, \overline{CAS}$, Address Cycling: $t_{RC} = t_{RC}$ [MIN])	I _{cc6}	110	100	90	mA	3, 5

**60ns specifications are limited to a V_{cc} range of ±5%.

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}	5	pF	2
Input Capacitance: \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{OE}	C _{I2}	7	pF	2
Input/Output Capacitance: DQ	C _{I0}	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = +5V ±10%*)

AC CHARACTERISTICS		-6*		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ WRITE cycle time	^t RWC	150		175		195		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	85		95		100		ns	
Access time from \overline{RAS}	^t RAC		60		70		80	ns	14
Access time from \overline{CAS}	^t CAC		15		20		20	ns	15
Output Enable time	^t OE		15		20		20	ns	
Access time from column-address	^t AA		30		35		40	ns	
Access time from \overline{CAS} precharge	^t CPA		35		40		45	ns	
\overline{RAS} pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
\overline{RAS} pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
\overline{RAS} hold time	^t RSH	15		20		20		ns	
\overline{RAS} precharge time	^t RP	40		50		60		ns	
\overline{CAS} pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
\overline{CAS} hold time	^t CSH	60		70		80		ns	
\overline{CAS} precharge time	^t CPN	10		10		10		ns	16
\overline{CAS} precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
\overline{RAS} to \overline{CAS} delay time	^t RCD	20	45	20	50	20	60	ns	17
\overline{CAS} to \overline{RAS} precharge time	^t CRP	10		10		10		ns	
Row-address setup time	^t ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		10		ns	
\overline{RAS} to column-address delay time	^t RAD	15	30	15	35	15	40	ns	18
Column-address setup time	^t ASC	0		0		0		ns	
Column-address hold time	^t CAH	10		15		15		ns	
Column-address hold time (referenced to \overline{RAS})	^t AR	50		55		60		ns	
Column-address to \overline{RAS} lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	26
Read command hold time (referenced to \overline{CAS})	^t RCH	0		0		0		ns	19, 26
Read command hold time (referenced to \overline{RAS})	^t RRH	0		0		0		ns	19
\overline{CAS} to output in Low-Z	^t CLZ	3		3		3		ns	30

*60ns specifications are limited to a V_{CC} range of ±5%.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = +5\text{V} \pm 10\%$ *)

AC CHARACTERISTICS		-6*		-7		-8		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Output buffer turn-off delay	t_{OFF}	3	15	3	15	3	15	ns	20, 28, 30
Output disable time	t_{OD}	3	15	3	15	3	15	ns	28, 30
Write command setup time	t_{WCS}	0		0		0		ns	21, 26
Write command hold time	t_{WCH}	10		10		10		ns	26
Write command hold time (referenced to RAS)	t_{WCR}	45		55		60		ns	26
Write command pulse width	t_{WP}	10		10		10		ns	26
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	15		20		20		ns	26
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	15		20		20		ns	26
Data-in setup time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	10		15		15		ns	22
Data-in hold time (referenced to RAS)	t_{DHR}	45		55		60		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t_{RWD}	85		95		105		ns	21
Column-address to $\overline{\text{WE}}$ delay time	t_{AWD}	55		60		65		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t_{CWD}	40		45		45		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles)	t_{REF}		16		16		16	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t_{RPC}	10		10		10		ns	
$\overline{\text{CAS}}$ setup time (CBR REFRESH)	t_{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time (CBR REFRESH)	t_{CHR}	10		10		10		ns	5
$\overline{\text{OE}}$ hold time from $\overline{\text{WE}}$ during READ-MODIFY-WRITE cycle	t_{OEH}	15		20		20		ns	27
$\overline{\text{OE}}$ setup prior to $\overline{\text{RAS}}$ during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	


*60ns specifications are limited to a V_{CC} range of $\pm 5\%$.

DRAM


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. $V_{CC} = 5V \pm 10\%$; $f = 1\text{ MHz}$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. An initial pause of $100\mu\text{s}$ is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5\text{ ns}$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}} = V_{IH}$, data output is high impedance.
12. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100 pF , $V_{OH} = 2.0\text{ V}$ and $V_{OL} = 0.8\text{ V}$.
14. Assumes that $t_{RCD} < t_{RCD}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD}(\text{MAX})$.
16. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MAX})$ can be met. $t_{RCD}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{MAX})$ limit, access time is controlled exclusively by t_{CAC} .
18. Operation within the t_{RAD} limit ensures that $t_{RAD}(\text{MAX})$ can be met. $t_{RAD}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\text{MAX})$ limit, access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF}(\text{MAX})$ defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\text{MIN})$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{MIN})$, $t_{AWD} \geq t_{AWD}(\text{MIN})$ and $t_{CWD} \geq t_{CWD}(\text{MIN})$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after $\overline{\text{CAS}}$ goes LOW results in a LATE WRITE ($\overline{\text{OE}}$ -controlled) cycle.
22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. During a READ cycle, if $\overline{\text{OE}}$ is LOW then taken HIGH before $\overline{\text{CAS}}$ goes HIGH, Q goes open. If $\overline{\text{OE}}$ is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{\text{WE}} = \text{LOW}$ and $\overline{\text{OE}} = \text{HIGH}$.
25. All other inputs at $V_{CC} - 0.2\text{ V}$.
26. Write command is defined as $\overline{\text{WE}}$ going LOW.
27. LATE WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OE} met ($\overline{\text{OE}}$ HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously written data if $\overline{\text{CAS}}$ remains LOW and $\overline{\text{OE}}$ is taken back LOW after t_{OE} is met. If $\overline{\text{CAS}}$ goes HIGH prior to $\overline{\text{OE}}$ going back LOW, the DQs will remain open.
28. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If $\overline{\text{CAS}}$ goes HIGH before $\overline{\text{OE}}$, the DQs will open regardless of the state of $\overline{\text{OE}}$. If $\overline{\text{CAS}}$ stays LOW while $\overline{\text{OE}}$ is brought HIGH, the DQs will open. If $\overline{\text{OE}}$ is brought back LOW ($\overline{\text{CAS}}$ still LOW), the DQs will provide the previously read data.
29. Column-address changed once each cycle.
30. The 3ns minimum is a parameter guaranteed by design.

READ CYCLE




EARLY WRITE CYCLE




DON'T CARE
 UNDEFINED

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




▨ DON'T CARE
▩ UNDEFINED


RAS ONLY REFRESH CYCLE
(\overline{OE} and \overline{WE} = DON'T CARE)



CBR REFRESH CYCLE
(A0-A9; \overline{OE} = DON'T CARE)



HIDDEN REFRESH CYCLE²⁴
(\overline{WE} = HIGH; \overline{OE} = LOW)



▨ DON'T CARE
▩ UNDEFINED

DRAM

2 MEG x 8 DRAM

3.3V FAST PAGE MODE,
OPTIONAL SELF REFRESH

FEATURES

- JEDEC- and industry-standard x8 pinouts, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single power supply: +3.3V ±0.3V
- Low power, 1.2mW standby; 200mW active, typical
- All device pins are TTL-compatible
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR), HIDDEN and SELF
- 2,048-cycle refresh (11 row-, 10 column-addresses)
- Optional SELF REFRESH mode, with Extended Refresh rate (4X)

OPTIONS

- Timing

60ns access	-6
70ns access	-7
- Packages

Plastic 28-pin SOJ (300 mil)	DJ
Plastic 28-pin TSOP (300 mil)	TG
- Refresh

Standard, at 32ms	none
SELF REFRESH, at 128ms	S
- Part Number Example: MT4LC2M8B1DJ-7 S

MARKING

GENERAL DESCRIPTION


The MT4LC2M8B1(S) is a randomly accessed solid-state memory containing 16,777,216 bits organized in a x8 configuration. The MT4LC2M8B1 S is designed to operate in a 3.3V ±10% memory system. Each byte is uniquely addressed through the 21 address bits during READ or WRITE cycles. The address is entered first by RAS latching 11 bits (A0-A10) and then CAS latching 10 bits (A0-A9).

The CAS control also determines whether the cycle will be a refresh cycle (RAS ONLY) or an active cycle (READ, WRITE or READ WRITE) once RAS goes LOW.


READ or WRITE cycles are selected by WE. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS, whichever occurs last. Taking WE LOW will initiate a WRITE cycle, selecting DQ1 through DQ8. If WE goes LOW prior to CAS going LOW, the output pin(s) remain open (High-Z) until the next CAS cycle. If WE goes LOW after CAS goes LOW and data

PIN ASSIGNMENT (Top View)

28-Pin SOJ (DC-8)



28-Pin TSOP (DD-3)



reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as CAS and OE remain LOW (regardless of WE or RAS). This late WE pulse results in a READ WRITE cycle.

The eight data inputs and eight data outputs are routed through eight pins using common I/O and pin direction is controlled by OE and WE.

FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A11) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by RAS followed by a column-address strobed-in by CAS. CAS may be toggled-in by holding RAS LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the FAST PAGE MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the RAS HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE) or RAS REFRESH cycle (RAS ONLY, CBR, or HIDDEN) so that all 2,048 combinations of RAS addresses (A0-A10) are executed at least every 32ms, regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.

SELF REFRESH

SELF REFRESH is similar to CBR except that the DRAM provides its own internal clocking during SLEEP mode. Thus, an external clock is not required which provides additional power savings and design ease. The DRAM's SELF REFRESH mode is initiated by executing a CBR REFRESH cycle and holding both RAS and CAS LOW for a specified period. The industry standard for this value is 100 μ s minimum (¹RASS). The DRAM will remain in the SELF REFRESH mode while RAS and CAS remain LOW. Once CAS has been held LOW for ¹CHD, CAS is no longer required to remain LOW and becomes a "don't care." CAS is a "don't care" until ¹CHS, at which time CAS must be either HIGH or LOW.


The SELF REFRESH mode is terminated by taking RAS HIGH for the time minimum of an operation cycle, typically

200ns (¹RPS). Once the SELF REFRESH mode has been terminated, it is recommended that the user perform a refresh of all rows within the time of the external refresh rate prior to active use of the DRAM. The external refresh rate is typically 62.5 μ s per row-address. Once this burst has been completed, the DRAM may be used in the functional mode with distributed refreshes, such as CBR or RAS ONLY.

The alternative approach when exiting SELF REFRESH mode is to utilize distributed refreshes once ¹RPS has been met, provided CBR REFRESH cycles are employed. The first CBR pulse should occur within the time of the external refresh rate prior to active use of the DRAM to ensure maximum data integrity and must be executed within three external refresh rate periods.

FUNCTIONAL BLOCK DIAGRAM

2,048 ROWS



TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DQs
						'R	'C	
Standby		H	H→X	X	X	X	X	High-Z
READ		L	L	H	L	ROW	COL	Data-Out
EARLY WRITE		L	L	L	X	ROW	COL	Data-In
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In
RAS ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z
CBR REFRESH		H→L	L	H	X	X	X	High-Z
SELF REFRESH		H→L	L	H	X	X	X	High-Z



MT4LC2M8B1(S)
2 MEG x 8 DRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss	-1V to +4.6V
Operating Temperature, T _A (ambient)	0°C to +70°C
Storage Temperature (plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC OPERATING SPECIFICATIONS

(Notes: 1, 6, 7, 31) (Vcc = +3.0V to 3.6V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	Vcc+1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ Vcc (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 3.6V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High Voltage (I _{OUT} = -2mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 2mA)	V _{OL}		0.4	V	

ELECTRICAL CHARACTERISTICS AND DC OPERATING SPECIFICATIONS

(Notes: 1, 6, 7, 31) (Vcc = +3.0V to 3.6V)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: TTL (R _{AS} = C _{AS} = V _{IH})	I _{CC1}	1	1	1	mA	
STANDBY CURRENT: CMOS (R _{AS} = C _{AS} = Vcc - 0.2V)	I _{CC2}	500	500	500	μA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (R _{AS} , C _{AS} , Address Cycling: t _{RC} = t _{RC} [MIN])	I _{CC3}	140	130	120	mA	3, 4, 27
OPERATING CURRENT: FAST PAGE MODE Average power supply current (R _{AS} = V _{IL} , C _{AS} , Address Cycling: t _{PC} = t _{PC} [MIN]; t _{CP} , t _{ASC} = 10ns)	I _{CC4}	100	90	80	mA	3, 4, 27
REFRESH CURRENT: R _{AS} ONLY Average power supply current (R _{AS} Cycling, C _{AS} = V _{IH} ; t _{RC} = t _{RC} [MIN])	I _{CC5}	140	130	120	mA	3, 27
REFRESH CURRENT: CBR Average power supply current (R _{AS} , C _{AS} , Address Cycling: t _{RC} = t _{RC} [MIN])	I _{CC6}	140	130	120	mA	3, 5
REFRESH CURRENT: Extended (S-only) Average power supply current during BBU REFRESH: C _{AS} = 0.2V or CBR cycling; R _{AS} = t _{RAS} (MIN) to 300ns; WE, A0-A10 and D _{IN} = Vcc - 0.2V (D _{IN} may be left open), t _{RC} = 62.5μs (2,048 rows at 62.5μs = 128ms)	I _{CC7}	300	300	300	μA	3, 5
REFRESH CURRENT: SELF (S-only) Average power supply current during SELF REFRESH: CBR cycle with R _{AS} ≥ t _{RASS} (MIN) and C _{AS} held LOW; WE = Vcc - 0.2V; A0-A10 and D _{IN} = Vcc - 0.2V or 0.2V (D _{IN} may be left open)	I _{CC8}	300	300	300	μA	5

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: Addresses	C _{i1}	5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{i2}	7	pF	2
Input/Output Capacitance: DQ	C _{i0}	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = +3.3V \pm 0.3V$)

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		ns	
READ WRITE cycle time	^t RWC	150		180		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	85		95		ns	
Access time from $\overline{\text{RAS}}$	^t RAC		60		70	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		15		20	ns	15
Output Enable	^t OE		15		20	ns	23
Access time from column-address	^t AA		30		35	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		35		40	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	60	100,000	70	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	15		20		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	40		50		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	15	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	60		70		ns	
$\overline{\text{CAS}}$ precharge time (CBR REFRESH)	^t CPN	10		10		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	45	20	50	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		ns	
Row-address setup time	^t ASR	0		0		ns	
Row-address hold time	^t RAH	10		10		ns	
$\overline{\text{RAS}}$ to column-address delay time	^t RAD	15	30	15	35	ns	18
Column-address setup time	^t ASC	0		0		ns	
Column-address hold time	^t CAH	10		15		ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	50		55		ns	
Column-address to $\overline{\text{RAS}}$ lead time	^t RAL	30		35		ns	
Read command setup time	^t RCS	0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	3		3		ns	28
Output buffer turn-off delay	^t OFF	3	15	3	20	ns	20, 28

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = +3.3V \pm 0.3V$)

AC CHARACTERISTICS		-6		-7			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
\overline{WE} command setup time	tWCS	0		0		ns	21
Write command hold time	tWCH	10		15		ns	
Write command hold time (referenced to \overline{RAS})	tWCR	45		55		ns	
Write command pulse width	tWP	10		15		ns	
Write command to \overline{RAS} lead time	tRWL	15		20		ns	
Write command to \overline{CAS} lead time	tCWL	15		20		ns	
Data-in setup time	tDS	0		0		ns	22
Data-in hold time	tDH	10		15		ns	22
Data-in hold time (referenced to \overline{RAS})	tDHR	45		55		ns	
\overline{RAS} to \overline{WE} delay time	tRWD	85		95		ns	21
Column-address to \overline{WE} delay time	tAWD	55		60		ns	21
\overline{CAS} to \overline{WE} delay time	tCWD	40		45		ns	21
Transition time (rise or fall)	tT	3	50	3	50	ns	9, 10
Refresh period (2,048 cycles)	tREF		32		32	ms	
Refresh period - S option (2,048 cycles)	tREF		128		128	ms	26
\overline{RAS} to \overline{CAS} precharge time	tRPC	0		0		ns	
\overline{CAS} setup time (CBR REFRESH)	tCSR	5		5		ns	5
\overline{CAS} hold time (CBR REFRESH)	tCHR	15		15		ns	5
\overline{WE} hold time (CBR REFRESH)	tWRH	10		10		ns	25
\overline{WE} setup time (CBR REFRESH)	tWRP	10		10		ns	25
OE setup prior to \overline{RAS} during HIDDEN REFRESH cycle	tORD	0		0		ns	
Output disable	tOD	3	15	3	20	ns	28
OE hold time from \overline{WE} during READ-MODIFY-WRITE cycle	tOEH	15		15		ns	
\overline{RAS} pulse width entering SELF REFRESH	tRASS	100		100		μs	26
\overline{RAS} precharge time exiting SELF REFRESH	tRPS	110		130		ns	26
\overline{CAS} hold time entering SELF REFRESH	tCHD	15		15		ns	26


NOTES



1. All voltages referenced to V_{SS} .
2. This parameter is sampled. $V_{CC} = +3.3V$; $f = 1$ MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by eight RAS REFRESH cycles (RAS ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to one TTL gate, $50pF$ and $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RAC} (MIN)$ and $t_{CAC} (MIN)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition, and is not referenced to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters. t_{WCS} applies to EARLY WRITE cycles. t_{RWD} , t_{AWD} and t_{CWD} apply to READ-MODIFY-WRITE cycles. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE WRITE (\overline{OE} -controlled) cycle. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not applicable in a LATE WRITE cycle.
22. These parameters are referenced to \overline{CAS} leading edge in EARLY WRITE cycles and \overline{WE} leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. If \overline{OE} is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
25. t_{WTS} and t_{WTH} are setup and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of t_{WRP} and t_{WRH} in the CBR refresh cycle.
26. Refresh must be completed within the time of three external refresh rate periods prior to active use of the DRAM (provided distributed CBR REFRESH is used when in the active mode). Alternatively, a complete set of row refreshes must be executed when exiting SELF REFRESH prior to active use of the DRAM if anything other than distributed CBR REFRESH is used in the active mode.
27. Column-address changed once each cycle.
28. The 3ns minimum is guaranteed by design.

READ CYCLE




EARLY WRITE CYCLE




 DON'T CARE
 UNDEFINED

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE cycles)




FAST-PAGE-MODE READ CYCLE




▨ DONT CARE
▩ UNDEFINED

HIDDEN REFRESH CYCLE²⁴
(WE = HIGH; OE = LOW)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




▨ DON'T CARE
▩ UNDEFINED

NOTE: 1. Do not drive data prior to High-Z; that is completion of tOFF. tCPP is equal to tOFF + tDS(MIN) + guardband between data-out and driving new data-in.


RAS ONLY REFRESH CYCLE
(\overline{OE} and \overline{WE} = DON'T CARE)





CBR REFRESH CYCLE
(A0-A10; \overline{OE} = DON'T CARE)



SELF REFRESH CYCLE ("SLEEP MODE")
(A0-A10; \overline{OE} = DON'T CARE)



 DON'T CARE
 UNDEFINED

- NOTE:**
1. Once t_{RASS} (MIN) is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
 2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.

DRAM

2 MEG x 8 DRAM

**3.3V EDO PAGE MODE,
OPTIONAL SELF REFRESH**

FEATURES

- Industry-standard x8 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single power supply: +3.3V ±0.3V
- Low power, 1.2mW standby; 200mW active, typical
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), HIDDEN and SELF
- 2,048-cycle refresh (11 row-, 10 column-addresses)
- Optional SELF REFRESH, Extended Refresh rate (4X)
- Extended data-out (EDO) PAGE access cycle

OPTIONS

- Timing
60ns access
- 70ns access

MARKING

-6
-7

Packages

Plastic SOJ (300 mil) DJ
Plastic TSOP (300 mil) TG

Refresh

Standard (2,048 cycles at 32ms) none
SELF (2,048 cycles at 128ms) S

- Part Number Example: MT4LC2M8E7DJ-6

GENERAL DESCRIPTION


The MT4LC2M8E7(S) is a randomly accessed solid-state memories containing 16,777,216 bits organized in a x8 configuration. The MT4LC2M8E7 $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 10 bits (A10 is ignored during $\overline{\text{CAS}}$ falling edge.) READ and WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pins remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle, regardless of $\overline{\text{OE}}$.

If $\overline{\text{WE}}$ goes LOW after $\overline{\text{CAS}}$ goes LOW, data-out (Q) is activated and retains the selected cell data as long as $\overline{\text{OE}}$ remains LOW and $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$). This late $\overline{\text{WE}}$ pulse results in a READ WRITE cycle.


If $\overline{\text{WE}}$ toggles LOW after $\overline{\text{CAS}}$ goes back HIGH, the output pins will open (High-Z) until the next $\overline{\text{CAS}}$ cycle, regardless of $\overline{\text{OE}}$.

PIN ASSIGNMENT (Top View)

28-Pin SOJ (DC-8)



28-Pin TSOP (DD-3)



The eight data inputs and the eight data outputs are routed through eight pins using common I/O, and pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.

PAGE ACCESS

PAGE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined page boundary. The PAGE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the PAGE MODE of operation.

EDO

The MT4C2M8E7 provides EDO PAGE MODE which is an accelerated FAST PAGE MODE cycle. The primary advantage of EDO is the availability of data-out even after $\overline{\text{CAS}}$ returns HIGH. EDO provides for $\overline{\text{CAS}}$ precharge time ('CP) to occur without the output data going invalid. This elimination of $\overline{\text{CAS}}$ output control provides for pipeline READS.

FAST PAGE MODE DRAMs have traditionally turned the output buffers off (High-Z) with the rising edge of $\overline{\text{CAS}}$. EDO PAGE MODE DRAMs operate similar to FAST PAGE MODE DRAMs, except data will remain valid or

become valid after $\overline{\text{CAS}}$ goes HIGH during READs, provided $\overline{\text{RAS}}$ and $\overline{\text{OE}}$ are held LOW. If $\overline{\text{OE}}$ is pulsed while $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are LOW, data will toggle from valid data to High-Z and back to the same valid data. If $\overline{\text{OE}}$ is toggled or pulsed after $\overline{\text{CAS}}$ goes HIGH while $\overline{\text{RAS}}$ remains LOW, data will transition to and remain High-Z (refer to Figure 1).

If the DQ outputs are wire OR'd, $\overline{\text{OE}}$ must be used to disable idle banks of DRAMs. Alternatively, pulsing $\overline{\text{WE}}$ to the idle banks during $\overline{\text{CAS}}$ HIGH time will also High-Z the outputs. Independent of $\overline{\text{OE}}$ control, the outputs will disable after $\text{t}'\text{OFF}$, which is referenced from the rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$, whichever occurs last.




Figure 1
OUTPUT ENABLE AND DISABLE

REFRESH

Preserve correct memory cell data by maintaining power and executing a $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR or HIDDEN) so that all 2,048 combinations of $\overline{\text{RAS}}$ addresses are executed at least every 32ms, regardless of sequence. The CBR REFRESH cycle will invoke the refresh counter for automatic $\overline{\text{RAS}}$ addressing.

An optional SELF REFRESH mode is also available on the MT4LC2M8E7 S. The "S" option allows the user the choice of a fully static low-power data retention mode or a dynamic refresh mode at the extended refresh period of 128ms, four times longer than the standard 32ms specification.

The optional SELF REFRESH feature is initiated by performing a CBR REFRESH cycle and holding $\overline{\text{RAS}}$ LOW for

the specified $\text{t}'\text{RASS}$. Additionally, the "S" option allows for an extended refresh rate of 62.5 μs per row if using distributed CBR REFRESH. This refresh rate can be applied during normal operation or during a standby or BATTERY BACKUP mode.

The SELF REFRESH mode is terminated by driving $\overline{\text{RAS}}$ HIGH for a minimum time of $\text{t}'\text{RPS}$ ($\approx \text{t}'\text{RC}$). This delay allows for the completion of any internal refresh cycles that may be in process at the time of the $\overline{\text{RAS}}$ LOW-to-HIGH transition. If the DRAM controller uses a distributed CBR REFRESH sequence, a BURST REFRESH is not required upon exiting SELF REFRESH mode. However, if the DRAM controller utilizes $\overline{\text{RAS}}$ ONLY or BURST REFRESH sequence, all 2,048 rows must be refreshed within 600 μs prior to the resumption of normal operation.

DRAM

256K x 16 DRAM

FAST PAGE MODE

DRAM

FEATURES

- Industry-standard x16 pinouts, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply*
- Low power, 3mW standby; 375mW active, typical
- All device pins are fully TTL-compatible
- 512-cycle refresh in 8ms (nine rows and nine columns)
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN
- FAST PAGE MODE access cycle
- BYTE WRITE access cycle
- BYTE READ access cycle (MT4C16257 only)

OPTIONS

- Timing
- 60ns access
- 70ns access
- 80ns access

MARKING

-6*
-7
-8

- Write Cycle Access

BYTE or WORD via WE 16256
 BYTE or WORD via CAS 16257

- Packages


Plastic SOJ (400 mil) DJ
 Plastic TSOP (400 mil) TG

- Part Number Example: MT4C16256DJ-7


*60ns specifications are limited to a Vcc range of ±5%.

PIN ASSIGNMENT (Top View)

40-Pin SOJ (DC-6)



40/44-Pin TSOP (DD-5)



*MT4C16256 / MT4C16257

GENERAL DESCRIPTION

The MT4C16256/7 are randomly accessed solid-state memories containing 4,194,304 bits organized in a x16 configuration. The MT4C16256 has both BYTE WRITE and WORD WRITE access cycles via two write enable pins. The MT4C16257 has both BYTE WRITE and WORD WRITE access cycles via two CAS pins.


The MT4C16256 and MT4C16257 function in the same manner except that WEL and WEH on MT4C16256 and CASL and CASH on MT4C16257 control the selection of byte WRITE access cycles. WEL and WEH function in an identical manner to WE in that either WEL or WEH will generate an internal WE. CASL and CASH function in an

identical manner to CAS in that either CASL or CASH will generate an internal CAS.

The MT4C16256 WE function and timing are determined by the first WE (WEL or WEH) to transition LOW and by the last to transition back HIGH. Use of only one of the two results in a BYTE WRITE cycle. WEL transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) and WEH transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16).

The MT4C16257 CAS function and timing are determined by the first CAS (CASL or CASH) to transition LOW and by the last to transition back HIGH. Use of only one of the two results in a BYTE WRITE cycle. CASL transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) and CASH transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16). BYTE READ cycles are achieved through CASL or CASH in the same manner during READ cycles for the MT4C16257.

FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 18 address bits during READ or WRITE cycles. These are entered 9 bits (A0-A8) at a time. \overline{RAS} is used to latch the first 9 bits and \overline{CAS} the latter 9 bits.

The \overline{CAS} control also determines whether the cycle will be a refresh cycle (\overline{RAS} ONLY) or an active cycle (READ, WRITE or READ WRITE) once \overline{RAS} goes LOW. The MT4C16256 has one \overline{CAS} control while the MT4C16257 has two, \overline{CASL} and \overline{CASH} .

The \overline{CASL} and \overline{CASH} inputs internally generate a \overline{CAS} signal functioning in an identical manner to the single \overline{CAS} input on the other 256K x 16 DRAMs. The key difference is each \overline{CAS} controls its corresponding DQ tristate logic (in conjunction with \overline{OE} and \overline{WE}). \overline{CASL} controls DQ1 through DQ8 and \overline{CASH} controls DQ9 through DQ16.

The MT4C16257 \overline{CAS} function is determined by the first \overline{CAS} (\overline{CASL} or \overline{CASH}) to transition LOW and the last one to transition back HIGH. The two \overline{CAS} controls give the MT4C16257 both BYTE READ and BYTE WRITE cycle capabilities.

READ or WRITE cycles on the MT4C16257 are selected with the \overline{WE} input while either \overline{WEL} or \overline{WEH} perform the \overline{WE} on the MT4C16256. The MT4C16256 \overline{WE} function is determined by the first BYTE WRITE (\overline{WEL} or \overline{WEH}) to transition LOW and the last one to transition back HIGH.

A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. Taking \overline{WE} LOW will initiate a WRITE cycle, selecting DQ1 through DQ16. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after \overline{CAS} goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as \overline{CAS} and \overline{OE} remain LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O and pin direction is controlled by \overline{OE} , \overline{WEL} and \overline{WEH} (MT4C16256) or \overline{WE} (MT4C16257).

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A8) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the \overline{RAS} high time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} REFRESH cycle (\overline{RAS} ONLY, CBR, or HIDDEN) so that all 512 combinations of \overline{RAS} addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.

BYTE ACCESS CYCLE

The BYTE WRITE mode is determined by the use of \overline{WEL} and \overline{WEH} or \overline{CASL} and \overline{CASH} . Enabling $\overline{WEL}/\overline{CASL}$ will select a lower BYTE WRITE cycle (DQ1-DQ8) while enabling \overline{WEH} or \overline{CASH} will select an upper BYTE WRITE cycle (DQ9-DQ16). Enabling both \overline{WEL} and \overline{WEH} or \overline{CASL} and \overline{CASH} selects a WORD WRITE cycle.

The MT4C16256 and MT4C16257 can be viewed as two 256K x 8 DRAMS which have common input controls, with the exception of the \overline{WE} or the \overline{CAS} inputs. Figure 1 illustrates the MT4C16256 BYTE WRITE and WORD WRITE cycles and Figure 2 illustrates the MT4C16257 BYTE WRITE and WORD WRITE cycles.

The MT4C16257 also has BYTE READ and WORD READ cycles, since it uses two \overline{CAS} inputs to control its byte accesses. Figure 3 illustrates the MT4C16257 BYTE READ and WORD READ cycles.




Figure 1
MT4C16256 WORD AND BYTE WRITE EXAMPLE




Figure 2
MT4C16257 WORD AND BYTE WRITE EXAMPLE




Figure 3
MT4C16257 WORD AND BYTE READ EXAMPLE

TRUTH TABLE: MT4C16256

FUNCTION	RAS	CAS	WEL	WEH	OE	ADDRESSES		DQs	NOTES	
						'R	'C			
Standby	H	H→X	X	X	X	X	X	High-Z		
READ	L	L	H	H	L	ROW	COL	Data-Out		
WRITE: WORD (EARLY WRITE)	L	L	L	L	X	ROW	COL	Data-In		
WRITE: LOWER BYTE (EARLY)	L	L	L	H	X	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z		
WRITE: UPPER BYTE (EARLY)	L	L	H	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In		
READ WRITE	L	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1	
PAGE-MODE READ	1st Cycle	L	H→L	H	H	L	ROW	COL	Data-Out	
	2nd Cycle	L	H→L	H	H	L	n/a	COL	Data-Out	
PAGE-MODE WRITE	1st Cycle	L	H→L	L	L	X	ROW	COL	Data-In	1
	2nd Cycle	L	H→L	L	L	X	n/a	COL	Data-In	1
PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-In	1
	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1
HIDDEN REFRESH	READ	L→H→L	L	H	H	L	ROW	COL	Data-Out	
	WRITE	L→H→L	L	L	L	X	ROW	COL	Data-In	1, 2
RAS ONLY REFRESH	L	H	X	X	X	ROW	n/a	High-Z		
CBR REFRESH	H→L	L	X	X	X	X	X	High-Z		

NOTE: 1. These cycles may also be BYTE WRITE cycles (either \overline{WEL} or \overline{WEH} active).
2. EARLY WRITE only.

TRUTH TABLE: MT4C16257

FUNCTION	RAS	CASL	CASH	WE	OE	ADDRESSES		DQs	NOTES	
						'r	'c			
Standby	H	H→X	H→X	X	X	X	X	High-Z		
READ: WORD	L	L	L	H	L	ROW	COL	Data-Out		
READ: LOWER BYTE	L	L	H	H	L	ROW	COL	Lower Byte, Data-Out Upper Byte, High-Z		
READ: UPPER BYTE	L	H	L	H	L	ROW	COL	Lower Byte, High-Z Upper Byte, Data-Out		
WRITE: WORD (EARLY WRITE)	L	L	L	L	X	ROW	COL	Data-In		
WRITE: LOWER BYTE (EARLY)	L	L	H	L	X	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z		
WRITE: UPPER BYTE (EARLY)	L	H	L	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In		
READ WRITE	L	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2	
PAGE-MODE READ	1st Cycle	L	H→L	H→L	H	L	ROW	COL	Data-Out	2
	2nd Cycle	L	H→L	H→L	H	L	n/a	COL	Data-Out	2
PAGE-MODE WRITE	1st Cycle	L	H→L	H→L	L	X	ROW	COL	Data-In	1
	2nd Cycle	L	H→L	H→L	L	X	n/a	COL	Data-In	1
PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2
	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1, 2
HIDDEN REFRESH	READ	L→H→L	L	L	H	L	ROW	COL	Data-Out	2
	WRITE	L→H→L	L	L	L	X	ROW	COL	Data-In	1, 3
RAS ONLY REFRESH	L	H	H	X	X	ROW	n/a	High-Z		
CBR REFRESH	H→L	L	L	X	X	X	X	High-Z	4	

- NOTE:**
1. These WRITE cycles may also be BYTE WRITE cycles (either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ active).
 2. These READ cycles may also be BYTE READ cycles (either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ active).
 3. EARLY WRITE only.
 4. At least one of the two $\overline{\text{CAS}}$ signals must be active ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$).

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 1.2W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{cc} = +5V ±10%**)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{cc}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{cc} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ V _{cc} (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6**	-7	-8		
STANDBY CURRENT: (TTL) (R _{AS} = C _{AS} = V _{IH})	I _{cc1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) (R _{AS} = C _{AS} = V _{cc} -0.2V)	I _{cc2}	1	1	1	mA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (R _{AS} , C _{AS} , Address Cycling: ^t RC = ^t RC [MIN])	I _{cc3}	195	175	160	mA	3, 4, 41
OPERATING CURRENT: FAST PAGE MODE Average power supply current (R _{AS} = V _{IL} , C _{AS} , Address Cycling: ^t PC = ^t PC [MIN]; ^t CP, ^t ASC = 10ns)	I _{cc4}	120	110	100	mA	3, 4, 41
REFRESH CURRENT: R _{AS} ONLY Average power supply current (R _{AS} Cycling, C _{AS} =V _{IH} : ^t RC = ^t RC [MIN])	I _{cc5}	195	175	160	mA	3, 41
REFRESH CURRENT: CBR Average power supply current (R _{AS} , C _{AS} , Address Cycling: ^t RC = ^t RC [MIN])	I _{cc6}	180	160	140	mA	3, 5

**60ns specifications are limited to a V_{cc} range of ±5%.

CAPACITANCE

(Note: 2)

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C _{I1}	5	pF	2
Input Capacitance: RAS, CAS/(CASL,CASH), (WEL, WEH)/ WE, OE	C _{I2}	7	pF	2
Input/Output Capacitance: DQ (SOJ, TSOP)	C _{I0}	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{cc} = +5V ±10%*)

AC CHARACTERISTICS PARAMETER	SYM	-6*		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	¹ RC	110		130		150		ns	
READ WRITE cycle time	¹ RWC	150		175		195		ns	
FAST-PAGE-MODE READ or WRITE cycle time	¹ PC	35		40		45		ns	34
FAST-PAGE-MODE READ-WRITE cycle time	¹ PRWC	85		95		100		ns	34
Access time from RAS	¹ RAC		60		70		80	ns	14
Access time from CAS	¹ CAC		15		20		20	ns	15, 32
Output Enable time	¹ OE		15		20		20	ns	32
Access time from column-address	¹ AA		30		35		40	ns	
Access time from CAS precharge	¹ CPA		35		40		45	ns	32
RAS pulse width	¹ RAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (PAGE MODE)	¹ RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	¹ RSH	15		20		20		ns	39
RAS precharge time	¹ RP	40		50		60		ns	
CAS pulse width	¹ CAS	15	100,000	20	100,000	20	100,000	ns	38
CAS hold time	¹ CSH	60		70		80		ns	31
CAS precharge time	¹ CPN	10		10		10		ns	16, 35
CAS precharge time (PAGE MODE)	¹ CP	10		10		10		ns	35
RAS to CAS delay time	¹ RCD	20	45	20	50	20	60	ns	17, 30
CAS to RAS precharge time	¹ CRP	10		10		10		ns	31
Row-address setup time	¹ ASR	0		0		0		ns	
Row-address hold time	¹ RAH	10		10		10		ns	
RAS to column-address delay time	¹ RAD	15	30	15	35	15	40	ns	18
Column-address setup time	¹ ASC	0		0		0		ns	30
Column-address hold time	¹ CAH	10		15		15		ns	30
Column-address hold time (referenced to RAS)	¹ AR	50		55		60		ns	
Column-address to RAS lead time	¹ RAL	30		35		40		ns	
Read command setup time	¹ RCS	0		0		0		ns	26, 30
Read command hold time (referenced to CAS)	¹ RCH	0		0		0		ns	19, 26, 31

*60ns specifications are limited to a V_{cc} range of ±5%.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = +5V \pm 10\%$ *)

DRAM

AC CHARACTERISTICS		-6*		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Read command hold time (referenced to \overline{RAS})	t_{RRH}	0		0		0		ns	19
CAS to output in Low-Z	t_{CLZ}	3		3		3		ns	32
Output buffer turn-off delay	t_{OFF}	3	15	3	15	3	15	ns	20, 28, 32
Output disable time	t_{OD}	3	15	3	15	3	15	ns	28, 40
Write command setup time	t_{WCS}	0		0		0		ns	21, 26, 30
Write command hold time	t_{WCH}	10		10		10		ns	26, 39
Write command hold time (referenced to RAS)	t_{WCR}	45		55		60		ns	26
Write command pulse width	t_{WP}	10		10		10		ns	26
Write command to \overline{RAS} lead time	t_{RWL}	15		20		20		ns	26
Write command to CAS lead time	t_{CWL}	15		20		20		ns	26, 31
Data-in setup time	t_{DS}	0		0		0		ns	22, 32
Data-in hold time	t_{DH}	10		15		15		ns	22, 32
Data-in hold time (referenced to RAS)	t_{DHR}	45		55		60		ns	
\overline{RAS} to \overline{WE} delay time	t_{RWD}	85		95		105		ns	21
Column-address to \overline{WE} delay time	t_{AWD}	55		60		65		ns	21
CAS to \overline{WE} delay time	t_{CWD}	40		45		45		ns	21, 30
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	t_{REF}		8		8		8	ms	
\overline{RAS} to CAS precharge time	t_{RPC}	10		10		10		ns	
CAS setup time (CBR REFRESH)	t_{CSR}	10		10		10		ns	5, 30
CAS hold time (CBR REFRESH)	t_{CHR}	10		10		10		ns	5, 31
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	t_{OEH}	15		20		20		ns	27
\overline{OE} setup prior to \overline{RAS} during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	
Last CAS going LOW to first CAS returning HIGH	t_{CLCH}	10		10		10		ns	33

*60ns specifications are limited to a V_{CC} range of $\pm 5\%$.

NOTES


1. All voltages referenced to V_{SS}.
2. This parameter is sampled. V_{CC} = 5V ±10%; f = 1 MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
7. An initial pause of 100µs is required after power-up followed by eight $\overline{\text{RAS}}$ refresh cycles ($\overline{\text{RAS}}$ ONLY or CBR) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the $\overline{\text{REF}}$ refresh requirement is exceeded.
8. AC characteristics assume t_T = 5ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}} = \text{V}_{IH}$, data output is High-Z.
12. If $\overline{\text{CAS}} = \text{V}_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF, V_{OL} = 0.80 and V_{OH} = 2.0V.
14. Assumes that t_{RCD} < t_{RCD} (MAX). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that t_{RCD} ≥ t_{RCD} (MAX).
16. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CPN}.
17. Operation within the t_{RCD} (MAX) limit ensures that t_{RAC} (MAX) can be met. t_{RCD} (MAX) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (MAX) limit, access time is controlled exclusively by t_{CAC}.
18. Operation within the t_{RAD} limit ensures that t_{RCD} (MAX) can be met. t_{RAD} (MAX) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (MAX) limit, access time is controlled exclusively by t_{AA}.
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. t_{OFF} (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL}.*
21. t_{WCS}, t_{RWD}, t_{AWD} and t_{CWD} are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycles only. If t_{WCS} ≥ t_{WCS} (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If t_{RWD} ≥ t_{RWD} (MIN), t_{AWD} ≥ t_{AWD} (MIN) and t_{CWD} ≥ t_{CWD} (MIN), the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of Q (at access time and until $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ goes back to V_{IH}) is indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after $\overline{\text{CAS}}$ goes LOW results in a LATE WRITE ($\overline{\text{OE}}$ -controlled) cycle.
22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. During a READ cycle, if $\overline{\text{OE}}$ is LOW then taken HIGH before $\overline{\text{CAS}}$ goes HIGH, Q goes open. If $\overline{\text{OE}}$ is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE operation is not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$ and $\overline{\text{OE}} = \text{HIGH}$.
25. All other inputs at V_{CC} -0.2V.
26. Write command is defined as either $\overline{\text{WEL}}$ or $\overline{\text{WEH}}$ or both going LOW on the MT4C16256. Write command is defined as $\overline{\text{WE}}$ going LOW on the MT4C16257.
27. LATE WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OE} met ($\overline{\text{OE}}$ HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously written data if $\overline{\text{CAS}}$ remains LOW and $\overline{\text{OE}}$ is taken back LOW after t_{OE} is met. If $\overline{\text{CAS}}$ goes HIGH prior to $\overline{\text{OE}}$ going back LOW, the DQs will remain open.
28. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If $\overline{\text{CAS}}$ goes HIGH before $\overline{\text{OE}}$, the DQs will open regardless of the state of the $\overline{\text{OE}}$. If $\overline{\text{CAS}}$ stays LOW while $\overline{\text{OE}}$ is brought HIGH, the DQs will open. If $\overline{\text{OE}}$ is brought back LOW ($\overline{\text{CAS}}$ still LOW), the DQs will provide the previously read data.

*The 3ns minimum is a parameter guaranteed by design.


NOTES (continued)

- 29. Notes 31 through 41 apply to MT4C16257 only.
- 30. The first $\overline{\text{CAS}}_x$ edge to transition LOW.
- 31. The last CAS_x edge to transition HIGH.
- 32. Output parameter (DQx) is referenced to corresponding $\overline{\text{CAS}}$ input, DQ1-DQ8 by $\overline{\text{CASL}}$ and DQ9-DQ16 by $\overline{\text{CASH}}$.
- 33. Last falling $\overline{\text{CAS}}_x$ edge to first rising $\overline{\text{CAS}}_x$ edge.
- 34. Last rising CAS_x edge to next cycle's last rising CAS_x edge.
- 35. Last rising $\overline{\text{CAS}}_x$ edge to first falling $\overline{\text{CAS}}_x$ edge.
- 36. First DQs controlled by the first $\overline{\text{CAS}}_x$ to go LOW.
- 37. Last DQs controlled by the last CAS_x to go HIGH.
- 38. Each $\overline{\text{CAS}}_x$ must meet minimum pulse width.
- 39. Last $\overline{\text{CAS}}_x$ to go LOW.
- 40. All DQs controlled, regardless $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$.
- 41. Column-address changed once each cycle.

READ CYCLE




EARLY WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

FAST-PAGE-MODE EARLY-WRITE CYCLE




DRAM


FAST-PAGE-MODE READ-WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




RAS ONLY REFRESH CYCLE
(ADDR = A0-A8; OE, WEL, WEH or WE = DON'T CARE)



CBR REFRESH CYCLE
(A0-A8; OE = DON'T CARE)



HIDDEN REFRESH CYCLE²⁴
(WEL, WEH or WE = HIGH; OE = LOW)



▨ DON'T CARE
▩ UNDEFINED

DRAM

256K x 16 DRAM

3.3V FAST PAGE MODE,
OPTIONAL SELF REFRESH

FEATURES

- Industry-standard x16 pinouts, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +3.3V ±0.3V power supply*
- Low power, 0.3mW standby; 175mW active, typical
- All device pins are fully LVTTTL-compatible
- 512-cycle refresh in 8ms (MT4LC16256/7) or 64ms (MT4LC16256/7 S)
- Refresh modes: \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} (CBR), HIDDEN and optional Extended and SELF
- FAST PAGE MODE access cycle
- BYTE WRITE access cycle
- BYTE READ access cycle (MT4LC16257(S) only)
- Symmetrical addressing (nine rows, nine columns)

OPTIONS

- Timing

60ns access	-6*
70ns access	-7
80ns access	-8

MARKING

- Write Cycle Access

BYTE or WORD via \overline{WE}	16256
BYTE or WORD via \overline{CAS}	16257
BYTE or WORD via \overline{WE} SELF REFRESH and Extended Refresh	16256 S
BYTE or WORD via \overline{CAS} SELF REFRESH and Extended Refresh	16257 S
- Packages

Plastic SOJ (400 mil)	DJ
Plastic TSOP (400 mil)	TG

• Part Number Example: MT4LC16257DJ-7 S

*60ns specifications are limited to a Vcc range of ±0.15V.


GENERAL DESCRIPTION

The MT4LC16256/7(S) are randomly accessed solid-state memories containing 4,194,304 bits organized in a x16 configuration. The MT4LC16256(S) has both BYTE WRITE and WORD WRITE access cycles via two write enable pins. The MT4LC16257(S) has both BYTE WRITE and WORD WRITE access cycles via two CAS pins.


The MT4LC16256(S) and MT4LC16257(S) function in the same manner except that \overline{WEL} and \overline{WEH} on MT4LC16256

PIN ASSIGNMENT (Top View)

40-Pin SOJ (DC-6)



40/44-Pin TSOP (DD-5)



*MT4LC16256(S)/MT4LC16257(S)

and \overline{CASL} and \overline{CASH} on MT4LC16257 control the selection of byte WRITE access cycles. \overline{WEL} and \overline{WEH} function in an identical manner to \overline{WE} in that either \overline{WEL} or \overline{WEH} will generate an internal \overline{WE} . \overline{CASL} and \overline{CASH} function in an identical manner to \overline{CAS} in that either \overline{CASL} or \overline{CASH} will generate an internal \overline{CAS} .

The MT4LC16256(S) \overline{WE} function and timing are determined by the first \overline{WE} (\overline{WEL} or \overline{WEH}) to transition LOW and by the last to transition back HIGH. Use of only one of the two results in a BYTE WRITE cycle. \overline{WEL} transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) and \overline{WEH} transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16).

The MT4LC16257(S) \overline{CAS} function and timing are determined by the first \overline{CAS} (\overline{CASL} or \overline{CASH}) to transition LOW and by the last to transition back HIGH. Use of only one of the two results in a BYTE WRITE cycle. \overline{CASL} transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) and \overline{CASH} transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16). BYTE READ cycles are achieved through \overline{CASL} or \overline{CASH} in the same manner during READ cycles for the MT4LC16257(S).


REFRESH

An optional SELF REFRESH mode is also available. The "S" option allows the user the choice of a fully static low-power data retention mode or a dynamic refresh mode at the extended refresh period.

The optional SELF REFRESH feature is initiated by performing a CBR REFRESH cycle and holding $\overline{\text{RAS}}\text{LOW}$ for the specified t_{RASS} . Additionally, the "S" option allows for an extended refresh rate of $125\mu\text{s}$ per row if using distributed CBR REFRESH. This refresh rate can be applied during normal operation or during a standby mode.

The SELF REFRESH mode is terminated by driving $\overline{\text{RAS}}$ HIGH for a minimum time of $t_{\text{RPS}} (\approx t_{\text{RC}})$. This delay allows for the completion of any internal refresh cycles that may be in process at the time of the $\overline{\text{RAS}}\text{LOW}$ -to-HIGH transition. If the DRAM controller uses a distributed CBR refresh sequence, a burst refresh is not required upon exiting SELF REFRESH mode. However, if the DRAM controller utilizes $\overline{\text{RAS}}\text{ONLY}$ or BURST REFRESH sequence, all rows must be refreshed within $300\mu\text{s}$ prior to the resumption of normal operation.

FUNCTIONAL BLOCK DIAGRAM






Figure 1
MT4LC16256(S) WORD AND BYTE WRITE EXAMPLE




Figure 2
MT4LC16257(S) WORD AND BYTE WRITE EXAMPLE




Figure 3
MT4LC16257(S) WORD AND BYTE READ EXAMPLE

TRUTH TABLE: MT4LC16256(S)

FUNCTION	RAS	CAS	WEL	WEH	OE	ADDRESSES		DQs	NOTES	
						'R	'C			
Standby	H	H→X	X	X	X	X	X	High-Z		
READ	L	L	H	H	L	ROW	COL	Data-Out		
WRITE: WORD (EARLY WRITE)	L	L	L	L	X	ROW	COL	Data-In		
WRITE: LOWER BYTE (EARLY)	L	L	L	H	X	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z		
WRITE: UPPER BYTE (EARLY)	L	L	H	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In		
READ WRITE	L	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1	
PAGE-MODE	1st Cycle	L	H→L	H	H	L	ROW	COL	Data-Out	
READ		2nd Cycle	L	H→L	H	H	L	n/a	COL	Data-Out
PAGE-MODE	1st Cycle	L	H→L	L	L	X	ROW	COL	Data-In	1
WRITE		2nd Cycle	L	H→L	L	L	X	n/a	COL	Data-In
PAGE-MODE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-In	1
READ-WRITE		2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In
HIDDEN	READ	L→H→L	L	H	H	L	ROW	COL	Data-Out	
REFRESH	WRITE	L→H→L	L	L	L	X	ROW	COL	Data-In	1, 2
RAS ONLY REFRESH	L	H	X	X	X	ROW	n/a	High-Z		
CBR REFRESH	H→L	L	X	X	X	X	X	High-Z		
SELF REFRESH (MT4C16256/7 S only)	H→L	L	X	X	X	X	X	High-Z		

NOTE: 1. These cycles may also be BYTE WRITE cycles (either \overline{WEL} or \overline{WEH} active).
2. EARLY WRITE only.

TRUTH TABLE: MT4LC16257(S)

FUNCTION	RAS	CASL	CASH	WE	OE	ADDRESSES		DQs	NOTES	
						'R	'C			
Standby	H	H→X	H→X	X	X	X	X	High-Z		
READ: WORD	L	L	L	H	L	ROW	COL	Data-Out		
READ: LOWER BYTE	L	L	H	H	L	ROW	COL	Lower Byte, Data-Out Upper Byte, High-Z		
READ: UPPER BYTE	L	H	L	H	L	ROW	COL	Lower Byte, High-Z Upper Byte, Data-Out		
WRITE: WORD (EARLY WRITE)	L	L	L	L	X	ROW	COL	Data-In		
WRITE: LOWER BYTE (EARLY)	L	L	H	L	X	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z		
WRITE: UPPER BYTE (EARLY)	L	H	L	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In		
READ WRITE	L	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2	
PAGE-MODE READ	1st Cycle	L	H→L	H→L	H	L	ROW	COL	Data-Out	2
	2nd Cycle	L	H→L	H→L	H	L	n/a	COL	Data-Out	2
PAGE-MODE WRITE	1st Cycle	L	H→L	H→L	L	X	ROW	COL	Data-In	1
	2nd Cycle	L	H→L	H→L	L	X	n/a	COL	Data-In	1
PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2
	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1, 2
HIDDEN REFRESH	READ	L→H→L	L	L	H	L	ROW	COL	Data-Out	2
	WRITE	L→H→L	L	L	L	X	ROW	COL	Data-In	1, 3
RAS ONLY REFRESH	L	H	H	X	X	ROW	n/a	High-Z		
CBR REFRESH	H→L	L	L	X	X	X	X	High-Z	4	
SELF REFRESH (MT4C16256/7 S only)	H→L	L	X	X	X	X	X	High-Z		

- NOTE:**
1. These WRITE cycles may also be BYTE WRITE cycles (either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ active).
 2. These READ cycles may also be BYTE READ cycles (either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ active).
 3. EARLY WRITE only.
 4. At least one of the two $\overline{\text{CAS}}$ signals must be active ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$).



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +4.6V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 1.2W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (0°C ≤ T_A ≤ 70°C; V_{CC} = +3.3V ±0.3V**)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC} **	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ V _{CC} (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 3.6V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -2mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 2mA)	V _{OL}		0.4	V	

**60ns specifications are limited to a V_{CC} range of ±0.15V.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 (Notes: 1, 6, 7) ($V_{CC} = +3.3V \pm 0.3V^{**}$)

PARAMETER/CONDITION	VERSION	SYMBOL	MAX			UNITS	NOTES
			-6**	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)		I_{CC1}	1	1	1	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	MT4LC16256/7	I_{CC2}	500	500	500	μA	25
	MT4LC16256/7 S	I_{CC2}	100	100	100	μA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)		I_{CC3}	120	110	100	mA	3, 4, 41
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC} = t_{PC} [MIN]$; t_{CP} , $t_{ASC} = 10ns$)		I_{CC4}	70	60	50	mA	3, 4, 41
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$; $t_{RC} = t_{RC} [MIN]$)		I_{CC5}	120	110	100	mA	3
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)		I_{CC6}	120	110	100	mA	3, 5
REFRESH CURRENT: Extended Average power supply current, $\overline{CAS} = 0.2V$ or CBR cycling; $t_{RAS} = t_{RAS} (MIN)$; \overline{WE} , A0-A8 and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$ (D_{IN} may be left open)	MT4LC16256/7 S	I_{CC7}	150	150	150	μA	3, 5
REFRESH CURRENT: SELF Average power supply current, CBR cycling with $t_{RAS} \geq t_{RAS} (MIN)$ and \overline{CAS} held LOW; $\overline{WE} = V_{CC} - 0.2V$; A0-A8 and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$ (D_{IN} may be left open)	MT4LC16256/7 S	I_{CC8}	150	150	150	μA	5, 42

 **60ns specifications are limited to a V_{CC} range of $\pm 0.15V$.



CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C _{i1}	5	pF	2
Input Capacitance: RAS, CAS/(CASL, CASH), (WEL, WEH)/ WE, OE	C _{i2}	7	pF	2
Input/Output Capacitance: DQ (SOJ, TSOP)	C _{i0}	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = +3.3V ±0.3V*)

AC CHARACTERISTICS	SYM	-6*		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ WRITE cycle time	^t RWC	150		175		195		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		45		ns	34
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	85		95		100		ns	34
Access time from RAS	^t RAC		60		70		80	ns	14
Access time from CAS	^t CAC		15		20		20	ns	15, 32
Output Enable time	^t OE		15		20		20	ns	32
Access time from column-address	^t AA		30		35		40	ns	
Access time from CAS precharge	^t CPA		35		40		45	ns	32
RAS pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	^t RSH	15		20		20		ns	39
RAS precharge time	^t RP	40		50		60		ns	
CAS pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	38
CAS hold time	^t CSH	60		70		80		ns	31
CAS precharge time	^t CPN	10		10		10		ns	16, 35
CAS precharge time (PAGE MODE)	^t CP	10		10		10		ns	35
RAS to CAS delay time	^t RCD	20	45	20	50	20	60	ns	17, 30
CAS to RAS precharge time	^t CRP	5		5		5		ns	31
Row-address setup time	^t ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		10		ns	
RAS to column-address delay time	^t RAD	15	30	15	35	15	40	ns	18
Column-address setup time	^t ASC	0		0		0		ns	30
Column-address hold time	^t CAH	10		15		15		ns	30
Column-address hold time (referenced to RAS)	^t AR	50		55		60		ns	
Column-address to RAS lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	26, 30
Read command hold time (referenced to CAS)	^t RCH	0		0		0		ns	19, 26, 31

*60ns specifications are limited to a V_{CC} range of ±0.15V.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = +3.3V \pm 0.3V^*$)

AC CHARACTERISTICS		-6*		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Read command hold time (referenced to \overline{RAS})	t_{RRH}	0		0		0		ns	19
\overline{CAS} to output in Low-Z	t_{CLZ}	3		3		3		ns	32
Output buffer turn-off delay	t_{OFF}	3	15	3	15	3	15	ns	20, 28, 32
Output disable time	t_{OD}	3	15	3	15	3	15	ns	28, 40
Write command setup time	t_{WCS}	0		0		0		ns	21, 26, 30
Write command hold time	t_{WCH}	10		10		10		ns	26, 39
Write command hold time (referenced to \overline{RAS})	t_{WCR}	45		55		60		ns	26
Write command pulse width	t_{WP}	10		10		10		ns	26
Write command to \overline{RAS} lead time	t_{RWL}	15		20		20		ns	26
Write command to \overline{CAS} lead time	t_{CWL}	15		20		20		ns	26, 31
Data-in setup time	t_{DS}	0		0		0		ns	22, 32
Data-in hold time	t_{DH}	10		15		15		ns	22, 32
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	45		55		60		ns	
\overline{RAS} to \overline{WE} delay time	t_{RWD}	85		95		105		ns	21
Column-address to \overline{WE} delay time	t_{AWD}	55		60		65		ns	21
\overline{CAS} to \overline{WE} delay time	t_{CWD}	40		45		45		ns	21, 30
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles) MT4LC16256/7 / MT4LC16256/7S	t_{REF}		8/64		8/64		8/64	ms	
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	10		10		10		ns	
\overline{CAS} setup time (CBR REFRESH)	t_{CSR}	10		10		10		ns	5, 30
\overline{CAS} hold time (CBR REFRESH)	t_{CHR}	10		10		10		ns	5, 31
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	t_{OEH}	15		20		20		ns	27
\overline{OE} setup prior to \overline{RAS} during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	
Last \overline{CAS} going LOW to first \overline{CAS} returning HIGH	t_{CLCH}	10		10		10		ns	33
\overline{RAS} pulse width entering SELF REFRESH	t_{RASS}	100		100		100		μs	42
\overline{RAS} precharge time exiting SELF REFRESH	t_{RPS}	110		130		150		μs	42
\overline{CAS} hold time entering SELF REFRESH	t_{CHD}	10		10		10		ns	42

 *60ns specifications are limited to a V_{CC} range of $\pm 0.15V$.


NOTES

- All voltages referenced to V_{SS} .
- This parameter is sampled. $V_{CC} = +3.3V$; $f = 1$ MHz.
- I_{CC} is dependent on cycle rates.
- I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
- Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \leq T_A \leq 70^{\circ}C$) is assured.
- An initial pause of $100\mu s$ is required after power-up followed by eight \overline{RAS} refresh cycles (\overline{RAS} ONLY or CBR) before proper device operation is assured. The eight \overline{RAS} cycle wake-ups should be repeated any time the \overline{REF} refresh requirement is exceeded.
- AC characteristics assume $t_T = 5ns$.
- V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
- In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- If $\overline{CAS} = V_{IH}$, data output is High-Z.
- If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
- Measured with a load equivalent to one TTL gates and $50pF$, $V_{OL} = 0.80$ and $V_{OH} = 2.0V$.
- Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
- If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
- Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, access time is controlled exclusively by t_{CAC} .
- Operation within the t_{RAD} limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, access time is controlled exclusively by t_{AA} .
- Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
- $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL} . The $3ns$ minimum is a parameter guaranteed by design.
- t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of Q (at access time and until \overline{CAS} or \overline{OE} goes back to V_{IH}) is indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE WRITE (\overline{OE} -controlled) cycle.
- These parameters are referenced to \overline{CAS} leading edge in EARLY WRITE cycles and \overline{WE} leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- During a READ cycle, if \overline{OE} is LOW then taken HIGH before \overline{CAS} goes HIGH, Q goes open. If \overline{OE} is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE operation is not possible.
- A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
- All other inputs at $V_{CC} - 0.2V$.
- Write command is defined as either \overline{WEL} or \overline{WEH} or both going LOW on the MT4LC16256(S). Write command is defined as \overline{WE} going LOW on the MT4LC16257(S).
- LATE WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OEH} met (\overline{OE} HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously written data if \overline{CAS} remains LOW and \overline{OE} is taken back LOW after t_{OEH} is met. If \overline{CAS} goes HIGH prior to \overline{OE} going back LOW, the DQs will remain open.
- The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If \overline{CAS} goes HIGH before \overline{OE} , the DQs will open regardless of the state of the \overline{OE} . If \overline{CAS} stays LOW while \overline{OE} is brought HIGH, the DQs will open. If \overline{OE} is brought back LOW (\overline{CAS} still LOW), the DQs will provide the previously read data.


NOTES (continued)

29. Notes 30 through 40 apply to MT4LC16257(S) only.
30. The first $\overline{\text{CASx}}$ edge to transition LOW.
31. The last $\overline{\text{CASx}}$ edge to transition HIGH.
32. Output parameter (DQx) is referenced to corresponding $\overline{\text{CAS}}$ input, DQ1-DQ8 by $\overline{\text{CASL}}$ and DQ9-DQ16 by $\overline{\text{CASH}}$.
33. Last falling $\overline{\text{CASx}}$ edge to first rising $\overline{\text{CASx}}$ edge.
34. Last rising $\overline{\text{CASx}}$ edge to next cycle's last rising $\overline{\text{CASx}}$ edge.
35. Last rising $\overline{\text{CASx}}$ edge to first falling $\overline{\text{CASx}}$ edge.
36. First DQs controlled by the first $\overline{\text{CASx}}$ to go LOW.
37. Last DQs controlled by the last $\overline{\text{CASx}}$ to go HIGH.
38. Each $\overline{\text{CASx}}$ must meet minimum pulse width.
39. Last $\overline{\text{CASx}}$ to go LOW.
40. All DQs controlled, regardless of $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$.
41. Column-address changed once while $\overline{\text{RAS}} = \text{VIL}$ and $\overline{\text{CAS}} = \text{VIH}$.
42. If the DRAM controller uses a BURST REFRESH, a BURST REFRESH of all rows must be executed upon exiting SELF REFRESH.

READ CYCLE




EARLY WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




▨ DON'T CARE
▩ UNDEFINED

$\overline{\text{RAS}}$ ONLY REFRESH CYCLE
(ADDR = A0-A8; $\overline{\text{OE}}$, WEL, WEH or $\overline{\text{WE}}$ = DON'T CARE)




CBR REFRESH CYCLE
(A0-A8; $\overline{\text{OE}}$ = DON'T CARE)




 DON'T CARE
 UNDEFINED

SELF REFRESH CYCLE
(A0-A8; \overline{OE} = DON'T CARE)



HIDDEN REFRESH CYCLE 24
(WEL, WEH or \overline{WE} = HIGH; \overline{OE} = LOW)



▨ DON'T CARE
▩ UNDEFINED

ADVANCE

MICRON
SEMICONDUCTOR, INC.

MT4LC16256/7(S)
256K x 16 DRAM

NEW

DRAM

DRAM

256K x 16 DRAM

EDO PAGE MODE

FEATURES

- Industry-standard x16 pinouts, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply*
- Low power, 3mW standby; 375mW active, typical
- All device pins are TTL-compatible
- 512-cycle refresh in 8ms (nine rows and nine columns)
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN
- Extended data-out (EDO) PAGE MODE access cycle
- BYTE WRITE and BYTE READ access cycles

OPTIONS

- Timing
 - 60ns access
 - 70ns access
 - 80ns access
- Write Cycle Access
BYTE or WORD via $\overline{\text{CAS}}$

MARKING

16270

- Packages
 - Plastic SOJ (400 mil)
 - Plastic TSOP (400 mil)

DJ
TG

- Part Number Example: MT4C16270DJ-7

*60ns specifications are limited to a Vcc range of ±5%. Contact factory for availability of 60ns.

GENERAL DESCRIPTION

The MT4C16270 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x16 configuration. The MT4C16270 has both BYTE WRITE and WORD WRITE access cycles via two $\overline{\text{CAS}}$ pins.

The MT4C16270 offers an accelerated cycle access called EDO PAGE MODE.

The MT4C16270 $\overline{\text{CAS}}$ function and timing are determined by the first $\overline{\text{CAS}}$ ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$) to transition LOW and by the last to transition back HIGH. $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$

PIN ASSIGNMENT (Top View)

40-Pin SOJ (DC-6)


Vcc	1	40	Vss
DQ1	2	39	DQ16
DQ2	3	38	DQ15
DQ3	4	37	DQ14
DQ4	5	36	DQ13
Vcc	6	35	Vss
DQ5	7	34	DQ12
DQ6	8	33	DQ11
DQ7	9	32	DQ10
DQ8	10	31	DQ9
NC	11	30	NC
NC	12	29	$\overline{\text{CASL}}$
$\overline{\text{WE}}$	13	28	$\overline{\text{CASH}}$
$\overline{\text{RAS}}$	14	27	$\overline{\text{OE}}$
NC	15	26	A8
A0	16	25	A7
A1	17	24	A6
A2	18	23	A5
A3	19	22	A4
Vcc	20	21	Vss

40/44-Pin TSOP (DD-5)

Vcc	1	44	Vss
DQ1	2	43	DQ16
DQ2	3	42	DQ15
DQ3	4	41	DQ14
DQ4	5	40	DQ13
Vcc	6	39	Vss
DQ5	7	38	DQ12
DQ6	8	37	DQ11
DQ7	9	36	DQ10
DQ8	10	35	DQ9
NC	13	32	NC
NC	14	31	$\overline{\text{CASL}}$
$\overline{\text{WE}}$	15	30	$\overline{\text{CASH}}$
$\overline{\text{RAS}}$	16	29	$\overline{\text{OE}}$
NC	17	28	A8
A0	18	27	A7
A1	19	26	A6
A2	20	25	A5
A3	21	24	A4
Vcc	22	23	Vss

function in an identical manner to $\overline{\text{CAS}}$ in that either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ will generate an internal $\overline{\text{CAS}}$. Use of only one of the two results in a BYTE WRITE cycle. $\overline{\text{CASL}}$ transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) and $\overline{\text{CASH}}$ transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16). BYTE READ cycles are achieved through $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ in the same manner.

FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 18 address bits during READ or WRITE cycles. These are entered nine bits (A0-A8) at a time. \overline{RAS} is used to latch the first nine bits and \overline{CAS} the latter nine bits.

The \overline{CAS} control also determines whether the cycle will be a refresh cycle (\overline{RAS} ONLY) or an active cycle (READ, WRITE or READ WRITE) once \overline{RAS} goes LOW. The MT4C16270 has two \overline{CAS} controls, \overline{CASL} and \overline{CASH} .

The \overline{CASL} and \overline{CASH} inputs internally generate a \overline{CAS} signal functioning in an identical manner to the single \overline{CAS} input on the other 256K x 16 DRAMs. The key difference is that each \overline{CAS} controls its corresponding DQ tristate logic (in conjunction with \overline{OE} and \overline{WE} and \overline{RAS}). \overline{CASL} controls DQ1 through DQ8 and \overline{CASH} controls DQ9 through DQ16.

The MT4C16270 \overline{CAS} function is determined by the first \overline{CAS} (\overline{CASL} or \overline{CASH}) transitioning LOW and the last transitioning back HIGH. The two \overline{CAS} controls give the MT4C16270 both byte READ and byte WRITE cycle capabilities.

A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle,

data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. Taking \overline{WE} LOW will initiate a WRITE cycle, selecting DQ1 through DQ16. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after \overline{CAS} goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as \overline{CAS} and \overline{OE} remain LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O, and pin direction is controlled by \overline{OE} , \overline{WE} and \overline{RAS} .

EDO PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A8) page boundary. The EDO PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the EDO PAGE MODE operation.




Figure 1
16270 WORD AND BYTE WRITE EXAMPLE

BYTE ACCESS CYCLE

The BYTE WRITE cycle is determined by the use of $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$. Enabling $\overline{\text{CASL}}$ will select a lower BYTE WRITE cycle (DQ1-DQ8) while enabling $\overline{\text{CASH}}$ will select an upper BYTE WRITE cycle (DQ9-DQ16). Enabling both $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$ selects a WORD WRITE cycle.

The MT4C16270 can be viewed as two 256K x 8 DRAMs which have common input controls. Figure 1 illustrates the MT4C16270 BYTE WRITE and WORD WRITE cycles. The BYTE READ is accomplished in the same manner.

EDO

DRAM READ cycles have traditionally turned the output buffers off (High-Z) with the rising edge of $\overline{\text{CAS}}$. If $\overline{\text{CAS}}$ goes HIGH, and $\overline{\text{OE}}$ is LOW (active), the output buffers will be disabled. The MT4C16270 offers an accelerated PAGE MODE cycle by eliminating output disable from CAS HIGH. This option is called EDO and it allows $\overline{\text{CAS}}$ precharge time (t_{CP}) to occur without the output data

going invalid (see READ and EDO PAGE MODE READ waveforms).

EDO operates as any DRAM READ or FAST-PAGE-MODE READ, except data will be held valid after $\overline{\text{CAS}}$ goes HIGH, as long as $\overline{\text{RAS}}$ and $\overline{\text{OE}}$ are held LOW and $\overline{\text{WE}}$ is held HIGH. $\overline{\text{OE}}$ can be brought LOW or HIGH while $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ are LOW, and the DQs will transition between valid data and High-Z. Using $\overline{\text{OE}}$, there are two methods to disable the outputs and keep them disabled during the CAS HIGH time. The first method is to have $\overline{\text{OE}}$ HIGH when $\overline{\text{CAS}}$ transitions HIGH and keep $\overline{\text{OE}}$ HIGH for t_{OEHC} . This will tristate the DQs and they will remain tristate, regardless of $\overline{\text{OE}}$, until $\overline{\text{CAS}}$ falls again. The second method is to have $\overline{\text{OE}}$ LOW when $\overline{\text{CAS}}$ transitions HIGH. Then $\overline{\text{OE}}$ can pulse HIGH for a minimum of t_{OEP} anytime during the $\overline{\text{CAS}}$ HIGH period and the DQs will tristate and remain tristate, regardless of $\overline{\text{OE}}$, until $\overline{\text{CAS}}$ falls again (please reference Figure 2 for further detail on the




Figure 2
OUTPUT ENABLE AND DISABLE

to toggling \overline{OE} condition). During other cycles, the outputs are disabled at t_{OFF} time after \overline{RAS} and \overline{CAS} are HIGH, or t_{WHZ} after \overline{WE} transitions LOW. The t_{OFF} time is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last. \overline{WE} can also perform the function of turning off the output drivers under certain conditions, as shown in Figure 3.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level.

The chip is also preconditioned for the next cycle during the \overline{RAS} HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} refresh cycle (\overline{RAS} ONLY, CBR, or HIDDEN) so that all 512 combinations of \overline{RAS} addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.




Figure 3
OUTPUT ENABLE AND DISABLE WITH \overline{WE}

TRUTH TABLE: MT4C16270

FUNCTION	RAS	CASL	CASH	WE	OE	ADDRESSES		DQs	NOTES	
						'R	'C			
Standby	H	H→X	H→X	X	X	X	X	High-Z		
READ: WORD	L	L	L	H	L	ROW	COL	Data-Out		
READ: LOWER BYTE	L	L	H	H	L	ROW	COL	Lower Byte, Data-Out Upper Byte, High-Z		
READ: UPPER BYTE	L	H	L	H	L	ROW	COL	Lower Byte, High-Z Upper Byte, Data Out		
WRITE: WORD (EARLY WRITE)	L	L	L	L	X	ROW	COL	Data-In		
WRITE: LOWER BYTE (EARLY)	L	L	H	L	X	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z		
WRITE: UPPER BYTE (EARLY)	L	H	L	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In		
READ WRITE	L	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2	
EDO-PAGE- MODE READ	1st Cycle	L	H→L	H→L	H	L	ROW	COL	Data-Out	2
	2nd Cycle	L	H→L	H→L	H	L	n/a	COL	Data-Out	2
EDO-PAGE- MODE WRITE	1st Cycle	L	H→L	H→L	L	X	ROW	COL	Data-In	1
	2nd Cycle	L	H→L	H→L	L	X	n/a	COL	Data-In	1
EDO- PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2
	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1, 2
HIDDEN REFRESH	READ	L→H→L	L	L	H	L	ROW	COL	Data-Out	2
	WRITE	L→H→L	L	L	L	X	ROW	COL	Data-In	1, 3
RAS ONLY REFRESH	L	H	H	X	X	ROW	n/a	High-Z		
CBR REFRESH	H→L	L	L	X	X	X	X	High-Z	4	

- NOTE:**
1. These WRITE cycles may also be BYTE WRITE cycles (either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ active).
 2. These READ cycles may also be BYTE READ cycles (either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ active).
 3. EARLY WRITE only.
 4. At least one of the two $\overline{\text{CAS}}$ signals must be active ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$).

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 1.2W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = +5V ±10%)**

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC} **	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ V _{CC} (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -2.5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 2.1mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6**	-7	-8		
STANDBY CURRENT: (TTL) (R _{AS} = C _{AS} = V _{IH})	I _{CC1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) (R _{AS} = C _{AS} = V _{CC} - 0.2V)	I _{CC2}	1	1	1	mA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (R _{AS} , C _{AS} , Address Cycling: t _{RC} = t _{RC} [MIN])	I _{CC3}	195	175	160	mA	3, 4, 40
OPERATING CURRENT: FAST PAGE MODE Average power supply current (R _{AS} = V _{IL} , C _{AS} , Address Cycling: t _{PC} = t _{PC} [MIN]; t _{CP} , t _{ASC} = 10ns)	I _{CC4}	130	125	120	mA	3, 4, 40
REFRESH CURRENT: R _{AS} ONLY Average power supply current (R _{AS} Cycling, C _{AS} = V _{IH} ; t _{RC} = t _{RC} [MIN])	I _{CC5}	195	175	160	mA	3
REFRESH CURRENT: CBR Average power supply current (R _{AS} , C _{AS} , Address Cycling: t _{RC} = t _{RC} [MIN])	I _{CC6}	180	160	140	mA	3, 5

**60ns specifications are limited to a V_{CC} range of ±5%.

CAPACITANCE

(Note: 2)

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C _{I1}	5	pF	2
Input Capacitance: RAS, CASL, CASH, WE, OE	C _{I2}	7	pF	2
Input/Output Capacitance: DQ	C _{I0}	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = +5V ±10%)*

AC CHARACTERISTICS PARAMETER	SYM	-6*		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ WRITE cycle time	^t RWC	140		157		187		ns	
EDO-PAGE-MODE READ or WRITE cycle time	^t PC	25		30		33		ns	33
EDO-PAGE-MODE READ-WRITE cycle time	^t PRWC	72		79		84		ns	33
Access time from RAS	^t RAC		60		70		80	ns	14
Access time from CAS	^t CAC		15		20		20	ns	15, 31
Output Enable time	^t OE		15		20		20	ns	23, 31
Access time from column-address	^t AA		30		35		40	ns	
Access time from CAS precharge	^t CPA		35		40		45	ns	31
RAS pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (EDO PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	^t RSH	10		15		15		ns	38
RAS precharge time	^t RP	35		40		60		ns	
CAS pulse width	^t CAS	10	100,000	12	100,000	12	100,000	ns	37
CAS hold time	^t CSH	40		40		60		ns	30
CAS precharge time	^t CPN	10		10		10		ns	16, 34
CAS precharge time (EDO PAGE MODE)	^t CP	10		10		10		ns	34
RAS to CAS delay time	^t RCD	20	45	20	50	20	60	ns	17, 29
CAS to RAS precharge time	^t CRP	5		5		5		ns	30
Row-address setup time	^t ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		10		ns	
RAS to column-address delay time	^t RAD	15	30	15	35	15	40	ns	18
Column-address setup time	^t ASC	0		0		0		ns	29
Column-address hold time	^t CAH	10		12		15		ns	29
Column-address hold time (referenced to RAS)	^t AR	40		40		55		ns	
Column-address to RAS lead time	^t RAL	22		27		30		ns	
Read command setup time	^t RCS	0		0		0		ns	26, 29
Read command hold time (referenced to CAS)	^t RCH	0		0		0		ns	19, 26, 30
Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	19

*60ns specifications are limited to a V_{CC} range of ±5%.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = +5V \pm 10\%$)*


AC CHARACTERISTICS PARAMETER	SYM	-6*		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
CAS to output in Low-Z	t_{CLZ}	3		3		3		ns	31, 41
Output buffer turn-off delay from CAS or RAS	t_{OFF}	3	15	3	15	3	15	ns	20, 28, 31, 41
Output disable time	t_{OD}	3	15	3	15	3	15	ns	28, 39, 41
Write command setup time	t_{WCS}	0		0		0		ns	21, 26, 29
Write command hold time	t_{WCH}	10		10		10		ns	26, 38
Write command hold time (referenced to RAS)	t_{WCR}	40		40		60		ns	26
Write command pulse width	t_{WP}	10		10		10		ns	26
Write command to \overline{RAS} lead time	t_{RWL}	10		12		12		ns	26
Write command to \overline{CAS} lead time	t_{CWL}	10		12		12		ns	26, 30
Data-in setup time	t_{DS}	0		0		0		ns	22, 31
Data-in hold time	t_{DH}	10		15		15		ns	22, 31
Data-in hold time (referenced to RAS)	t_{DHR}	40		40		60		ns	
\overline{RAS} to \overline{WE} delay time	t_{RWD}	85		95		105		ns	21
Column-address to \overline{WE} delay time	t_{AWD}	55		60		65		ns	21
\overline{CAS} to \overline{WE} delay time	t_{CWD}	40		45		45		ns	21, 29
Transition time (rise or fall)	t_T	2.5	50	2.5	50	2.5	50	ns	9, 10
Refresh period (512 cycles)	t_{REF}		8		8		8	ns	
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	10		10		10		ns	
\overline{CAS} setup time (CBR REFRESH)	t_{CSR}	10		10		110		ns	5, 29
\overline{CAS} hold time (CBR REFRESH)	t_{CHR}	10		10		10		ns	5, 30
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	t_{OEHL}	15		20		20		ns	27
\overline{OE} LOW to \overline{CAS} HIGH setup time	t_{OES}	5		5		5		ns	
\overline{OE} HIGH hold time from \overline{CAS} HIGH	t_{OEHL}	10		10		10		ns	
\overline{OE} HIGH pulse width	t_{OEP}	10		10		10		ns	
\overline{OE} setup prior to \overline{RAS} during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	
Last \overline{CAS} going LOW to first \overline{CAS} returning HIGH	t_{CLCH}	10		10		10		ns	32
Data output hold after \overline{CAS} LOW	t_{COH}	5		5		5		ns	
Output disable delay from \overline{WE}	t_{WHZ}	3	15	3	15	3	15	ns	
Output enable delay from \overline{WE}	t_{WLZ}	3		3		3		ns	

*60ns specifications are limited to a V_{CC} range of $\pm 5\%$.


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. $V_{CC} = 5V \pm 10\%$; $f = 1 \text{ MHz}$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. An initial pause of $100\mu\text{s}$ is required after power-up followed by eight $\overline{\text{RAS}}$ refresh cycles ($\overline{\text{RAS}}$ ONLY or CBR) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the ${}^t\text{REF}$ refresh requirement is exceeded.
8. AC characteristics assume ${}^tT = 2.5\text{ns}$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}}$ and $\overline{\text{RAS}} = V_{IH}$, data output is High-Z.
12. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to one TTL gate and 50pF , $V_{OL} = 0.8\text{V}$ and $V_{OH} = 2.0\text{V}$.
14. Assumes that ${}^t\text{RCD} < {}^t\text{RCD}(\text{MAX})$. If ${}^t\text{RCD}$ is greater than the maximum recommended value shown in this table, ${}^t\text{RAC}$ will increase by the amount that ${}^t\text{RCD}$ exceeds the value shown.
15. Assumes that ${}^t\text{RCD} \geq {}^t\text{RCD}(\text{MAX})$.
16. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ must be pulsed HIGH for ${}^t\text{CPN}$.
17. Operation within the ${}^t\text{RCD}(\text{MAX})$ limit ensures that ${}^t\text{RAC}(\text{MAX})$ can be met. ${}^t\text{RCD}(\text{MAX})$ is specified as a reference point only; if ${}^t\text{RCD}$ is greater than the specified ${}^t\text{RCD}(\text{MAX})$ limit, access time is controlled exclusively by ${}^t\text{CAC}$.
18. Operation within the ${}^t\text{RAD}$ limit ensures that ${}^t\text{RCD}(\text{MAX})$ can be met. ${}^t\text{RAD}(\text{MAX})$ is specified as a reference point only; if ${}^t\text{RAD}$ is greater than the specified ${}^t\text{RAD}(\text{MAX})$ limit, access time is controlled exclusively by ${}^t\text{AA}$.
19. Either ${}^t\text{RCH}$ or ${}^t\text{RRH}$ must be satisfied for a READ cycle.
20. ${}^t\text{OFF}(\text{MAX})$ defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL} .
21. ${}^t\text{WCS}$, ${}^t\text{RWD}$, ${}^t\text{AWD}$ and ${}^t\text{CWD}$ are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycles only. If ${}^t\text{WCS} \geq {}^t\text{WCS}(\text{MIN})$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If ${}^t\text{RWD} \geq {}^t\text{RWD}(\text{MIN})$, ${}^t\text{AWD} \geq {}^t\text{AWD}(\text{MIN})$ and ${}^t\text{CWD} \geq {}^t\text{CWD}(\text{MIN})$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of Q (at access time and until $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ or $\overline{\text{OE}}$ go back to V_{IH}) is indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after $\overline{\text{CAS}}$ goes LOW result in a LATE WRITE ($\overline{\text{OE}}$ -controlled) cycle.
22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. During a READ cycle, if $\overline{\text{OE}}$ is LOW then taken HIGH before $\overline{\text{CAS}}$ goes HIGH, Q goes open. If $\overline{\text{OE}}$ is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE operation is not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$ and $\overline{\text{OE}} = \text{HIGH}$.
25. All other inputs at $V_{CC} - 0.2\text{V}$.
26. Write command is defined as $\overline{\text{WE}}$ going LOW.
27. LATE WRITE and READ-MODIFY-WRITE cycles must have both ${}^t\text{OD}$ and ${}^t\text{OEH}$ met ($\overline{\text{OE}}$ HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously written data if $\overline{\text{CAS}}$ remains LOW and $\overline{\text{OE}}$ is taken back LOW after ${}^t\text{OEH}$ is met.
28. The DQs open during READ cycles once ${}^t\text{OD}$ or ${}^t\text{OFF}$ occur.
29. The first $\overline{\text{CASx}}$ edge to transition LOW.
30. The last $\overline{\text{CASx}}$ edge to transition HIGH.
31. Output parameter (DQx) is referenced to corresponding $\overline{\text{CAS}}$ input, DQ1-DQ8 by $\overline{\text{CASL}}$ and DQ9-DQ16 by $\overline{\text{CASH}}$.
32. Last falling $\overline{\text{CASx}}$ edge to first rising $\overline{\text{CASx}}$ edge.
33. Last rising $\overline{\text{CASx}}$ edge to next cycle's last rising $\overline{\text{CASx}}$ edge.
34. Last rising $\overline{\text{CASx}}$ edge to first falling $\overline{\text{CASx}}$ edge.
35. First DQs controlled by the first $\overline{\text{CASx}}$ to go LOW.
36. Last DQs controlled by the last $\overline{\text{CASx}}$ to go HIGH.
37. Each $\overline{\text{CASx}}$ must meet minimum pulse width.
38. Last $\overline{\text{CASx}}$ to go LOW.
39. All DQs controlled, regardless $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$.
40. Column-address changed once each cycle.
41. The 3ns minimum is a parameter guaranteed by design.

READ CYCLE




EARLY WRITE CYCLE




NOTE: 1. t_{OFF} is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




EDO-PAGE-MODE READ CYCLE




- NOTE:**
- t_{OFF} is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.
 - t_{PC} can be measured from falling edge of \overline{CAS} to falling edge of \overline{CAS} , or from rising edge of \overline{CAS} to rising edge of \overline{CAS} . Both measurements must meet the t_{PC} specification.

EDO-PAGE-MODE EARLY-WRITE CYCLE




EDO-PAGE-MODE READ-WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)






NOTE: 1. t_{PC} can be measured from falling edge to falling edge of \overline{CAS} , or from rising edge to rising edge of \overline{CAS} . Both measurements must meet the t_{PC} specification.

EDO-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




RAS ONLY REFRESH CYCLE
(ADDR = A0-A8; OE, WE = DON'T CARE)




 DON'T CARE
 UNDEFINED

CBR REFRESH CYCLE
(A0-A8; \overline{OE} = DON'T CARE)



HIDDEN REFRESH CYCLE²⁴
(\overline{WE} = HIGH; \overline{OE} = LOW)



▨ DON'T CARE
▩ UNDEFINED

NOTE: 1. t_{OFF} is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.

NEW
DRAM

MICRON
SEMICONDUCTOR, INC.

MT4C16270
256K x 16 DRAM

DRAM

256K x 16 DRAM

3.3V EDO PAGE MODE

FEATURES

- Single +3.3V ±0.3V power supply*
- Industry-standard x16 pinouts, timing, functions and packages
- High-performance CMOS silicon-gate process
- Low power, 0.3mW standby; 165mW active, typical
- All device pins are TTL-compatible
- 512-cycle refresh in 8ms (nine rows and nine columns)
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN
- Extended data-out (EDO) PAGE MODE access cycle
- BYTE WRITE and BYTE READ access cycles

OPTIONS

- Timing
60ns access
70ns access
80ns access

MARKING

-6*
-7
-8

- Packages

Plastic SOJ (400 mil) DJ
Plastic TSOP (400 mil) TG

- Part Number Example: MT4LC16270DJ-7

* 60ns specifications are limited to a Vcc range of ±0.15V. Contact factory for availability of 60ns.

GENERAL DESCRIPTION


The MT4LC16270 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x16 configuration. The MT4LC16270 has both BYTE WRITE and WORD WRITE access cycles via two CAS pins.

The MT4LC16270 offers an accelerated access cycle called EDO PAGE MODE.


The MT4LC16270 CAS function and timing are determined by the first CAS (CASL or CASH) to transition LOW and by the last to transition back HIGH. CASL and CASH

PIN ASSIGNMENT (Top View)

40-Pin SOJ (DC-6)




40/44-Pin TSOP (DD-5)



function in an identical manner to CAS in that either CASL or CASH will generate an internal CAS. Use of only one of the two results in a BYTE WRITE cycle. CASL transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) and CASH transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16). BYTE READ cycles are achieved through CASL or CASH in the same manner.

FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 18 address bits during READ or WRITE cycles. These are entered nine bits (A0-A8) at a time. \overline{RAS} is used to latch the first nine bits and \overline{CAS} the latter nine bits.

The \overline{CAS} control also determines whether the cycle will be a refresh cycle (\overline{RAS} ONLY) or an active cycle (READ, WRITE or READ WRITE) once \overline{RAS} goes LOW. The MT4LC16270 has two \overline{CAS} controls, \overline{CASL} and \overline{CASH} .

The \overline{CASL} and \overline{CASH} inputs internally generate a \overline{CAS} signal functioning in an identical manner to the single \overline{CAS} input on the other 256K x 16 DRAMs. The key difference is that each \overline{CAS} controls its corresponding DQ tri-state logic (in conjunction with \overline{OE} and \overline{WE} and \overline{RAS}). \overline{CASL} controls DQ1 through DQ8 and \overline{CASH} controls DQ9 through DQ16.

The MT4LC16270 \overline{CAS} function is determined by the first \overline{CAS} (\overline{CASL} or \overline{CASH}) transitioning LOW and the last transitioning back HIGH. The two \overline{CAS} controls give the MT4LC16270 both BYTE READ and BYTE WRITE cycle capabilities.

A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle,

data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. Taking \overline{WE} LOW will initiate a WRITE cycle, selecting DQ1 through DQ16. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after \overline{CAS} goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as \overline{CAS} and \overline{OE} remain LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O, and pin direction is controlled by \overline{OE} , \overline{WE} and \overline{RAS} .

EDO PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A8) page boundary. The EDO PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the EDO PAGE MODE operation.




Figure1
16270 WORD AND BYTE WRITE EXAMPLE



BYTE ACCESS CYCLE

The BYTE WRITE cycle is determined by the use of $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$. Enabling $\overline{\text{CASL}}$ will select a lower BYTE WRITE cycle (DQ1-DQ8) while enabling $\overline{\text{CASH}}$ will select an upper BYTE WRITE cycle (DQ9-DQ16). Enabling both $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$ selects a WORD WRITE cycle.

The MT4LC16270 can be viewed as two 256K x 8 DRAMs which have common input controls. Figure 1 illustrates the MT4LC16270 BYTE WRITE and WORD WRITE cycles. The BYTE READ is accomplished in the same manner.

EDO

DRAM READ cycles have traditionally turned the output buffers off (High-Z) with the rising edge of $\overline{\text{CAS}}$. If $\overline{\text{CAS}}$ goes HIGH, and OE is LOW (active), the output buffers will be disabled. The MT4LC16270 offer an accelerated PAGE MODE cycle by eliminating output disable from $\overline{\text{CAS}}$ HIGH. This option is called EDO and it allows $\overline{\text{CAS}}$ precharge time (t_{CP}) to occur without the output data

going invalid (see READ and EDO-PAGE-MODE READ waveforms).

Extended data-out operates as any DRAM READ or FAST-PAGE-MODE READ, except data will be held valid after $\overline{\text{CAS}}$ goes HIGH, as long as $\overline{\text{RAS}}$ and $\overline{\text{OE}}$ are held LOW and $\overline{\text{WE}}$ is held HIGH. $\overline{\text{OE}}$ can be brought LOW or HIGH while $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ are LOW, and the DQs will transition between valid data and High-Z. Using $\overline{\text{OE}}$, there are two methods to disable the outputs and keep them disabled during the $\overline{\text{CAS}}$ HIGH time. The first method is to have $\overline{\text{OE}}$ HIGH when $\overline{\text{CAS}}$ transitions HIGH and keep $\overline{\text{OE}}$ HIGH for t_{OEHC} . This will tristate the DQs and they will remain tristate, regardless of $\overline{\text{OE}}$, until $\overline{\text{CAS}}$ falls again. The second method is to have $\overline{\text{OE}}$ LOW when $\overline{\text{CAS}}$ transitions HIGH. Then $\overline{\text{OE}}$ can pulse HIGH for a minimum of t_{OEP} anytime during the $\overline{\text{CAS}}$ HIGH period and the DQs will tristate and remain tristate, regardless of $\overline{\text{OE}}$, until $\overline{\text{CAS}}$ falls again (please reference Figure 2 for further detail on the




Figure 2
OUTPUT ENABLE AND DISABLE

toggling \overline{OE} condition). During other cycles, the outputs are disabled at t_{OFF} time after \overline{RAS} and \overline{CAS} are HIGH or t_{WHZ} after \overline{WE} transitions LOW. The t_{OFF} time is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last. \overline{WE} can also perform the function of turning off the output drivers under certain conditions, as shown in Fig. 3.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby

level. The chip is also preconditioned for the next cycle during the \overline{RAS} HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} refresh cycle (\overline{RAS} ONLY, CBR, or HIDDEN) so that all 512 combinations of \overline{RAS} addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.




Figure 3
OUTPUT ENABLE AND DISABLE WITH \overline{WE}

TRUTH TABLE: MT4LC16270

FUNCTION	RAS	CASL	CASH	WE	OE	ADDRESSES		DQs	NOTES	
						'R	'C			
Standby	H	H→X	H→X	X	X	X	X	High-Z		
READ: WORD	L	L	L	H	L	ROW	COL	Data-Out		
READ: LOWER BYTE	L	L	H	H	L	ROW	COL	Lower Byte, Data-Out Upper Byte, High-Z		
READ: UPPER BYTE	L	H	L	H	L	ROW	COL	Lower Byte, High-Z Upper Byte, Data Out		
WRITE: WORD (EARLY-WRITE)	L	L	L	L	X	ROW	COL	Data-In		
WRITE: LOWER BYTE (EARLY)	L	L	H	L	X	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z		
WRITE: UPPER BYTE (EARLY)	L	H	L	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In		
READ WRITE	L	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2	
EDO-PAGE- MODE READ	1st Cycle	L	H→L	H→L	H	L	ROW	COL	Data-Out	2
	2nd Cycle	L	H→L	H→L	H	L	n/a	COL	Data-Out	2
EDO-PAGE- MODE WRITE	1st Cycle	L	H→L	H→L	L	X	ROW	COL	Data-In	1
	2nd Cycle	L	H→L	H→L	L	X	n/a	COL	Data-In	1
EDO- PAGE-MODE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2
READ-WRITE	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1, 2
HIDDEN	READ	L→H→L	L	L	H	L	ROW	COL	Data-Out	2
REFRESH	WRITE	L→H→L	L	L	L	X	ROW	COL	Data-In	1, 3
RA \bar S ONLY REFRESH		L	H	H	X	X	ROW	n/a	High-Z	
CBR REFRESH		H→L	L	L	X	X	X	X	High-Z	4

- NOTE:**
1. These WRITE cycles may also be BYTE WRITE cycles (either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ active).
 2. These READ cycles may also be BYTE READ cycles (either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ active).
 3. EARLY WRITE only.
 4. At least one of the two $\overline{\text{CAS}}$ signals must be active ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$).

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +4.6V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 1.2W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = +3.3V ±0.3V)**

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC} **	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ V _{CC} (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ V _{CC} +5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -2mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6**	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I _{CC1}	500	500	500	μA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	I _{CC2}	100	100	100	μA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)	I _{CC3}	120	110	100	mA	3, 4, 40
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC} = t_{PC} [MIN]$; t_{CP} , $t_{ASC} = 10ns$)	I _{CC4}	70	60	50	mA	3, 4, 40
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC} [MIN]$)	I _{CC5}	120	110	100	mA	3
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)	I _{CC6}	120	110	100	mA	3, 5

**60ns specifications are limited to a V_{CC} range of ±0.15V.

CAPACITANCE

(Note: 2)

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C _{I1}	5	pF	2
Input Capacitance: RAS, CASL, CASH, WE, OE	C _{I2}	7	pF	2
Input/Output Capacitance: DQ	C _{I0}	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = +3.3V ±0.3V)*

AC CHARACTERISTICS	SYM	-6*		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	105		116		146		ns	
READ WRITE cycle time	^t RWC	140		157		187		ns	
EDO-PAGE-MODE READ or WRITE cycle time	^t PC	25		30		33		ns	33
EDO-PAGE-MODE READ-WRITE cycle time	^t PRWC	72		79		84		ns	33
Access time from $\overline{\text{RAS}}$	^t RAC		60	70		80	ns	14	
Access time from $\overline{\text{CAS}}$	^t CAC		15		20		20	ns	15, 31
Output Enable time	^t OE		15		20		20	ns	23, 31
Access time from column-address	^t AA		30		35		40	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		35		40		45	ns	31
$\overline{\text{RAS}}$ pulse width	^t RASP	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ pulse width (EDO PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	10		15		15		ns	38
$\overline{\text{RAS}}$ precharge time	^t RP	35		40		60		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	10	100,000	12	100,000	12	100,000	ns	37
$\overline{\text{CAS}}$ hold time	^t CSH	40		40		60		ns	30
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		10		ns	16, 34
$\overline{\text{CAS}}$ precharge time (EDO PAGE MODE)	^t CP	10		10		10		ns	34
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	45	20	50	20	60	ns	17, 29
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		5		ns	30
Row-address setup time	^t ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		10		ns	
$\overline{\text{RAS}}$ to column-address delay time	^t RAD	15	30	15	35	15	40	ns	18
Column-address setup time	^t ASC	0		0		0		ns	29
Column-address hold time	^t CAH	10		12		15		ns	29
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	40		40		55		ns	
Column-address to $\overline{\text{RAS}}$ lead time	^t RAL	22		27		30		ns	
Read command setup time	^t RCS	0		0		0		ns	26, 29
Read command hold time (referenced to CAS)	^t RCH	0		0		0		ns	19, 26, 30
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19

*60ns specifications are limited to a V_{CC} range of ±0.15V.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = +3.3V \pm 0.3V$)*


AC CHARACTERISTICS		-6*		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
CAS to output in Low-Z	t_{CLZ}	3		3		3		ns	31, 41
Output buffer turn-off delay from CAS or RAS	t_{OFF}	3	15	3	15	3	15	ns	20, 28, 31, 41
Output disable time	t_{OD}	3	15	3	15	3	15	ns	28, 39, 41
Write command setup time	t_{WCS}	0		0		0		ns	21, 26, 29
Write command hold time	t_{WCH}	10		10		10		ns	26, 38
Write command hold time (referenced to RAS)	t_{WCR}	40		40		60		ns	26
Write command pulse width	t_{WP}	10		10		10		ns	26
Write command to RAS lead time	t_{RWL}	10		12		12		ns	26
Write command to CAS lead time	t_{CWL}	10		12		12		ns	26, 30
Data-in setup time	t_{DS}	0		0		0		ns	22, 31
Data-in hold time	t_{DH}	10		15		15		ns	22, 31
Data-in hold time (referenced to RAS)	t_{DHR}	40		40		60		ns	
RAS to WE delay time	t_{RWD}	85		95		105		ns	21
Column-address to WE delay time	t_{AWD}	55		60		65		ns	21
CAS to WE delay time	t_{CWD}	40		45		45		ns	21, 29
Transition time (rise or fall)	t_T	2.5	50	2.5	50	2.5	50	ns	9, 10
Refresh period (512 cycles)	t_{REF}		8		8		8	ns	
RAS to CAS precharge time	t_{RPC}	10		10		10		ns	
CAS setup time (CBR REFRESH)	t_{CSR}	10		10		110		ns	5, 29
CAS hold time (CBR REFRESH)	t_{CHR}	10		10		10		ns	5, 30
OE hold time from WE during READ-MODIFY-WRITE cycle	t_{OEHL}	15		20		20		ns	27
OE LOW to CAS HIGH setup time	t_{OES}	5		5		5		ns	
OE HIGH hold time from CAS HIGH	t_{OEHC}	10		10		10		ns	
OE HIGH pulse width	t_{OEP}	10		10		10		ns	
OE setup prior to RAS during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	
Last CAS going LOW to first CAS returning HIGH	t_{CLCH}	10		10		10		ns	32
Data output hold after CAS LOW	t_{COH}	5		5		5		ns	
Output disable delay from WE	t_{WHZ}	3	15	3	15	3	15	ns	
Output enable delay from WE	t_{WLZ}	3		3		3		ns	

 *60ns specifications are limited to a V_{CC} range of $\pm 0.15V$.


NOTES

- All voltages referenced to V_{SS} .
- This parameter is sampled. $V_{CC} = +3.3V$; $f = 1 \text{ MHz}$.
- I_{CC} is dependent on cycle rates.
- I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
- Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$) is assured.
- An initial pause of $100\mu\text{s}$ is required after power-up followed by eight $\overline{\text{RAS}}$ refresh cycles ($\overline{\text{RAS}}$ ONLY or CBR) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the $\overline{\text{REF}}$ refresh requirement is exceeded.
- AC characteristics assume $t_T = 2.5\text{ns}$.
- V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
- In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- If $\overline{\text{CAS}}$ and $\overline{\text{RAS}} = V_{IH}$, data output is High-Z.
- If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
- Measured with a load equivalent to one TTL gate and 50pF , $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$.
- Assumes that $t_{\text{RCD}} < t_{\text{RCD}}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX})$.
- If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ must be pulsed HIGH for t_{CPN} .
- Operation within the $t_{\text{RCD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MAX})$ can be met. $t_{\text{RCD}}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{MAX})$ limit, access time is controlled exclusively by t_{CAC} .
- Operation within the t_{RAD} limit ensures that $t_{\text{RCD}}(\text{MAX})$ can be met. $t_{\text{RAD}}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{MAX})$ limit, access time is controlled exclusively by t_{AA} .
- Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
- $t_{\text{OFF}}(\text{MAX})$ defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL} .
- t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycles only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN})$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{MIN})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN})$ and $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN})$, the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of Q (at access time and until $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ or $\overline{\text{OE}}$ go back to V_{IH}) is indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after $\overline{\text{CAS}}$ goes LOW result in a LATE WRITE ($\overline{\text{OE}}$ -controlled) cycle.
- These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- During a READ cycle, if $\overline{\text{OE}}$ is LOW then taken HIGH before $\overline{\text{CAS}}$ goes HIGH, Q goes open. If $\overline{\text{OE}}$ is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE operation is not possible.
- A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$ and $\overline{\text{OE}} = \text{HIGH}$.
- All other inputs at $V_{CC} - 0.2V$.
- Write command is defined as $\overline{\text{WE}}$ going LOW.
- LATE WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OEH} met ($\overline{\text{OE}}$ HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously written data if $\overline{\text{CAS}}$ remains LOW and $\overline{\text{OE}}$ is taken back LOW after t_{OEH} is met.
- The DQs open during READ cycles once t_{OD} or t_{OFF} occur.
- The first $\overline{\text{CASx}}$ edge to transition LOW.
- The last $\overline{\text{CASx}}$ edge to transition HIGH.
- Output parameter (DQx) is referenced to corresponding $\overline{\text{CAS}}$ input, DQ1-DQ8 by $\overline{\text{CASL}}$ and DQ9-DQ16 by $\overline{\text{CASH}}$.
- Last falling $\overline{\text{CASx}}$ edge to first rising $\overline{\text{CASx}}$ edge.
- Last rising $\overline{\text{CASx}}$ edge to next cycle's last rising $\overline{\text{CASx}}$ edge.
- Last rising $\overline{\text{CASx}}$ edge to first falling $\overline{\text{CASx}}$ edge.
- First DQs controlled by the first $\overline{\text{CASx}}$ to go LOW.
- Last DQs controlled by the last $\overline{\text{CASx}}$ to go HIGH.
- Each $\overline{\text{CASx}}$ must meet minimum pulse width.
- Last $\overline{\text{CASx}}$ to go LOW.
- All DQs controlled, regardless $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$.
- Column-address changed once each cycle.
- The 3ns minimum is a parameter guaranteed by design.

READ CYCLE




EARLY WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

NOTE: 1. t_{OFF} is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.

READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE CYCLES)




EDO-PAGE-MODE READ CYCLE




- NOTE:**
- t_{OFF} is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.
 - t_{PC} can be measured from falling edge to falling edge of \overline{CAS} , or from rising edge to rising edge of \overline{CAS} . Both measurements must meet the t_{PC} specification.

EDO-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




RAS ONLY REFRESH CYCLE
(ADDR = A0-A8, OE; WE = DON'T CARE)




▨ DON'T CARE
▩ UNDEFINED

CBR REFRESH CYCLE
(A0-A8; \overline{OE} = DON'T CARE)



HIDDEN REFRESH CYCLE²⁴
(\overline{WE} = HIGH; \overline{OE} = LOW)



▨ DON'T CARE
▩ UNDEFINED

NOTE: 1. t_{OFF} is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.

NEW
DRAM

DRAM

256K x 16 DRAM

ASYMMETRICAL,
FAST PAGE MODE

DRAM

FEATURES

- Industry-standard x16 pinouts, timing, functions and packages
- Address entry: ten row-addresses, eight column-addresses
- High-performance CMOS silicon-gate process
- Single +5V±10% power supply*
- Low power, 3mW standby; 375mW active, typical
- All device pins are TTL-compatible
- 1,024-cycle refresh in 16ms
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN
- FAST PAGE MODE access cycle
- BYTE WRITE access cycle

OPTIONS

- Timing
 - 60ns access
 - 70ns access
 - 80ns access

MARKING

-6*
-7
-8

Packages

Plastic SOJ (400mil)


DJ

Part Number Example: MT4C16260DJ-7

*60ns specifications are limited to a Vcc range of ±5%.

PIN ASSIGNMENT (Top View)

40-Pin SOJ (DC-6)



GENERAL DESCRIPTION

The MT4C16260 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x16 configuration. Each word or byte is uniquely addressed through the 18 address bits during READ or WRITE cycles. These are entered 10 bits (A0-A9) first, 8 bits second (A0-A7). $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 8 bits.

The MT4C16260 has both BYTE WRITE and WORD WRITE access cycles via two write enable pins.


The MT4C16260 functions in the same manner in that $\overline{\text{WEL}}$ and $\overline{\text{WEH}}$ control the selection of BYTE WRITE access

cycles. $\overline{\text{WEL}}$ and $\overline{\text{WEH}}$ function identically to $\overline{\text{WE}}$ in that either $\overline{\text{WEL}}$ or $\overline{\text{WEH}}$ will generate an internal $\overline{\text{WE}}$.

The $\overline{\text{WE}}$ function and timing are determined by the first $\overline{\text{WE}}$ ($\overline{\text{WEL}}$ or $\overline{\text{WEH}}$) to transition LOW and by the last to transition back HIGH. Use of only one of the two results in a BYTE WRITE cycle. $\overline{\text{WEL}}$ transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) and $\overline{\text{WEH}}$ transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16).

FUNCTIONAL BLOCK DIAGRAM

DRAM



FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 18 address bits during READ or WRITE cycles. \overline{RAS} is used to latch the first 10 bits (A0-A9) and \overline{CAS} the latter 8 bits (A0-A7).

The \overline{CAS} control also determines whether the cycle will be a refresh cycle (\overline{RAS} ONLY) or an active cycle (READ, WRITE or READ-WRITE) once \overline{RAS} goes LOW.

A READ or WRITE cycle is selected with either \overline{WEL} or \overline{WEH} performing the \overline{WE} function. The \overline{WE} function is determined by the first BYTE WRITE (\overline{WEL} or \overline{WEH}) to transition LOW and the last one to transition back HIGH.

A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. Taking \overline{WE} LOW will initiate a WRITE cycle, selecting DQ1 through DQ16. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after \overline{CAS} goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as \overline{CAS} and \overline{OE} remain LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O and pin direction is controlled by \overline{OE} , \overline{WEL} and \overline{WEH} .

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address

strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the \overline{RAS} HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} REFRESH cycle (\overline{RAS} ONLY, CBR, or HIDDEN) so that all 1,024 combinations of \overline{RAS} addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.

BYTE ACCESS CYCLE

The BYTE WRITE mode is determined by the use of \overline{WEL} and \overline{WEH} . Enabling \overline{WEL} will select a lower byte WRITE cycle (DQ1-DQ8) while enabling \overline{WEH} will select an upper byte WRITE cycle (DQ9-DQ16). Enabling both \overline{WEL} and \overline{WEH} selects a word WRITE cycle.

The MT4C16260 may be viewed as two 256K x 8 DRAMS that have common input controls, with the exception of the \overline{WE} inputs. Figure 1 illustrates the MT4C16260 BYTE and WORD WRITE cycles.




Figure 1
MT4C16260 WORD AND BYTE WRITE EXAMPLE

TRUTH TABLE: MT4C16260

FUNCTION	RAS	CAS	WEL	WEH	OE	ADDRESSES		DQs	NOTES	
						r	c			
Standby	H	H→X	X	X	X	X	X	High-Z		
READ	L	L	H	H	L	ROW	COL	Data-Out		
WRITE: WORD (EARLY WRITE)	L	L	L	L	X	ROW	COL	Data-In		
WRITE: LOWER BYTE (EARLY)	L	L	L	H	X	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z		
WRITE: UPPER BYTE (EARLY)	L	L	H	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In		
READ-WRITE	L	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1	
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	H	L	ROW	COL	Data-Out	
	2nd Cycle	L	H→L	H	H	L	n/a	COL	Data-Out	
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	L	X	ROW	COL	Data-In	1
	2nd Cycle	L	H→L	L	L	X	n/a	COL	Data-In	1
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1
	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1
HIDDEN REFRESH	READ	L→H→L	L	H	H	L	ROW	COL	Data-Out	
	WRITE	L→H→L	L	L	L	X	ROW	COL	Data-In	1, 2
RAS ONLY REFRESH	L	H	X	X	X	ROW	n/a	High-Z		
CBR REFRESH	H→L	L	X	X	X	X	X	High-Z		

NOTE: 1. These cycles may also be BYTE WRITE cycles (either \overline{WEL} or \overline{WEH} active).
2. EARLY WRITE only.

DRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss..... -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic)..... -55°C to +150°C
 Power Dissipation 1.2W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(V_{CC} = +5V ±10%**)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ V _{CC} (All other pins not under test = 0 V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

(Notes: 1, 6, 7) (V_{CC} = +5V ± 10%**)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6**	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I _{CC1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	I _{CC2}	1	1	1	mA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)	I _{CC3}	195	175	160	mA	3, 4, 29
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC} = t_{PC} [MIN]$; t_{CP} , $t_{ASC} = 10ns$)	I _{CC4}	120	110	100	mA	3, 4, 29
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC} [MIN]$)	I _{CC5}	195	175	160	mA	3, 29
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)	I _{CC6}	180	160	140	mA	3, 5

**60ns specifications are limited to a V_{CC} range of ±5%.

CAPACITANCE

(Note: 2)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}		5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WEL}}$, $\overline{\text{WEH}}$, $\overline{\text{OE}}$	C _{I2}		7	pF	2
Input/Output Capacitance: DQ	C _{IO}		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = +5V ±10%*)

AC CHARACTERISTICS	PARAMETER	SYM	-6*		-7		-8		UNITS	NOTES
			MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC		110		130		150		ns	
READ WRITE cycle time	^t RWC		150		175		195		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC		35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC		85		95		100		ns	
Access time from $\overline{\text{RAS}}$	^t RAC			60		70		80	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC			15		20		20	ns	15
Output Enable time	^t OE			15		20		20	ns	
Access time from column-address	^t AA			30		35		40	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA			35		40		45	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	60	100,000	70	100,000	80	100,000		ns	
$\overline{\text{RAS}}$ pulse width (PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000		ns	
$\overline{\text{RAS}}$ hold time	^t RSH	15		20		20			ns	
$\overline{\text{RAS}}$ precharge time	^t RP	40		50		60			ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	15	100,000	20	100,000	20	100,000		ns	
$\overline{\text{CAS}}$ hold time	^t CSH	60		70		80			ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		10			ns	16
$\overline{\text{CAS}}$ precharge time (PAGE MODE)	^t CP	10		10		10			ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	45	20	50	20	60		ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	10		10		10			ns	
Row-address setup time	^t ASR	0		0		0			ns	
Row-address hold time	^t RAH	10		10		10			ns	
$\overline{\text{RAS}}$ to column-address delay time	^t RAD	15	30	15	35	15	40		ns	18
Column-address setup time	^t ASC	0		0		0			ns	
Column-address hold time	^t CAH	10		15		15			ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	50		55		60			ns	
Column-address to $\overline{\text{RAS}}$ lead time	^t RAL	30		35		40			ns	
Read command setup time	^t RCS	0		0		0			ns	26
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0			ns	19, 26
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0			ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	3		3		3			ns	30

*60ns specifications are limited to a V_{CC} range of ±5%.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = 5V \pm 10\%$ *)

DRAM


AC CHARACTERISTICS		-6*		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	t_{OFF}	3	15	3	15	3	15	ns	20, 28, 30
Output disable time	t_{OD}	3	15	3	15	3	15	ns	28, 30
Write command setup time	t_{WCS}	0		0		0		ns	21, 26
Write command hold time	t_{WCH}	10		10		10		ns	26
Write command hold time (referenced to RAS)	t_{WCR}	45		55		60		ns	26
Write command pulse width	t_{WP}	10		10		10		ns	26
Write command to RAS lead time	t_{RWL}	15		20		20		ns	26
Write command to \overline{CAS} lead time	t_{CWL}	15		20		20		ns	26
Data-in setup time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	10		15		15		ns	22
Data-in hold time (referenced to RAS)	t_{DHR}	45		55		60		ns	
RAS to \overline{WE} delay time	t_{RWD}	85		95		105		ns	21
Column-address to \overline{WE} delay time	t_{AWD}	55		60		65		ns	21
\overline{CAS} to \overline{WE} delay time	t_{CWD}	40		45		45		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	t_{REF}		16		16		16	ms	
RAS to \overline{CAS} precharge time	t_{RPC}	10		10		10		ns	
\overline{CAS} setup time (CBR REFRESH)	t_{CSR}	10		10		10		ns	5
\overline{CAS} hold time (CBR REFRESH)	t_{CHR}	10		10		10		ns	5
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	t_{OEH}	15		20		20		ns	27
\overline{OE} setup prior to RAS during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	
Last \overline{CAS} going LOW to first \overline{CAS} returning HIGH	t_{CLCH}	10		10		10		ns	

*60ns specifications are limited to a V_{CC} range of $\pm 5\%$.


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. V_{CC} = 5V ±10%; f = 1 MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
7. An initial pause of 100μs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
8. AC characteristics assume tT = 5ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If CAS = V_{IH}, data output is High-Z.
12. If CAS = V_{IL}, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF, V_{OL} = 0.8V and V_{OH} = 2.0V.
14. Assumes that tRCD < tRCD (max). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
15. Assumes that tRCD ≥ tRCD (MAX).
16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, CAS must be pulsed HIGH for tCPN.
17. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
18. Operation within the tRAD limit ensures that tRCD (MAX) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, access time is controlled exclusively by tAA.
19. Either tRCH or tRRH must be satisfied for a READ cycle.
20. tOFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL}.
21. tWCS, tRWD, tAWD and tCWD are restrictive operating parameters in LATE-WRITE and READ-MODIFY-WRITE cycles only. If tWCS ≥ tWCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tRWD ≥ tRWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of Q (at access time and until CAS goes back to V_{IH}) is indeterminate. WE determines either EARLY WRITE (WCS), LATE WRITE (RWD, AWD and CWD) or an indeterminate (WCS or RWD, AWD and CWD not met) cycle when WE goes LOW in reference to CAS going LOW.
22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, Q goes open. If OE is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE = HIGH.
25. All other inputs at V_{CC} -0.2V.
26. Write command is defined as either WEL or WEH or both going LOW.
27. LATE WRITE and READ-MODIFY-WRITE cycles must have both tOD and tOE met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously written data if CAS remains LOW and OE is taken back LOW after tOEH is met. If CAS goes HIGH prior to OE going back LOW, the DQs will remain open.
28. The DQs open during READ cycles once tOD or tOFF occur. If CAS goes HIGH before OE, the DQs will open regardless of the state of OE. If CAS stays LOW while OE is brought HIGH, the DQs will open. If OE is brought back LOW (CAS still LOW), the DQs will provide the previously read data.
29. Column-address changed once each cycle.
30. The 3ns minimum is a parameter guaranteed by design.

READ CYCLE




EARLY WRITE CYCLE




DONT CARE
 UNDEFINED

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




DONT CARE
 UNDEFINED

FAST-PAGE-MODE READ-EARLY-WRITE CYCLE



RAS ONLY REFRESH CYCLE


(ADDR = A0-A9, \overline{OE} ; WEL and \overline{WEH} = DON'T CARE)




▨ DON'T CARE
▩ UNDEFINED

NOTE: 1. Do not drive data prior to High-Z; that is completion of t_{OFF} . t_{CPP} is equal to $t_{OFF} + t_{DS(MIN)}$ + guardband between data-out and driving new data-in.

CBR REFRESH CYCLE
(A0-A9 and \overline{OE} = DON'T CARE)



HIDDEN REFRESH CYCLE²⁴
(WEL, WEH = HIGH; \overline{OE} = LOW)



DON'T CARE
 UNDEFINED

DRAM

DRAM

1 MEG x 16 DRAM

3.3V FAST PAGE MODE,
OPTIONAL SELF REFRESH

FEATURES

- JEDEC- and industry-standard x16 timing, functions, pinouts and packages
- High-performance CMOS silicon-gate process
- Single power supply: +3.3V ±0.3V
- All device pins are TTL-compatible
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), HIDDEN and SELF
- BYTE WRITE and BYTE READ access cycles
- 1,024-cycle refresh (10 row-, 10 column-addresses)
- Low power, 3mW standby; 225mW active, typical
- Optional SELF REFRESH mode, with Extended Refresh rate (8X)

OPTIONS

- Timing

60ns access	-6
70ns access	-7
80ns access	-8
- Refresh Rate

Standard and 16ms period	None
SELF REFRESH and 128ms period	S
- Packages

Plastic SOJ (400 mil)	DJ
Plastic TSOP (400 mil)	TG
- Part Number Example: MT4LC1M16C3TG-7 S

MARKING


GENERAL DESCRIPTION

The MT4LC1M163(S) is a randomly accessed solid-state memory containing 16,777,216 bits organized in a x16 configuration. The MT4LC1M16C3 has both BYTE WRITE and WORD WRITE access cycles via two $\overline{\text{CAS}}$ pins ($\overline{\text{CASL}}$ and $\overline{\text{CASH}}$). These function in an identical manner to a single $\overline{\text{CAS}}$ of other DRAMs in that either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ will generate an internal $\overline{\text{CAS}}$.


The MT4LC1M16C3 $\overline{\text{CAS}}$ function and timing are determined by the first $\overline{\text{CAS}}$ ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$) to transition LOW and the last $\overline{\text{CAS}}$ to transition back HIGH. Use of only one of the two results in a BYTE access cycle. $\overline{\text{CASL}}$ transitioning LOW selects an access cycle for the lower byte (DQ1-DQ8) and $\overline{\text{CASH}}$ transitioning LOW selects an access cycle for the upper byte (DQ9-DQ16).

PIN ASSIGNMENT (Top View)


42-Pin SOJ (DC-7)



44/50-Pin TSOP (DD-6)



FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 20 address bits during READ or WRITE cycles. These are entered ten bits (A0-A9) at a time. \overline{RAS} is used to latch the first ten bits and \overline{CAS} the latter ten bits. The \overline{CAS} function is determined by the first \overline{CAS} (\overline{CASL} or \overline{CASH}) to transition LOW and the last one to transition back HIGH. The \overline{CAS} function also determines whether the cycle will be a refresh cycle (\overline{RAS} ONLY) or an active cycle (READ, WRITE or READ WRITE) once \overline{RAS} goes LOW.

The \overline{CASL} and \overline{CASH} inputs internally generate a \overline{CAS} signal functioning in an identical manner to the single \overline{CAS} input of other DRAMs. The key difference is each \overline{CAS} input (\overline{CASL} and \overline{CASH}) controls its corresponding DQ tristate logic (in conjunction with \overline{OE} and \overline{WE}). \overline{CASL} controls DQ1 through DQ8 and \overline{CASH} controls DQ9 through DQ16. The two \overline{CAS} controls give the MT4C1M16C3 both BYTE READ and BYTE WRITE cycle capabilities.

A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. Taking \overline{WE} LOW will initiate a WRITE cycle, selecting DQ1 through DQ16. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after \overline{CAS} goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as \overline{CAS} and \overline{OE} remain LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O. Pin direction is controlled by \overline{OE} and \overline{WE} .

FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the \overline{RAS} HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} REFRESH cycle (\overline{RAS} ONLY, CBR, or HIDDEN) so that all 1,024 combinations of

\overline{RAS} addresses (A0-A9) are executed at least every 16ms (128ms on S-version), regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.

BYTE ACCESS CYCLE

The BYTE WRITES and BYTE READS are determined by the use of \overline{CASL} and \overline{CASH} . Enabling \overline{CASL} will select a lower BYTE access (DQ1-DQ8). Enabling \overline{CASH} will select an upper BYTE access (DQ9-DQ16). Enabling both \overline{CASL} and \overline{CASH} selects a WORD WRITE cycle.

The MT4C1M16C3 may be viewed as two 1 Meg x 8 DRAMs that have common input controls, with the exception of the \overline{CAS} inputs. Figure 1 illustrates the BYTE WRITE and WORD WRITE cycles. Figure 2 illustrates BYTE READ and WORD READ cycles.

SELF REFRESH

SELF REFRESH is similar to CBR except that the DRAM provides its own internal clocking during SLEEP mode. Thus, an external clock is not required. This results in additional power savings and design ease. The DRAM's SELF REFRESH mode is initiated by executing a CBR REFRESH cycle and holding both \overline{RAS} and \overline{CAS} LOW for a specified period. The industry standard for this value is 100 μ s minimum (t RASS). The DRAM will remain in the SELF REFRESH mode while \overline{RAS} and \overline{CAS} remain LOW. Once \overline{CAS} has been held LOW for t CHD, \overline{CAS} is no longer required to remain LOW and becomes a "don't care." \overline{CAS} is a "don't care" until t CHS, at which time \overline{CAS} must be either HIGH or LOW.

The SELF REFRESH mode is terminated by taking \overline{RAS} HIGH for the time minimum of an operation cycle, t RP. Once the SELF REFRESH mode has been terminated, it is recommended that the user perform a refresh of all rows within the time of the external refresh rate prior to active use of the DRAM. The external refresh rate is typically 125 μ s per row-address. Once this burst has been completed, the DRAM may be used in the functional mode with distributed refreshes, such as CBR or \overline{RAS} ONLY.

The alternative approach when exiting SELF REFRESH mode is to utilize distributed refreshes once t RP has been met, provided CBR REFRESH cycles are employed. The first CBR pulse should occur within the time of the external refresh rate prior to active use of the DRAM and must be executed within three external refresh rate periods. This will ensure maximum data integrity.




Figure 1
WORD AND BYTE WRITE EXAMPLE




Figure 2
WORD AND BYTE READ EXAMPLE

TRUTH TABLE

FUNCTION	RAS	CASL	CASH	WE	OE	ADDRESSES		DQs	NOTES	
						'R	'C			
Standby	H	H→X	H→X	X	X	X	X	High-Z		
READ: WORD	L	L	L	H	L	ROW	COL	Data-Out		
READ: LOWER BYTE	L	L	H	H	L	ROW	COL	Lower Byte, Data-Out Upper Byte, High-Z		
READ: UPPER BYTE	L	H	L	H	L	ROW	COL	Lower Byte, High-Z Upper Byte, Data-Out		
WRITE: WORD (EARLY WRITE)	L	L	L	L	X	ROW	COL	Data-In		
WRITE: LOWER BYTE (EARLY)	L	L	H	L	X	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z		
WRITE: UPPER BYTE (EARLY)	L	H	L	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In		
READ WRITE	L	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2	
PAGE-MODE READ	1st Cycle	L	H→L	H→L	H	L	ROW	COL	Data-Out	2
	2nd Cycle	L	H→L	H→L	H	L	n/a	COL	Data-Out	2
PAGE-MODE WRITE	1st Cycle	L	H→L	H→L	L	X	ROW	COL	Data-In	1
	2nd Cycle	L	H→L	H→L	L	X	n/a	COL	Data-In	1
PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2
	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1, 2
HIDDEN REFRESH	READ	L→H→L	L	L	H	L	ROW	COL	Data-Out	2
	WRITE	L→H→L	L	L	L	X	ROW	COL	Data-In	1, 3
RAS ONLY REFRESH	L	H	H	X	X	ROW	n/a	High-Z		
CBR REFRESH	H→L	L	L	H	X	X	X	High-Z	4	
SELF REFRESH	H→L	L	L	H	X	X	X	High-Z		

- NOTE:**
1. These WRITE cycles may also be BYTE WRITE cycles (either CASL or CASH active).
 2. These READ cycles may also be BYTE READ cycles (either CASL or CASH active).
 3. EARLY WRITE only.
 4. Only one CAS must be active (CASL or CASH).



MT4LC1M16C3(S)
1 MEG x 16 DRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss..... -1V to +4.6V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC OPERATING SPECIFICATIONS

(Notes: 1, 6, 7, 42) (V_{cc} = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{cc}	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	V _{cc} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ V _{cc} (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 3.6V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High Voltage (I _{OUT} = -2.0mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 2.0mA)	V _{OL}		0.4	V	

ELECTRICAL CHARACTERISTICS AND DC OPERATING SPECIFICATIONS

(Notes: 1, 6, 7, 42) (V_{cc} = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I _{cc1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{cc} - 0.2V$)	I _{cc2}	1	1	1	mA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} Address Cycling: $t^1RC = t^1RC$ [MIN])	I _{cc3}	150	140	130	mA	3, 4, 26
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t^1PC = t^1PC$ [MIN]; t^1CP , $t^1ASC = 10ns$)	I _{cc4}	80	70	60	mA	3, 4, 26
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t^1RC = t^1RC$ [MIN])	I _{cc5}	150	140	130	mA	3
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} Address Cycling: $t^1RC = t^1RC$ [MIN])	I _{cc6}	150	140	130	mA	3, 5
REFRESH CURRENT: Extended (S-only) Average power supply current during BBU REFRESH: $\overline{CAS} = 0.2V$ or CBR cycling; $\overline{RAS} = t^1RAS$ (MIN); \overline{WE} , A0-A9 and $D_{IN} = V_{cc} - 0.2V$ (D_{IN} may be left open); $t^1RC = 125\mu s$ (1,024 rows at $125\mu s = 128ms$)	I _{cc7}	150	150	150	μA	3, 5
REFRESH CURRENT: SELF (S-only) Average power supply current during SELF REFRESH: CBR cycle with $\overline{RAS} \geq t^1RASS$ (MIN) and \overline{CAS} held LOW; $\overline{WE} = V_{cc} - 0.2V$; A0-A9 and $D_{IN} = V_{cc} - 0.2V$ or $0.2V$ (D_{IN} may be left open)	I _{cc8}	150	150	150	μA	5, 27

CAPACITANCE

(Note: 2)

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: Addresses	C _{I1}	5	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{CASH}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	C _{I2}	7	pF	2
Input/Output Capacitance: DQ	C _{I0}	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = +3.3V ±0.3V)

AC CHARACTERISTICS	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ WRITE cycle time	^t RWC	150		180		200		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		45		ns	35
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	85		95		100		ns	35
Access time from $\overline{\text{RAS}}$	^t RAC		60		70		80	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		15		20		20	ns	15, 33
Output Enable	^t OE		15		15		15	ns	33
Access time from column-address	^t AA		30		35		40	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		35		40		45	ns	33
$\overline{\text{RAS}}$ pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	15		20		20		ns	40
$\overline{\text{RAS}}$ precharge time	^t RP	40		50		60		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	39
$\overline{\text{CAS}}$ hold time	^t CSH	60		70		80		ns	32
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		10		ns	16, 36
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	36
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	45	20	50	20	60	ns	17, 31
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		5		ns	32
Row-address setup time	^t ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		10		ns	
$\overline{\text{RAS}}$ to column-address delay time	^t RAD	15	30	15	35	15	40	ns	18
Column-address setup time	^t ASC	0		0		0		ns	31
Column-address hold time	^t CAH	10		15		15		ns	31
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	50		55		60		ns	
Column-address to $\overline{\text{RAS}}$ lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	26, 31
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19, 26, 32
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	3		3		3		ns	33, 30

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = +3.3V \pm 0.3V$)

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	t_{OFF}	3	15	3	20	3	20	ns	20, 30, 33
\overline{WE} command setup time	t_{WCS}	0		0		0		ns	21, 26, 31
Write command hold time	t_{WCH}	10		15		15		ns	26, 40
Write command hold time (referenced to \overline{RAS})	t_{WCR}	45		55		60		ns	26
Write command pulse width	t_{WP}	10		15		15		ns	26
Write command to \overline{RAS} lead time	t_{RWL}	15		20		20		ns	26
Write command to \overline{CAS} lead time	t_{CWL}	15		20		20		ns	26, 32
Data-in setup time	t_{DS}	0		0		0		ns	22, 33
Data-in hold time	t_{DH}	10		15		15		ns	22, 33
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	45		55		60		ns	
\overline{RAS} to \overline{WE} delay time	t_{RWD}	85		95		105		ns	21
Column-address to \overline{WE} delay time	t_{AWD}	55		60		65		ns	21
\overline{CAS} to \overline{WE} delay time	t_{CWD}	40		45		45		ns	21, 31
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles)	t_{REF}		16		16		16	ms	28
Refresh period - S option (1,024 cycles)	t_{REF}		128		128		128	ms	28
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	0		0		0		ns	
\overline{CAS} setup time (CBR REFRESH)	t_{CSR}	5		5		5		ns	5, 31
\overline{CAS} hold time (CBR REFRESH)	t_{CHR}	15		15		15		ns	5, 32
\overline{WE} hold time (CBR REFRESH)	t_{WRH}	10		10		10		ns	26
\overline{WE} setup time (CBR REFRESH)	t_{WRP}	10		10		10		ns	26
\overline{OE} setup prior to \overline{RAS} during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	
Output disable	t_{OD}	3	15	3	15	3	15	ns	29, 30, 41
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	t_{OEH}	15		15		15		ns	28
Last \overline{CAS} going LOW to first \overline{CAS} to return HIGH	t_{CLCH}	10		10		10		ns	34
\overline{RAS} pulse width during SELF REFRESH cycle	t_{RASS}	100		100		100		μs	27
\overline{RAS} precharge time during SELF REFRESH cycle	t_{RPS}	110		130		150		ns	27
\overline{CAS} LOW to "don't care" during SELF REFRESH cycle	t_{CHD}	15		15		15		ns	


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. V_{CC} = +3.3V; f = 1 MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
7. An initial pause of 100μs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
8. AC characteristics assume tT = 5ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If CAS = V_{IH}, data output is High-Z.
12. If CAS = V_{IL}, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to one TTL gate, 50pF and V_{OL} = 0.8V and V_{OH} = 2.0V.
14. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
15. Assumes that tRCD ≥ tRCD (MAX).
16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, CAS must be pulsed HIGH for tCPN.
17. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
18. Operation within the tRAD limit ensures that tRCD (MAX) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, access time is controlled exclusively by tAA.
19. Either tRCH or tRRH must be satisfied for a READ cycle.
20. tOFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL}.
21. tWCS, tRWD, tAWD and tCWD are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycles only. If tWCS ≥ tWCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tRWD ≥ tRWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of Q (at access time and until CAS or OE goes back to V_{IH}) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE WRITE (OE-controlled) cycle.
22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, Q goes open. If OE is tied permanently LOW, LATE WRITE and READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE = HIGH.
25. All other inputs at 0.2V or V_{CC} -0.2V.
26. Column-address changed once each cycle.
27. When exiting the SELF REFRESH mode, a complete set of row refreshes should be executed in order to ensure that the DRAM will be fully refreshed. Alternatively, distributed refreshes may be utilized, provided CBR refreshes are employed.
28. LATE WRITE and READ-MODIFY-WRITE cycles must have both tOD and tOEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if CAS remains LOW and OE is taken back LOW after tOEH is met. If CAS goes HIGH prior to OE going back LOW, the DQs will remain open.
29. The DQs open during READ cycles once tOD or tOFF occur. If CAS goes HIGH before OE, the DQs will open regardless of the state of OE. If CAS stays LOW while OE is brought HIGH, the DQs will open. If OE is brought back LOW (CAS still LOW), the DQs will provide the previously read data.


NOTES (continued)

30. The 3ns minimum is a parameter guaranteed by design.
31. The first $\overline{\text{CAS}}_x$ edge to transition LOW.
32. The last $\overline{\text{CAS}}_x$ edge to transition HIGH.
33. Output parameter (DQx) is referenced to corresponding $\overline{\text{CAS}}$ input; DQ1-DQ8 by $\overline{\text{CASL}}$ and DQ9-DQ16 by $\overline{\text{CASH}}$.
34. Last falling $\overline{\text{CAS}}_x$ edge to first rising $\overline{\text{CAS}}_x$ edge.
35. Last rising $\overline{\text{CAS}}_x$ edge to next cycle's last rising $\overline{\text{CAS}}_x$ edge.
36. Last rising $\overline{\text{CAS}}_x$ edge to first falling $\overline{\text{CAS}}_x$ edge.
37. First DQs controlled by the first $\overline{\text{CAS}}_x$ to go LOW.
38. Last DQs controlled by the last $\overline{\text{CAS}}_x$ to go HIGH.
39. Each $\overline{\text{CAS}}_x$ must meet minimum pulse width.
40. Last $\overline{\text{CAS}}_x$ to go LOW.
41. All DQs controlled, regardless $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$.

READ CYCLE




EARLY WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




▨ DONT CARE
▩ UNDEFINED


FAST-PAGE-MODE EARLY-WRITE CYCLE




FAST-PAGE-MODE READ-WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)



RAS ONLY REFRESH CYCLE
(ADDR = A0-A9, \overline{OE} ; \overline{WE} = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




▨ DON'T CARE
▩ UNDEFINED

NOTE: 1. Do not drive data prior to High-Z; that is completion of t_{OFF} . t_{CPP} is equal to $t_{OFF} + t_{DS(MIN)} +$ guardband between data-out and driving new data-in.

CBR REFRESH CYCLE
(A0-A9, \overline{OE} = DON'T CARE)




SELF REFRESH CYCLE ("SLEEP MODE")
(A0-A9, \overline{OE} = DON'T CARE)



- NOTE:**
1. Once t_{RASS} (MIN) is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
 2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.

HIDDEN REFRESH CYCLE²⁴
(\overline{WE} = HIGH; \overline{OE} = LOW)



DRAMs	1
SYNCHRONOUS DRAMs	2
DRAM MODULES	3
DRAM CARDS	4
TECHNICAL NOTES	5
PRODUCT RELIABILITY	6
PACKAGE INFORMATION	7
SALES INFORMATION	8

SYNCHRONOUS DRAM SELECTION GUIDE

Memory Configuration	Access Cycle	Part Number	Access Time (ns)	Power Dissipation		Package/# of Pins		
				Standby	Active	SOJ	TSOP	Page
4 Meg x 4	BURST	MT48LC4M4R1	10, 12, 13	3mW	200mW	-	44	2-1
4 Meg x 4	BURST	MT48LC4M4R1 S	10, 12, 13	3mW	200mW	-	44	2-1
2 Meg x 8	BURST	MT48LC2M8S1	10, 12, 13	3mW	200mW	-	44	2-3
2 Meg x 8	BURST	MT48LC2M8S1 S	10, 12, 13	3mW	200mW	-	44	2-3
2 Meg x 8	BURST	MT48LC2M8K3 S	10, 12, 13	2mW	200mW	32	44	2-5

SYNCHRONOUS DRAM

4 MEG x 4 SDRAM

Pulsed $\overline{\text{RAS}}$, Dual Bank,
BURST Mode, 3.3V, SELF REFRESH

FEATURES

- Fully synchronous; all signals (excluding clock enable) registered to positive edge of system clock
- Meets all JEDEC functional specifications
- Dual internal banks: dual 2 Meg x 4 architecture
- Programmable burst-lengths: 2, 4, 8 cycles or full-page burst
- Programmable burst-sequence: sequential or interleave
- Burst termination
- Multiple burst READ, single WRITE capability
- Hidden precharge capability with optional automatic precharge command
- Programmable READ latency: 1, 2 or 3 clocks
- Industry-standard x8 pinouts, timing, functions and packages
- Refresh modes: AUTO and SELF
- Standard and extended AUTO REFRESH rates
- High-performance CMOS silicon-gate process
- Lead-over-chip assembly architecture
- Single +3.3V $\pm 0.3V$ power supply
- Low power, 3mW standby; 200mW active, typical
- LVTTTL-compatible
- CKE-controlled power-down and suspend operations
- Mode register programming
- JEDEC-standard command set (pulsed $\overline{\text{RAS}}$)

OPTIONS

- Timing

10ns access (≤ 100 MHz)	-10
12ns access (≤ 83 MHz)	-12
13.3ns access (≤ 75 MHz)	-13
- Auto Refresh

4,096-cycle in 64ms (15.6 μ s/row)	none
4,096-cycle in 128ms (31.25 μ s/row)	S
- SELF REFRESH

Not allowed	none
Allowed	S
- Plastic Packages

44-pin TSOP (400 mil)—forward	TG
-------------------------------	----
- Part Number Example: MT48LC4M4R1TG-10 S

MARKING

GENERAL DESCRIPTION

The MT48LC4M4R1(S) is a randomly accessed, solid-state memory containing 16,777,216 bits organized in a x4 configuration. It is structured as a dual 2 Meg x 4 DRAM

PIN ASSIGNMENT (Top View)

44-Pin TSOP FORWARD (DD-7)

Vcc	1	44	Vss
NC	2	43	NC
VssQ	3	42	VssQ
DQ1	4	41	DQ4
VccQ	5	40	VccQ
NC	6	39	NC
VssQ	7	38	VssQ
DQ2	8	37	DQ3
VccQ	9	36	VccQ
NC	10	35	NC
NC	11	34	NC
WE	12	33	DOM
CAS	13	32	CLK
RAS	14	31	CKE
CS	15	30	NC
BA	16	29	A9
A10	17	28	A8
A0	18	27	A7
A1	19	26	A6
A2	20	25	A5
A3	21	24	A4
Vcc	22	23	Vss

SYNCHRONOUS DRAM

with a synchronous interface. Each byte is uniquely addressed through a bank-select bit and 20 address bits. The bank select and address are entered first by $\overline{\text{RAS}}$ registering (row active command) 12 bits (A0-A10, BA) and then $\overline{\text{CAS}}$ registering 11 bits (A0-A9, BA). At $\overline{\text{CAS}}$ registration (READ or WRITE command), address bit A10 defines auto-precharge state (active HIGH). Bank selection is controlled by BA during both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ registration.


The MT48LC4M4R1 is designed to operate in a synchronous, 3.3V memory system. All input and output signals, with the exception of clock enable (CKE) during POWER-DOWN and SELF REFRESH modes, are synchronized to the positive-going edge of the system clock (CLK).

The synchronous DRAM has several programmable features to allow maximum performance in each user's system. Additionally, bank switching between the two internal memory banks in conjunction with the programmable BURST mode provides very high-speed performance.

The synchronous DRAM allows both AUTO REFRESH (during normal operation) and SELF REFRESH (for low-power, data-retention operation).

FUNCTIONAL BLOCK DIAGRAM

SYNCHRONOUS DRAM



SYNCHRONOUS DRAM

2 MEG x 8 SDRAM

Pulsed $\overline{\text{RAS}}$, Dual Bank,
BURST Mode, 3.3V, SELF REFRESH

FEATURES

- Fully synchronous; all signals (excluding clock enable), registered to positive edge of system clock
- Meets all JEDEC functional specifications
- Dual internal banks: dual 1 Meg x 8 architecture
- Programmable burst-lengths: 2, 4, 8 cycles or full-page burst
- Programmable burst-sequence: sequential or interleave
- Burst termination
- Multiple burst READ, single WRITE capability
- Hidden precharge capability with optional automatic precharge command
- Programmable READ latency: 1, 2 or 3 clocks
- Industry-standard x8 pinouts, timing, functions and packages
- Refresh modes: AUTO and SELF
- Standard and extended AUTO REFRESH rates
- High-performance CMOS silicon-gate process
- Lead-over-chip assembly architecture
- Single +3.3V $\pm 0.3V$ power supply
- Low power, 3mW standby; 200mW active, typical
- LVTTTL-compatible
- CKE-controlled power-down and suspend operations
- Mode register programming
- JEDEC-standard command set (pulsed $\overline{\text{RAS}}$)

OPTIONS

- Timing

10ns access (≤ 100 MHz)	-10
12ns access (≤ 83 MHz)	-12
13.3ns access (≤ 75 MHz)	-13
- AUTO REFRESH

4,096-cycle in 64ms (15.6 μ s/row)	none
4,096-cycle in 128ms (31.25 μ s/row)	S
- SELF REFRESH

Not allowed	none
Allowed	S
- Plastic Packages

44-pin TSOP (400 mil)—forward	TG
-------------------------------	----
- Part Number Example: MT48LC2M8S1TG-10 S

GENERAL DESCRIPTION

The MT48LC2M8S1(S) is a randomly accessed, solid-state memory containing 16,777,216 bits organized in a x8 configuration. It is structured as a dual 1 Meg x 8 DRAM

PIN ASSIGNMENT (Top View)

44-Pin TSOP FORWARD (DD-7)

Vcc	1	44	Vss
DQ1	2	43	DQ8
VssQ	3	42	VssQ
DQ2	4	41	DQ7
VccQ	5	40	VccQ
DQ3	6	39	DQ6
VssQ	7	38	VssQ
DQ4	8	37	DQ5
VccQ	9	36	VccQ
NC	10	35	NC
NC	11	34	NC
WE	12	33	DQM
CAS	13	32	CLK
RAS	14	31	CKE
CS	15	30	NC
BA	16	29	A9
A10	17	28	A8
A0	18	27	A7
A1	19	26	A6
A2	20	25	A5
A3	21	24	A4
Vcc	22	23	Vss

with a synchronous interface. Each byte is uniquely addressed through a bank-select bit and 20 address bits. The bank select and address are entered first by RAS registering (row active command) 12 bits (A0-A10, BA) and then CAS registering 10 bits (A0-A8, BA). At CAS registration (READ or WRITE command), address bit A10 defines auto-precharge state (active HIGH). Bank selection is controlled by BA during both RAS and CAS registration.

The MT48LC2M8S1 is designed to operate in a synchronous, 3.3V memory system. All input and output signals, with the exception of clock enable (CKE) during POWER-DOWN and SELF REFRESH modes, are synchronized to the positive-going edge of the system clock (CLK).


The synchronous DRAM has several programmable features to allow maximum performance in each user's system. Additionally, bank switching between the two internal memory banks in conjunction with the programmable BURST mode provides very high-speed performance.

The synchronous DRAM allows both AUTO REFRESH (during normal operation) and SELF REFRESH (for low-power, data-retention operation).

SYNCHRONOUS DRAM

FUNCTIONAL BLOCK DIAGRAM

SYNCHRONOUS DRAM



SYNCHRONOUS DRAM

2 MEG x 8 SDRAM

Level $\overline{\text{RAS}}$, Single Bank,
BURST Mode, 3.3V, SELF REFRESH

NEW SYNCHRONOUS DRAM

FEATURES

- Fully synchronous; all signals registered to positive edge of system clock
- JEDEC-standard 3.3V power supply
- Single bank: 2 Meg x 8 architecture
- Programmable burst-lengths: 2, 4, 8 cycles or full-page burst
- Programmable burst-sequence: sequential or interleave
- Hidden precharge capability
- Programmable READ latency: 1, 2 or 3 clocks
- Standard x8 pinouts, timing, functions and packages
- Refresh modes: AUTO and SELF REFRESH
- High-performance CMOS silicon-gate process
- Lead-over-chip assembly architecture
- Single +3.3V $\pm 0.3V$ power supply
- Low power, 2mW standby; 200mW active, typical
- LVTTTL-compatible
- CKE-controlled power-down and suspend operations
- Mode register programming with power-up default
- Second source to Samsung's level- $\overline{\text{RAS}}$ synchronous DRAM (SDRAM)

OPTIONS

- Timing

10ns access (≤ 100 MHz)	-10
12ns access (≤ 83 MHz)	-12
13ns access (≤ 77 MHz)	-13
- Auto Refresh

2,048-cycle in 32ms (15.6 μ s/row)	none
--	------
- Plastic Packages

32-pin SOJ (400 mil)	DJ
44-pin TSOP (400 mil)	TG
- Part Number Example: MT48LC2M8K3TG-10 S

MARKING

GENERAL DESCRIPTION

The MT48LC2M8K3S is a randomly accessed, solid-state memory containing 16,777,216 bits organized in a x8 configuration. It is structured as a 2 Meg x 8 DRAM with a synchronous interface. Each byte is uniquely addressed through a bank-select bit and 20 address bits. The addresses are entered first by $\overline{\text{RAS}}$ registering 12 bits (A0-A11) and then $\overline{\text{CAS}}$ registering 9 bits (A0-A8).

The MT48LC2M8K3S is designed to operate in a synchronous, 3.3V memory system. All input and output signals

PIN ASSIGNMENT (Top View)

32-Pin SOJ (DC-5)

VDD	1	32	VSS
DQ1	2	31	DQ8
DQ2	3	30	DQ7
DQ3	4	29	DQ6
DQ4	5	28	DQ5
VSS	6	27	VDD
WE	7	26	DQM
CAS	8	25	CLK
RAS	9	24	CKE
A11	10	23	A9
A10	11	22	A8
A0	12	21	A7
A1	13	20	A6
A2	14	19	A5
A3	15	18	A4
VDD	16	17	VSS

44-Pin TSOP (DD-7)


VDD	1	44	VSS
DQ1	2	43	DQ8
VSSQ	3	42	VSSQ
DQ2	4	41	DQ7
VDDQ	5	40	VDDQ
DQ3	6	39	DQ6
VSSQ	7	38	VSSQ
DQ4	8	37	DQ5
VDDQ	9	36	VDDQ
NC	10	35	NC
NC	11	34	NC
WE	12	33	DQM
CAS	13	32	CLK
RAS	14	31	CKE
NC	15	30	NC
A11	16	29	A9
A10	17	28	A8
A0	18	27	A7
A1	19	26	A6
A2	20	25	A5
A3	21	24	A4
VDD	22	23	VSS

are synchronized to the positive going edge of the system clock (CLK).

The synchronous DRAM has several programmable features to allow maximum performance in each user's system. Additionally, the programmable BURST mode provides very high-speed performance.

The synchronous DRAM allows both AUTO REFRESH (during normal operation) and SELF REFRESH (for low-power, data-retention operation).

FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

The MT48LC2M8K3 S is a 16 Meg synchronous DRAM organized in a x8 configuration. It is structured as a 2 Meg x 8 DRAM with synchronous interfacing and control logic. The key advancement of the synchronous DRAM is its ability to synchronously burst data (BURST mode) at a high-speed data rate via automatic column-address generation. Additionally, all input and output signals are synchronized to the system's clock. The positive-going edge of the system clock (CLK) provides the registering trigger which synchronizes the synchronous DRAM.

The synchronous DRAM must first be initialized and have its mode register set or it will be in the default state. Once the mode register is set, the synchronous DRAM may be accessed. Each byte is uniquely accessed by registering the 12 row-address bits (A0-A11) via the active command ($\overline{\text{RAS}}$ latched LOW), followed by registering the nine column-address bits (A0-A8) via a READ or WRITE command.

DRAMs	1
SYNCHRONOUS DRAMs	2
DRAM MODULES	3
DRAM CARDS	4
TECHNICAL NOTES	5
PRODUCT RELIABILITY	6
PACKAGE INFORMATION	7
SALES INFORMATION	8

DRAM MODULE PRODUCT SELECTION GUIDE

Memory Configuration	Part Number	Optional Access Cycle	Access Time (ns)	Power Dissipation		Package		Page
				Standby	Active	SIMM	DIMM	
1 Meg x 8	MT2D18		60,70,80	6mW	450mW	30	-	3-1
4 Meg x 8	MT2D48		60,70	6mW	400mW	30	-	3-11
4 Meg x 8	MT8D48		60,70,80	24mW	1,800mW	30	-	3-21
1 Meg x 9	MT3D19		60,70,80	9mW	625mW	30	-	3-31
4 Meg x 9	MT3D49		60,70	9mW	575mW	30	-	3-41
4 Meg x 9	MT9D49		60,70,80	27mW	2,025mW	30	-	3-51
2 Meg x 16	MT8D132	LP	60,70,80	24mW	1,800mW	72	-	3-61
4 Meg x 16	MT16D(T)232	LP	60,70,80	48mW	1,824mW	72	-	3-87
8 Meg x 16	MT8D432		60,70	24mW	1,600mW	72	-	3-99
16 Meg x 16	MT16D832		60,70	48mW	1,624mW	72	-	3-137
2 Meg x 18	MT12D136	LP	60,70,80	36mW	2,500mW	72	-	3-149
4 Meg x 18	MT24D236	LP	60,70,80	72mW	2,536mW	72	-	3-161
8 Meg x 18	MT12D436		60,70	52mW	3,100mW	72	-	3-173
16 Meg x 18	MT24D836		60,70	72mW	2,536mW	72	-	3-197
1 Meg x 32	MT8D132	LP	60,70,80	24mW	1,800mW	72	-	3-61
1 Meg x 32	MT8LD132(S)	S, LV	60,70,80	1.6mW	1,440mW	72	-	3-73
2 Meg x 32	MT16D(T)232	LP	60,70,80	48mW	1,824mW	72	-	3-87
2 Meg x 32	MT16LD232(S)	S, LV	60,70,80	1.6mW	1,440mW	72	-	3-73
4 Meg x 32	MT8D432		60,70	24mW	1,600mW	72	-	3-99
4 Meg x 32	MT8LD432(S)	S, LV	60,70	8mW	1,440mW	72	-	3-111
4 Meg x 32	MT32D432	LP	60,70,80	96mW	7,200mW	72	-	3-125
8 Meg x 32	MT16LD832(S)	S, LV	60,70	16mW	1,440mW	72	-	3-111
8 Meg x 32	MT16D832		60,70	48mW	1,624mW	72	-	3-137
1 Meg x 36	MT12D136	LP	60,70,80	36mW	2,500mW	72	-	3-149
2 Meg x 36	MT24D236	LP	60,70,80	72mW	2,536mW	72	-	3-161
4 Meg x 36	MT12D436		60,70	36mW	2,500mW	72	-	3-173
4 Meg x 36	MT36D436	LP	60,70,80	108mW	8,100mW	72	-	3-185
8 Meg x 36	MT24D836		60,70	72mW	2,536mW	72	-	3-197
1 Meg x 40	MT10D140	LP	60,70,80	30mW	2,250mW	72	-	3-209
2 Meg x 40	MT20D240	LP	60,70,80	60mW	2,280mW	72	-	3-221
4 Meg x 40	MT10D440	LP	60,70	30mW	2,000mW	72	-	3-233
8 Meg x 40	MT20D840	LP	60,70	60mW	2,030mW	72	-	3-247
1 Meg x 64	MT16D(T)164	LP	60,70,80	48mW	3,600mW	-	168	3-261
1 Meg x 64	MT16LD(T)164(S)	S, LV	60,70,80	2mW	1,200mW	-	168	3-275
4 Meg x 64	MT16D(T)464		60,70	48mW	3,200mW	-	168	3-291
4 Meg x 64	MT16LD(T)464(S)	S, LV	60,70	16mW	2,400mW	-	168	3-305
4 Meg x 72	MT24D(T)472		60,70	56mW	5,000mW	-	168	3-321
4 Meg x 72	MT24LD(T)472(S)	S, LV	60,70	56mW	3,400mW	-	168	3-335

LP = Low Power, Extended Refresh; LV = Low Voltage; S = SELF REFRESH

NOTE: All modules include FAST PAGE MODE cycle.

DRAM MODULE

1 MEG x 8 DRAM FAST PAGE MODE

FEATURES

- Industry-standard pinout in a 30-pin, single-in-line memory module
- High-performance CMOS silicon-gate process
- Single 5V $\pm 10\%$ power supply
- Low power, 6mW standby; 450mW active, typical
- All device pins are TTL-compatible
- FAST PAGE MODE access cycle
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN
- Low profile
- 1,024-cycle refresh distributed across 16ms

OPTIONS

- Timing
 - 60ns access
 - 70ns access
 - 80ns access
- Packages
 - Leadless 30-pin SIMM
- Part Number Example: MT2D18M-6


MARKING

-6
-7
-8

M

PIN ASSIGNMENT (Top View)

30-Pin SIMM (DE-1)



DRAM MODULE

GENERAL DESCRIPTION


The MT2D18 is a randomly accessed solid-state memory containing 1,048,576 words organized in a x8 configuration. During READ or WRITE cycles, each word is uniquely addressed through 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. READ or WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. Early WRITE occurs when $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, and the output pins remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined

(A0-A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR or HIDDEN) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms regardless of sequence.

FUNCTIONAL BLOCK DIAGRAM



U1, U2 = MT4C4001JDJ

DRAM MODULE

TRUTH TABLE

FUNCTION	RAS	CAS	WE	ADDRESSES		DATA-IN/OUT	
				r	c	DQ1-DQ8	
Standby	H	H→X	X	X	X	High-Z	
READ	L	L	H	ROW	COL	Data-Out	
EARLY WRITE	L	L	L	ROW	COL	Data-In	
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	n/a	COL	Data-In
RAS ONLY REFRESH	L	H	X	ROW	n/a	High-Z	
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH	H→L	L	H	X	X	High-Z	

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss..... -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature -55°C to +125°C
 Power Dissipation 2W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 6, 26) (Vcc = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V)	I _I	-4	4	μA	A0-A9, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$
OUTPUT LEAKAGE (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	DQ1-DQ8
OUTPUT LEVELS					
Output High (Logic 1) Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low (Logic 0) Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

DRAM MODULE

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = V _{IH})	I _{CC1}	4	4	4	mA	
STANDBY CURRENT: (CMOS) ($\overline{\text{RAS}}$ = $\overline{\text{CAS}}$ = Other Inputs = V _{CC} - 0.2V)	I _{CC2}	2	2	2	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: ^t RC = ^t RC [MIN])	I _{CC3}	220	200	180	mA	2, 26, 29
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{\text{RAS}}$ = V _{IL} , $\overline{\text{CAS}}$, Address Cycling: ^t PC = ^t PC [MIN])	I _{CC4}	160	140	120	mA	2, 26, 29
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY Average power supply current ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}}$ = V _{IH} : ^t RC = ^t RC [MIN])	I _{CC5}	220	200	180	mA	26, 29
REFRESH CURRENT: CBR Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: ^t RC = ^t RC [MIN])	I _{CC6}	220	200	180	mA	19, 26

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}		13	pF	17
Input Capacitance: RAS, CAS, WE	C _{I2}		17	pF	17
Input/Output Capacitance: DQ1-DQ8	C _{I0}		10	pF	17

DRAM MODULE
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 3, 4, 5, 6, 7, 10, 11, 16) (V_{CC} = 5V ±10%)

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ WRITE cycle time	^t RWC	n/a		n/a		n/a		n/a	21
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	n/a		n/a		n/a		n/a	21
Access time from RAS	^t RAC		60		70		80	ns	8
Access time from CAS	^t CAC		15		20		20	ns	9
Access time from column-address	^t AA		30		35		40	ns	
Access time from CAS precharge	^t CPA		35		40		45	ns	
RAS pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	^t RSH	15		20		20		ns	
RAS precharge time	^t RP	40		50		60		ns	
CAS pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
CAS hold time	^t CSH	60		70		80		ns	
CAS precharge time	^t CPN	10		10		10		ns	18
CAS precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
RAS to CAS delay time	^t RCD	20	45	20	50	20	60	ns	13
CAS to RAS precharge time	^t CRP	10		10		10		ns	
Row-address setup time	^t ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		10		ns	
RAS to column-address delay time	^t RAD	15	30	15	35	15	40	ns	22
Column-address setup time	^t ASC	0		0		0		ns	
Column-address hold time	^t CAH	10		15		15		ns	
Column-address hold time (referenced to RAS)	^t AR	45		50		55		ns	
Column-address to RAS lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to CAS)	^t RCH	0		0		0		ns	24
Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	24
CAS to output in Low-Z	^t CLZ	0		0		0		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) ($V_{CC} = 5V \pm 10\%$)


AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	t_{OFF}	3	15	3	20	3	20	ns	12, 28
WE command setup time	t_{WCS}	0		0		0		ns	
Write command hold time	t_{WCH}	10		15		15		ns	
Write command hold time (referenced to \overline{RAS})	t_{WCR}	45		55		60		ns	
Write command pulse width	t_{WP}	10		15		15		ns	
Write command to \overline{RAS} lead time	t_{RWL}	15		20		20		ns	
Write command to \overline{CAS} lead time	t_{CWL}	15		20		20		ns	
Data-in setup time	t_{DS}	0		0		0		ns	15
Data-in hold time	t_{DH}	10		15		15		ns	15
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	45		55		60		ns	
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	5, 16
Refresh period (1,024 cycles)	t_{REF}		16		16		16	ms	
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	0		0		0		ns	
\overline{CAS} setup time (CBR REFRESH)	t_{CSR}	10		10		10		ns	19
\overline{CAS} hold time (CBR REFRESH)	t_{CHR}	10		10		10		ns	19
WE hold time (CBR REFRESH)	t_{WRH}	10		10		10		ns	23
WE setup time (CBR REFRESH)	t_{WRP}	10		10		10		ns	23
WE hold time (WCBR test cycle)	t_{WTH}	10		10		10		ns	23
WE setup time (WCBR test cycle)	t_{WTS}	10		10		10		ns	23

DRAM MODULE


NOTES

1. All voltages referenced to V_{SS}.
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100μs is required after power-up followed by any eight $\overline{\text{RAS}}$ REFRESH cycles ($\overline{\text{RAS}}$ ONLY or CBR with $\overline{\text{WE}}$ HIGH) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the $\overline{\text{REF}}$ refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5\text{ns}$.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that $t_{\text{RCD}} < t_{\text{RCD}}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX})$.
10. If $\overline{\text{CAS}} = V_{\text{IH}}$, data output is High-Z.
11. If $\overline{\text{CAS}} = V_{\text{IL}}$, data output may contain data from the last valid READ cycle.
12. $t_{\text{OFF}}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
13. Operation within the $t_{\text{RCD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MAX})$ can be met. $t_{\text{RCD}}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
14. t_{RCH} is referenced to the first rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$.
15. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, V_{CC} = 5V, DC bias = 2.4V at 15mV RMS).
18. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CPN} .
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$.
21. LATE WRITE, READ WRITE or READ-MODIFY-WRITE cycles are not available due to $\overline{\text{OE}}$ being grounded on U1 and U2.
22. Operation within the $t_{\text{RAD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MIN})$ and $t_{\text{CAC}}(\text{MIN})$ can be met. $t_{\text{RAD}}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{AA} .
23. t_{WTS} and t_{WTH} are setup and hold specifications for the $\overline{\text{WE}}$ pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.
24. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
25. All other inputs at V_{CC} -0.2V.
26. I_{CC} is dependent on cycle rates.
27. Extended refresh current is reduced as t_{RAS} is reduced from its maximum specification during the REFRESH cycle.
28. The 3ns minimum is a parameter guaranteed by design.
29. Column-address changed once each cycle.

READ CYCLE




EARLY WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

CBR REFRESH CYCLE
(A0-A9 = DON'T CARE)



HIDDEN REFRESH CYCLE ²⁰
($\overline{WE} = \text{HIGH}$)



DRAM MODULE

DRAM MODULE

4 MEG x 8 DRAM

FAST PAGE MODE

FEATURES

- Industry-standard pinout in a 30-pin, single-in-line memory module
- High-performance CMOS silicon-gate process
- Single 5V $\pm 10\%$ power supply
- Low power, 6mW standby; 400mW active, typical
- All device pins are TTL-compatible
- FAST PAGE MODE access cycle
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN
- 2,048-cycle refresh distributed across 32ms
- Low profile

OPTIONS

- Timing
60ns access
70ns access

MARKING

-6
-7

- Packages

Leadless 30-pin SIMM M

- Part Number Example: MT2D48M-6


GENERAL DESCRIPTION

The MT2D48 is a randomly accessed solid-state memory containing 4,194,304 words organized in a x8 configuration. During READ or WRITE cycles, each word is uniquely addressed through 22 address bits, which are entered 11 bits (A0-A10) at a time. $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. READ or WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{CAS}}$. Since $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pins remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined (A0-A10) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$

PIN ASSIGNMENT (Top View)

30-Pin SIMM (DE-5)




DRAM MODULE

followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operations.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle (RAS-ONLY, CBR or HIDDEN) so that all 2,048 combinations of $\overline{\text{RAS}}$ addresses (A0-A10) are executed at least every 32ms, regardless of sequence. The CBR REFRESH cycle will invoke the refresh counter for automatic $\overline{\text{RAS}}$ addressing.

FUNCTIONAL BLOCK DIAGRAM



DRAM MODULE

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA-IN/OUT
					t _R	t _C	DQ1-DQ8
Standby		H	H→X	X	X	X	High-Z
READ		L	L	H	ROW	COL	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In
FAST-PAGE-MODE	1st Cycle	L	H→L	H	ROW	COL	Data-Out
READ	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE	1st Cycle	L	H→L	L	ROW	COL	Data-In
WRITE	2nd Cycle	L	H→L	L	n/a	COL	Data-In
RAS ONLY REFRESH		L	H	X	ROW	n/a	High-Z
HIDDEN	READ	L→H→L	L	H	ROW	COL	Data-Out
REFRESH	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	High-Z



**MT2D48
4 MEG x 8 DRAM MODULE**

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} Supply Relative to V _{SS}	-1V to +7V
Operating Temperature, T _A (ambient)	0°C to +70°C
Storage Temperature	-55°C to +125°C
Power Dissipation	2W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V)	A0-A10, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	I _I	-4	4	μA
OUTPUT LEAKAGE (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	DQ1-DQ8	I _{OZ}	-10	10	μA
OUTPUT LEVELS					
Output High (Logic 1) Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low (Logic 0) Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

DRAM MODULE

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-6	-7		
STANDBY CURRENT: (TTL) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$)	I _{CC1}	4	4	mA	
STANDBY CURRENT: (CMOS) ($\overline{\text{RAS}} = \overline{\text{CAS}} = \text{Other Inputs} = V_{CC} - 0.2V$)	I _{CC2}	2	2	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: $t^1RC = t^1RC$ [MIN])	I _{CC3}	240	220	mA	3, 4, 26
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{\text{RAS}} = V_{IL}$; $\overline{\text{CAS}}$, Address Cycling: $t^1PC = t^1PC$ [MIN])	I _{CC4}	180	160	mA	3, 4, 26
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY Average power supply current ($\overline{\text{RAS}}$ Cycling; $\overline{\text{CAS}} = V_{IH}$; $t^1RC = t^1RC$ [MIN])	I _{CC5}	240	220	mA	3, 26
REFRESH CURRENT: CBR Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: $t^1RC = t^1RC$ [MIN])	I _{CC6}	240	220	mA	3, 5



**MT2D48
4 MEG x 8 DRAM MODULE**

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10	C _{I1}		13	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _{I2}		17	pF	2
Input/Output Capacitance: DQ1-DQ8	C _{I0}		10	pF	2

DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 22) ($V_{CC} = 5V \pm 10\%$)

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		ns	
READ WRITE cycle time	^t RWC	n/a		n/a		ns	22
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	n/a		n/a		ns	22
Access time from $\overline{\text{RAS}}$	^t RAC		60		70	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		15		20	ns	15
Access time from column-address	^t AA		30		35	ns	
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		35		40	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	60	100,000	70	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	15		20		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	40		50		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	15	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	60		70		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	45	20	50	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		ns	
Row-address setup time	^t ASR	0		0		ns	
Row-address hold time	^t RAH	10		10		ns	
$\overline{\text{RAS}}$ to column-address delay time	^t RAD	15	30	15	35	ns	18
Column-address setup time	^t ASC	0		0		ns	
Column-address hold time	^t CAH	10		15		ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	50		55		ns	
Column-address to $\overline{\text{RAS}}$ lead time	^t RAL	30		35		ns	
Read command setup time	^t RCS	0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^t CLZ	3		3		ns	25
Output buffer turn-off delay	^t OFF	3	15	3	20	ns	20, 25
$\overline{\text{WE}}$ command setup time	^t WCS	0		0		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = 5V \pm 10\%$)

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Write command hold time	t_{WCH}	10		15		ns	
Write command hold time (referenced to \overline{RAS})	t_{WCR}	45		55		ns	
Write command pulse width	t_{WP}	10		15		ns	
Write command to \overline{RAS} lead time	t_{RWL}	15		20		ns	
Write command to \overline{CAS} lead time	t_{CWL}	15		20		ns	
Data-in setup time	t_{DS}	0		0		ns	21
Data-in hold time	t_{DH}	10		15		ns	21
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	45		55		ns	
Transition time (rise or fall)	t_T	3	50	3	50	ns	9, 10
Refresh period (2,048 cycles)	t_{REF}		32		32	ms	
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	0		0		ns	
\overline{CAS} setup time (CBR REFRESH)	t_{CSR}	5		5		ns	5
\overline{CAS} hold time (CBR REFRESH)	t_{CHR}	15		15		ns	5
\overline{WE} hold time (CBR REFRESH)	t_{WRH}	10		10		ns	24
\overline{WE} setup time (CBR REFRESH)	t_{WRP}	10		10		ns	24
\overline{WE} hold time (WCBR test cycle)	t_{WTH}	10		10		ns	24
\overline{WE} setup time (WCBR test cycle)	t_{WTS}	10		10		ns	24


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, V_{CC} = 5V, DC bias = 2.4V at 15mV RMS).
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100μs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the ^tREF refresh requirement is exceeded.
8. AC characteristics assume ^tT = 5ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that ^tRCD < ^tRCD (MAX). If ^tRCD is greater than the maximum recommended value shown in this table, ^tRAC will increase by the amount that ^tRCD exceeds the value shown.
15. Assumes that ^tRCD ≥ ^tRCD (MAX).
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for ^tCPN.
17. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, then access time is controlled exclusively by ^tCAC.
18. Operation within the ^tRAD (MAX) limit ensures that ^tRAC (MIN) and ^tCAC (MIN) can be met. ^tRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (MAX) limit, then access time is controlled exclusively by ^tAA.
19. Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
20. ^tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. These parameters are referenced to \overline{CAS} leading edge in EARLY WRITE cycles.
22. \overline{OE} is tied permanently LOW; LATE WRITE or READ-MODIFY-WRITE operations are not possible.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = \text{LOW}$ and $\overline{OE} = \text{HIGH}$.
24. ^tWTS and ^tWTH are setup and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of ^tWRP and ^tWRH in the CBR REFRESH cycle.
25. The 3ns minimum is a parameter guaranteed by design.
26. Column-address changed once each cycle.

READ CYCLE




EARLY WRITE CYCLE




DON'T CARE
 UNDEFINED

DRAM MODULE

RAS ONLY REFRESH CYCLE
(ADDR = A0-A10; WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




▨ DON'T CARE
▩ UNDEFINED

NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or t_{CP} (whichever is greater) + $t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.

CBR REFRESH CYCLE
(A0-A10 = DON'T CARE)



HIDDEN REFRESH CYCLE²³
(\overline{WE} = HIGH)



DRAM MODULE

DRAM MODULE

4 MEG x 8 DRAM FAST PAGE MODE

FEATURES

- Industry-standard pinout in a 30-pin single-in-line package
- High-performance CMOS silicon-gate process
- Single 5V $\pm 10\%$ power supply
- All device pins are TTL-compatible
- Low power, 24mW standby; 1,800mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN
- 1,024-cycle refresh distributed across 16ms
- FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 60ns access
 - 70ns access
 - 80ns access

MARKING

-6
-7
-8

- Packages

Leadless 30-pin SIMM

M


- Part Number Example: MT8D48M-6

GENERAL DESCRIPTION

The MT8D48 is a randomly accessed solid-state memory containing 4,194,304 words organized in a x8 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits which are entered 11 bits (A0-A10) at a time. $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode, while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. EARLY WRITE occurs when $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, and the output remains open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

PIN ASSIGNMENT (Top View)

30-Pin SIMM (DE-3)




*Address not used for $\overline{\text{RAS}}$ ONLY REFRESH

DRAM MODULE

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined (A0-A10) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR or HIDDEN) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms regardless of sequence.

FUNCTIONAL BLOCK DIAGRAM



DRAM MODULE

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA-IN/OUT
					tR	tC	DQ1-DQ8
Standby		H	H→X	X	X	X	High-Z
READ		L	L	H	ROW	COL	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In
FAST-PAGE-MODE	1st Cycle	L	H→L	H	ROW	COL	Data-Out
READ	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE	1st Cycle	L	H→L	L	ROW	COL	Data-In
WRITE	2nd Cycle	L	H→L	L	n/a	COL	Data-In
RAS ONLY REFRESH		L	H	X	ROW	n/a	High-Z
HIDDEN	READ	L→H→L	L	H	ROW	COL	Data-Out
REFRESH	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 8W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (Vcc = +5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V)	A0-A10, \overline{WE} , \overline{CAS} , \overline{RAS} I _I	-16	16	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	DQ1-DQ8 I _{OZ}	-10	10	μA	
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

DRAM MODULE

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I _{CC1}	16	16	16	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	I _{CC2}	8	8	8	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t^1RC = t^1RC$ [MIN])	I _{CC3}	880	800	720	mA	3, 4, 27
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t^1PC = t^1PC$ [MIN])	I _{CC4}	640	560	480	mA	3, 4, 27
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t^1RC = t^1RC$ [MIN])	I _{CC5}	880	800	720	mA	3, 27
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t^1RC = t^1RC$ [MIN])	I _{CC6}	880	800	720	mA	3, 5

CAPACITANCE

DESCRIPTION	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A10	C _{I1}	51	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{WE}}$, $\overline{\text{CAS}}$	C _{I2}	67	pF	2
Input/Output Capacitance: DQ1-DQ8	C _{I0}	15	pF	2

DRAM MODULE
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = 5V \pm 10\%$)

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ WRITE cycle time	^t RWC	n/a		n/a		n/a		n/a	23
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	n/a		n/a		n/a		n/a	23
Access time from $\overline{\text{RAS}}$	^t RAC		60		70		80	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		15		20		20	ns	15
Access time from column-address	^t AA		30		35		40	ns	
Access time from CAS precharge	^t CPA		35		40		45	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	26
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	26
$\overline{\text{RAS}}$ hold time	^t RSH	15		20		20		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	40		50		60		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	60		70		80		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		10		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	45	20	50	20	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	10		10		10		ns	
Row-address setup time	^t ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		10		ns	
$\overline{\text{RAS}}$ to column-address delay time	^t RAD	15	30	15	35	15	40	ns	18
Column-address setup time	^t ASC	0		0		0		ns	
Column-address hold time	^t CAH	10		15		15		ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	45		50		55		ns	
Column-address to $\overline{\text{RAS}}$ lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = 5V \pm 10\%$)


AC CHARACTERISTICS PARAMETER	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
\overline{CAS} to output in Low-Z	t_{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	3	15	3	20	3	20	ns	20, 25
WE command setup time	t_{WCS}	0		0		0		ns	
Write command hold time	t_{WCH}	10		15		15		ns	
Write command hold time (referenced to \overline{RAS})	t_{WCR}	45		55		60		ns	
Write command pulse width	t_{WP}	10		15		15		ns	
Write command to \overline{RAS} lead time	t_{RWL}	15		20		20		ns	
Write command to \overline{CAS} lead time	t_{CWL}	15		20		20		ns	
Data-in setup time	t_{DS}	0		0		0		ns	21
Data-in hold time	t_{DH}	10		15		15		ns	21
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	45		55		60		ns	
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles)	t_{REF}		16		16		16	ms	
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	0		0		0		ns	
\overline{CAS} setup time (CBR REFRESH)	t_{CSR}	10		10		10		ns	5
\overline{CAS} hold time (CBR REFRESH)	t_{CHR}	10		10		10		ns	5
WE setup time (CBR REFRESH)	t_{WRP}	10		10		10		ns	24
WE hold time (CBR REFRESH)	t_{WRH}	10		10		10		ns	24
WE setup time (WCBR test cycle)	t_{WTS}	10		10		10		ns	24
WE hold time (WCBR test cycle)	t_{WTH}	10		10		10		ns	24

DRAM MODULE


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, V_{CC} = 5V, DC bias = 2.4V at 15mV RMS).
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
7. An initial pause of 100μs is required after power-up followed by any eight RAS refresh cycles (RAS ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
8. AC characteristics assume t_T = 5ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If CAS = V_{IH}, data output is High-Z.
12. If CAS = V_{IL}, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
15. Assumes that tRCD ≥ tRCD (MAX).
16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for tCPN.
17. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, then access time is controlled exclusively by tCAC.
18. Operation within the tRAD (MAX) limit ensures that tRAC (MIN) and tCAC (MIN) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, then access time is controlled exclusively by tAA.
19. Either tRCH or tRRH must be satisfied for a READ cycle.
20. tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. These parameters are referenced to CAS leading edge in EARLY WRITE cycles.
22. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW.
23. LATE WRITE, READ WRITE or READ-MODIFY-WRITE cycles are not available due to the common DQ configuration of U1-U8.
24. tWTS and tWTH are set up and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of tWRP and tWRH in the CBR REFRESH cycle.
25. The 3ns minimum is a parameter guaranteed by design.
26. Extended refresh current is reduced as tRAS is reduced from its maximum specification during the extended refresh cycle.
27. Column-address changed once each cycle.

READ CYCLE




EARLY WRITE CYCLE




DON'T CARE
 UNDEFINED

RAS ONLY REFRESH CYCLE
(ADDR = A0-A9; A10 and \overline{WE} = DON'T CARE)



FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




DONT CARE
 UNDEFINED


NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or $t_{CP}(\text{whichever is greater}) + t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.



DRAM MODULE

CBR REFRESH CYCLE
(A0-A10 = DON'T CARE)



HIDDEN REFRESH CYCLE 22
(WE = HIGH)



 DON'T CARE
 UNDEFINED

DRAM MODULE

DRAM MODULE

1 MEG x 9 DRAM FAST PAGE MODE

FEATURES

- Industry-standard pinout in a 30-pin single-in-line memory module
- High-performance CMOS silicon-gate process
- Single 5V $\pm 10\%$ power supply
- Low power, 9mW standby; 625mW active, typical
- All device pins are TTL-compatible
- FAST PAGE MODE access cycle
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN
- Low profile
- 1,024-cycle refresh distributed across 16ms

OPTIONS

- Timing

60ns access	-6
70ns access	-7
80ns access	-8
- Packages

Leadless 30-pin SIMM	M
----------------------	---
- Part Number Example: MT3D19M-6

MARKING


GENERAL DESCRIPTION

The MT3D19 is a randomly accessed solid-state memory containing 1,048,576 words organized in a x9 configuration. During READ or WRITE cycles, each word is uniquely addressed through 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. READ or WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. EARLY WRITE occurs when $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, and the output pins remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined (A0-

PIN ASSIGNMENT (Top View)

30-Pin SIMM (DE-2)




DRAM MODULE

A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR or HIDDEN) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms regardless of sequence.

FUNCTIONAL BLOCK DIAGRAM



DRAM MODULE

TRUTH TABLE

FUNCTION		RAS	CAS	CAS9	WE	ADDRESSES		DATA-IN/OUT
						t _R	t _C	DQ1-DQ8, D9, Q9
Standby		H	H→X	H→X	X	X	X	High-Z
READ		L	L	L	H	ROW	COL	Data-Out
EARLY WRITE		L	L	L	L	ROW	COL	Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H→L	H	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	H→L	L	ROW	COL	Data-In
	2nd Cycle	L	H→L	H→L	L	n/a	COL	Data-In
RAS ONLY REFRESH		L	H	H	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	L	H	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	L	H	X	X	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature -55°C to +125°C
 Power Dissipation 3W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 6, 7, 25) (Vcc = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V)	D9, $\overline{\text{CAS9}}$	I _I	-2	2	μA
	A0-A9, $\overline{\text{RAS}}$, $\overline{\text{WE}}$	I _I	-6	6	μA
OUTPUT LEAKAGE (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	DQ1-DQ8, Q9	I _{OZ}	-10	10	μA
OUTPUT LEVELS					
Output High (Logic 1) Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low (Logic 0) Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

DRAM MODULE

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$)	I _{CC1}	6	6	6	mA	
STANDBY CURRENT: (CMOS) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2V$)	I _{CC2}	3	3	3	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: $t^1RC = t^1RC$ [MIN])	I _{CC3}	310	280	250	mA	2, 25, 28
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$, Address Cycling: $t^1PC = t^1PC$ [MIN])	I _{CC4}	230	200	170	mA	2, 25, 28
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY Average power supply current ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} = V_{IH}$: $t^1RC = t^1RC$ [MIN])	I _{CC5}	310	280	250	mA	2, 28
REFRESH CURRENT: CBR Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: $t^1RC = t^1RC$ [MIN])	I _{CC6}	310	280	250	mA	2, 19

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}		19	pF	17
Input Capacitance: RAS, CAS, WE	C _{I2}		25	pF	17
Input Capacitance: D9	C _{I3}		10	pF	17
Input/Output Capacitance: DQ1-DQ8	C _{I/O}		10	pF	17
Output Capacitance: Q9	C _O		10	pF	17

DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16) (V_{CC} = 5V ±10%)

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RWC	110		130		150		ns	
READ WRITE cycle time	^t RWC	n/a		n/a		n/a		n/a	21
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	n/a		n/a		n/a		n/a	21
Access time from RAS	^t RAC		60		70		80	ns	8
Access time from CAS	^t CAC		20		20		20	ns	9
Access time from column-address	^t AA		30		35		40	ns	
Access time from CAS precharge	^t CPA		35		40		45	ns	
RAS pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	^t RSH	15		20		20		ns	
RAS precharge time	^t RP	40		50		60		ns	
CAS pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
CAS hold time	^t CSH	60		70		80		ns	
CAS precharge time	^t CPN	10		10		10		ns	18
CAS precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
RAS to CAS delay time	^t RCD	20	45	20	50	20	60	ns	13
CAS to RAS precharge time	^t CRP	10		10		10		ns	
Row-address setup time	^t ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		10		ns	
RAS to column-address delay time	^t RAD	15	30	15	35	15	40	ns	22
Column-address setup time	^t ASC	0		0		0		ns	
Column-address hold time	^t CAH	10		15		15		ns	
Column-address hold time (referenced to RAS)	^t AR	45		50		55		ns	
Column-address to RAS lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to RAS)	^t RCH	0		0		0		ns	24
Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	24
CAS to output in Low-Z	^t CLZ	0		0		0		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16) ($V_{CC} = 5V \pm 10\%$)


AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	t_{OFF}	3	15	3	20	3	20	ns	12, 27
WE command setup time	t_{WCS}	0		0		0		ns	
Write command hold time	t_{WCH}	10		15		15		ns	
Write command hold time (referenced to \overline{RAS})	t_{WCR}	45		55		60		ns	
Write command pulse width	t_{WP}	10		15		15		ns	
Write command to \overline{RAS} lead time	t_{RWL}	15		20		20		ns	
Write command to \overline{CAS} lead time	t_{CWL}	15		20		20		ns	
Data-in setup time	t_{DS}	0		0		0		ns	15
Data-in hold time	t_{DH}	10		15		15		ns	15
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	45		55		60		ns	
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	5, 16
Refresh period (1,024 cycles)	t_{REF}		16		16		16	ms	
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	0		0		0		ns	
\overline{CAS} setup time (CBR REFRESH)	t_{CSR}	10		10		10		ns	19
\overline{CAS} hold time (CBR REFRESH)	t_{CHR}	10		10		10		ns	19
WE hold time (CBR REFRESH)	t_{WRH}	10		10		10		ns	23
WE setup time (CBR REFRESH)	t_{WRP}	10		10		10		ns	23
WE hold time (WCBR test cycle)	t_{WTH}	10		10		10		ns	23
WE setup time (WCBR test cycle)	t_{WTS}	10		10		10		ns	23

DRAM MODULE


NOTES

1. All voltages referenced to Vss.
2. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100µs is required after power-up followed by any eight RAS REFRESH cycles (RAS ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
4. AC characteristics assume tT = 5ns.
5. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ TA ≤ 70°C) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
9. Assumes that tRCD ≥ tRCD (MAX).
10. If CAS = VIH, data output is High-Z.
11. If CAS = VIL, data output may contain data from the last valid READ cycle.
12. tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
13. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, then access time is controlled exclusively by tCAC.
14. Either tRCH or tRRH must be satisfied for a READ cycle.
15. These parameters are referenced to CAS leading edge in EARLY WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
17. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, Vcc = 5V, DC bias = 2.4V at 15mV RMS).
18. If CAS is LOW at the falling edge of RAS, data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, CAS must be pulsed HIGH for tCP.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW.
21. LATE WRITE, READ WRITE or READ-MODIFY-WRITE cycles are not available due to OE being grounded on U1 and U2.
22. Operation within the tRAD (MAX) limit ensures that tRCD (MAX) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, then access time is controlled exclusively by tAA.
23. tWTS and tWTH are setup and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of tWRP and tWRH in the CBR REFRESH cycle.
24. Either tRCH or tRRH must be satisfied for a READ cycle.
25. Icc is dependent on cycle rates.
26. All other inputs at Vcc - 0.2V.
27. The 3ns minimum is a parameter guaranteed by design.
28. Column-address changed once each cycle.


READ CYCLE




EARLY WRITE CYCLE



RAS ONLY REFRESH CYCLE
(ADDR = A0-A9; WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




▨ DONT CARE
▩ UNDEFINED

NOTE: 1. Do not drive data prior to tristate: tCPP(MIN) or tCP(whichever is greater) + tDS(MIN) + any guardband between data-out and driving the bus with the new data-in.

CBR REFRESH CYCLE
(A0-A9 = DON'T CARE)



HIDDEN REFRESH CYCLE²⁰
(\overline{WE} = HIGH)



▨ DON'T CARE
▩ UNDEFINED

DRAM MODULE

DRAM MODULE

4 MEG x 9 DRAM FAST PAGE MODE

FEATURES

- Industry-standard pinout in a 30-pin, single-in-line memory module
- High-performance CMOS silicon-gate process
- Single 5V ±10% power supply
- Low power, 9mW standby; 575mW active, typical
- All device pins are TTL-compatible
- FAST PAGE MODE access cycle
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN
- 2,048-cycle refresh distributed across 32ms
- Low profile

OPTIONS

- Timing
 - 60ns access
 - 70ns access
- Packages
 - Leadless 30-pin SIMM
- Part Number Example: MT3D49M-6

MARKING

-6
-7

M


GENERAL DESCRIPTION

The MT3D49 is a randomly accessed solid-state memory containing 4,194,304 words organized in a x9 configuration. During READ or WRITE cycles, each word is uniquely addressed through 22 address bits, which are entered 11 bits (A0-A10) at a time. $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. READ or WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{CAS}}$. Since $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pins remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined (A0-A10) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$

PIN ASSIGNMENT (Top View)

30-Pin SIMM (DE-6)




DRAM MODULE

followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operations.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR or HIDDEN) so that all 2,048 combinations of $\overline{\text{RAS}}$ addresses (A0-A10) are executed at least every 32ms, regardless of sequence. The CBR REFRESH cycle will invoke the refresh counter for automatic $\overline{\text{RAS}}$ addressing.

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

FUNCTION		RAS	CAS	CAS9	WE	ADDRESSES		DATA-IN/OUT
						t _R	t _C	DQ1-DQ8, D9, Q9
Standby		H	H→X	H→X	X	X	X	High-Z
READ		L	L	L	H	ROW	COL	Data-Out
EARLY WRITE		L	L	L	L	ROW	COL	Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H→L	H	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	H→L	L	ROW	COL	Data-In
	2nd Cycle	L	H→L	H→L	L	n/a	COL	Data-In
RAS ONLY REFRESH		L	H	H	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	L	H	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	L	H	X	X	High-Z



**MT3D49
4 MEG x 9 DRAM MODULE**

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss	-1V to +7V
Operating Temperature, T _A (ambient)	0°C to +70°C
Storage Temperature	-55°C to +125°C
Power Dissipation	3W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V)	D9, CAS9	I _I	-2	2	μA
	A0-A10, RAS, WE	I _I	-6	6	μA
OUTPUT LEAKAGE (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	DQ1-DQ8, Q9	I _{OZ}	-10	10	μA
OUTPUT LEVELS Output High (Logic 1) Voltage (I _{OUT} = -5mA) Output Low (Logic 0) Voltage (I _{OUT} = 4.2mA)	V _{OH}	2.4		V	
	V _{OL}		0.4	V	

DRAM MODULE

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-6	-7		
STANDBY CURRENT: (TTL) (RAS = CAS = V _{IH})	I _{CC1}	6	6	mA	
STANDBY CURRENT: (CMOS) Average power supply current (RAS = CAS = 'Other Inputs = V _{CC} -0.2V)	I _{CC2}	3	3	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS and CAS = Cycling; t _{RC} = t _{RC} [MIN])	I _{CC3}	290	260	mA	3, 4, 26
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = V _{IL} ; CAS = Cycling; t _{PC} = t _{PC} [MIN])	I _{CC4}	220	190	mA	3, 4, 26
REFRESH CURRENT: RAS ONLY (RAS = Cycling; CAS = V _{IH} ; t _{RC} = t _{RC} [MIN])	I _{CC5}	290	260	mA	3, 26
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling = t _{RC} = t _{RC} [MIN])	I _{CC6}	290	260	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10	C _{I1}		19	pF	2
Input Capacitance: RAS, CAS, WE	C _{I2}		25	pF	2
Input/Output Capacitance: DQ1-DQ8	C _{I0}		10	pF	2
Input Capacitance: DQ9	C _{I3}		10	pF	2
Output Capacitance: Q9	C _O		10	pF	2

DRAM MODULE
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 22) (V_{CC} = 5V ±10%)

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		ns	
READ WRITE cycle time	^t RWC	n/a		n/a		ns	22
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	n/a		n/a		ns	22
Access time from $\overline{\text{RAS}}$	^t RAC		60		70	ns	14
Access time from CAS	^t CAC		15		20	ns	15
Access time from column-address	^t AA		30		35	ns	
Access time from CAS precharge	^t CPA		35		40	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	60	100,000	70	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	ns	
$\overline{\text{RAS}}$ hold time	^t RSH	15		20		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	40		50		ns	
CAS pulse width	^t CAS	15	100,000	20	100,000	ns	
CAS hold time	^t CSH	60		70		ns	
CAS precharge time	^t CPN	10		10		ns	16
CAS precharge time (FAST PAGE MODE)	^t CP	10		10		ns	
$\overline{\text{RAS}}$ to CAS delay time	^t RCD	20	45	20	50	ns	17
CAS to $\overline{\text{RAS}}$ precharge time	^t CRP	5		5		ns	
Row-address setup time	^t ASR	0		0		ns	
Row-address hold time	^t RAH	10		10		ns	
$\overline{\text{RAS}}$ to column-address delay time	^t RAD	15	30	15	35	ns	18
Column-address setup time	^t ASC	0		0		ns	
Column-address hold time	^t CAH	10		15		ns	
Column-address hold time (referenced to RAS)	^t AR	50		55		ns	
Column-address to $\overline{\text{RAS}}$ lead time	^t RAL	30		35		ns	
Read command setup time	^t RCS	0		0		ns	
Read command hold time (referenced to CAS)	^t RCH	0		0		ns	19

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = 5V \pm 10\%$)

AC CHARACTERISTICS	PARAMETER	SYM	-6		-7		UNITS	NOTES
			MIN	MAX	MIN	MAX		
Read command hold time (referenced to \overline{RAS})	t_{RRH}		0		0		ns	19
\overline{CAS} to output in Low-Z	t_{CLZ}		3		3		ns	25
Output buffer turn-off delay	t_{OFF}		3	15	3	20	ns	20, 25
\overline{WE} command setup time	t_{WCS}		0		0		ns	
Write command hold time	t_{WCH}		10		15		ns	
Write command hold time (referenced to \overline{RAS})	t_{WCR}		45		55		ns	
Write command pulse width	t_{WP}		10		15		ns	
Write command to \overline{RAS} lead time	t_{RWL}		15		20		ns	
Write command to \overline{CAS} lead time	t_{CWL}		15		20		ns	
Data-in setup time	t_{DS}		0		0		ns	21
Data-in hold time	t_{DH}		10		15		ns	21
Data-in hold time (referenced to \overline{RAS})	t_{DHR}		45		55		ns	
Transition time (rise or fall)	t_T		3	50	3	50	ns	9, 10
Refresh period (2,048 cycles)	t_{REF}			32		32	ms	
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}		0		0		ns	
\overline{CAS} setup time (CBR REFRESH)	t_{CSR}		5		5		ns	5
\overline{CAS} hold time (CBR REFRESH)	t_{CHR}		15		15		ns	5
\overline{WE} hold time (CBR REFRESH)	t_{WRH}		10		10		ns	24
\overline{WE} setup time (CBR REFRESH)	t_{WRP}		10		10		ns	24
\overline{WE} hold time (WCBR test cycle)	t_{WTH}		10		10		ns	24
\overline{WE} setup time (WCBR test cycle)	t_{WTS}		10		10		ns	24


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, $V_{CC} = 5V$, DC bias = 2.4V at 15mV RMS).
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100 μ s is required after power-up followed by eight \overline{RAS} refresh cycles (\overline{RAS} ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight \overline{RAS} cycle wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RAC} (MIN)$ and $t_{CAC} (MIN)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. These parameters are referenced to \overline{CAS} leading edge in EARLY WRITE cycles.
22. \overline{OE} is tied permanently LOW; LATE WRITE or READ-MODIFY-WRITE operations are not possible.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
24. t_{WTS} and t_{WTH} are setup and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverses of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.
25. The 3ns minimum is a parameter guaranteed by design.
26. Column-address changed once each cycle.

READ CYCLE




EARLY WRITE CYCLE




DON'T CARE
 UNDEFINED

RAS ONLY REFRESH CYCLE
(ADDR = A0-A10; WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




DON'T CARE
 UNDEFINED

NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or $t_{CP}(\text{whichever is greater}) + t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.

CBR REFRESH CYCLE
(A0-A10 = DON'T CARE)



HIDDEN REFRESH CYCLE ²³
(\overline{WE} = HIGH)



DRAM MODULE

DRAM MODULE

4 MEG x 9 DRAM FAST PAGE MODE

FEATURES

- Industry-standard pinout in a 30-pin single-in-line package
- High-performance CMOS silicon-gate process
- Single 5V ±10% power supply
- All device pins are TTL-compatible
- Low power, 27mW standby; 2,025mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN
- 1,024-cycle refresh distributed across 16ms
- FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 60ns access
 - 70ns access
 - 80ns access

Packages

Leadless 30-pin SIMM

- Part Number Example: MT9D49M-6

MARKING

-6
-7
-8


M

GENERAL DESCRIPTION

The MT9D49 is a randomly accessed solid-state memory containing 4,194,304 words organized in a x9 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits which are entered 11 bits (A0-A10) at a time. $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. EARLY WRITE occurs when $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, and the output remains open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

PIN ASSIGNMENT (Top View)

30-Pin SIMM (DE-4)




*Address not used for $\overline{\text{RAS}}$ ONLY REFRESH

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined (A0-A10) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR or HIDDEN) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms regardless of sequence.

DRAM MODULE

FUNCTIONAL BLOCK DIAGRAM



DRAM MODULE

TRUTH TABLE

FUNCTION		RAS	CAS	CAS9	WE	ADDRESSES		DATA-IN/OUT
						'R	'C	DQ1-DQ8, D9, Q9
Standby		H	H→X	H→X	X	X	X	High-Z
READ		L	L	L	H	ROW	COL	Data-Out
EARLY WRITE		L	L	L	L	ROW	COL	Data-In
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	H	ROW	COL	Data-Out
READ	2nd Cycle	L	H→L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	L	ROW	COL	Data-In
WRITE	2nd Cycle	L	H→L	H→L	L	n/a	COL	Data-In
RAS ONLY REFRESH		L	H	H	X	ROW	n/a	High-Z
HIDDEN	READ	L→H→L	L	L	H	ROW	COL	Data-Out
REFRESH	WRITE	L→H→L	L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	L	H	X	X	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} Supply Relative to V_{SS} -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 9W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V)	D9, $\overline{\text{CAS}}9$	I _I	-2	2	μA
	A0-A10, $\overline{\text{WE}}$, $\overline{\text{CAS}}$, $\overline{\text{RAS}}$	I _I	-18	18	μA
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	Q9	I _{OZ}	-10	10	μA
	DQ1-DQ8	I _{OZ}	-12	12	μA
OUTPUT LEVELS	V _{OH}	2.4		V	
Output High Voltage (I _{OUT} = -5mA)					
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

DRAM MODULE

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$)	I _{CC1}	18	18	18	mA	
STANDBY CURRENT: (CMOS) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2V$)	I _{CC2}	9	9	9	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: $t^1RC = t^1RC$ [MIN])	I _{CC3}	990	900	810	mA	3, 4, 27
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$, Address Cycling: $t^1PC = t^1PC$ [MIN])	I _{CC4}	720	630	540	mA	3, 4, 27
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY Average power supply current ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} = V_{IH}$: $t^1RC = t^1RC$ [MIN])	I _{CC5}	990	900	810	mA	3, 27
REFRESH CURRENT: CBR Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: $t^1RC = t^1RC$ [MIN])	I _{CC6}	990	900	810	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10	C _{i1}		55	pF	2
Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{WE}}$, $\overline{\text{CAS}}$	C _{i2}		73	pF	2
Input Capacitance: D9, CAS9	C _{i3}		10	pF	2
Input/Output Capacitance: DQ1-DQ8	C _{i0}		15	pF	2
Output Capacitance: Q9	C _o		10	pF	2

DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{cc} = 5V ±10%)

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ WRITE cycle time	^t RWC	n/a		n/a		n/a		n/a	23
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	n/a		n/a		n/a		n/a	23
Access time from $\overline{\text{RAS}}$	^t RAC		60		70		80	ns	14
Access time from $\overline{\text{CAS}}$	^t CAC		15		20		20	ns	15
Access time from column-address	^t AA		30		35		40	ns	
Access time from CAS precharge	^t CPA		35		40		45	ns	
$\overline{\text{RAS}}$ pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	26
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	26
$\overline{\text{RAS}}$ hold time	^t RSH	15		20		20		ns	
$\overline{\text{RAS}}$ precharge time	^t RP	40		50		60		ns	
$\overline{\text{CAS}}$ pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	^t CSH	60		70		80		ns	
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		10		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	20	45	20	50	20	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	10		10		10		ns	
Row-address setup time	^t ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		10		ns	
$\overline{\text{RAS}}$ to column-address delay time	^t RAD	15	30	15	35	15	40	ns	18
Column-address setup time	^t ASC	0		0		0		ns	
Column-address hold time	^t CAH	10		15		15		ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	45		50		55		ns	
Column-address to $\overline{\text{RAS}}$ lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	0		0		0		ns	19

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = 5V ±10%)


AC CHARACTERISTICS	PARAMETER	SYM	-6		-7		-8		UNITS	NOTES
			MIN	MAX	MIN	MAX	MIN	MAX		
Read command hold time (referenced to RAS)	t ¹ RRH		0		0		0		ns	19
CAS to output in Low-Z	t ¹ CLZ		0		0		0		ns	
Output buffer turn-off delay	t ¹ OFF		3	15	3	20	3	20	ns	20, 25
WE command setup time	t ¹ WCS		0		0		0		ns	
Write command hold time	t ¹ WCH		10		15		15		ns	
Write command hold time (referenced to RAS)	t ¹ WCR		45		55		60		ns	
Write command pulse width	t ¹ WP		10		15		15		ns	
Write command to RAS lead time	t ¹ RWL		15		20		20		ns	
Write command to CAS lead time	t ¹ CWL		15		20		20		ns	
Data-in setup time	t ¹ DS		0		0		0		ns	21
Data-in hold time	t ¹ DH		10		15		15		ns	21
Data-in hold time (referenced to RAS)	t ¹ DHR		45		55		60		ns	
Transition time (rise or fall)	t ¹ T		3	50	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles)	t ¹ REF			16		16		16	ms	
RAS to CAS precharge time	t ¹ RPC		0		0		0		ns	
CAS setup time (CBR REFRESH)	t ¹ CSR		10		10		10		ns	5
CAS hold time (CBR REFRESH)	t ¹ CHR		10		10		10		ns	5
WE hold time (CBR REFRESH)	t ¹ WRH		10		10		10		ns	24
WE setup time (CBR REFRESH)	t ¹ WRP		10		10		10		ns	24
WE hold time (WCBR test cycle)	t ¹ WTH		10		10		10		ns	24
WE setup time (WCBR test cycle)	t ¹ WTS		10		10		10		ns	24

DRAM MODULE


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, V_{CC} = 5V, DC bias = 2.4V at 15mV RMS).
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
7. An initial pause of 100μs is required after power-up followed by any eight $\overline{\text{RAS}}$ refresh cycles ($\overline{\text{RAS}}$ ONLY or CBR with WE HIGH) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the $\overline{\text{REF}}$ refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5\text{ns}$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}} = V_{IH}$, data output is High-Z.
12. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that $t_{\text{RCD}} < t_{\text{RCD}}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX})$.
16. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{\text{RCD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MAX})$ can be met. $t_{\text{RCD}}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{\text{RAD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MIN})$ and $t_{\text{CAC}}(\text{MIN})$ can be met. $t_{\text{RAD}}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{\text{OFF}}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles.
22. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$.
23. LATE WRITE, READ WRITE or READ-MODIFY-WRITE cycles are not available due to the common DQ configuration of U1-U8.
24. t_{WTS} and t_{WTH} are set up and hold specifications for the $\overline{\text{WE}}$ pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.
25. The 3ns minimum is a parameter guaranteed by design.
26. Extended refresh current is reduced as t_{RAS} is reduced from its maximum specification during the extended refresh cycle.
27. Column-address changed once each cycle.

READ CYCLE




EARLY WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE




DON'T CARE
 UNDEFINED

DRAM MODULE

CBR REFRESH CYCLE
(A0-A10 = DON'T CARE)



HIDDEN REFRESH CYCLE²²
(\overline{WE} = HIGH)



DRAM MODULE

DRAM MODULE

1 MEG x 32, 2 MEG x 16

FAST PAGE MODE (MT8D132)
LOW POWER,
EXTENDED REFRESH (MT8D132 L)

FEATURES

- Industry-standard pinout in a 72-pin single-in-line package
- High-performance CMOS silicon-gate process
- Single 5V ±10% power supply
- All device pins are TTL-compatible
- Low power, 24mW (6.4mW L-version) standby; 1,800mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), HIDDEN; optional Extended
- 1,024-cycle refresh distributed across 16ms or 1,024-cycle Extended Refresh distributed across 128ms
- FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
 - 80ns access -8
- Packages
 - Leadless 72-pin SIMM M
 - Leadless 72-pin SIMM (gold) G
- Power/Refresh
 - Normal Power/16ms Blank
 - Low Power/128ms L
- Part Number Example: MT8D132G-6 L

MARKING


GENERAL DESCRIPTION

The MT8D132 is a randomly accessed solid-state memory containing 1,048,576 words organized in a x32 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined (A0-A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles.

PIN ASSIGNMENT (Top View)

72-Pin SIMM (DE-7)



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	19	NC	37	NC	55	DQ12
2	DQ1	20	DQ5	38	NC	56	DQ28
3	DQ17	21	DQ21	39	Vss	57	DQ13
4	DQ2	22	DQ6	40	CAS0	58	DQ29
5	DQ18	23	DQ22	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ30
7	DQ19	25	DQ23	43	CAS1	61	DQ14
8	DQ4	26	DQ8	44	RAS0	62	DQ31
9	DQ20	27	DQ24	45	NC	63	DQ15
10	Vcc	28	A7	46	NC	64	DQ32
11	NC	29	NC	47	WE	65	DQ16
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ9	67	PRD1
14	A2	32	A9	50	DQ25	68	PRD2
15	A3	33	NC	51	DQ10	69	PRD3
16	A4	34	RAS2	52	DQ26	70	PRD4
17	A5	35	NC	53	DQ11	71	NC
18	A6	36	NC	54	DQ27	72	Vss


DRAM MODULE

Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR or HIDDEN) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms (128ms on L-version), regardless of sequence.

For x16 applications, the corresponding DQ and $\overline{\text{CAS}}$ pins must be connected together (DQ1 to DQ17, DQ2 to DQ18 and so forth, and CAS0 to CAS2 and CAS1 to CAS3). Each $\overline{\text{RAS}}$ is then a bank select for the x16 memory organization.

FUNCTIONAL BLOCK DIAGRAM



U1-U8 = MT4C4001JDJ
U1-U8 = MT4C4001JDJ S (L-version)

DRAM MODULE

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA-IN/OUT
					'R	'C	DQ1-DQ32
Standby		H	H→X	X	X	X	High-Z
READ		L	L	H	ROW	COL	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	n/a	COL	Data-In
RAS ONLY REFRESH		L	H	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	High-Z
Extended CBR REFRESH (L-version)		H→L	L	H	X	X	High-Z

DRAM MODULE

PRESENCE-DETECT

SYMBOL	-6	-7	-8
PRD1	Vss	Vss	Vss
PRD2	Vss	Vss	Vss
PRD3	NC	Vss	NC
PRD4	NC	NC	Vss

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss..... -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 8W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 6, 22) (V_{cc} = 5V ± 10%)

DRAM MODULE

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{cc}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{cc} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V) for each package input	RAS0, RAS2	I _{I1}	-8	8	μA
	A0-A9, WE	I _{I2}	-16	16	μA
	CAS0-CAS3	I _{I3}	-4	4	μA
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V) for each package input	DQ1-DQ32	I _{OZ}	-10	10	μA
OUTPUT LEVELS Output High Voltage (I _{OUT} = -5mA) Output Low Voltage (I _{OUT} = 4.2mA)	V _{OH}	2.4		V	
	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) (RAS = CAS = V _{IH})	I _{cc1}	16	16	16	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = V _{cc} - 0.2V)	I _{cc2}	8	8	8	mA	
		1.6	1.6	1.6	mA	24
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} [MIN])	I _{cc3}	880	800	720	mA	2, 22, 26
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = V _{IL} , CAS, Address Cycling: t _{PC} = t _{PC} [MIN])	I _{cc4}	640	560	480	mA	2, 22, 26
REFRESH CURRENT: RAS ONLY Average power supply current (RAS Cycling, CAS = V _{IH} : t _{RC} = t _{RC} [MIN])	I _{cc5}	880	800	720	mA	22, 26
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} [MIN])	I _{cc6}	880	800	720	mA	19, 22
REFRESH CURRENT: Extended CBR Average power supply current during Extended Refresh: CAS = 0.2V or CBR cycling; RAS = t _{RAS} (MIN); WE = A0-A9 and DIN = V _{cc} - 0.2V or 0.2V (DIN may be left open); t _{RC} = 125μs (1,024 rows at 125μs = 128ms)	I _{cc7}	2.4	2.4	2.4	mA	19, 22, 24

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}		51	pF	17
Input Capacitance: \overline{WE}	C _{I2}		67	pF	17
Input Capacitance: $\overline{RAS0}$, $\overline{RAS2}$	C _{I3}		32	pF	17
Input Capacitance: $\overline{CAS1}$, $\overline{CAS0}$, $\overline{CAS2}$, $\overline{CAS3}$	C _{I4}		16	pF	17
Input/Output Capacitance: DQ1-DQ32	C _{I0}		10	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) (V_{CC} = 5V ±10%)

AC CHARACTERISTICS	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ WRITE cycle time	^t RWC	n/a		n/a		n/a		ns	21
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	n/a		n/a		n/a		ns	21
Access time from \overline{RAS}	^t RAC		60		70		80	ns	8
Access time from \overline{CAS}	^t CAC		15		20		20	ns	9
Access time from column-address	^t AA		30		35		40	ns	
Access time from \overline{CAS} precharge	^t CPA		35		40		45	ns	
RAS pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	^t RSH	15		20		20		ns	
RAS precharge time	^t RP	40		50		60		ns	
\overline{CAS} pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
\overline{CAS} hold time	^t CSH	60		70		80		ns	
\overline{CAS} precharge time	^t CPN	10		10		10		ns	18
\overline{CAS} precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
\overline{RAS} to \overline{CAS} delay time	^t RCD	20	45	20	50	20	60	ns	13
\overline{CAS} to RAS precharge time	^t CRP	10		10		10		ns	
Row-address setup time	^t ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		10		ns	
RAS to column-address delay time	^t RAD	15	30	15	35	15	40	ns	23
Column-address setup time	^t ASC	0		0		0		ns	
Column-address hold time	^t CAH	10		15		15		ns	
Column-address hold time (referenced to RAS)	^t AR	45		50		55		ns	
Column-address to RAS lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to \overline{CAS})	^t RCH	0		0		0		ns	14
Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	14

DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) (V_{cc} = 5V ±10%)

DRAM MODULE


AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
CAS to output in Low-Z	^t CLZ	0		0		0		ns	
Output buffer turn-off delay	^t OFF	3	15	3	20	3	20	ns	12, 25
WE command setup time	^t WCS	0		0		0		ns	
Write command hold time	^t WCH	10		15		15		ns	
Write command hold time (referenced to RAS)	^t WCR	45		55		60		ns	
Write command pulse width	^t WP	10		15		15		ns	
Write command to RAS lead time	^t RWL	15		20		20		ns	
Write command to CAS lead time	^t CWL	15		20		20		ns	
Data-in setup time	^t DS	0		0		0		ns	15
Data-in hold time	^t DH	10		15		15		ns	15
Data-in hold time (referenced to RAS)	^t DHR	45		55		60		ns	
Transition time (rise or fall)	^t T	3	50	3	50	3	50	ns	5, 16
Refresh period (1,024 cycles)	^t REF		16/128*		16/128*		16/128*	ms	
RAS to CAS precharge time	^t RPC	0		0		0		ns	
CAS setup time (CBR REFRESH)	^t CSR	10		10		10		ns	19
CAS hold time (CBR REFRESH)	^t CHR	10		10		10		ns	19
WE hold time (CBR REFRESH)	^t WRH	10		10		10		ns	27
WE setup time (CBR REFRESH)	^t WRP	10		10		10		ns	27
WE hold time (WCBR test cycle)	^t WTH	10		10		10		ns	27
WE setup time (WCBR test cycle)	^t WTS	10		10		10		ns	27

*L-version only


NOTES

1. All voltages referenced to V_{SS}.
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100μs is required after power-up followed by any eight RAS REFRESH cycles (RAS ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
4. AC characteristics assume tT = 5ns.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
9. Assumes that tRCD ≥ tRCD (MAX).
10. If CAS = V_{IH}, data output is High-Z.
11. If CAS = V_{IL}, data output may contain data from the last valid READ cycle.
12. tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
13. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, then access time is controlled exclusively by tCAC.
14. Either tRCH or tRRH must be satisfied for a READ cycle.
15. These parameters are referenced to CAS leading edge in EARLY WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, V_{CC} = 5V, DC bias = 2.4V at 15mV RMS).
18. If CAS is LOW at the falling edge of RAS, data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for tCP.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW.
21. LATE WRITE, READ WRITE or READ-MODIFY-WRITE cycles are not available due to OE being grounded on U1-U8.
22. I_{CC} is dependent on cycle rates.
23. Operation within the tRAD (MAX) limit ensures that tRAC (MIN) and tCAC (MIN) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, then access time is controlled exclusively by tAA.
24. Applies to L-version only.
25. The 3ns minimum is a parameter guaranteed by design.
26. Column-address changed once each cycle.
27. Extended refresh current is reduced as tRAS is reduced from its maximum specification during the extended refresh cycle.

READ CYCLE




EARLY WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED



DRAM MODULE

RAS ONLY REFRESH CYCLE
(ADDR = A0-A9; WE = DON'T CARE)



FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




 DONT CARE
 UNDEFINED


NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or $t_{CP}(\text{whichever is greater}) + t_{DS}(\text{MIN}) + \text{any guardband}$ between data-out and driving the bus with the new data-in.



DRAM MODULE

CBR REFRESH CYCLE
(A0-A9 = DON'T CARE)




EXTENDED CBR REFRESH CYCLE²⁴
(A0-A9 = DON'T CARE)



 DON'T CARE
 UNDEFINED

HIDDEN REFRESH CYCLE ²⁰
($\overline{WE} = \text{HIGH}$)



DRAM MODULE

DRAM MODULE

1 MEG, 2 MEG x 32

4, 8 MEGABYTE, 3.3V, FAST PAGE MODE,
OPTIONAL SELF REFRESH

NEW DRAM MODULE

FEATURES

- Industry-standard pinout in a 72-pin single-in-line package
- High-performance CMOS silicon-gate process
- Single +3.3V ±.3V power supply
- All device pins are TTL-compatible
- Low power, 1.6mW standby; 1,440mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN; optional Extended and SELF REFRESH modes
- Multiple $\overline{\text{RAS}}$ lines allow x16 or x32 width
- 1,024-cycle Extended Refresh distributed across 16ms or 128ms
- FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
 - 80ns access -8
- Packages
 - Leadless 72-pin SIMM M
 - Leadless 72-pin SIMM (gold) G
- Refresh
 - Standard Blank
 - Low-power Extended Refresh, SELF REFRESH S
- Part Number Example: MT16LD232G-6 S

MARKING

GENERAL DESCRIPTION


The MT8LD132(S) and MT16LD232(S) are randomly accessed 4MB and 8MB solid-state memories organized in a x32 configuration. They are specially processed to operate from 3.0V to 3.6V for low voltage memory systems. The modules have optional FAST PAGE MODE, which allows faster data operations (READ or WRITE) within a row-address-defined (A0-A9) page boundary.

The wider voltage range on these modules allows them to be used in 3.3V ±.3V memory designs. The refresh period is also extended from the standard 16ms to 128ms to provide maximum power savings. An optional SELF REFRESH cycle allows the module to perform the extended refresh by itself. This eliminates the need to toggle the $\overline{\text{RAS}}$ clock during a sleep mode.

During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits, which are entered 10

PIN ASSIGNMENT (Top View)

72-Pin SIMM
(DE-7) 1 Meg x 32
(DE-8) 2 Meg x 32



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	19	NC	37	NC	55	DQ12
2	DQ1	20	DQ5	38	NC	56	DQ28
3	DQ17	21	DQ21	39	Vss	57	DQ13
4	DQ2	22	DQ6	40	CAS0	58	DQ29
5	DQ18	23	DQ22	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ30
7	DQ19	25	DQ23	43	CAS1	61	DQ14
8	DQ4	26	DQ8	44	RAS0	62	DQ31
9	DQ20	27	DQ24	45	NC*/RAS1	63	DQ15
10	Vcc	28	A7	46	NC	64	DQ32
11	NC	29	NC	47	$\overline{\text{WE}}$	65	DQ16
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ9	67	PRD1
14	A2	32	A9	50	DQ25	68	PRD2
15	A3	33	NC*/RAS3	51	DQ10	69	PRD3
16	A4	34	RAS2	52	DQ26	70	PRD4
17	A5	35	NC	53	DQ11	71	NC
18	A6	36	NC	54	DQ27	72	Vss

*4MB version only

bits (A0-A9) at a time. $\overline{\text{RAS}}$ latches the first 10 bits and $\overline{\text{CAS}}$ latches the latter 10 bits.

READ and WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. EARLY WRITE occurs when $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ or WRITE) with lower power consumption within a row-address-defined (A0-A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address

strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

REFRESH

Preserve correct memory cell data by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR or HIDDEN) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms (128ms on "S" option), regardless of sequence. The CBR and SELF REFRESH cycles will invoke the internal refresh counter for automatic $\overline{\text{RAS}}$ addressing.

An additional SELF REFRESH mode is also available. The "S" option allows the user the option of a fully static low power data retention mode, or a dynamic refresh mode at the extended refresh period of 128ms. The module's SELF REFRESH mode is initiated by executing a CBR REFRESH cycle and holding $\overline{\text{RAS}}$ LOW for the specified $\text{}^t\text{RASS}$. Additionally, the "S" option allows for an extended refresh period of 128ms, or 125ms per row if using distributed CBR REFRESH. This refresh rate can be applied during normal operation, as well as during a standby or extended refresh mode.

The SELF REFRESH mode is terminated by driving $\overline{\text{RAS}}$ HIGH for the time minimum $\text{}^t\text{RPS}$. This delay allows for the completion of any internal refresh cycles that may be in process at the time of the $\overline{\text{RAS}}$ LOW-to-HIGH transition. If the DRAM controller uses a distributed refresh sequence, a burst refresh is not required upon exiting SELF REFRESH mode. However, if the DRAM controller utilizes burst refresh sequence, all 1,024 rows must be refreshed within the average internal refresh rate, prior to the resumption of normal operation.


STANDBY

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time.


x16 OPERATION

For x16 applications, the corresponding DQ and $\overline{\text{CAS}}$ pins must be connected together (DQ1 to DQ17, DQ2 to DQ18 and so forth, and $\overline{\text{CAS0}}$ to $\overline{\text{CAS2}}$ and $\overline{\text{CAS1}}$ to $\overline{\text{CAS3}}$). Each $\overline{\text{RAS}}$ is then a bank select for the x16 memory organization.

FUNCTIONAL BLOCK DIAGRAM
4MB



FUNCTIONAL BLOCK DIAGRAM
8MB



NEW
DRAM MODULE



MT8LD132(S), MT16LD232(S)
1 MEG, 2 MEG x 32 DRAM MODULE

TRUTH TABLE

NEW DRAM MODULE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA-IN/OUT
					tR	tC	DQ1-DQ32
Standby		H	H→X	X	X	X	High-Z
READ		L	L	H	ROW	COL	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	n/a	COL	Data-In
RAS ONLY REFRESH		L	H	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	High-Z
SELF REFRESH		H→L	L	H	X	X	High-Z

PRESENCE-DETECT - MT8LD132 (4MB)

SYMBOL	-6	-7	-8
PRD1	Vss	Vss	Vss
PRD2	Vss	Vss	Vss
PRD3	NC	Vss	NC
PRD4	NC	NC	Vss

PRESENCE-DETECT - MT16LD232 (8MB)

SYMBOL	-6	-7	-8
PRD1	NC	NC	NC
PRD2	NC	NC	NC
PRD3	NC	Vss	NC
PRD4	NC	NC	Vss



**MT8LD132(S), MT16LD232(S)
1 MEG, 2 MEG x 32 DRAM MODULE**

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +4.6V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 16W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 2, 3, 6, 22) (V_{cc} = +3.0V to 3.6V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{cc}	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	V _{cc} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ V _{cc} +0.5V (All other pins not under test = 0V) for each package input	CAS0-CAS3	I _{I1}	-8	8	μA
	A0-A9, WE	I _{I2}	-32	32	μA
	RAS0-RAS3	I _{I3}	-8	8	μA
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ V _{cc} +0.5V) for each package input	DQ1-DQ32	I _{OZ}	-20	20	μA
TTL OUTPUT LEVELS	High Voltage (I _{OUT} = -2mA)	V _{OH}	2.4		V
	Low Voltage (I _{OUT} = 2mA)	V _{OL}		0.4	V

NEW

DRAM MODULE


MT8LD132(S), MT16LD232(S)
1 MEG, 2 MEG x 32 DRAM MODULE
ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 (Notes: 1, 6, 22) (0°C ≤ T_A ≤ 70°C; V_{CC} = 3.0V to 3.6V)

PARAMETER/CONDITION	SYMBOL	SIZE	MAX			UNITS	NOTES
			-6	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{\text{IH}}$)	I _{CC1}	4MB 8MB	8 16	8 16	8 16	mA	
STANDBY CURRENT: (CMOS) ($\overline{\text{RAS}} = \overline{\text{CAS}} = \text{Other Inputs} = V_{\text{CC}} - 0.2\text{V}$)	I _{CC2}	4MB 8MB	4 8	4 8	4 8	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: $t_{\text{RC}} = t_{\text{RC}} [\text{MIN}]$)	I _{CC3}	4MB 8MB	640 648	560 568	480 488	mA	2, 22, 26
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{\text{RAS}} = V_{\text{IL}}$, $\overline{\text{CAS}}$, Address Cycling: $t_{\text{PC}} = t_{\text{PC}} [\text{MIN}]$)	I _{CC4}	4MB 8MB	480 488	400 408	320 328	mA	2, 22, 26
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY Average power supply current ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} = V_{\text{IH}}$: $t_{\text{RC}} = t_{\text{RC}} [\text{MIN}]$)	I _{CC5}	4MB 8MB	640 648	560 568	480 488	mA	22, 26
REFRESH CURRENT: CBR Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: $t_{\text{RC}} = t_{\text{RC}} [\text{MIN}]$)	I _{CC6}	4MB 8MB	640 648	560 568	480 488	mA	22, 19
REFRESH CURRENT: Extended (S only) Average power supply current $\overline{\text{CAS}} = 0.2\text{V}$ or CBR cycling; $\overline{\text{RAS}} = t_{\text{RAS}} (\text{MIN})$; $\overline{\text{WE}}$, A0-A9 and D _{IN} = V _{CC} -0.2V or 0.2V (D _{IN} may be left open); $t_{\text{RC}} = 125\mu\text{s}$ (1,024 rows at 125μs = 128ms)	I _{CC7}	4MB 8MB	1.2 2.0	1.2 2.0	1.2 2.0	mA	2, 19 22, 25
REFRESH CURRENT: SELF (S only) Average power supply current during SELF REFRESH: CBR cycle with $\overline{\text{RAS}} \geq t_{\text{RAS}} (\text{MIN})$ and $\overline{\text{CAS}}$ held LOW; $\overline{\text{WE}} = V_{\text{CC}} - 0.2\text{V}$; A0-A9 and D _{IN} = V _{CC} -0.2V or 0.2V (D _{IN} may be left open)	I _{CC8}	4MB 8MB	1.2 2.0	1.2 2.0	1.2 2.0	mA	19

NEW

DRAM MODULE

CAPACITANCE

PARAMETER	SYMBOL	MAX		UNITS	NOTES
		4MB	8MB		
Input Capacitance: A0-A9	C _{I1}	48	95	pF	17
Input Capacitance: WE	C _{I2}	64	127	pF	17
Input Capacitance: RAS0-RAS3	C _{I3}	32	32	pF	17
Input Capacitance: CAS0-CAS3	C _{I4}	16	32	pF	17
Input/Output Capacitance: DQ1-DQ32	C _{I0}	10	10	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) (V_{CC} = 3.0 to 3.6V)

AC CHARACTERISTICS	PARAMETER	SYM	-6		-7		-8		UNITS	NOTES
			MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t _{RC}		110		130		150		ns	
FAST-PAGE-MODE READ or WRITE cycle time	t _{PC}		35		40		45		ns	
Access time from RAS	t _{RAC}			60		70		80	ns	8
Access time from CAS	t _{CAC}			15		20		20	ns	9
Access time from column-address	t _{AA}			30		35		40	ns	
Access time from CAS precharge	t _{CPA}			35		40		45	ns	
RAS pulse width	t _{RAS}		60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST PAGE MODE)	t _{RASP}		60	100,000	70	100,000	80	100,000	ns	
RAS hold time	t _{RSH}		15		20		20		ns	
RAS precharge time	t _{RP}		40		50		60		ns	
CAS pulse width	t _{CAS}		15	100,000	20	100,000	20	100,000	ns	
CAS hold time	t _{CSH}		60		70		80		ns	
CAS precharge time	t _{CPN}		10		10		10		ns	18
CAS precharge time (FAST PAGE MODE)	t _{CP}		10		10		10		ns	
RAS to CAS delay time	t _{RCD}		20	45	20	50	20	60	ns	13
CAS to RAS precharge time	t _{CRP}		10		10		10		ns	
Row-address setup time	t _{ASR}		0		0		0		ns	
Row-address hold time	t _{RAH}		10		10		10		ns	
RAS to column-address delay time	t _{RAD}		15	30	15	35	15	40	ns	23
Column-address setup time	t _{ASC}		0		0		0		ns	
Column-address hold time	t _{CAH}		10		15		15		ns	
Column-address hold time (referenced to RAS)	t _{AR}		45		50		55		ns	
Column-address to RAS lead time	t _{RAL}		30		35		40		ns	
Read command setup time	t _{RCS}		0		0		0		ns	
Read command hold time (referenced to CAS)	t _{RCH}		0		0		0		ns	14
Read command hold time (referenced to RAS)	t _{RRH}		0		0		0		ns	14
CAS to output in Low-Z	t _{CLZ}		3		3		3		ns	

NEW

DRAM MODULE



**MT8LD132(S), MT16LD232(S)
1 MEG, 2 MEG x 32 DRAM MODULE**

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) (V_{CC} = 3.0V to 3.6V)

NEW DRAM MODULE

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	^t OFF	3	15	3	20	3	20	ns	12, 24
WE command setup time	^t WCS	0		0		0		ns	
Write command hold time	^t WCH	10		15		15		ns	
Write command hold time (referenced to RAS)	^t WCR	45		55		60		ns	
Write command pulse width	^t WP	10		15		15		ns	
Write command to RAS lead time	^t RWL	15		20		20		ns	
Write command to CAS lead time	^t CWL	15		20		20		ns	
Data-in setup time	^t DS	0		0		0		ns	15
Data-in hold time	^t DH	10		15		15		ns	15
Data-in hold time (referenced to RAS)	^t DHR	45		55		60		ns	
Transition time (rise or fall)	^t T	3	50	3	50	3	50	ns	5, 16
Refresh period (1,024 cycles)	^t REF		16/128*		16/128*		16/128*	ms	
RAS to CAS precharge time	^t RPC	0		0		0		ns	
CAS setup time (CBR REFRESH)	^t CSR	10		10		10		ns	19
CAS hold time (CBR REFRESH)	^t CHR	10		10		10		ns	19
WE hold time (CBR REFRESH)	^t WRH	10		10		10		ns	28
WE setup time (CBR REFRESH)	^t WRP	10		10		10		ns	28
WE hold time (WCBR test cycle)	^t WTH	10		10		10		ns	28
WE setup time (WCBR test cycle)	^t WTS	10		10		10		ns	28
RAS pulse width during SELF REFRESH cycle	^t RASS	100		100		100		ms	27
RAS precharge time during SELF REFRESH cycle	^t RPS	110		130		150		ns	27
RAS LOW to "don't care" during SELF REFRESH cycle	^t CHD	10		10		10		ns	27


*S-version only

NOTES


1. All voltages referenced to V_{SS} .
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 μ s is required after power-up followed by eight RAS REFRESH cycles (RAS ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the \overline{REF} refresh requirement is exceeded.
4. AC characteristics assume $t_T = 5$ ns.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF. Output reference voltages are 0.8V for a low level and 2.0V for a high level.
8. Assumes that $t_{RCD} < t_{RCD}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that $t_{RCD} \geq t_{RCD}(\text{MAX})$.
10. If $\overline{CAS} = V_{IH}$, data output is High-Z.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. $t_{OFF}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the $t_{RCD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MAX})$ can be met. $t_{RCD}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
14. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
15. These parameters are referenced to \overline{CAS} leading edge in EARLY WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. $V_{CC} = 3.0\text{V} \pm 0.3\text{V}$; $f = 1$ MHz.
18. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CP} .
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = \text{LOW}$.
21. LATE WRITE, READ WRITE or READ-MODIFY-WRITE cycles are not available due to \overline{OE} being grounded on U1-U16.
22. I_{CC} is dependent on cycle rates.
23. Operation within the $t_{RAD}(\text{MAX})$ limit ensures that $t_{RCD}(\text{MAX})$ can be met. $t_{RAD}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\text{MAX})$ limit, then access time is controlled exclusively by t_{AA} .
24. The 3ns minimum is a parameter guaranteed by design.
25. Refresh current increases if \overline{RAS} is extended beyond its minimum specification.
26. Column-address changed once each cycle.
27. If the DRAM controller uses a BURST REFRESH, a BURST REFRESH of all rows must be executed upon exiting SELF REFRESH.
28. t_{WTS} and t_{WTH} are setup and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverses of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.

NEW DRAM MODULE

READ CYCLE




EARLY WRITE CYCLE






DON'T CARE
 UNDEFINED

FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE






 DON'T CARE
 UNDEFINED

CBR REFRESH CYCLE
(A0-A9 = DON'T CARE)




EXTENDED CBR REFRESH CYCLE²⁴
(A0-A9 = DON'T CARE)




 DON'T CARE
 UNDEFINED

NEW DRAM MODULE

HIDDEN REFRESH CYCLE²⁰
(WE = HIGH)



SELF REFRESH CYCLE
(A0-A9 and OE = DON'T CARE)



DON'T CARE
 UNDEFINED

NOTE: 1. Once t_{RASS} (MIN) is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.

DRAM MODULE

2 MEG x 32, 4 MEG x 16
FAST PAGE MODE (MT16D(T)232)
LOW POWER,
EXTENDED REFRESH (MT16D(T)232 L)

FEATURES

- Industry-standard pinout in a 72-pin single-in-line package
- High-performance CMOS silicon-gate process.
- Single 5V ±10% power supply
- All device pins are TTL-compatible
- Low power, 48mW (13mW L-version) standby; 1,824mW active, typical
- Refresh modes: \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} (CBR) and HIDDEN; optional Extended Refresh mode
- Multiple \overline{RAS} lines allow x16 or x32 width
- 1,024-cycle refresh distributed across 16ms or 1,024-cycle Extended Refresh distributed across 128ms
- FAST PAGE MODE access cycle
- Thin outline using TSOP version

OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
 - 80ns access -8
- Components
 - SOJ D
 - TSOP DT
- Packages
 - Leadless 72-pin SIMM M
 - Leadless 72-pin SIMM (gold) G
- Power/Refresh
 - Normal Power/16ms Blank
 - Low Power/128ms L
- Part Number Example: MT16DT232G-6 L


MARKING

GENERAL DESCRIPTION

The MT16D(T)232 is a randomly accessed solid-state memory containing 2,097,152 words organized in a x32 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. \overline{RAS} is used to latch the first 10 bits and \overline{CAS} the latter 10 bits. A READ or WRITE cycle is selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last.

PIN ASSIGNMENT (Top View)

72-Pin SIMM
(DE-8) SOJ Version
(DE-20) TSOP Version



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	19	NC	37	NC	55	DQ12
2	DQ1	20	DQ5	38	NC	56	DQ28
3	DQ17	21	DQ21	39	Vss	57	DQ13
4	DQ2	22	DQ6	40	CAS0	58	DQ29
5	DQ18	23	DQ22	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ30
7	DQ19	25	DQ23	43	CAS1	61	DQ14
8	DQ4	26	DQ8	44	RAS0	62	DQ31
9	DQ20	27	DQ24	45	RAS1	63	DQ15
10	Vcc	28	A7	46	NC	64	DQ32
11	NC	29	NC	47	WE	65	DQ16
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ9	67	PRD1
14	A2	32	A9	50	DQ25	68	PRD2
15	A3	33	RAS3	51	DQ10	69	PRD3
16	A4	34	RAS2	52	DQ26	70	PRD4
17	A5	35	NC	53	DQ11	71	NC
18	A6	36	NC	54	DQ27	72	Vss

EARLY WRITE occurs when \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined (A0-A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.


Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} HIGH time. Memory cell data is retained in its

DRAM MODULE

correct state by maintaining power and executing any RAS cycle (READ, WRITE) or RAS REFRESH cycle (RAS ONLY, CBR or HIDDEN) so that all 1,024 combination of RAS addresses (A0-A9) are executed at least every 16ms (128ms on L-version), regardless of sequence.

For x16 applications, the corresponding DQ and CAS pins must be connected together (DQ1 to DQ17, DQ2 to DQ18 and so forth, and CAS0 to CAS2 and CAS1 to CAS3). Each RAS is then a bank select for the x16 memory organization.

FUNCTIONAL BLOCK DIAGRAM



U1-U16 = MT4C4001J or
U1-U16 = MT4C4001J S (L-version)

DRAM MODULE

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA-IN/OUT
					t _r	t _c	DQ1-DQ32
Standby		H	H→X	X	X	X	High-Z
READ		L	L	H	ROW	COL	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	n/a	COL	Data-In
RAS ONLY REFRESH		L	H	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	High-Z
Extended CBR REFRESH (L-version)		H→L	L	H	X	X	High-Z

DRAM MODULE
PRESENCE-DETECT

SYMBOL	-6	-7	-8
PRD1	NC	NC	NC
PRD2	NC	NC	NC
PRD3	NC	Vss	NC
PRD4	NC	NC	Vss

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 16W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 6) (Vcc = 5V ±10%)

DRAM MODULE

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	Vcc+1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V) for each package input	CAS0-CAS3	I _{I1}	-8	8	μA
	A0-A9, WE	I _{I2}	-32	32	μA
	RAS0-RAS3	I _{I3}	-8	8	μA
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V) for each package input	DQ1-DQ32	I _{OZ}	-20	20	μA
OUTPUT LEVELS Output High Voltage (I _{OUT} = -5mA) Output Low Voltage (I _{OUT} = 4.2mA)	V _{OH}	2.4		V	
	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) (RAS = CAS = V _{IH})	I _{CC1}	32	32	32	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc - 0.2V)	I _{CC2}	16	16	16	mA	
		3.2	3.2	3.2	mA	24
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: ^t RC = ^t RC [MIN])	I _{CC3}	896	816	736	mA	2, 22, 26
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = V _{IL} , CAS, Address Cycling: ^t PC = ^t PC [MIN])	I _{CC4}	656	576	496	mA	2, 22, 26
REFRESH CURRENT: RAS ONLY Average power supply current (RAS Cycling, CAS = V _{IH} : ^t RC = ^t RC [MIN])	I _{CC5}	896	816	736	mA	22, 26
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: ^t RC = ^t RC [MIN])	I _{CC6}	896	816	736	mA	19, 22
REFRESH CURRENT: Extended CBR Average power supply current during Extended Refresh: CAS = 0.2V or CBR cycling; RAS = ^t RAS (MIN); WE = Vcc - 0.2V; A0-A9 and DIN = Vcc - 0.2V or 0.2V (DIN may be left open); ^t RC = 125μs (1,024 rows at 125μs = 128ms)	I _{CC7}	4.0	4.0	4.0	mA	19, 22, 24, 27

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}		95	pF	17
Input Capacitance: WE	C _{I2}		127	pF	17
Input Capacitance: CAS0-CAS3, RAS0-RAS3	C _{I4}		32	pF	17
Input/Output Capacitance: DQ1-DQ32	C _{I0}		10	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) (V_{CC} = 5V ±10%)

AC CHARACTERISTICS	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ WRITE cycle time	^t RWC	n/a		n/a		n/a		ns	21
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	n/a		n/a		n/a		ns	21
Access time from RAS	^t RAC		60		70		80	ns	8
Access time from CAS	^t CAC		15		20		20	ns	9
Access time from column-address	^t AA		30		35		40	ns	
Access time from CAS precharge	^t CPA		35		40		45	ns	
RAS pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	^t RSH	15		20		20		ns	
RAS precharge time	^t RP	40		50		60		ns	
CAS pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
CAS hold time	^t CSH	60		70		80		ns	
CAS precharge time	^t CPN	10		10		10		ns	18
CAS precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
RAS to CAS delay time	^t RCD	20	45	20	50	20	60	ns	13
CAS to RAS precharge time	^t CRP	10		10		10		ns	
Row-address setup time	^t ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		10		ns	
RAS to column-address delay time	^t RAD	15	30	15	35	15	40	ns	23
Column-address setup time	^t ASC	0		0		0		ns	
Column-address hold time	^t CAH	10		15		15		ns	
Column-address hold time (referenced to RAS)	^t AR	45		50		55		ns	
Column-address to RAS lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to CAS)	^t RCH	0		0		0		ns	14

DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) ($V_{CC} = 5V \pm 10\%$)

DRAM MODULE


AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Read command hold time (referenced to \overline{RAS})	t_{RRH}	0		0		0		ns	14
\overline{CAS} to output in Low-Z	t_{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	3	15	3	20	3	20	ns	12, 25
\overline{WE} command setup time	t_{WCS}	0		0		0		ns	
Write command hold time	t_{WCH}	10		15		15		ns	
Write command hold time (referenced to \overline{RAS})	t_{WCR}	45		55		60		ns	
Write command pulse width	t_{WP}	10		15		15		ns	
Write command to \overline{RAS} lead time	t_{RWL}	15		20		20		ns	
Write command to \overline{CAS} lead time	t_{CWL}	15		20		20		ns	
Data-in setup time	t_{DS}	0		0		0		ns	15
Data-in hold time	t_{DH}	10		15		15		ns	15
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	45		55		60		ns	
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	5, 16
Refresh period (1,024 cycles)	t_{REF}		16/128*		16/128*		16/128*	ms	
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	0		0		0		ns	
\overline{CAS} setup time (CBR REFRESH)	t_{CSR}	10		10		10		ns	19
\overline{CAS} hold time (CBR REFRESH)	t_{CHR}	10		10		10		ns	19
\overline{WE} hold time (CBR REFRESH)	t_{WRH}	10		10		10		ns	28
\overline{WE} setup time (CBR REFRESH)	t_{WRP}	10		10		10		ns	28
\overline{WE} hold time (WCBR test cycle)	t_{WTH}	10		10		10		ns	28
\overline{WE} setup time (WCBR test cycle)	t_{WTS}	10		10		10		ns	28

*L-version only


NOTES

1. All voltages referenced to V_{SS}.
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100μs is required after power-up followed by eight RAS REFRESH cycles (RAS ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
4. AC characteristics assume tT = 5ns.
5. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ TA ≤ 70°C) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
9. Assumes that tRCD ≥ tRCD (MAX).
10. If CAS = VIH, data output is High-Z.
11. If CAS = VIL, data output may contain data from the last valid READ cycle.
12. tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
13. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, then access time is controlled exclusively by tCAC.
14. Either tRCH or tRRH must be satisfied for a READ cycle.
15. These parameters are referenced to CAS leading edge in EARLY WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
17. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, Vcc = 5V, DC bias = 2.4V at 15mV RMS).
18. If CAS is LOW at the falling edge of RAS, data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for tCP.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW.
21. LATE WRITE, READ WRITE or READ-MODIFY-WRITE cycles are not available due to OE being grounded on U1-U16.
22. Icc is dependent on cycle rates.
23. Operation within the tRAD (MAX) limit ensures that tRCD (MAX) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, then access time is controlled exclusively by tAA.
24. Applies to L-version only.
25. The 3ns minimum is a parameter guaranteed by design.
26. Column-address changed once each cycle.
27. Extended refresh current is reduced as tRAD is reduced from its maximum specification during the extended refresh cycle.
28. tWTS and tWTH are setup and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of tWRP and tWRH in the CBR REFRESH cycle.

READ CYCLE




EARLY WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

RAS ONLY REFRESH CYCLE
(ADDR = A0-A9; WE = DON'T CARE)



FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




▨ DON'T CARE
▩ UNDEFINED


NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or t_{CP} (whichever is greater) + $t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.



DRAM MODULE

CBR REFRESH CYCLE
(A0-A9 = DON'T CARE)




EXTENDED CBR REFRESH CYCLE²⁴
(A0-A9 = DON'T CARE)



 DON'T CARE
 UNDEFINED

DRAM MODULE

HIDDEN REFRESH CYCLE ²⁰
(WE = HIGH)



DRAM MODULE

DRAM MODULE

4 MEG x 32, 8 MEG x 16 FAST PAGE MODE

FEATURES

- Industry-standard pinout in a 72-pin single-in-line package
- High-performance CMOS silicon-gate process
- Single 5V $\pm 10\%$ power supply
- All device pins are fully TTL-compatible
- Low power, 24mW standby; 1,600mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN
- Multiple $\overline{\text{RAS}}$ lines allow x16 or x32 width
- 2,048-cycle refresh distributed across 32ms
- FAST PAGE MODE access cycle


OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
- Packages
 - Leadless 72-pin SIMM M
 - Leadless 72-pin SIMM (gold) G
- Part Number Example: MT8D432G-6

MARKING

PIN ASSIGNMENT (Top View)

72-Pin SIMM (DE-19)



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	19	A10	37	NC	55	DQ12
2	DQ1	20	DQ5	38	NC	56	DQ28
3	DQ17	21	DQ21	39	Vss	57	DQ13
4	DQ2	22	DQ6	40	CAS0	58	DQ29
5	DQ18	23	DQ22	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ30
7	DQ19	25	DQ23	43	CAS1	61	DQ14
8	DQ4	26	DQ8	44	RAS0	62	DQ31
9	DQ20	27	DQ24	45	NC	63	DQ15
10	Vcc	28	A7	46	NC	64	DQ32
11	NC	29	NC	47	WE	65	DQ16
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ9	67	PRD1
14	A2	32	A9	50	DQ25	68	PRD2
15	A3	33	NC	51	DQ10	69	PRD3
16	A4	34	RAS2	52	DQ26	70	PRD4
17	A5	35	NC	53	DQ11	71	NC
18	A6	36	NC	54	DQ27	72	Vss

GENERAL DESCRIPTION

The MT8D432 is a randomly accessed solid-state memory containing 4,194,304 words organized in a x32 configuration. $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. READ and WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{CAS}}$. Since $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.


FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR or HIDDEN) so that all 2,048 combinations of $\overline{\text{RAS}}$ addresses are executed at least every 32ms, regardless of sequence. The CBR REFRESH cycle will invoke the refresh counter for automatic $\overline{\text{RAS}}$ addressing.

For x16 applications, the corresponding DQ and $\overline{\text{CAS}}$ pins must be connected together (DQ1 to DQ17, DQ2 to DQ18 and so forth, and CAS0 to CAS2 and CAS1 to CAS3). Each $\overline{\text{RAS}}$ is then a bank select for the x16 memory organization.

FUNCTIONAL BLOCK DIAGRAM

DRAM MODULE



U1-U8 = MT4C4M4B1DJ (2,048-cycle)

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA-IN/OUT
					'R	'C	DQ1-DQ32
Standby		H	H→X	X	X	X	High-Z
READ		L	L	H	ROW	COL	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	n/a	COL	Data-In
RAS ONLY REFRESH		L	H	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	High-Z

DRAM MODULE
PRESENCE-DETECT

SYMBOL	-6	-7
PRD1	V _{SS}	V _{SS}
PRD2	NC	NC
PRD3	NC	V _{SS}
PRD4	NC	NC



MT8D432
4 MEG x 32, 8 MEG x 16 DRAM MODULE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 8W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (Vcc = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V) for each package input	RAS0, RAS2	I _{I1}	-8	8	μA
	A0-A10, WE	I _{I2}	-16	16	μA
	CAS0-CAS3	I _{I3}	-4	4	μA
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V) for each package input	DQ1-DQ32	I _{OZ}	-10	10	μA
OUTPUT LEVELS Output High Voltage (I _{OUT} = -5mA) Output Low Voltage (I _{OUT} = 4.2mA)	V _{OH}	2.4		V	
	V _{OL}		0.4	V	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 (Notes: 1, 6, 7) ($V_{CC} = 5V \pm 10\%$) 2,048-cycle refresh

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-6	-7		
STANDBY CURRENT: (TTL) (RAS = CAS = V_{IH})	I _{CC1}	16	16	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Other Inputs = $V_{CC} - 0.2V$)	I _{CC2}	8	8	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: $t_{RC} = t_{RC} [MIN]$)	I _{CC3}	960	800	mA	3, 4, 26
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = V_{IL} , CAS, Address Cycling: $t_{PC} = t_{PC} [MIN]$)	I _{CC4}	640	560	mA	3, 4, 26
REFRESH CURRENT: RAS ONLY Average power supply current (RAS Cycling, CAS = V_{IH} : $t_{RC} = t_{RC} [MIN]$)	I _{CC5}	960	800	mA	3, 26
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: $t_{RC} = t_{RC} [MIN]$)	I _{CC6}	960	800	mA	3, 5

DRAM MODULE

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10	C _{I1}		51	pF	2
Input Capacitance: \overline{WE}	C _{I2}		67	pF	2
Input Capacitance: $\overline{RAS0}$, $\overline{RAS2}$	C _{I3}		32	pF	2
Input Capacitance: $\overline{CAS0}$, $\overline{CAS1}$, $\overline{CAS2}$, $\overline{CAS3}$	C _{I4}		16	pF	2
Input/Output Capacitance: DQ1-DQ32	C _{I0}		10	pF	2

**DRAM
MODULE**
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 22) (V_{CC} = 5V ±10%)

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		ns	
READ WRITE cycle time	^t RWC	n/a		n/a		ns	22
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	n/a		n/a		ns	22
Access time from \overline{RAS}	^t RAC		60		70	ns	14
Access time from \overline{CAS}	^t CAC		15		20	ns	15
Access time from column-address	^t AA		30		35	ns	
Access time from \overline{CAS} precharge	^t CPA		35		40	ns	
\overline{RAS} pulse width	^t RAS	60	100,000	70	100,000	ns	
\overline{RAS} pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	ns	
\overline{RAS} hold time	^t RSH	15		20		ns	
\overline{RAS} precharge time	^t RP	40		50		ns	
\overline{CAS} pulse width	^t CAS	15	100,000	20	100,000	ns	
\overline{CAS} hold time	^t CSH	60		70		ns	
\overline{CAS} precharge time	^t CPN	10		10		ns	16
\overline{CAS} precharge time (FAST PAGE MODE)	^t CP	10		10		ns	
\overline{RAS} to \overline{CAS} delay time	^t RCD	20	45	20	50	ns	17
\overline{CAS} to \overline{RAS} precharge time	^t CRP	5		5		ns	
Row-address setup time	^t ASR	0		0		ns	
Row-address hold time	^t RAH	10		10		ns	
\overline{RAS} to column-address delay time	^t RAD	15	30	15	35	ns	18
Column-address setup time	^t ASC	0		0		ns	
Column-address hold time	^t CAH	10		15		ns	
Column-address hold time (referenced to \overline{RAS})	^t AR	50		55		ns	
Column-address to \overline{RAS} lead time	^t RAL	30		35		ns	
Read command setup time	^t RCS	0		0		ns	
Read command hold time	^t RCH	0		0		ns	19

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 22) ($V_{CC} = 5V \pm 10\%$)


AC CHARACTERISTICS	PARAMETER	-6		-7		UNITS	NOTES
		SYM	MIN	MAX	MIN		
Read command hold time (referenced to RAS)	t_{RRH}	0		0		ns	19
CAS to output in Low-Z	t_{CLZ}	3		3		ns	25
Output buffer turn-off delay	t_{OFF}	3	15	3	20	ns	20, 25
WE command setup time	t_{WCS}	0		0		ns	
Write command hold time	t_{WCH}	10		15		ns	
Write command hold time (referenced to RAS)	t_{WCR}	45		55		ns	
Write command pulse width	t_{WP}	10		15		ns	
Write command to RAS lead time	t_{RWL}	15		20		ns	
Write command to CAS lead time	t_{CWL}	15		20		ns	
Data-in setup time	t_{DS}	0		0		ns	21
Data-in hold time	t_{DH}	10		15		ns	21
Data-in hold time (referenced to RAS)	t_{DHR}	45		55		ns	
Transition time (rise or fall)	t_T	3	50	3	50	ns	9, 10
Refresh period (2,048 cycles)	t_{REF}		32		32	ms	
RAS to CAS precharge time	t_{RPC}	0		0		ns	
CAS setup time (CBR test cycle)	t_{CSR}	5		5		ns	5
CAS hold time (CBR test cycle)	t_{CHR}	15		15		ns	5
WE hold time (CBR test cycle)	t_{WRH}	10		10		ns	24
WE setup time (CBR test cycle)	t_{WRP}	10		10		ns	24
WE hold time (WCBR test cycle)	t_{WTH}	10		10		ns	24
WE setup time (WCBR test cycle)	t_{WTS}	10		10		ns	24

DRAM MODULE


NOTES



1. All voltages referenced to V_{SS}.
2. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, V_{CC} = 5V, DC bias = 2.4V at 15mV RMS).
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100μs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the ^tREF refresh requirement is exceeded.
8. AC characteristics assume ^tT = 5ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that ^tRCD < ^tRCD (MAX). If ^tRCD is greater than the maximum recommended value shown in this table, ^tRAC will increase by the amount that ^tRCD exceeds the value shown.
15. Assumes that ^tRCD ≥ ^tRCD (MAX).
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for ^tCPN.
17. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, then access time is controlled exclusively by ^tCAC.
18. Operation within the ^tRAD (MAX) limit ensures that ^tRCD (MAX) can be met. ^tRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (MAX) limit, then access time is controlled exclusively by ^tAA.
19. Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
20. ^tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. These parameters are referenced to \overline{CAS} leading edge in EARLY WRITE cycles.
22. \overline{OE} is tied permanently LOW; LATE WRITE or READ-MODIFY-WRITE operations are not possible.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = \text{LOW}$ and $\overline{OE} = \text{HIGH}$.
24. ^tWTS and ^tWTH are setup and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of ^tWRP and ^tWRH in the CBR REFRESH cycle.
25. The 3ns minimum is a parameter guaranteed by design.
26. Column-address changed once each cycle.

READ CYCLE




EARLY WRITE CYCLE






 DONT CARE
 UNDEFINED

FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED



DRAM MODULE

CBR REFRESH CYCLE
(ADDRESSES = DON'T CARE)



HIDDEN REFRESH CYCLE²³
(\overline{WE} = HIGH)



 DON'T CARE
 UNDEFINED

DRAM MODULE

DRAM MODULE

4 MEG, 8 MEG x 32

3.3V 16, 32 MEGABYTES
OPTIONAL SELF REFRESH

FEATURES

- Industry-standard pinout in a 72-pin single-in-line package
- High-performance CMOS silicon-gate process
- Single +3.3V $\pm 0.3V$ power supply
- All device pins are TTL-compatible
- Low power, 16mW standby; 1,440mW active, typical
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR), HIDDEN and SELF
- Multiple RAS lines allow x16 or x32 width
- 2,048-cycle refresh distributed across 32ms or 2,048-cycle extended refresh distributed across 128ms
- FAST PAGE MODE access cycle
- Optional SELF REFRESH mode, Extended Refresh rate

OPTIONS

- Timing
60ns access
- 70ns access

- Packages
Leadless 72-pin SIMM
- Leadless 72-pin SIMM (gold)

- Refresh
Standard
- Self refresh

- Part Number Example: MT16LD832G-6 S

MARKING

-6
-7

M
G

Blank
S

GENERAL DESCRIPTION


The MT8LD432(S) and MT16LD832(S) are randomly accessed 16MB and 32MB solid-state memories organized in a x32 configuration. They are specially processed to operate from 3.0V to 3.6V for low voltage memory systems. The modules have optional FAST PAGE MODE, which allows faster data operations (READ or WRITE) within a row-address-defined (A0-A10) page boundary.

During READ or WRITE cycles each bit is uniquely addressed through the 22 address bits, which are entered 11 bits (A0-A10) at a time. RAS latches the first 11 bits and CAS latches the latter 11 bits.

READ and WRITE cycles are selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic

PIN ASSIGNMENT (Top View)

72-Pin SIMM
(DE-19) 4 Meg x 32
(DE-11) 8 Meg x 32



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	19	A10	37	NC	55	DQ12
2	DQ1	20	DQ5	38	NC	56	DQ28
3	DQ17	21	DQ21	39	Vss	57	DQ13
4	DQ2	22	DQ6	40	CAS0	58	DQ29
5	DQ18	23	DQ22	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ30
7	DQ19	25	DQ23	43	CAS1	61	DQ14
8	DQ4	26	DQ8	44	RAS0	62	DQ31
9	DQ20	27	DQ24	45	NC*/RAS1	63	DQ15
10	Vcc	28	A7	46	NC	64	DQ32
11	NC	29	NC	47	\overline{WE}	65	DQ16
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ9	67	PRD1
14	A2	32	A9	50	DQ25	68	PRD2
15	A3	33	NC*/RAS3	51	DQ10	69	PRD3
16	A4	34	RAS2	52	DQ26	70	PRD4
17	A5	35	NC	53	DQ11	71	NC
18	A6	36	NC	54	DQ27	72	Vss

*16MB version only

LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or CAS, whichever occurs last. EARLY WRITE occurs when \overline{WE} goes LOW prior to CAS going LOW, the output pin(s) remain open (High-Z) until the next CAS cycle.

FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ or WRITE) with lower power consumption within a row-address-defined page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by RAS followed by a column-address strobed-in by CAS. CAS may be toggled-in by holding RAS LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the FAST PAGE MODE operation.

NEW DRAM MODULE

REFRESH

Preserve correct memory cell data by maintaining power and executing any RAS cycle (READ, WRITE) or RAS REFRESH cycle (RAS ONLY, CBR or HIDDEN) so that all 2,048 combinations of RAS addresses (A0-A10) are executed at least every 32ms (128ms "S" option), regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic RAS addressing.

An optional SELF REFRESH mode is also available. The "S" option allows the user the option of a fully static low power data retention mode, or a dynamic refresh mode at the extended refresh period of 128ms, four times longer than the standard 32ms specifications. The module's SELF REFRESH mode is initiated by performing a CBR REFRESH cycle and holding RAS LOW for the specified tRASS. Additionally, the "S" option allows for an extended refresh rate of 62.5µs per row if using distributed CBR refresh. This refresh rate can be applied during normal operation, as well as during a standby or extended refresh mode.

The SELF REFRESH mode is terminated by driving RAS HIGH for a minimum time of tRPS (~tRCns). This delay

allows for the completion of any internal refresh cycles that may be in process at the time of RAS LOW-to-HIGH transition. If the DRAM controller uses a distributed CBR refresh sequence, a burst refresh is not required upon exiting SELF REFRESH mode. However, if the DRAM controller utilizes RAS only or BURST REFRESH sequence, all 2,048 rows must be refreshed within 300µs, prior to the resumption of normal operation.


STANDBY

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS HIGH time.

x16 OPERATION


For x16 applications, the corresponding DQ and CAS pins must be connected together (DQ1 to DQ17, DQ2 to DQ18 and so forth, and CAS0 to CAS2 and CAS1 to CAS3). Each RAS is then a bank select for the x16 memory organization.

FUNCTIONAL BLOCK DIAGRAM
16MB



U1-U8 = MT4LC4M4B1SJ or
U1-U8 = MT4LC4M4B1SJ S ("S" option)

FUNCTIONAL BLOCK DIAGRAM
32MB



U1-U16 = MT4LC4M4B1SJ or
U1-U16 = MT4LC4M4B1SJ S ("S" option)

NEW
DRAM MODULE

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA-IN/OUT
					tR	tC	DQ1-DQ32
Standby		H	H→X	X	X	X	High-Z
READ		L	L	H	ROW	COL	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	n/a	COL	Data-In
RAS ONLY REFRESH		L	H	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	High-Z
SELF REFRESH		H→L	L	H	X	X	High-Z

PRESENCE-DETECT - MT8LD432 (16MB)

SYMBOL	-6	-7
PRD1	Vss	Vss
PRD2	NC	NC
PRD3	NC	Vss
PRD4	NC	NC

PRESENCE-DETECT - MT16LD832 (32MB)

SYMBOL	-6	-7
PRD1	NC	NC
PRD2	Vss	Vss
PRD3	NC	Vss
PRD4	NC	NC

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +4.5V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 16W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 2, 3, 6, 22) (V_{CC} = 3.0V to 3.6V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
Supply Voltage	V _{CC}	3.0	3.6	V		
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	V _{CC} +1	V		
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V		
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 3.6V (All other pins not under test = 0V) for each package input	CAS0-CAS3	I _{I1}	-8	8	μA	28
	A0-A9, WE	I _{I2}	-32	32	μA	28
	RAS0-RAS3	I _{I3}	-8	8	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 3.6V) for each package input	DQ1-DQ32	I _{OZ}	-20	20	μA	28
TTL OUTPUT LEVELS	High Voltage (I _{OUT} = -2mA)	V _{OH}	2.4		V	
	Low Voltage (I _{OUT} = 2mA)	V _{OL}		0.4	V	

NEW

DRAM MODULE


MT8LD432(S), MT16LD832(S)
4 MEG, 8 MEG x 32 DRAM MODULE
ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 (Notes: 1, 3, 6, 22) ($V_{CC} = 3.0V$ to $3.6V$)

PARAMETER/CONDITION	SYMBOL	SIZE	MAX		UNITS	NOTES	
			-6	-7			
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	lcc1	16MB 32MB	8 16	8 16	mA		
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	STD	lcc2	16MB 32MB	4 8	4 8	mA	
	S	lcc2	16MB 32MB	1.2 2.4	1.2 2.4	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)	lcc3	16MB 32MB	960 968	880 888	mA	2, 22, 25	
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC} = t_{PC} [MIN]$)	lcc4	16MB 32MB	720 728	640 648	mA	2, 22, 25	
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC} [MIN]$)	lcc5	16MB 32MB	960 968	880 888	mA	22, 25	
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)	lcc6	16MB 32MB	960 968	880 888	mA	22, 19	
REFRESH CURRENT: Extended (S only) Average power supply current $\overline{CAS} = 0.2V$ or CBR cycling; $\overline{RAS} = t_{RAS} (MIN)$; $\overline{WE} = V_{CC} - 0.2V$; A0-A10 and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$ (D_{IN} may be left open); $t_{RC} = 62.5\mu s$	lcc7	16MB 32MB	2.4 3.6	2.4 3.6	mA	19, 22	
REFRESH CURRENT: SELF (S only) Average power supply current during SELF REFRESH: CBR cycle with $\overline{RAS} \geq t_{RASS} (MIN)$ and \overline{CAS} held LOW; $\overline{WE} = V_{CC} - 0.2V$; A0-A10 and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$ (D_{IN} may be left open)	lcc8	16MB 32MB	2.4 3.6	2.4 3.6	mA	19	

 NEW
 DRAM MODULE

CAPACITANCE

PARAMETER	SYMBOL	MAX		UNITS	NOTES
		16MB	32MB		
Input Capacitance: A0-A10	C _{I1}	48	95	pF	17
Input Capacitance: WE	C _{I2}	64	127	pF	17
Input Capacitance: RAS0-RAS3	C _{I3}	32	32	pF	17
Input Capacitance: CAS0-CAS3	C _{I4}	16	32	pF	17
Input/Output Capacitance: DQ1-DQ32	C _{I0}	10	16	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21)

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t ¹ RC	110		130		ns	
FAST-PAGE-MODE READ or WRITE cycle time	t ¹ PC	35		40		ns	
Access time from RAS	t ¹ RAC		60		70	ns	8
Access time from CAS	t ¹ CAC		15		20	ns	9
Access time from column-address	t ¹ AA		30		35	ns	
Access time from CAS precharge	t ¹ CPA		35		40	ns	
RAS pulse width	t ¹ RAS	60	100,000	70	100,000	ns	
RAS pulse width (FAST PAGE MODE)	t ¹ RASP	60	100,000	70	100,000	ns	
RAS hold time	t ¹ RSH	15		20		ns	
RAS precharge time	t ¹ RP	40		50		ns	
CAS pulse width	t ¹ CAS	15	100,000	20	100,000	ns	
CAS hold time	t ¹ CSH	60		70		ns	
CAS precharge time (CBR REFRESH)	t ¹ CPN	10		10		ns	18
CAS precharge time (FAST PAGE MODE)	t ¹ CP	10		10		ns	
RAS to CAS delay time	t ¹ RCD	20	45	20	50	ns	13
CAS to RAS precharge time	t ¹ CRP	5		5		ns	
Row-address setup time	t ¹ ASR	0		0		ns	
Row-address hold time	t ¹ RAH	10		10		ns	
RAS to column-address delay time	t ¹ RAD	15	30	15	35	ns	23
Column-address setup time	t ¹ ASC	0		0		ns	
Column-address hold time	t ¹ CAH	10		15		ns	
Column-address hold time (referenced to RAS)	t ¹ AR	50		55		ns	
Column-address to RAS lead time	t ¹ RAL	30		35		ns	
Read command setup time	t ¹ RCS	0		0		ns	
Read command hold time (referenced to CAS)	t ¹ RCH	0		0		ns	14
Read command hold time (referenced to CAS)	t ¹ RRH	0		0		ns	14
CAS to output in Low-Z	t ¹ CLZ	3		3		ns	24
Output buffer turn-off delay	t ¹ OFF	3	15	3	20	ns	12, 24


MT8LD432(S), MT16LD832(S)
4 MEG, 8 MEG x 32 DRAM MODULE
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21)


AC CHARACTERISTICS PARAMETER	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
\overline{WE} command setup time	t^1_{WCS}	0		0		ns	
Write command hold time	t^1_{WCH}	10		15		ns	
Write command hold time (referenced to \overline{RAS})	t^1_{WCR}	45		55		ns	
Write command pulse width	t^1_{WP}	10		15		ns	
Write command to \overline{RAS} lead time	t^1_{RWL}	15		20		ns	
Write command to \overline{CAS} lead time	t^1_{CWL}	15		20		ns	
Data-in setup time	t^1_{DS}	0		0		ns	15
Data-in hold time	t^1_{DH}	10		15		ns	15
Data-in hold time (referenced to \overline{RAS})	t^1_{DHR}	45		55		ns	
Transition time (rise or fall)	t^1_T	3	50	3	50	ns	5, 16
Refresh period (2,048 cycles)	t^1_{REF}		32		32	ms	
\overline{RAS} to \overline{CAS} precharge time	t^1_{RPC}	0		0		ns	
\overline{CAS} setup time (CBR REFRESH)	t^1_{CSR}	5		5		ns	19
\overline{CAS} hold time (CBR REFRESH)	t^1_{CHR}	15		15		ns	19
\overline{WE} hold time (CBR REFRESH)	t^1_{WRH}	10		10		ns	27
\overline{WE} setup time (CBR REFRESH)	t^1_{WRP}	10		10		ns	27
\overline{WE} hold time (WCBR test cycle)	t^1_{WTH}	10		10		ns	27
\overline{WE} setup time (WCBR test cycle)	t^1_{WTS}	10		10		ns	27
\overline{RAS} pulse width entering SELF REFRESH	t^1_{RASS}	100		100		μ s	26
\overline{RAS} precharge time entering SELF REFRESH	t^1_{RPS}	110		130		ns	26
\overline{CAS} hold time entering SELF REFRESH	t^1_{CHD}	15		15		ns	26

NEW
DRAM MODULE


NOTES

1. All voltages referenced to V_{SS}.
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100 μ s is required after power-up followed by eight $\overline{\text{RAS}}$ REFRESH cycles ($\overline{\text{RAS}}$ ONLY or CBR with $\overline{\text{WE}}$ HIGH) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the ${}^t\text{REF}$ refresh requirement is exceeded.
4. AC characteristics assume ${}^t\text{T} = 5\text{ns}$.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. Measured with a load equivalent to two TTL gates and 100pF and V_{OL} = 0.8V and V_{OH} = 2.0V.
3. Assumes that ${}^t\text{RCD} < {}^t\text{RCD (MAX)}$. If ${}^t\text{RCD}$ is greater than the maximum recommended value shown in this table, ${}^t\text{RAC}$ will increase by the amount that ${}^t\text{RCD}$ exceeds the value shown.
3. Assumes that ${}^t\text{RCD} \geq {}^t\text{RCD (MAX)}$.
10. If $\overline{\text{CAS}} = \text{V}_{\text{IH}}$, data output is High-Z.
11. If $\overline{\text{CAS}} = \text{V}_{\text{IL}}$, data output may contain data from the last valid READ cycle.
12. ${}^t\text{OFF (MAX)}$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
13. Operation within the ${}^t\text{RCD (MAX)}$ limit ensures that ${}^t\text{RAC (MAX)}$ can be met. ${}^t\text{RCD (MAX)}$ is specified as a reference point only; if ${}^t\text{RCD}$ is greater than the specified ${}^t\text{RCD (MAX)}$ limit, then access time is controlled exclusively by ${}^t\text{CAC}$.
14. Either ${}^t\text{RCH}$ or ${}^t\text{RRH}$ must be satisfied for a READ cycle.
15. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. V_{CC} = 3.3V; f = 1 MHz.
18. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for ${}^t\text{CPN}$.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$.
21. LATE WRITE, READ WRITE or READ-MODIFY-WRITE cycles are not available due to $\overline{\text{OE}}$ being grounded on U1-U16.
22. I_{CC} is dependent on cycle rates.
23. Operation within the ${}^t\text{RAD (MAX)}$ limit ensures that ${}^t\text{RAC (MIN)}$ can be met. ${}^t\text{RAD (MAX)}$ is specified as a reference point only; if ${}^t\text{RAD}$ is greater than the specified ${}^t\text{RAD (MAX)}$ limit, then access time is controlled exclusively by ${}^t\text{AA}$.
24. The 3ns minimum is a parameter guaranteed by design.
25. Column-address changed once each cycle.
26. Refresh must be completed within the time of three external refresh rate periods prior to active use of the module (provided distributed CBR REFRESH is used when in active mode). Alternatively, a complete set of row refreshes must be executed when exiting SELF REFRESH prior to active use of the module if anything other than distributed CBR REFRESH is used in the active mode.
27. ${}^t\text{WTS}$ and ${}^t\text{WTH}$ are setup and hold specifications for the $\overline{\text{WE}}$ pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of ${}^t\text{WRP}$ and ${}^t\text{WRH}$ in the CBR REFRESH cycle.
28. 16MB module values will be half of those shown.

READ CYCLE




EARLY WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

NEW DRAM MODULE

RAS ONLY REFRESH CYCLE
(ADDR = A0-A10; WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or t_{CP} (whichever is greater) + $t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.

CBR REFRESH CYCLE
(A0-A10 = DON'T CARE)




HIDDEN REFRESH CYCLE²⁰
(WE = HIGH)



DON'T CARE
 UNDEFINED

NEW
DRAM MODULE

SELF REFRESH CYCLE
(A0-A10 = DON'T CARE)



NEW DRAM MODULE

- NOTE:**
1. Once t_{RASS} (MIN) is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
 2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.

DRAM MODULE

4 MEG x 32 DRAM

FAST PAGE MODE (MT32D432)
LOW POWER,
EXTENDED REFRESH (MT32D432 L)

NEW
DRAM MODULE

FEATURES

- Industry-standard pinout in a 72-pin small-outline-single in-line package
- High-performance CMOS silicon-gate process.
- Single 5V ±10% power supply
- All device pins are TTL-compatible
- Low power, 96mW (26mW L-version) standby; 7,200mW active, typical
- Refresh modes: \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} (CBR) and HIDDEN; optional Extended Refresh
- 1,024-cycle refresh distributed across 16ms or 1,024-cycle Extended Refresh distributed across 128ms
- FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
 - 80ns access -8
- Packages
 - 72-pin SIMM M
 - 72-pin SIMM (gold) G
- Power/Refresh
 - Normal Power/16ms Blank
 - Low Power/128ms L
- Part Number Example: MT32D432M-6 L

MARKING

-6
-7
-8
M
G
Blank
L

GENERAL DESCRIPTION


The MT32D432 is a randomly accessed solid-state memory containing 4,194,304 words organized in a x32 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits which are entered 11 bits (A0-A10) at a time. \overline{RAS} is used to latch the first 11 bits and \overline{CAS} the latter 11 bits. A READ or WRITE cycle is selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle.

FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined (A0-A10) page boundary. The FAST PAGE MODE cycle is

PIN ASSIGNMENT (Top View)

72-Pin SIMM
(DE-21)



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	19	A10	37	NC	55	DQ12
2	DQ1	20	DQ5	38	NC	56	DQ28
3	DQ17	21	DQ21	39	Vss	57	DQ13
4	DQ2	22	DQ6	40	CAS0	58	DQ29
5	DQ18	23	DQ22	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ30
7	DQ19	25	DQ23	43	CAS1	61	DQ14
8	DQ4	26	DQ8	44	RAS0	62	DQ31
9	DQ20	27	DQ24	45	NC	63	DQ15
10	Vcc	28	A7	46	NC	64	DQ32
11	NC	29	NC	47	WE	65	DQ16
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ9	67	PRD1
14	A2	32	A9	50	DQ25	68	PRD2
15	A3	33	NC	51	DQ10	69	PRD3
16	A4	34	RAS2	52	DQ26	70	PRD4
17	A5	35	NC	53	DQ11	71	NC
18	A6	36	NC	54	DQ27	72	Vss


always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

REFRESH

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} REFRESH cycle (\overline{RAS} ONLY, CBR or HIDDEN) so that all 1,024 combinations of \overline{RAS} addresses (A0-A9) are executed at least every 16ms (128ms on L-version), regardless of sequence.

FUNCTIONAL BLOCK DIAGRAM

NEW
DRAM MODULE



U1-U32-MT4C1004JDJ
U1-U32-MT4C1004JDJ S (L-version)

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA-IN/OUT
					tR	tC	DQ1-DQ32
Standby		H	H→X	X	X	X	High-Z
READ		L	L	H	ROW	COL	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In
FAST-PAGE-MODE	1st Cycle	L	H→L	H	ROW	COL	Data-Out
READ	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE	1st Cycle	L	H→L	L	ROW	COL	Data-In
WRITE	2nd Cycle	L	H→L	L	n/a	COL	Data-In
RAS ONLY REFRESH		L	H	X	ROW	n/a	High-Z
HIDDEN	READ	L→H→L	L	H	ROW	COL	Data-Out
REFRESH	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	High-Z
Extended CBR REFRESH (L-version)		H→L	L	H	X	X	High-Z

PRESENCE-DETECT

SYMBOL	-6	-7	-8
PRD1	Vss	Vss	Vss
PRD2	NC	NC	NC
PRD3	NC	Vss	NC
PRD4	NC	NC	Vss

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 32W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 2, 3, 6, 22) (V_{cc} = +5V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V) for each package input	RAS0, RAS2	I _{I1}	-32	32	μA
	A0-A10, WE	I _{I2}	-64	64	μA
	CAS0-CAS3	I _{I3}	-16	16	μA
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V) for each package input	DQ1-DQ32	I _{OZ}	-10	10	μA
	OUTPUT LEVELS	V _{OH}	2.4		V
Output High Voltage (I _{OUT} = -5mA)					
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) (RAS = CAS = V _{IH})	I _{CC1}	64	64	64	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = V _{CC} - 0.2V)	I _{CC2}	32	32	32	mA	
		6.4	6.4	6.4	mA	24
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} [MIN])	I _{CC3}	3,520	3,200	2,880	mA	2, 22, 27
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = V _{IL} , CAS, Address Cycling: t _{PC} = t _{PC} [MIN])	I _{CC4}	2,560	2,240	1,920	mA	2, 22, 27
REFRESH CURRENT: RAS ONLY Average power supply current (RAS Cycling, CAS = V _{IH} ; t _{RC} = t _{RC} [MIN])	I _{CC5}	3,520	3,200	2,880	mA	2, 27
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} [MIN])	I _{CC6}	3,520	3,200	2,880	mA	19, 22
REFRESH CURRENT: Extended CBR (L-version only) Average power supply current during extended refresh: CAS = 0.2V or CBR cycling; RAS = t _{RAS} (MIN); WE = V _{CC} - 0.2V; A0-A10 and D _{IN} = V _{CC} - 0.2V or 0.2V (D _{IN} may be left open); t _{RC} = 125μs (1,024 rows at 125μs = 128ms)	I _{CC7}	9.6	9.6	9.6	mA	2, 4, 19, 24, 26

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A10	C _{i1}	180	pF	17
Input Capacitance: WE	C _{i2}	244	pF	17
Input Capacitance: RAS0, RAS2	C _{i3}	122	pF	17
Input Capacitance: CAS0, CAS1, CAS2, CAS3	C _{i4}	61	pF	17
Input/Output Capacitance: DQ1-DQ32	C _{i0}	14	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) (V_{cc} = 5V ±10%)

AC CHARACTERISTICS	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t _{RC}	110		130		150		ns	
READ WRITE cycle time	t _{RWC}	n/a		n/a		n/a		ns	21
FAST-PAGE-MODE READ or WRITE cycle time	t _{PC}	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	t _{PRWC}	n/a		n/a		n/a		ns	21
Access time from RAS	t _{RAC}		60		70		80	ns	8
Access time from CAS	t _{CAC}		15		20		20	ns	9
Access time from column-address	t _{AA}		30		35		40	ns	
Access time from CAS precharge	t _{CPA}		35		40		45	ns	
RAS pulse width	t _{RAS}	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST PAGE MODE)	t _{RASP}	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	t _{RSH}	15		20		20		ns	
RAS precharge time	t _{RP}	40		50		60		ns	
CAS pulse width	t _{CAS}	15	100,000	20	100,000	20	100,000	ns	
CAS hold time	t _{CSH}	60		70		80		ns	
CAS precharge time	t _{CPN}	10		10		10		ns	18
CAS precharge time (FAST PAGE MODE)	t _{CP}	10		10		10		ns	
RAS to CAS delay time	t _{RCD}	20	45	20	50	20	60	ns	13
CAS to RAS precharge time	t _{CRP}	10		10		10		ns	
Row-address setup time	t _{ASR}	0		0		0		ns	
Row-address hold time	t _{RAH}	10		10		10		ns	
RAS to column-address delay time	t _{RAD}	15	30	15	35	15	40	ns	23
Column-address setup time	t _{ASC}	0		0		0		ns	
Column-address hold time	t _{CAH}	10		15		15		ns	
Column-address hold time (referenced to RAS)	t _{AR}	45		50		55		ns	
Column-address to RAS lead time	t _{RAL}	30		35		40		ns	
Read command setup time	t _{RCS}	0		0		0		ns	

NEW DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) (V_{cc} = 5V ±10%)

NEW
DRAM MODULE

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Read command hold time (referenced to $\overline{\text{CAS}}$)	^tRCH	0		0		0		ns	14
Read command hold time (referenced to $\overline{\text{RAS}}$)	^tRRH	0		0		0		ns	14
$\overline{\text{CAS}}$ to output in Low-Z	^tCLZ	0		0		0		ns	
Output buffer turn-off delay	^tOFF	3	15	3	20	3	20	ns	12, 25
$\overline{\text{WE}}$ command setup time	^tWCS	0		0		0		ns	
Write command hold time	^tWCH	10		15		15		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$)	^tWCR	45		55		60		ns	
Write command pulse width	^tWP	10		15		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	^tRWL	15		20		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	^tCWL	15		20		20		ns	
Data-in setup time	^tDS	0		0		0		ns	15
Data-in hold time	^tDH	10		15		15		ns	15
Data-in hold time (referenced to $\overline{\text{RAS}}$)	^tDHR	45		55		60		ns	
Transition time (rise or fall)	^tT	3	50	3	50	3	50	ns	5, 16
Refresh period (1,024 cycles)	^tREF		16/128*		16/128*		16/128*	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	^tRPC	0		0		0		ns	
$\overline{\text{CAS}}$ setup time (CBR REFRESH)	^tCSR	10		10		10		ns	19
$\overline{\text{CAS}}$ hold time (CBR REFRESH)	^tCHR	10		10		10		ns	19
$\overline{\text{WE}}$ hold time (CBR REFRESH)	^tWRH	10		10		10		ns	28
$\overline{\text{WE}}$ setup time (CBR REFRESH)	^tWRP	10		10		10		ns	28
$\overline{\text{WE}}$ hold time (WCBR test cycle)	^tWTH	10		10		10		ns	28
$\overline{\text{WE}}$ setup time (WCBR test cycle)	^tWTS	10		10		10		ns	28


*L-version only

NOTES


1. All voltages referenced to V_{SS}.
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100μs is required after power-up followed by any eight RAS REFRESH cycles (RAS ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the ^tREF refresh requirement is exceeded.
4. AC characteristics assume ^tT = 5ns.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that ^tRCD < ^tRCD (MAX). If ^tRCD is greater than the maximum recommended value shown in this table, ^tRAC will increase by the amount that ^tRCD exceeds the value shown.
9. Assumes that ^tRCD ≥ ^tRCD (MAX).
10. If $\overline{CAS} = V_{IH}$, data output is High-Z.
11. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
12. ^tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
13. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, then access time is controlled exclusively by ^tCAC.
14. Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
15. These parameters are referenced to \overline{CAS} leading edge in EARLY WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, V_{CC} = 5V, DC bias = 2.4V at 15mV RMS).
18. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for ^tCPN.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = \text{LOW}$.
21. LATE WRITE, READ WRITE or READ-MODIFY-WRITE cycles are not available due to \overline{OE} being grounded on U1-U32.
22. I_{CC} is dependent on cycle rates.
23. Operation within the ^tRAD (MAX) limit ensures that ^tRCD (MAX) can be met. ^tRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (MAX) limit, then access time is controlled exclusively by ^tAA.
24. Applies to L-version only.
25. The 3ns minimum is a parameter guaranteed by design.
26. Extended refresh current is reduced as ^tRAS is reduced from its maximum specification during the extended refresh cycle.
27. Column-address changed once each cycle.
28. ^tWTS and ^tWTH are set up and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of ^tWRP and ^tWRH in the CBR REFRESH cycle.

NEW
DRAM MODULE

READ CYCLE




EARLY WRITE CYCLE






▨ DON'T CARE
▩ UNDEFINED

FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

NEW DRAM MODULE

RAS ONLY REFRESH CYCLE
(ADDR = A0-A9; A10 and WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)






- NOTE:**
1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or $t_{CP}(\text{whichever is greater}) + t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.
 2. Assumes D and Q are tied together.

CBR REFRESH CYCLE
(A0-A10 = DON'T CARE)




EXTENDED CBR REFRESH CYCLE²⁴
(A0-A10 = DON'T CARE)



 DON'T CARE
 UNDEFINED

NEW  **DRAM MODULE**

HIDDEN REFRESH CYCLE²⁰
($\overline{WE} = \text{HIGH}$)



NEW
DRAM MODULE

DRAM MODULE

8 MEG x 32, 16 MEG x 16 FAST PAGE MODE

FEATURES

- Industry-standard pinout in a 72-pin single-in-line package
- High-performance CMOS silicon-gate process
- Single 5V ±10% power supply
- All device pins are TTL-compatible
- Low power, 48mW standby; 1,624mW active, typical
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN
- 2,048-cycle refresh distributed across 32ms
- FAST PAGE MODE access cycle
- Multiple RAS lines allow x16 or x32 width

OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
- Packages
 - Leadless 72-pin SIMM M
 - Leadless 72-pin SIMM (gold) G
- Part Number Example: MT16D832G-6

MARKING

M
G


GENERAL DESCRIPTION

The MT16D832 is a randomly accessed solid-state memory containing 8,388,608 words organized in a x32 configuration. \overline{RAS} is used to latch the first 11 bits and \overline{CAS} the latter 11 bits. READ and WRITE cycles are selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{CAS} . Since \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

PIN ASSIGNMENT (Top View)

72-Pin SIMM
(DE-11)




PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	19	A10	37	NC	55	DQ12
2	DQ1	20	DQ5	38	NC	56	DQ28
3	DQ17	21	DQ21	39	Vss	57	DQ13
4	DQ2	22	DQ6	40	CAS0	58	DQ29
5	DQ18	23	DQ22	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ30
7	DQ19	25	DQ23	43	CAS1	61	DQ14
8	DQ4	26	DQ8	44	RAS0	62	DQ31
9	DQ20	27	DQ24	45	RAS1	63	DQ15
10	Vcc	28	A7	46	NC	64	DQ32
11	NC	29	NC	47	WE	65	DQ16
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ9	67	PRD1
14	A2	32	A9	50	DQ25	68	PRD2
15	A3	33	RAS3	51	DQ10	69	PRD3
16	A4	34	RAS2	52	DQ26	70	PRD4
17	A5	35	NC	53	DQ11	71	NC
18	A6	36	NC	54	DQ27	72	Vss

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE) or RAS REFRESH cycle (RAS ONLY, CBR or HIDDEN) so that all 2,048 combinations of RAS addresses are executed at least every 32ms, regardless of sequence. The CBR REFRESH cycle will invoke the refresh counter for automatic \overline{RAS} addressing.

For x16 applications, the corresponding DQ and \overline{CAS} pins must be connected together (DQ1 to DQ17, DQ2 to DQ18 and so forth, and $\overline{CAS0}$ to $\overline{CAS2}$ and $\overline{CAS1}$ to $\overline{CAS3}$). Each RAS is then a bank select for the x16 memory organization.

DRAM MODULE

FUNCTIONAL BLOCK DIAGRAM



U1-U16 = MT4C4MB1DJ (2,048-cycle)

DRAM MODULE

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA-IN/OUT
					'r	'c	DQ1-DQ32
Standby		H	H→X	X	X	X	High-Z
READ		L	L	H	ROW	COL	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	n/a	COL	Data-In
RAS ONLY REFRESH		L	H	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	High-Z


DRAM MODULE

PRESENCE-DETECT

SYMBOL	-6	-7
PRD1	NC	NC
PRD2	Vss	Vss
PRD3	NC	Vss
PRD4	NC	NC



MT16D832
8 MEG x 32, 16 MEG x 16 DRAM MODULE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 16W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (V_{cc} = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{cc}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{cc} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V) for each package input	$\overline{\text{RAS0-RAS3}}$	I _{I1}	-8	8	μA
	A0-A10, $\overline{\text{WE}}$	I _{I2}	-32	32	μA
	$\overline{\text{CAS0-CAS3}}$	I _{I3}	-8	8	μA
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V) for each package input	DQ1-DQ32	I _{OZ}	-20	20	μA
OUTPUT LEVELS Output High Voltage (I _{OUT} = -5mA) Output Low Voltage (I _{OUT} = 4.2mA)	V _{OH}	2.4		V	
	V _{OL}		0.4	V	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 (Notes: 1, 6, 7) ($V_{CC} = 5V \pm 10\%$) 2,048-cycle refresh

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-6	-7		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	Icc1	32	32	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = \text{Other Inputs} = V_{CC} - 0.2V$)	Icc2	16	16	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [\text{MIN}]$)	Icc3	976	816	mA	3, 4, 26
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC} = t_{PC} [\text{MIN}]$)	Icc4	656	576	mA	3, 4, 26
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC} [\text{MIN}]$)	Icc5	976	816	mA	3, 26
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [\text{MIN}]$)	Icc6	976	816	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10	C _{I1}		95	pF	2
Input Capacitance: \overline{WE}	C _{I2}		127	pF	2
Input Capacitance: $\overline{RAS0}$, $\overline{RAS1}$, $\overline{RAS2}$, $\overline{RAS3}$	C _{I3}		32	pF	2
Input Capacitance: $\overline{CAS0}$, $\overline{CAS1}$, $\overline{CAS2}$, $\overline{CAS3}$	C _{I4}		32	pF	2
Input/Output Capacitance: DQ1-DQ32	C _{IO}		18	pF	2

DRAM MODULE
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 22) ($V_{CC} = 5V \pm 10\%$)

AC CHARACTERISTICS	PARAMETER	SYM	-6		-7		UNITS	NOTES
			MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time		^t RC	110		130		ns	
READ WRITE cycle time		^t RWC	n/a		n/a		ns	22
FAST-PAGE-MODE READ or WRITE cycle time		^t PC	35		40		ns	
FAST-PAGE-MODE READ-WRITE cycle time		^t PRWC	n/a		n/a		ns	22
Access time from \overline{RAS}		^t RAC		60		70	ns	14
Access time from \overline{CAS}		^t CAC		15		20	ns	15
Access time from column-address		^t AA		30		35	ns	
Access time from \overline{CAS} precharge		^t CPA		35		40	ns	
\overline{RAS} pulse width		^t RAS	60	100,000	70	100,000	ns	
\overline{RAS} pulse width (FAST PAGE MODE)		^t RASP	60	100,000	70	100,000	ns	
\overline{RAS} hold time		^t RSH	15		20		ns	
\overline{RAS} precharge time		^t RP	40		50		ns	
\overline{CAS} pulse width		^t CAS	15	100,000	20	100,000	ns	
\overline{CAS} hold time		^t CSH	60		70		ns	
\overline{CAS} precharge time		^t CPN	10		10		ns	16
\overline{CAS} precharge time (FAST PAGE MODE)		^t CP	10		10		ns	
\overline{RAS} to \overline{CAS} delay time		^t RCD	20	45	20	50	ns	17
\overline{CAS} to \overline{RAS} precharge time		^t CRP	5		5		ns	
Row-address setup time		^t ASR	0		0		ns	
Row-address hold time		^t RAH	10		10		ns	
\overline{RAS} to column-address delay time		^t RAD	15	30	15	35	ns	18
Column-address setup time		^t ASC	0		0		ns	
Column-address hold time		^t CAH	10		15		ns	
Column-address hold time (referenced to \overline{RAS})		^t AR	50		55		ns	
Column-address to \overline{RAS} lead time		^t RAL	30		35		ns	
Read command setup time		^t RCS	0		0		ns	
Read command hold time (referenced to \overline{CAS})		^t RCH	0		0		ns	19
Read command hold time (referenced to \overline{RAS})		^t RRH	0		0		ns	19
\overline{CAS} to output in Low-Z		^t CLZ	3		3		ns	25

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 22) ($V_{CC} = 5V \pm 10\%$)


AC CHARACTERISTICS	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Output buffer turn-off delay	t_{OFF}	3	15	3	20	ns	20, 25
\overline{WE} command setup time	t_{WCS}	0		0		ns	
Write command hold time	t_{WCH}	10		15		ns	
Write command hold time (referenced to \overline{RAS})	t_{WCR}	45		55		ns	
Write command pulse width	t_{WP}	10		15		ns	
Write command to \overline{RAS} lead time	t_{RWL}	15		20		ns	
Write command to \overline{CAS} lead time	t_{CWL}	15		20		ns	
Data-in setup time	t_{DS}	0		0		ns	21
Data-in hold time	t_{DH}	10		15		ns	21
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	45		55		ns	
Transition time (rise or fall)	t_T	3	50	3	50	ns	9, 10
Refresh period (2,048 cycles)	t_{REF}		32		32	ms	
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	0		0		ns	
\overline{CAS} setup time (CBR REFRESH)	t_{CSR}	5		5		ns	5
\overline{CAS} hold time (CBR REFRESH)	t_{CHR}	15		15		ns	5
\overline{WE} hold time (CBR REFRESH)	t_{WRH}	10		10		ns	24
\overline{WE} setup time (CBR REFRESH)	t_{WRP}	10		10		ns	24
\overline{WE} hold time (WCBR test cycle)	t_{WTH}	10		10		ns	24
\overline{WE} setup time (WCBR test cycle)	t_{WTS}	10		10		ns	24

DRAM MODULE


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, $V_{CC} = 5V$, DC bias = 2.4V at 15mV RMS)
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100 μ s is required after power-up followed by eight \overline{RAS} refresh cycles (\overline{RAS} ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight \overline{RAS} cycle wake-ups should be repeated any time the \overline{REF} refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. These parameters are referenced to \overline{CAS} leading edge in EARLY WRITE cycles.
22. \overline{OE} is tied permanently LOW; LATE WRITE or READ-MODIFY-WRITE operations are not possible.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
24. t_{WTS} and t_{WTH} are setup and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.
25. The 3ns minimum is a parameter guaranteed by design.
26. Column-address changed once each cycle.

READ CYCLE




EARLY WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED



FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE




DON'T CARE
 UNDEFINED

DRAM MODULE

RAS ONLY REFRESH CYCLE
(ADDR = A0-A10; WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or $t_{CP}(\text{whichever is greater}) + t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.



CBR REFRESH CYCLE
(ADDRESSES = DON'T CARE)



HIDDEN REFRESH CYCLE²³
(\overline{WE} = HIGH)



DRAM MODULE

DRAM MODULE

1 MEG x 36, 2 MEG x 18

FAST PAGE MODE (MT12D136)
LOW POWER,
EXTENDED REFRESH (MT12D136 L)

FEATURES

- Industry-standard pinout in a 72-pin single-in-line package
- High-performance CMOS silicon-gate process
- Single 5V ±10% power supply
- All device pins are TTL-compatible
- Low power, 36mW (9.2mW L-version) standby; 2,500mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN; optional Extended Refresh
- 1,024-cycle refresh distributed across 16ms or 1,024-cycle extended refresh distributed across 128ms
- FAST PAGE MODE access cycle
- Multiple $\overline{\text{RAS}}$ lines allow x18 or x36 width


OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
 - 80ns access -8
- Packages
 - Leadless 72-pin SIMM M
 - Leadless 72-pin SIMM (gold) G
 - Leadless 72-pin SIMM low profile DM
 - Leadless 72-pin SIMM (gold) low profile DG
- Power/Refresh
 - Normal Power/16ms Blank
 - Low Power/128ms L
- Part Number Example: MT12D136G-6 L

MARKING

PIN ASSIGNMENT (Top View)

72-Pin SIMM
(DE-12)
(DE-18)



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	19	NC	37	DQ18	55	DQ13
2	DQ1	20	DQ5	38	DQ36	56	DQ31
3	DQ19	21	DQ23	39	Vss	57	DQ14
4	DQ2	22	DQ6	40	CAS0	58	DQ32
5	DQ20	23	DQ24	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ33
7	DQ21	25	DQ25	43	CAS1	61	DQ15
8	DQ4	26	DQ8	44	RAS0	62	DQ34
9	DQ22	27	DQ26	45	NC	63	DQ16
10	Vcc	28	A7	46	NC	64	DQ35
11	NC	29	NC	47	WE	65	DQ17
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ10	67	PRD1
14	A2	32	A9	50	DQ28	68	PRD2
15	A3	33	NC	51	DQ11	69	PRD3
16	A4	34	RAS2	52	DQ29	70	PRD4
17	A5	35	DQ27	53	DQ12	71	NC
18	A6	36	DQ9	54	DQ30	72	Vss

DRAM MODULE

GENERAL DESCRIPTION

The MT12D136 is a randomly accessed solid-state memory containing 1,048,576 words organized in a x36 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined (A0-A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.


Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its

correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR or HIDDEN) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms (128ms on L-version), regardless of sequence.

For x18 applications, the corresponding DQ and $\overline{\text{CAS}}$ pins must be connected together (DQ1 to DQ17, DQ2 to DQ18 and so forth, and CAS0 to CAS2 and CAS1 to CAS3). Each $\overline{\text{RAS}}$ is then a bank select for the x16 memory organization.

FUNCTIONAL BLOCK DIAGRAM

DRAM MODULE



U1-U8 = MT4C4001JDJ
 U9-U12 = MT4C1024DJ
 or
 U1-U8 = MT4C4001JDJ S (L-version)
 U9-U12 = MT4C1024DJ L (L-version)

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA-IN/OUT
					'R	'C	DQ1-DQ36
Standby		H	H→X	X	X	X	High-Z
READ		L	L	H	ROW	COL	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	n/a	COL	Data-In
RAS ONLY REFRESH		L	H	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	High-Z
EXTENDED CBR REFRESH (L-version)		H→L	L	H	X	X	High-Z

DRAM MODULE
PRESENCE-DETECT

SYMBOL	-6	-7	-8
PRD1	V _{SS}	V _{SS}	V _{SS}
PRD2	V _{SS}	V _{SS}	V _{SS}
PRD3	NC	V _{SS}	NC
PRD4	NC	NC	V _{SS}

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss.....	-1V to +7V
Operating Temperature, T _A (ambient)	0°C to +70°C
Storage Temperature (plastic)	-55°C to +150°C
Power Dissipation	12W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 6, 22) (V_{cc} = 5V ±10%)

DRAM MODULE

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{cc}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{cc} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT					
Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V) for each package input	CAS0-CAS3	I _{I1}	-6	6	μA
	A0-A9, WE	I _{I2}	-24	24	μA
	RAS0, RAS2	I _{I3}	-12	12	μA
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V) for each package input	DQ1-DQ36	I _{OZ}	-10	10	μA
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) (RAS = CAS = V _{IH})	I _{cc1}	24	24	24	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = V _{cc} -0.2V)	I _{cc2}	12	12	12	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: ^t RC = ^t RC [MIN])	I _{cc3}	1240	1120	1000	mA	2, 22 26
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = V _{IL} , CAS, Address Cycling: ^t PC = ^t PC [MIN])	I _{cc4}	920	800	680	mA	2, 22 26
REFRESH CURRENT: RAS ONLY Average power supply current (RAS Cycling, CAS = V _{IH} : ^t RC = ^t RC [MIN])	I _{cc5}	1240	1120	1000	mA	22, 26
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: ^t RC = ^t RC [MIN])	I _{cc6}	1240	1120	1000	mA	19, 22
REFRESH CURRENT: Extended CBR (L-version only) Average power supply current during Extended Refresh: CAS = 0.2V or CBR cycling; RAS = ^t RAS (MIN); WE = V _{cc} -0.2; A0-A9 and D _{IN} = V _{cc} -0.2V or 0.2V (D _{IN} may be left open); ^t RC = 125μs (1,024 rows at 125μs = 128ms)	I _{cc7}	3.2	3.2	3.2	mA	19, 22, 24, 27

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}		70	pF	17
Input Capacitance: WE	C _{I2}		94	pF	17
Input Capacitance: RAS ₀ , RAS ₂	C _{I3}		50	pF	17
Input Capacitance: CAS ₀ , CAS ₁ , CAS ₂ , CAS ₃	C _{I4}		25	pF	17
Input/Output Capacitance: DQ1-DQ36	C _{I0}		10	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) (V_{CC} = 5V ±10%)

AC CHARACTERISTICS	PARAMETER	-6		-7		-8		UNITS	NOTES		
		SYM	MIN	MAX	MIN	MAX	MIN			MAX	
Random READ or WRITE cycle time	^t RC		110		130		150	ns			
READ WRITE cycle time	^t RWC		n/a		n/a		n/a	ns	21		
FAST-PAGE-MODE READ or WRITE cycle time	^t PC		35		40		45	ns			
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC		n/a		n/a		n/a	ns	21		
Access time from RAS	^t RAC			60		70		80	ns	8	
Access time from CAS	^t CAC			15		20		20	ns	9	
Access time from column-address	^t AA			30		35		40	ns		
Access time from CAS precharge	^t CPA			35		40		45	ns		
RAS pulse width	^t RAS	60	100,000		70	100,000		80	100,000	ns	
RAS pulse width (FAST PAGE MODE)	^t RASP	60	100,000		70	100,000		80	100,000	ns	
RAS hold time	^t RSH		15		20		20		ns		
RAS precharge time	^t RP		40		50		60		ns		
CAS pulse width	^t CAS	15	100,000		20	100,000		20	100,000	ns	
CAS hold time	^t CSH		60		70		80		ns		
CAS precharge time	^t CPN		10		10		10		ns	18	
CAS precharge time (FAST PAGE MODE)	^t CP		10		10		10		ns		
RAS to CAS delay time	^t RCD	20	45		20	50		20	60	ns	13
CAS to RAS precharge time	^t CRP		10		10		10		ns		
Row-address setup time	^t ASR		0		0		0		ns		
Row-address hold time	^t RAH		10		10		10		ns		
RAS to column-address delay time	^t RAD	15	30		15	35		15	40	ns	23
Column-address setup time	^t ASC		0		0		0		ns		
Column-address hold time	^t CAH		10		15		15		ns		
Column-address hold time (referenced to RAS)	^t AR		45		50		55		ns		
Column-address to RAS lead time	^t RAL		30		35		40		ns		
Read command setup time	^t RCS		0		0		0		ns		
Read command hold time (referenced to CAS)	^t RCH		0		0		0		ns	14	

DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) (V_{cc} = 5V ±10%)

DRAM MODULE

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	14
CAS to output in Low-Z	^t CLZ	0		0		0		ns	
Output buffer turn-off delay	^t OFF	3	20	3	20	3	20	ns	12, 25
WE command setup time	^t WCS	0		0		0		ns	
Write command hold time	^t WCH	10		15		15		ns	
Write command hold time (referenced to RAS)	^t WCR	45		55		60		ns	
Write command pulse width	^t WP	10		15		15		ns	
Write command to RAS lead time	^t RWL	15		20		20		ns	
Write command to CAS lead time	^t CWL	15		20		20		ns	
Data-in setup time	^t DS	0		0		0		ns	15
Data-in hold time	^t DH	10		15		15		ns	15
Data-in hold time (referenced to RAS)	^t DHR	45		55		60		ns	
Transition time (rise or fall)	^t T	3	50	3	50	3	50	ns	5, 16
Refresh period (1,024 cycles)	^t REF		16/128*		16/128*		16/128*	ms	
RAS to CAS precharge time	^t RPC	0		0		0		ns	
CAS setup time (CBR REFRESH)	^t CSR	10		10		10		ns	19
CAS hold time (CBR REFRESH)	^t CHR	10		15		15		ns	19
WE hold time (CBR REFRESH)	^t WRH	10		10		10		ns	28
WE setup time (CBR REFRESH)	^t WRP	10		10		10		ns	28
WE hold time (WCBR test cycle)	^t WTH	10		10		10		ns	28
WE setup time (WCBR test cycle)	^t WTS	10		10		10		ns	28


*L-version only

NOTES


- . All voltages referenced to V_{SS}.
- . ICC is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
- . An initial pause of 100µs is required after power-up followed by any eight $\overline{\text{RAS}}$ REFRESH cycles ($\overline{\text{RAS}}$ ONLY or CBR with $\overline{\text{WE}}$ HIGH) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
- . AC characteristics assume $t_{\text{T}} = 5\text{ns}$.
- . V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- . The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}\text{C} \leq T_{\text{A}} \leq 70^{\circ}\text{C}$) is assured.
- . Measured with a load equivalent to two TTL gates and 100pF.
- . Assumes that $t_{\text{RCD}} < t_{\text{RCD}}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- . Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX})$.
- 0. If $\overline{\text{CAS}} = \text{V}_{\text{IH}}$, data output is High-Z.
 1. If $\overline{\text{CAS}} = \text{V}_{\text{IL}}$, data output may contain data from the last valid READ cycle.
 2. $t_{\text{OFF}}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
 3. Operation within the $t_{\text{RCD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MAX})$ can be met. $t_{\text{RCD}}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
 4. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
 5. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles.
 6. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
 7. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, V_{CC} = 5V, DC bias = 2.4V at 15mV RMS).
 8. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CP} .
 9. On-chip refresh and address counters are enabled.
 20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$.
 21. LATE WRITE, READ WRITE or READ-MODIFY-WRITE cycles are not available due to $\overline{\text{OE}}$ being grounded on all 4 Meg DRAMs.
 22. ICC is dependent on cycle rates.
 23. Operation within the $t_{\text{RAD}}(\text{MAX})$ limit ensures that $t_{\text{RCD}}(\text{MAX})$ can be met. $t_{\text{RAD}}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{MAX})$ limit, then access time is controlled exclusively by t_{AA} .
 24. Applies to L-version only.
 25. The 3ns minimum is a parameter guaranteed by design.
 26. Column-address changed once each cycle.
 27. Extended refresh current is reduced as t_{RAS} is reduced from its maximum specification during the extended refresh cycle.
 28. t_{WTS} and t_{WTH} are setup and hold specifications for the $\overline{\text{WE}}$ pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.

DRAM MODULE

READ CYCLE




EARLY WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

DRAM MODULE


FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE



RAS ONLY REFRESH CYCLE
(ADDR = A0-A9; WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)






- NOTE:**
1. Do not drive data prior to tristate: $t'CPP(\text{MIN})$ or $t'CP(\text{whichever is greater}) + t'DS(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.
 2. Assumes D and Q are tied together.

CBR REFRESH CYCLE
(A0-A9 = DON'T CARE)




EXTENDED CBR REFRESH CYCLE²⁴
(A0-A9 = DON'T CARE)



 DON'T CARE
 UNDEFINED

DRAM MODULE

HIDDEN REFRESH CYCLE ²⁰
(WE = HIGH)



DRAM MODULE

DRAM MODULE

2 MEG x 36, 4 MEG x 18

FAST PAGE MODE (MT24D236)
LOW POWER,
EXTENDED REFRESH (MT24D236 L)

FEATURES

- Industry-standard pinout in a 72-pin single-in-line package
- High-performance CMOS silicon-gate process
- Single 5V ±10% power supply
- All device pins are TTL-compatible
- Low power, 72mW (18.4mW L-version) standby; 2,536mW active, typical
- Refresh modes: \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} (CBR) and HIDDEN; optional Extended Refresh
- 1,024-cycle refresh distributed across 16ms or 1,024-cycle Extended Refresh distributed across 128ms
- FAST PAGE MODE access cycle
- Multiple \overline{RAS} lines allow x18 or x36 width


OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
 - 80ns access -8
- Packages
 - Leadless 72-pin SIMM M
 - Leadless 72-pin SIMM (gold) G
- Power/Refresh
 - Normal Power/16ms Blank
 - Low Power/128ms L
- Part Number Example: MT24D236G-6 L

MARKING

PIN ASSIGNMENT (Top View)

72-Pin SIMM (DE-13)



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	19	NC	37	DQ18	55	DQ13
2	DQ1	20	DQ5	38	DQ36	56	DQ31
3	DQ19	21	DQ23	39	Vss	57	DQ14
4	DQ2	22	DQ6	40	$\overline{CAS0}$	58	DQ32
5	DQ20	23	DQ24	41	$\overline{CAS2}$	59	Vcc
6	DQ3	24	DQ7	42	$\overline{CAS3}$	60	DQ33
7	DQ21	25	DQ25	43	$\overline{CAS1}$	61	DQ15
8	DQ4	26	DQ8	44	$\overline{RAS0}$	62	DQ34
9	DQ22	27	DQ26	45	$\overline{RAS1}$	63	DQ16
10	Vcc	28	A7	46	NC	64	DQ35
11	NC	29	NC	47	\overline{WE}	65	DQ17
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ10	67	PRD1
14	A2	32	A9	50	DQ28	68	PRD2
15	A3	33	$\overline{RAS3}$	51	DQ11	69	PRD3
16	A4	34	$\overline{RAS2}$	52	DQ29	70	PRD4
17	A5	35	DQ27	53	DQ12	71	NC
18	A6	36	DQ9	54	DQ30	72	Vss

GENERAL DESCRIPTION

The MT24D236 is a randomly accessed solid-state memory containing 2,097,152 words organized in a x36 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. \overline{RAS} is used to latch the first 10 bits and \overline{CAS} the latter 10 bits. A READ or WRITE cycle is selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. EARLY WRITE occurs when \overline{WE} goes LOW prior to \overline{CAS} going LOW, and the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined (A0-A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.


Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} HIGH time. Memory cell data is retained in its

DRAM MODULE

correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR or HIDDEN) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms (128ms on L-version), regardless of sequence.

For x18 applications, the corresponding DQ and $\overline{\text{CAS}}$ pins must be connected together (DQ1 to DQ17, DQ2 to DQ18 and so forth, and $\overline{\text{CAS0}}$ to $\overline{\text{CAS2}}$ and $\overline{\text{CAS1}}$ to $\overline{\text{CAS3}}$). Each $\overline{\text{RAS}}$ is then a bank select for the x18 memory organization.

FUNCTIONAL BLOCK DIAGRAM



U1-U16 = MT4C4001JDJ
U17-U24 = MT4C1024DJ
or
U1-U16 = MT4C4001JDJ S (L-version)
U17-U24 = MT4C1024DJ L (L-version)

DRAM MODULE

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA-IN/OUT
					tR	tC	DQ1-DQ36
Standby		H	H→X	X	X	X	High-Z
READ		L	L	H	ROW	COL	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In
FAST-PAGE-MODE	1st Cycle	L	H→L	H	ROW	COL	Data-Out
READ	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE	1st Cycle	L	H→L	L	ROW	COL	Data-In
WRITE	2nd Cycle	L	H→L	L	n/a	COL	Data-In
RAS ONLY REFRESH		L	H	X	ROW	n/a	High-Z
HIDDEN	READ	L→H→L	L	H	ROW	COL	Data-Out
REFRESH	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	High-Z
Extended CBR REFRESH (L-version)		H→L	L	H	X	X	High-Z

PRESENCE-DETECT

SYMBOL	-6	-7	-8
PRD1	NC	NC	NC
PRD2	NC	NC	NC
PRD3	NC	Vss	NC
PRD4	NC	NC	Vss

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 24W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 6, 22) (V_{cc} = 5V ±10%)

DRAM MODULE

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V) for each package input	$\overline{\text{CAS0-CAS3}}$	I _{I1}	-12	12	μA
	A0-A9, $\overline{\text{WE}}$	I _{I2}	-48	48	μA
	$\overline{\text{RAS0-RAS3}}$	I _{I3}	-12	12	μA
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V) for each package input	DQ1-DQ36	I _{OZ}	-10	10	μA
OUTPUT LEVELS Output High Voltage (I _{OUT} = -5mA) Output Low Voltage (I _{OUT} = 4.2mA)	V _{OH}	2.4		V	
	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$)	I _{CC1}	48	48	48	mA	
STANDBY CURRENT: (CMOS) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2V$)	I _{CC2}	24	24	24	mA	
		4.8	4.8	4.8	mA	24
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: ^t RC = ^t RC [MIN])	I _{CC3}	1264	1144	1024	mA	2, 22, 26
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$, Address Cycling: ^t PC = ^t PC [MIN])	I _{CC4}	944	824	704	mA	2, 22, 26
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY Average power supply current ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} = V_{IH}$: ^t RC = ^t RC [MIN])	I _{CC5}	1264	1144	1024	mA	22, 26
REFRESH CURRENT: CBR Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: ^t RC = ^t RC [MIN])	I _{CC6}	1264	1144	1024	mA	19, 22
REFRESH CURRENT: Extended CBR Average power supply current during Extended Refresh: $\overline{\text{CAS}} = 0.2V$ or CBR cycling; $\overline{\text{RAS}} = t\text{RAS}$ (MIN) $\overline{\text{WE}} = V_{CC} - 0.2V$; A0-A9 and D _{IN} = V _{CC} - 0.2V or 0.2V (D _{IN} may be left open); ^t RC = 125μs (1,024 rows at 125μs = 128ms)	I _{CC7}	6.4	6.4	6.4	mA	19, 22, 24, 27

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}		140	pF	17
Input Capacitance: \overline{WE}	C _{I2}		188	pF	17
Input Capacitance: RAS0, RAS1, RAS2, RAS3	C _{I3}		50	pF	17
Input Capacitance: CAS0, CAS1, CAS2, CAS3	C _{I4}		50	pF	17
Input/Output Capacitance: DQ1-DQ36	C _{I0}		18	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) (V_{CC} = 5V ±10%)

AC CHARACTERISTICS	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ WRITE cycle time	^t RWC	n/a		n/a		n/a		ns	21
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	n/a		n/a		n/a		ns	21
Access time from RAS	^t RAC		60		70		80	ns	8
Access time from CAS	^t CAC		15		20		20	ns	9
Access time from column-address	^t AA		30		35		40	ns	
Access time from CAS precharge	^t CPA		35		40		45	ns	
RAS pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
\overline{RAS} pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	^t RSH	15		20		20		ns	
\overline{RAS} precharge time	^t RP	40		50		60		ns	
CAS pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
CAS hold time	^t CSH	60		70		80		ns	
\overline{CAS} precharge time	^t CPN	10		10		10		ns	18
CAS precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
\overline{RAS} to \overline{CAS} delay time	^t RCD	20	45	20	50	20	60	ns	13
\overline{CAS} to \overline{RAS} precharge time	^t CRP	10		10		10		ns	
Row-address setup time	^t ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		10		ns	
\overline{RAS} to column-address delay time	^t RAD	15	30	15	35	15	40	ns	23
Column-address setup time	^t ASC	0		0		0		ns	
Column-address hold time	^t CAH	10		15		15		ns	
Column-address hold time (referenced to \overline{RAS})	^t AR	45		50		55		ns	
Column-address to \overline{RAS} lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to \overline{CAS})	^t RCH	0		0		0		ns	14
Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	14

DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) ($V_{CC} = 5V \pm 10\%$)

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
CAS to output in Low-Z	t_{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	3	20	3	20	3	20	ns	12, 25
WE command setup time	t_{WCS}	0		0		0		ns	
Write command hold time	t_{WCH}	10		15		15		ns	
Write command hold time (referenced to RAS)	t_{WCR}	45		55		60		ns	
Write command pulse width	t_{WP}	10		15		15		ns	
Write command to RAS lead time	t_{RWL}	15		20		20		ns	
Write command to CAS lead time	t_{CWL}	15		20		20		ns	
Data-in setup time	t_{DS}	0		0		0		ns	15
Data-in hold time	t_{DH}	10		15		15		ns	15
Data-in hold time (referenced to RAS)	t_{DHR}	45		55		60		ns	
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	5, 16
Refresh period (1,024 cycles)	t_{REF}		16/128*		16/128*		16/128*	ms	
RAS to CAS precharge time	t_{RPC}	0		0		0		ns	
CAS setup time (CBR REFRESH)	t_{CSR}	10		10		10		ns	19
CAS hold time (CBR REFRESH)	t_{CHR}	15		15		15		ns	19
WE hold time (CBR REFRESH)	t_{WRH}	10		10		10		ns	28
WE setup time (CBR REFRESH)	t_{WRP}	10		10		10		ns	28
WE hold time (WCBR test cycle)	t_{WTH}	10		10		10		ns	28
WE setup time (WCBR test cycle)	t_{WTS}	10		10		10		ns	28

*L-version only


DRAM MODULE

NOTES


1. All voltages referenced to V_{SS}.
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100μs is required after power-up followed by any eight RAS REFRESH cycles (RAS ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
4. AC characteristics assume t_T = 5ns.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that t_{RCD} < t_{RCD} (MAX). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that t_{RCD} ≥ t_{RCD} (MAX).
10. If CAS = V_{IH}, data output is High-Z.
11. If CAS = V_{IL}, data output may contain data from the last valid READ cycle.
12. t_{OFF} (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
13. Operation within the t_{RCD} (MAX) limit ensures that t_{RAC} (MAX) can be met. t_{RCD} (MAX) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (MAX) limit, then access time is controlled exclusively by t_{CAC}.
14. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
15. These parameters are referenced to CAS leading edge in EARLY WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, V_{CC} = 5V, DC bias = 2.4V at 15mV RMS).
18. If CAS is LOW at the falling edge of RAS, data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for t_{CP}.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW.
21. LATE WRITE, READ WRITE or READ-MODIFY-WRITE cycles are not available due to OE being grounded on all 4 Meg DRAMs.
22. I_{CC} is dependent on cycle rates.
23. Operation within the t_{RAD} (MAX) limit ensures that t_{RCD} (MAX) can be met. t_{RAD} (MAX) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (MAX) limit, then access time is controlled exclusively by t_{AA}.
24. Applies to L-version only.
25. The 3ns minimum is a parameter guaranteed by design.
26. Column-address changed once each cycle.
27. Extended refresh current is reduced as t_{RAS} is reduced from its maximum specification during the extended refresh cycle.
28. t_{WTS} and t_{WTH} are setup and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.

DRAM MODULE

READ CYCLE




EARLY WRITE CYCLE




DON'T CARE
 UNDEFINED

DRAM MODULE


FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE



RAS ONLY REFRESH CYCLE
(ADDR = A0-A9; WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




- NOTE:**
1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or $t_{CP}(\text{whichever is greater}) + t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.
 2. Assumes D and Q are tied together.



DRAM MODULE

CBR REFRESH CYCLE
(A0-A9 = DON'T CARE)




EXTENDED CBR REFRESH CYCLE²⁴
(A0-A9 = DON'T CARE)



 DON'T CARE
 UNDEFINED

HIDDEN REFRESH CYCLE²⁰
(WE = HIGH)



DRAM MODULE

DRAM MODULE

4 MEG x 36, 8 MEG x 18 FAST PAGE MODE

FEATURES

- Industry-standard pinout in a 72-pin single-in-line package
- High-performance CMOS silicon-gate process
- Low profile (1.00" height) DM and DG packages only
- Single 5V ±10% power supply
- All device pins are TTL-compatible
- Low power, 36mW standby; 2,500mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN
- 2,048-cycle refresh distributed across 32ms
- FAST PAGE MODE access cycle
- Multiple $\overline{\text{RAS}}$ lines allow x18 or x36 width

OPTIONS

- Timing
60ns access
- 70ns access
- Packages
Leadless 72-pin SIMM
- Leadless 72-pin SIMM (gold)
- Leadless 72-pin SIMM low profile
- Leadless 72-pin SIMM (gold) low profile
- Part Number Example: MT12D436DG-6


MARKING

- 6
- 7
- M
- G
- DM
- DG

GENERAL DESCRIPTION

The MT12D436 is a randomly accessed solid-state memory containing 4,194,304 words organized in a x36 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits, which are entered 11 bits (A0-A10) at a time. $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{CAS}}$. Since $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined (A0-A10) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory




DRAM MODULE

cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR or HIDDEN) so that all 2,048 combinations of $\overline{\text{RAS}}$ addresses (A0-A10) are executed at least every 32ms, regardless of sequence. The CBR REFRESH cycle will invoke the refresh counter for automatic $\overline{\text{RAS}}$ addressing.

For x18 applications, the corresponding DQ and $\overline{\text{CAS}}$ pins must be connected together (DQ1 to DQ17, DQ2 to DQ18 and so forth, and CAS0 to CAS2 and CAS1 to CAS3). Each $\overline{\text{RAS}}$ is then a bank select for the x18 memory organization.

FUNCTIONAL BLOCK DIAGRAM



U1-U8 = MT4C4M4B1
U9-U12 = MT4C1004J

DRAM MODULE

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA-IN/OUT
					tR	tC	DQ1-DQ36
Standby		H	H→X	X	X	X	High-Z
READ		L	L	H	ROW	COL	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	n/a	COL	Data-In
RAS ONLY REFRESH		L	H	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	High-Z

DRAM MODULE
PRESENCE-DETECT

SYMBOL	-6	-7
PRD1	V _{SS}	V _{SS}
PRD2	NC	NC
PRD3	NC	V _{SS}
PRD4	NC	NC



MT12D436
4 MEG x 36, 8 MEG x 18 DRAM MODULE

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} Supply Relative to V_{SS} -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 12W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V) for each package input	$\overline{\text{RAS0}}, \overline{\text{RAS2}}$	I _{I1}	-12	12	μA
	A0-A10, $\overline{\text{WE}}$	I _{I2}	-24	24	μA
	$\overline{\text{CAS0-CAS3}}$	I _{I3}	-6	6	μA
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V) for each package input	DQ1-DQ36	I _{OZ}	-10	10	μA
OUTPUT LEVELS Output High Voltage (I _{OUT} = -5mA) Output Low Voltage (I _{OUT} = 4.2mA)	V _{OH}	2.4		V	
	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-6	-7		
STANDBY CURRENT: (TTL) (RAS = CAS = V _{IH})	I _{CC1}	24	24	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Other Inputs = V _{CC} -0.2V)	I _{CC2}	12	12	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} [MIN])	I _{CC3}	1400	1200	mA	3, 4, 26
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = V _{IL} , CAS, Address Cycling: t _{PC} = t _{PC} [MIN])	I _{CC4}	960	840	mA	3, 4, 26
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY Average power supply current (RAS Cycling, CAS = V _{IH} : t _{RC} = t _{RC} [MIN])	I _{CC5}	1400	1200	mA	3, 26
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} [MIN])	I _{CC6}	1400	1200	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10	C11		70	pF	2
Input Capacitance: \overline{WE}	C12		94	pF	2
Input Capacitance: $\overline{RAS0}$, $\overline{RAS2}$	C13		50	pF	2
Input Capacitance: $\overline{CAS0}$, $\overline{CAS1}$, $\overline{CAS2}$, $\overline{CAS3}$	C14		25	pF	2
Input/Output Capacitance: DQ1-DQ36	C10		10	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 22) ($V_{CC} = 5V \pm 10\%$)

AC CHARACTERISTICS	PARAMETER	SYM	-6		-7		UNITS	NOTES
			MIN	MAX	MIN	MAX		
	Random READ or WRITE cycle time	1RC	110		130		ns	
	READ WRITE cycle time	1RWC	n/a		n/a		ns	22
	FAST-PAGE-MODE READ or WRITE cycle time	1PC	35		40		ns	
	FAST-PAGE-MODE READ-WRITE cycle time	1PRWC	n/a		n/a		ns	22
	Access time from \overline{RAS}	1RAC		60		70	ns	14
	Access time from \overline{CAS}	1CAC		15		20	ns	15
	Access time from column-address	1AA		30		35	ns	
	Access time from \overline{CAS} precharge	1CPA		35		40	ns	
	\overline{RAS} pulse width	1RAS	60	100,000	70	100,000	ns	
	\overline{RAS} pulse width (FAST PAGE MODE)	1RASP	60	100,000	70	100,000	ns	
	\overline{RAS} hold time	1RSH	15		20		ns	
	\overline{RAS} precharge time	1RP	40		50		ns	
	\overline{CAS} pulse width	1CAS	15	100,000	20	100,000	ns	
	\overline{CAS} hold time	1CSH	60		70		ns	
	\overline{CAS} precharge time	1CPN	10		10		ns	16
	\overline{CAS} precharge time (FAST PAGE MODE)	1CP	10		10		ns	
	\overline{RAS} to \overline{CAS} delay time	1RCD	20	45	20	50	ns	17
	\overline{CAS} to \overline{RAS} precharge time	1CRP	10		10		ns	
	Row-address setup time	1ASR	0		0		ns	
	Row-address hold time	1RAH	10		10		ns	
	\overline{RAS} to column-address delay time	1RAD	15	30	15	35	ns	18
	Column-address setup time	1ASC	0		0		ns	
	Column-address hold time	1CAH	10		15		ns	
	Column-address hold time (referenced to \overline{RAS})	1AR	50		55		ns	
	Column-address to \overline{RAS} lead time	1RAL	30		35		ns	
	Read command setup time	1RCS	0		0		ns	
	Read command hold time (referenced to \overline{CAS})	1RCH	0		0		ns	19
	Read command hold time (referenced to \overline{RAS})	1RRH	0		0		ns	19

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = 5V \pm 10\%$)


AC CHARACTERISTICS PARAMETER	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
CAS to output in Low-Z	t_{CLZ}	0		0		ns	
Output buffer turn-off delay	t_{OFF}	3	15	3	20	ns	20, 25
WE command setup time	t_{WCS}	0		0		ns	
Write command hold time	t_{WCH}	10		15		ns	
Write command hold time (referenced to RAS)	t_{WCR}	45		55		ns	
Write command pulse width	t_{WP}	10		15		ns	
Write command to \overline{RAS} lead time	t_{RWL}	15		20		ns	
Write command to CAS lead time	t_{CWL}	15		20		ns	
Data-in setup time	t_{DS}	0		0		ns	21
Data-in hold time	t_{DH}	10		15		ns	21
Data-in hold time (referenced to RAS)	t_{DHR}	45		55		ns	
Transition time (rise or fall)	t_T	3	50	3	50	ns	9, 10
Refresh period (2,048 cycles)	t_{REF}		32		32	ms	
RAS to CAS precharge time	t_{RPC}	0		0		ns	
CAS setup time (CBR REFRESH)	t_{CSR}	10		10		ns	5
CAS hold time (CBR REFRESH)	t_{CHR}	15		15		ns	5
WE hold time (CBR REFRESH)	t_{WRH}	10		10		ns	24
WE setup time (CBR REFRESH)	t_{WRP}	10		10		ns	24
WE hold time (WCBR test cycle)	t_{WTH}	10		10		ns	24
WE setup time (WCBR test cycle)	t_{WTS}	10		10		ns	24

DRAM MODULE


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, V_{CC} = 5V, DC bias = 2.4V at 15mV RMS).
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100μs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
8. AC characteristics assume t_T = 5ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}} = V_{IH}$, data output is High-Z.
12. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
15. Assumes that tRCD ≥ tRCD (MAX).
16. If $\overline{\text{CAS}}$ is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for tCPN.
17. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, then access time is controlled exclusively by tCAC.
18. Operation within the tRAD (MAX) limit ensures that tRCD (MAX) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, then access time is controlled exclusively by tAA.
19. Either tRCH or tRRH must be satisfied for a READ cycle.
20. tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles.
22. $\overline{\text{OE}}$ is tied permanently LOW; LATE WRITE or READ-MODIFY-WRITE operations are not possible.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$ and $\overline{\text{OF}} = \text{HIGH}$.
24. tWTS and tWTH are setup and hold specifications for the $\overline{\text{WE}}$ pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of tWRP and tWRH in the CBR REFRESH cycle.
25. The 3ns minimum is a parameter guaranteed by design.
26. Column-address changed once each cycle.

READ CYCLE




EARLY WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED


FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE



RAS ONLY REFRESH CYCLE
(ADDR = A0-A10; WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




- NOTE:**
1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or $t_{CP}(\text{whichever is greater}) + t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.
 2. Assumes D and Q are tied together.

CBR REFRESH CYCLE
(A0-A10 = DON'T CARE)



HIDDEN REFRESH CYCLE²³
(\overline{WE} = HIGH)



DRAM MODULE



DRAM MODULE

DRAM MODULE

4 MEG x 36 DRAM

FAST PAGE MODE (MT36D436)
LOW POWER,
EXTENDED REFRESH (MT36D436 L)

**NEW
DRAM MODULE**

FEATURES

- Industry-standard pinout in a 72-pin small-outline-single in-line package
- High-performance CMOS silicon-gate process.
- Single 5V ±10% power supply
- All device pins are TTL-compatible
- Low power, 108mW (29mW L-version) standby; 8,100mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN; optional Extended Refresh
- 1,024-cycle refresh distributed across 16ms or 1,024-cycle Extended Refresh distributed across 128ms
- FAST PAGE MODE access cycle


OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
 - 80ns access -8
- Packages
 - 72-pin SIMM M
 - 72-pin SIMM (gold) G
- Power/Refresh
 - Normal Power/16ms Blank
 - Low Power/128ms L
- Part Number Example: MT36D436M-6 L

MARKING

PIN ASSIGNMENT (Top View)

72-Pin SIMM (DE-21)



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	19	A10	37	DQ18	55	DQ13
2	DQ1	20	DQ5	38	DQ36	56	DQ31
3	DQ19	21	DQ23	39	Vss	57	DQ14
4	DQ2	22	DQ6	40	CAS0	58	DQ32
5	DQ20	23	DQ24	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ33
7	DQ21	25	DQ25	43	CAS1	61	DQ15
8	DQ4	26	DQ8	44	RAS0	62	DQ34
9	DQ22	27	DQ26	45	NC	63	DQ35
10	Vcc	28	A7	46	NC	64	DQ16
11	NC	29	NC	47	WE	65	DQ17
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ10	67	PRD1
14	A2	32	A9	50	DQ28	68	PRD2
15	A3	33	NC	51	DQ11	69	PRD3
16	A4	34	RAS2	52	DQ29	70	PRD4
17	A5	35	DQ27	53	DQ12	71	NC
18	A6	36	DQ9	54	DQ30	72	Vss

GENERAL DESCRIPTION

The MT36D436 is a randomly accessed solid-state memory containing 4,194,304 words organized in a x36 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits which are entered 11 bits (A0-A10) at a time. $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined (A0-A10) page boundary. The FAST PAGE MODE cycle is


always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

REFRESH

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR or HIDDEN) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms (128ms on L-version), regardless of sequence.

FUNCTIONAL BLOCK DIAGRAM

NEW
DRAM MODULE



U1-U36=MT4C1004JDJ
U1-U36=MT4C1004JDJ S (L-version)

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA-IN/OUT
					tR	tC	DQ1-DQ36
Standby		H	H→X	X	X	X	High-Z
READ		L	L	H	ROW	COL	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	n/a	COL	Data-In
RAS ONLY REFRESH		L	H	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	High-Z
Extended CBR REFRESH (L-version)		H→L	L	H	X	X	High-Z

PRESENCE-DETECT

SYMBOL	-6	-7	-8
PRD1	Vss	Vss	Vss
PRD2	NC	NC	NC
PRD3	NC	Vss	NC
PRD4	NC	NC	Vss

NEW

DRAM MODULE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 36W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 6, 22) (V_{CC} = 5V ± 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V) for each package input	$\overline{\text{RAS}}, \overline{\text{CAS}}^2$	I _{I1}	-36	36	μA
	A0-A10, WE	I _{I2}	-72	72	μA
	CAS0-CAS3	I _{I3}	-18	18	μA
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V) for each package input	DQ1-DQ36	I _{OZ}	-10	10	μA
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) (RAS = CAS = V _{IH})	I _{CC1}	72	72	72	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = V _{CC} - 0.2V)	I _{CC2}	36	36	36	mA	
		7.2	7.2	7.2	mA	24
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} [MIN])	I _{CC3}	3,960	3,600	3,240	mA	2, 22, 27
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = V _{IL} , CAS, Address Cycling: t _{PC} = t _{PC} [MIN])	I _{CC4}	2,880	2,520	2,160	mA	2, 22, 27
REFRESH CURRENT: RAS ONLY Average power supply current (RAS Cycling, CAS = V _{IH} : t _{RC} = t _{RC} [MIN])	I _{CC5}	3,960	3,600	3,240	mA	2, 27
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} [MIN])	I _{CC6}	3,960	3,600	3,240	mA	2, 19
REFRESH CURRENT: Extended CBR (L-version only) Average power supply current during Extended Refresh: CAS = 0.2V or CBR cycling; RAS = t _{RAS} (MIN); WE = V _{CC} - 0.2V; A0-A10 and DIN = V _{CC} - 0.2V or 0.2V (DIN may be left open); t _{RC} = 125μs (1,024 rows at 125μs = 128ms)	I _{CC7}	10.8	10.8	10.8	mA	2, 4, 19, 24, 26

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A10	C _{i1}	200	pF	17
Input Capacitance: \overline{WE}	C _{i2}	272	pF	17
Input Capacitance: $\overline{RAS0}$, $\overline{RAS2}$	C _{i3}	132	pF	17
Input Capacitance: $\overline{CAS0}$, $\overline{CAS1}$, $\overline{CAS2}$, $\overline{CAS3}$	C _{i4}	66	pF	17
Input/Output Capacitance: DQ1-DQ36	C _{iO}	14	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) ($V_{CC} = 5V \pm 10\%$)

AC CHARACTERISTICS	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ WRITE cycle time	^t RWC	n/a		n/a		n/a		ns	21
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	n/a		n/a		n/a		ns	21
Access time from \overline{RAS}	^t RAC		60		70		80	ns	8
Access time from \overline{CAS}	^t CAC		15		20		20	ns	9
Access time from column-address	^t AA		30		35		40	ns	
Access time from \overline{CAS} precharge	^t CPA		35		40		45	ns	
\overline{RAS} pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
\overline{RAS} pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
\overline{RAS} hold time	^t RSH	15		20		20		ns	
\overline{RAS} precharge time	^t RP	40		50		60		ns	
\overline{CAS} pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
\overline{CAS} hold time	^t CSH	60		70		80		ns	
\overline{CAS} precharge time	^t CPN	10		10		10		ns	18
\overline{CAS} precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
\overline{RAS} to \overline{CAS} delay time	^t RCD	20	45	20	50	20	60	ns	13
\overline{CAS} to \overline{RAS} precharge time	^t CRP	10		10		10		ns	
Row-address setup time	^t ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		10		ns	
\overline{RAS} to column-address delay time	^t RAD	15	30	15	35	15	40	ns	23
Column-address setup time	^t ASC	0		0		0		ns	
Column-address hold time	^t CAH	10		15		15		ns	
Column-address hold time (referenced to \overline{RAS})	^t AR	45		50		55		ns	
Column-address to \overline{RAS} lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to \overline{CAS})	^t RCH	0		0		0		ns	14

NEW DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) ($V_{CC} = 5V \pm 10\%$)

NEW DRAM MODULE

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Read command hold time (referenced to RAS)	t_{RRH}	0		0		0		ns	14
CAS to output in Low-Z	t_{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	3	15	3	20	3	20	ns	12, 25
WE command setup time	t_{WCS}	0		0		0		ns	
Write command hold time	t_{WCH}	10		15		15		ns	
Write command hold time (referenced to RAS)	t_{WCR}	45		55		60		ns	
Write command pulse width	t_{WP}	10		15		15		ns	
Write command to RAS lead time	t_{RWL}	15		20		20		ns	
Write command to CAS lead time	t_{CWL}	15		20		20		ns	
Data-in setup time	t_{DS}	0		0		0		ns	15
Data-in hold time	t_{DH}	10		15		15		ns	15
Data-in hold time (referenced to RAS)	t_{DHR}	45		55		60		ns	
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	5, 16
Refresh period (1,024 cycles)	t_{REF}		16/128*		16/128*		16/128*	ms	
RAS to CAS precharge time	t_{RPC}	0		0		0		ns	
CAS setup time (CBR REFRESH)	t_{CSR}	10		10		10		ns	19
CAS hold time (CBR REFRESH)	t_{CHR}	10		10		10		ns	19
WE hold time (CBR REFRESH)	t_{WRH}	10		10		10		ns	28
WE setup time (CBR REFRESH)	t_{WRP}	10		10		10		ns	28
WE hold time (WCBR test cycle)	t_{WTH}	10		10		10		ns	28
WE setup time (WCBR test cycle)	t_{WTS}	10		10		10		ns	28


*L-version only

NOTES


1. All voltages referenced to V_{SS}.
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100μs is required after power-up followed by any eight $\overline{\text{RAS}}$ REFRESH cycles ($\overline{\text{RAS}}$ ONLY or CBR with $\overline{\text{WE}}$ HIGH) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the 'REF refresh requirement is exceeded.
4. AC characteristics assume 'T = 5ns.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that 'tRCD < 'tRCD (MAX). If 'tRCD is greater than the maximum recommended value shown in this table, 'tRAC will increase by the amount that 'tRCD exceeds the value shown.
9. Assumes that 'tRCD ≥ 'tRCD (MAX).
10. If $\overline{\text{CAS}} = \text{V}_{\text{IH}}$, data output is High-Z.
11. If $\overline{\text{CAS}} = \text{V}_{\text{IL}}$, data output may contain data from the last valid READ cycle.
12. 'tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
13. Operation within the 'tRCD (MAX) limit ensures that 'tRAC (MAX) can be met. 'tRCD (MAX) is specified as a reference point only; if 'tRCD is greater than the specified 'tRCD (MAX) limit, then access time is controlled exclusively by 'tCAC.
14. Either 'tRCH or 'tRRH must be satisfied for a READ cycle.
15. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, V_{CC} = 5V, DC bias = 2.4V at 15mV RMS).
18. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for 'tCPN.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$.
21. LATE WRITE, READ WRITE or READ-MODIFY-WRITE cycles are not available.
22. I_{CC} is dependent on cycle rates.
23. Operation within the 'tRAD (MAX) limit ensures that 'tRCD (MAX) can be met. 'tRAD (MAX) is specified as a reference point only; if 'tRAD is greater than the specified 'tRAD (MAX) limit, then access time is controlled exclusively by 'tAA.
24. Applies to L-version only.
25. The 3ns minimum is a parameter guaranteed by design.
26. Extended refresh current is reduced as 'tRAS is reduced from its maximum specification during the extended refresh cycle.
27. Column-address changed once each cycle.
28. Extended refresh current is reduced as 'tRAS is reduced from its maximum specification during the extended refresh cycle.

NEW
DRAM MODULE

READ CYCLE




EARLY WRITE CYCLE






DON'T CARE
 UNDEFINED

FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE




 DON'T CARE
 UNDEFINED

NEW DRAM MODULE

RAS ONLY REFRESH CYCLE
(ADDR = A0-A9; A10 and WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




DON'T CARE
 UNDEFINED



- NOTE:**
1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or $t_{CP}(\text{whichever is greater}) + t_{DS}(\text{MIN}) + \text{any guardband}$ between data-out and driving the bus with the new data-in.
 2. Assumes D and Q are tied together.

CBR REFRESH CYCLE
(A0-A10 = DON'T CARE)




EXTENDED CBR REFRESH CYCLE ²⁴
(A0-A10 = DON'T CARE)



 DON'T CARE
 UNDEFINED

HIDDEN REFRESH CYCLE ²⁰
(\overline{WE} = HIGH)



NEW
DRAM MODULE

DRAM MODULE

8 MEG x 36, 16 MEG x 18 FAST PAGE MODE

FEATURES

- Industry-standard pinout in a 72-pin single-in-line package
- High-performance CMOS silicon-gate process
- Single 5V $\pm 10\%$ power supply
- All device pins are TTL-compatible
- Low power, 72mW standby; 2,536mW active, typical
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN
- 2,048-cycle refresh distributed across 32ms
- FAST PAGE MODE access cycle
- Multiple RAS lines allow x18 or x36 widths

OPTIONS

- Timing

60ns access	-6
70ns access	-7
- Packages

Leadless 72-pin SIMM	M
Leadless 72-pin SIMM (gold)	G
- Part Number Example: MT24D836G-6

MARKING


GENERAL DESCRIPTION

The MT24D836 is a randomly accessed solid-state memory containing 8,388,608 words organized in a x36 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits, which are entered 11 bits (A0-A10) at a time. RAS is used to latch the first 11 bits and CAS the latter 11 bits. A READ or WRITE cycle is selected with the WE input. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of CAS. Since WE goes LOW prior to CAS going LOW, the output pin(s) remain open (High-Z) until the next CAS cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined (A0-A10) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by RAS followed by a column-address strobed-in by CAS. CAS may be toggled-in by holding RAS LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the FAST PAGE MODE operation.

PIN ASSIGNMENT (Top View)

72-Pin SIMM (DE-15)




PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	19	A10	37	DQ18	55	DQ13
2	DQ1	20	DQ5	38	DQ36	56	DQ31
3	DQ19	21	DQ23	39	Vss	57	DQ14
4	DQ2	22	DQ6	40	CAS0	58	DQ32
5	DQ20	23	DQ24	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ33
7	DQ21	25	DQ25	43	CAS1	61	DQ15
8	DQ4	26	DQ8	44	RAS0	62	DQ34
9	DQ22	27	DQ26	45	RAS1	63	DQ16
10	Vcc	28	A7	46	NC	64	DQ35
11	NC	29	NC	47	WE	65	DQ17
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ10	67	PRD1
14	A2	32	A9	50	DQ28	68	PRD2
15	A3	33	RAS3	51	DQ11	69	PRD3
16	A4	34	RAS2	52	DQ29	70	PRD4
17	A5	35	DQ27	53	DQ12	71	NC
18	A6	36	DQ9	54	DQ30	72	Vss

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE) or RAS REFRESH cycle (RAS ONLY, CBR or HIDDEN) so that all 2,048 combinations of RAS addresses (A0-A10) are executed at least every 32ms, regardless of sequence. The CBR REFRESH cycle will invoke the refresh counter for automatic RAS addressing.

For x18 applications, the corresponding DQ and CAS pins must be connected together (DQ1 to DQ17, DQ2 to DQ18 and so forth, and CAS0 to CAS2 and CAS1 to CAS3). Each RAS is then a bank select for the x18 memory organization.

FUNCTIONAL BLOCK DIAGRAM



U1-U16 = MT4C4M81DJ
U17-U24 = MT4C1004UDJ

DRAM MODULE

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA-IN/OUT
					t _R	t _C	DQ1-DQ36
Standby		H	H→X	X	X	X	High-Z
READ		L	L	H	ROW	COL	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	n/a	COL	Data-In
RAS ONLY REFRESH		L	H	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	High-Z


PRESENCE-DETECT

SYMBOL	-6	-7
PRD1	NC	NC
PRD2	V _{ss}	V _{ss}
PRD3	NC	V _{ss}
PRD4	NC	NC



MT24D836
8 MEG x 36, 16 MEG x 18 DRAM MODULE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 24W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{cc} = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{cc}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{cc} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V) for each package input	RAS0-RAS3	I _{I1}	-12	12	μA
	A0-A10, WE	I _{I2}	-48	48	μA
	CAS0-CAS3	I _{I3}	-12	12	μA
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V) for each package input	DQ1-DQ36	I _{OZ}	-20	20	μA
	OUTPUT LEVELS	V _{OH}	2.4		V
Output High Voltage (I _{OUT} = -5mA)					
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-6	-7		
STANDBY CURRENT: (TTL) (RAS = CAS = V _{IH})	I _{cc1}	48	48	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Other Inputs = V _{cc} -0.2V)	I _{cc2}	24	24	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} [MIN])	I _{cc3}	1424	1224	mA	3, 4, 26
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = V _{IL} , CAS, Address Cycling: t _{PC} = t _{PC} [MIN])	I _{cc4}	984	864	mA	3, 4, 26
REFRESH CURRENT: RAS ONLY Average power supply current (RAS Cycling, CAS = V _{IH} : t _{RC} = t _{RC} [MIN])	I _{cc5}	1424	1224	mA	3, 26
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} [MIN])	I _{cc6}	1424	1224	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10	C _{I1}		140	pF	2
Input Capacitance: \overline{WE}	C _{I2}		188	pF	2
Input Capacitance: $\overline{RAS0}$, $\overline{RAS1}$, $\overline{RAS2}$, $\overline{RAS3}$	C _{I3}		50	pF	2
Input Capacitance: $\overline{CAS0}$, $\overline{CAS1}$, $\overline{CAS2}$, $\overline{CAS3}$	C _{I4}		50	pF	2
Input/Output Capacitance: DQ1-DQ36	C _{I0}		20	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 22) ($V_{CC} = 5V \pm 10\%$)

AC CHARACTERISTICS		-6		-7			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	110		130		ns	
READ WRITE cycle time	^t RWC	n/a		n/a		ns	22
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	n/a		n/a		ns	22
Access time from \overline{RAS}	^t RAC		60		70	ns	14
Access time from \overline{CAS}	^t CAC		15		20	ns	15
Access time from column-address	^t AA		30		35	ns	
Access time from \overline{CAS} precharge	^t CPA		35		40	ns	
\overline{RAS} pulse width	^t RAS	60	100,000	70	100,000	ns	
\overline{RAS} pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	ns	
\overline{RAS} hold time	^t RSH	15		20		ns	
\overline{RAS} precharge time	^t RP	40		50		ns	
\overline{CAS} pulse width	^t CAS	15	100,000	20	100,000	ns	
\overline{CAS} hold time	^t CSH	60		70		ns	
\overline{CAS} precharge time	^t CPN	10		10		ns	16
\overline{CAS} precharge time (FAST PAGE MODE)	^t CP	10		10		ns	
\overline{RAS} to \overline{CAS} delay time	^t RCD	20	45	20	50	ns	17
\overline{CAS} to \overline{RAS} precharge time	^t CRP	10		10		ns	
Row-address setup time	^t ASR	0		0		ns	
Row-address hold time	^t RAH	10		10		ns	
\overline{RAS} to column-address delay time	^t RAD	15	30	15	35	ns	18
Column-address setup time	^t ASC	0		0		ns	
Column-address hold time	^t CAH	10		15		ns	
Column-address hold time (referenced to \overline{RAS})	^t AR	50		55		ns	
Column-address to \overline{RAS} lead time	^t RAL	30		35		ns	
Read command setup time	^t RCS	0		0		ns	
Read command hold time (referenced to \overline{CAS})	^t RCH	0		0		ns	19
Read command hold time (referenced to \overline{RAS})	^t RRH	0		0		ns	19
\overline{CAS} to output in Low-Z	^t CLZ	3		3		ns	25

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = 5V \pm 10\%$)

AC CHARACTERISTICS		-6		-7			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Output buffer turn-off delay	t_{OFF}	3	15	3	20	ns	20, 25
\overline{WE} command setup time	t_{WCS}	0		0		ns	
Write command hold time	t_{WCH}	10		15		ns	
Write command hold time (referenced to \overline{RAS})	t_{WCR}	45		55		ns	
Write command pulse width	t_{WP}	10		15		ns	
Write command to \overline{RAS} lead time	t_{RWL}	15		20		ns	
Write command to \overline{CAS} lead time	t_{CWL}	15		20		ns	
Data-in setup time	t_{DS}	0		0		ns	21
Data-in hold time	t_{DH}	10		15		ns	21
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	45		55		ns	
Transition time (rise or fall)	t_T	3	50	3	50	ns	9, 10
Refresh period (2,048 cycles)	t_{REF}		32		32	ms	
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	0		0		ns	
\overline{CAS} setup time (CBR test cycle)	t_{CSR}	10		10		ns	5
\overline{CAS} hold time (CBR test cycle)	t_{CHR}	15		15		ns	5
\overline{WE} hold time (CBR test cycle)	t_{WRH}	10		10		ns	24
\overline{WE} setup time (CBR test cycle)	t_{WRP}	10		10		ns	24
\overline{WE} hold time (WCBR test cycle)	t_{WTH}	10		10		ns	24
\overline{WE} setup time (WCBR test cycle)	t_{WTS}	10		10		ns	24


DRAM MODULE

NOTES


1. All voltages referenced to V_{SS}.
2. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, V_{CC} = 5V, DC bias = 2.4V at 15mV RMS)
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100μs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
8. AC characteristics assume tT = 5ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If CAS = V_{IH}, data output is High-Z.
12. If CAS = V_{IL}, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
15. Assumes that tRCD ≥ tRCD (MAX).
16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for tCPN.
17. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, then access time is controlled exclusively by tCAC.
18. Operation within the tRAD (MAX) limit ensures that tRCD (MAX) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, then access time is controlled exclusively by tAA.
19. Either tRCH or tRRH must be satisfied for a READ cycle.
20. tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. These parameters are referenced to CAS leading edge in EARLY WRITE cycles.
22. OE is tied permanently LOW; LATE WRITE or READ-MODIFY-WRITE operations are not possible.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE=HIGH.
24. tWTS and tWTH are setup and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of tWRP and tWRH in the CBR REFRESH cycle.
25. The 3ns minimum is a parameter guaranteed by design.
26. Column-address changed once each cycle.



READ CYCLE




EARLY WRITE CYCLE




DON'T CARE
 UNDEFINED

DRAM MODULE

RAS ONLY REFRESH CYCLE
(ADDR = A0-A10; WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




- NOTE:**
1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or t_{CP} (whichever is greater) + $t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.
 2. Assumes D and Q are tied together.

CBR REFRESH CYCLE
(A0-A10 = DON'T CARE)



HIDDEN REFRESH CYCLE ²³
($\overline{WE} = \text{HIGH}$)



DON'T CARE
 UNDEFINED



MT24D836
8 MEG x 36, 16 MEG x 18 DRAM MODULE

 DRAM MODULE

DRAM MODULE

1 MEG x 40 DRAM

FAST PAGE MODE (MT10D140)
LOW POWER,
EXTENDED REFRESH (MT10D140 L)

FEATURES

- 72-pin single-in-line package
- High-performance CMOS silicon-gate process.
- Single 5V $\pm 10\%$ power supply
- All device pins are TTL-compatible
- Low power, 30mW (8mW L-version) standby; 2,250mW active, typical
- FAST PAGE MODE access cycle
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN; optional Extended Refresh
- 1,024-cycle refresh distributed across 16ms or 1,024-cycle Extended Refresh distributed across 128ms


OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
 - 80ns access -8
- Packages
 - Leadless 72-pin SIMM (gold) G
- Power/Refresh
 - Normal power/16ms Blank
 - Low power/128ms L
- Part Number Example: MT10D140G-6 L

MARKING

PIN ASSIGNMENT (Top View)

72-Pin SIMM (DE-9)



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	19	$\overline{\text{OE}}$	37	DQ34	55	DQ12
2	DQ1	20	DQ5	38	DQ36	56	DQ28
3	DQ17	21	DQ21	39	Vss	57	DQ13
4	DQ2	22	DQ6	40	$\overline{\text{CAS}}$	58	DQ29
5	DQ18	23	DQ22	41	NC	59	Vcc
6	DQ3	24	DQ7	42	NC	60	DQ30
7	DQ19	25	DQ23	43	$\overline{\text{CAS}}$	61	DQ14
8	DQ4	26	DQ8	44	$\overline{\text{RAS}}$	62	DQ31
9	DQ20	27	DQ24	45	NC	63	DQ15
10	Vcc	28	A7	46	DQ38	64	DQ32
11	NC	29	DQ37	47	$\overline{\text{WE}}$	65	DQ16
12	A0	30	Vcc	48	Vss	66	DQ39
13	A1	31	A8	49	DQ9	67	PRD1
14	A2	32	A9	50	DQ25	68	PRD2
15	A3	33	NC	51	DQ10	69	PRD3
16	A4	34	NC	52	DQ26	70	PRD4
17	A5	35	DQ35	53	DQ11	71	DQ40
18	A6	36	DQ33	54	DQ27	72	Vss

DRAM MODULE

GENERAL DESCRIPTION


The MT10D140 is a randomly accessed solid-state memory containing 1,048,576 words organized in a x40 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. READ or WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. EARLY WRITE occurs when $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW; the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined (A0-A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR or HIDDEN) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms (128ms on L-version), regardless of sequence.

FUNCTIONAL BLOCK DIAGRAM

DRAM MODULE



U1-U10 = MT4C4001JDJ
U1-U10 = MT4C4001JDJ S (L-version)

TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT	NOTES
						'R	'C	DQ1-DQ40	
Standby		H	H→X	X	X	X	X	High-Z	
READ		L	L	H	L	ROW	COL	Data-Out	
EARLY WRITE		L	L	L	X	ROW	COL	Data-In	
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out	
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out	
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In	
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In	
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	
RAS ONLY REFRESH		H	X	X	X	ROW	n/a	High-Z	
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out	
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In	
CBR REFRESH		H→L	L	H	X	X	X	High-Z	
Extended CBR REFRESH		H→L	L	H	X	X	X	High-Z	22

DRAM MODULE

PRESENCE-DETECT-INDUSTRY STANDARD

SYMBOL	-6	-7	-8
PRD1	Vss	Vss	Vss
PRD2	Vss	Vss	Vss
PRD3	NC	Vss	NC
PRD4	NC	NC	Vss

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 10W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 6, 26) (Vcc = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	Vcc+1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V) for each package input	A0-A9, \overline{WE} , \overline{OE}	I _I	-20	20	μA
	$\overline{RAS0}$, $\overline{CAS0}$	I _{I2}	-10	10	μA
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V) for each package input	DQ1-DQ40	I _{OZ}	-10	10	μA
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I _{CC3}	20	20	20	mA	
STANDBY CURRENT: (CMOS) Power supply standby current ($\overline{RAS} = \overline{CAS} = V_{cc} - 0.2V$) (All other inputs at Vcc -0.2V)	I _{CC4}	10	10	10	mA	
		2	2	2	mA	22
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} and $\overline{CAS} =$ Cycling; $t_{RC} = t_{RC} [MIN]$)	I _{CC1}	1100	1000	900	mA	2, 25, 28
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, $\overline{CAS} =$ Cycling; $t_{PC} = t_{PC} [MIN]$)	I _{CC2}	800	700	600	mA	2, 25, 28
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current ($\overline{RAS} =$ Cycling; $\overline{CAS} = V_{IH}$)	I _{CC5}	1100	1000	900	mA	25, 28
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} and $\overline{CAS} =$ Cycling)	I _{CC6}	1100	1000	900	mA	19, 25
REFRESH CURRENT: Extended CBR (L-version only) Average power supply current during Extended Refresh: $\overline{CAS} = 0.2V$ or CBR cycling; $\overline{RAS} = t_{RAS} [MIN]$; \overline{WE} , A0-A9 and D _{IN} = Vcc - 0.2V or 0.2V (D _{IN} may be left open); $t_{RC} = 125\mu s$ (1024 rows at 125μs = 128ms)	I _{CC7}	3	3	3	mA	19, 22, 25

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{i1}		60	pF	17
Input Capacitance: WE, OE, RAS0, CAS0	C _{i2}		80	pF	17
Input/Output Capacitance: DQ1-DQ40	C _{io}		10	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

Notes: 3, 4, 5, 6, 7, 10, 11, 16) (V_{cc} = 5V ±10%)

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ WRITE cycle time	^t RWC	165		185		205		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	85		100		105		ns	
Access time from RAS	^t RAC		60		70		80	ns	8
Access time from CAS	^t CAC		15		20		20	ns	9
Access time from column-address	^t AA		30		35		40	ns	
Access time from CAS precharge	^t CPA		35		40		45	ns	
RAS pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	^t RSH	15		20		20		ns	
RAS precharge time	^t RP	45		50		60		ns	
CAS pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
CAS hold time	^t CSH	60		70		80		ns	
CAS precharge time	^t CPN	10		10		10		ns	18
CAS precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
RAS to CAS delay time	^t RCD	20	45	20	50	20	60	ns	13
CAS to RAS precharge time	^t CRP	10		10		10		ns	
Row-address setup time	^t ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		10		ns	
RAS to column-address delay time	^t RAD	15	30	15	35	15	40	ns	21
Column-address setup time	^t ASC	0		0		0		ns	
Column-address hold time	^t CAH	10		15		15		ns	
Column-address hold time (referenced to RAS)	^t AR	45		50		55		ns	
Column-address to RAS lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to CAS)	^t RCH	0		0		0		ns	14
Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	14

DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16) ($V_{cc} = 5V \pm 10\%$)

DRAM MODULE


AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
CAS to output in Low-Z	t_{CLZ}	0		0		0		ns	
Output buffer turn-off delay	t_{OFF}	3	15	3	20	3	20	ns	12, 23, 27
WE command setup time	t_{WCS}	0		0		0		ns	24
Write command hold time	t_{WCH}	10		15		15		ns	
Write command hold time (referenced to RAS)	t_{WCR}	45		55		60		ns	
Write command pulse width	t_{WP}	10		15		15		ns	
Write command to RAS lead time	t_{RWL}	15		20		20		ns	
Write command to CAS lead time	t_{CWL}	15		20		20		ns	
Data-in setup time	t_{DS}	0		0		0		ns	15
Data-in hold time	t_{DH}	10		15		15		ns	15
Data-in hold time (referenced to RAS)	t_{DHR}	45		55		60		ns	
RAS to WE delay time	t_{RWD}	90		100		110		ns	24
Column-address to WE delay time	t_{AWD}	55		65		70		ns	24
CAS to WE delay time	t_{CWD}	40		50		50		ns	24
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	5, 16
Refresh period (1024 cycles)	t_{REF}		16/128*		16/128*		16/128*	ms	
RAS to CAS precharge time	t_{RPC}	0		0		0		ns	19
CAS setup time (CBR REFRESH)	t_{CSR}	10		10		10		ns	19
CAS hold time (CBR REFRESH)	t_{CHR}	10		10		10		ns	19
OE setup prior to RAS during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	20
Output disable	t_{OD}		15		20		20	ns	23
Output enable	t_{OE}	15		20		20		ns	
OE hold time from WE during READ-MODIFY-WRITE cycle	t_{OEH}	15		20		20		ns	25
WE hold time (CBR REFRESH)	t_{WRH}	10		10		10		ns	29
WE setup time (CBR REFRESH)	t_{WRP}	10		10		10		ns	29
WE hold time (WCBR Test Cycle)	t_{WTH}	10		10		10		ns	29
WE setup time (WCBR Test Cycle)	t_{WTS}	10		10		10		ns	29

*L-version only


NOTES

1. All voltages referenced to V_{SS}.
2. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100μs is required after power-up followed by any eight RAS cycles before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the 16ms (128ms L version) refresh requirement is exceeded.
4. AC characteristics assume t_T = 5ns.
5. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that t_{RCD} < t_{RCD} (MAX). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
9. Assumes that t_{RCD} ≥ t_{RCD} (MAX).
10. If CAS = V_{IH}, data output is High-Z.
11. If CAS = V_{IL}, data output may contain data from the last valid READ cycle.
12. t_{OFF} (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
13. Operation within the t_{RCD} (MAX) limit ensures that t_{RAC} (MAX) can be met. t_{RCD} (MAX) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (MAX) limit, then access time is controlled exclusively by t_{CAC}.
14. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
15. These parameters are referenced to CAS leading edge in EARLY WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
17. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, V_{CC} = 5V, DC bias = 2.4V at 15mV RMS).
18. If CAS is LOW at the falling edge of RAS, data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for t_{CPN}.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE = HIGH.
21. Operation within the t_{RAD} (MAX) limit ensures that t_{RCD} (MAX) can be met. t_{RAD} (MAX) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (MAX) limit, then access time is controlled exclusively by t_{AA}.
22. L-version only.
23. t_{WCS}, t_{RWD}, t_{AWD} and t_{CWD} are not restrictive operating parameters. t_{WCS} applies to EARLY WRITE cycles. t_{RWD}, t_{AWD} and t_{CWD} apply to READ-MODIFY-WRITE cycles. If t_{WCS} ≥ t_{WCS} (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If t_{RWD} ≥ t_{RWD} (MIN), t_{AWD} ≥ t_{AWD} (MIN) and t_{CWD} ≥ t_{CWD} (MIN), the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE WRITE (OE-controlled) cycle. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are not applicable in a LATE WRITE cycle.
24. LATE WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OEH} met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. If OE is taken back LOW while CAS remains LOW, the DQs will remain open.
25. I_{CC} is dependent on cycle rates.
26. All other inputs at V_{CC} -0.2V.
27. The 3ns minimum is a parameter guaranteed by design.
28. Column-address changed once each cycle.
29. t_{WTS} and t_{WTH} are setup and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.

READ CYCLE




EARLY WRITE CYCLE



▨ DON'T CARE


▩ UNDEFINED

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




DRAM MODULE

FAST-PAGE-MODE READ CYCLE




▨ DON'T CARE
▩ UNDEFINED

RAS ONLY REFRESH CYCLE
(ADDR = A0-A9; and WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




▨ DON'T CARE
▩ UNDEFINED

NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or $t_{CP}(\text{whichever is greater}) + t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.


CBR REFRESH CYCLE
(A0-A9, \overline{OE} = DON'T CARE)



EXTENDED CBR REFRESH CYCLE²²
(A0-A9, \overline{OE} = DON'T CARE)



HIDDEN REFRESH CYCLE²⁰
(\overline{WE} = HIGH; \overline{OE} = LOW)



▨ DON'T CARE
▩ UNDEFINED

DRAM MODULE

DRAM MODULE

2 MEG x 40 DRAM

FAST PAGE MODE (MT20D240)
LOW POWER,
EXTENDED REFRESH (MT20D240 L)

FEATURES

- 72-pin single-in-line package
- High-performance CMOS silicon-gate process.
- Single 5V ±10% power supply
- All device pins are TTL-compatible
- Low power, 60mW (16mW L-version) standby; 2,280mW active, typical
- FAST PAGE MODE access cycle
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN; optional Extended Refresh
- 1,024-cycle refresh distributed across 16ms or 1,024-cycle Extended Refresh distributed across 128ms (L-version)

OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
 - 80ns access -8
- Packages
 - Leadless 72-pin SIMM (gold) G
- Power/Refresh
 - Normal power/16ms Blank
 - Low power/128ms L
- Part Number Example: MT20D240G-6 L


MARKING

GENERAL DESCRIPTION

The MT20D240 is a randomly accessed solid-state memory containing 2,097,152 words organized in a x40 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. READ or WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. EARLY WRITE occurs when $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW; the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle.

PIN ASSIGNMENT (Top View)

72-Pin SIMM (DE-10)




PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	19	$\overline{\text{OE}}$	37	DQ34	55	DQ12
2	DQ1	20	DQ5	38	DQ36	56	DQ28
3	DQ17	21	DQ21	39	Vss	57	DQ13
4	DQ2	22	DQ6	40	$\overline{\text{CAS}}$	58	DQ29
5	DQ18	23	DQ22	41	NC	59	Vcc
6	DQ3	24	DQ7	42	NC	60	DQ30
7	DQ19	25	DQ23	43	$\overline{\text{CAS}}$	61	DQ14
8	DQ4	26	DQ8	44	$\overline{\text{RAS}}$	62	DQ31
9	DQ20	27	DQ24	45	$\overline{\text{RAS}}$	63	DQ15
10	Vcc	28	A7	46	DQ38	64	DQ32
11	NC	29	DQ37	47	$\overline{\text{WE}}$	65	DQ16
12	A0	30	Vcc	48	Vss	66	DQ39
13	A1	31	A8	49	DQ9	67	PRD1
14	A2	32	A9	50	DQ25	68	PRD2
15	A3	33	NC	51	DQ10	69	PRD3
16	A4	34	NC	52	DQ26	70	PRD4
17	A5	35	DQ35	53	DQ11	71	DQ40
18	A6	36	DQ33	54	DQ27	72	Vss

DRAM MODULE

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined (A0-A9) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR or HIDDEN) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 16ms (128ms on L-version), regardless of sequence.

FUNCTIONAL BLOCK DIAGRAM



U1-U20 = MT4C4001JDJ
or U1-U20 = MT4C4001JDJ S (L-version)

DRAM MODULE

TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT	NOTES
						'R	'C	DQ1-DQ40	
Standby		H	H→X	X	X	X	X	High-Z	
READ		L	L	H	L	ROW	COL	Data-Out	
EARLY WRITE		L	L	L	X	ROW	COL	Data-In	
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out	
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out	
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In	
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In	
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	
RAS ONLY REFRESH		H	X	X	X	ROW	n/a	High-Z	
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out	
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In	
CBR REFRESH		H→L	L	H	X	X	X	High-Z	
Extended CBR REFRESH		H→L	L	H	X	X	X	High-Z	22

DRAM MODULE

PRESENCE-DETECT-INDUSTRY STANDARD

SYMBOL	-6	-7	-8
PRD1	NC	NC	NC
PRD2	NC	NC	NC
PRD3	NC	Vss	NC
PRD4	NC	NC	Vss

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 20W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 6, 26) (V_{cc} = 5V ±10%)

DRAM MODULE

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{cc}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{cc} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V) for each package input	A0-A9, \overline{WE} , \overline{OE}	I _I	-40	40	μA
	RAS0-1, CAS0-1	I _{I2}	-20	20	μA
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V) for each package input	DQ1-DQ40	I _{OZ}	-20	20	μA
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) (RAS = CAS = V _{IH})	I _{cc3}	40	40	40	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = V _{cc} -0.2V) (All other inputs at V _{cc} -0.2V)	I _{cc4}	20	20	20	mA	
		4	4	4	mA	22
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS and CAS = Cycling; t _{RC} = t _{RC} [MIN])	I _{cc1}	1120	1020	920	mA	2, 25, 28
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = V _{IL} , CAS = Cycling; t _{PC} = t _{PC} [MIN])	I _{cc2}	820	720	620	mA	2, 25, 28
REFRESH CURRENT: RAS ONLY Average power supply current (RAS = Cycling; CAS = V _{IH})	I _{cc5}	1120	1020	920	mA	25, 28
REFRESH CURRENT: CBR Average power supply current (RAS and CAS = Cycling)	I _{cc6}	1120	1020	920	mA	19, 25
REFRESH CURRENT: Extended CBR (L-version only) Average power supply current during Extended Refresh: CAS = 0.2V or CBR cycling; RAS = t _{RAS} (MIN); WE, A0-A9 and DIN = V _{cc} - 0.2V or 0.2V (DIN may be left open); t _{RC} = 125μs (1,024 rows at 125μs = 128ms)	I _{cc7}	6	6	6	mA	19, 22, 25

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}		120	pF	17
Input Capacitance: \overline{WE} , \overline{OE}	C _{I2}		160	pF	17
Input Capacitance: $\overline{RAS0}$, $\overline{RAS1}$, $\overline{CAS0}$, $\overline{CAS1}$	C _{I3}		84	pF	17
Input/Output Capacitance: DQ1-DQ40	C _{I0}		18	pF	17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 3, 7, 10, 11, 16) (V_{cc} = 5V ±10%)

AC CHARACTERISTICS	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
READ WRITE cycle time	^t RWC	165		185		205		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	85		100		105		ns	
Access time from \overline{RAS}	^t RAC		60		70		80	ns	8
Access time from \overline{CAS}	^t CAC		15		20		20	ns	9
Access time from column-address	^t AA		30		35		40	ns	
Access time from \overline{CAS} precharge	^t CPA		35		40		45	ns	
\overline{RAS} pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
\overline{RAS} pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
\overline{RAS} hold time	^t RSH	15		20		20		ns	
\overline{RAS} precharge time	^t RP	45		50		60		ns	
\overline{CAS} pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
\overline{CAS} hold time	^t CSH	60		70		80		ns	
\overline{CAS} precharge time	^t CPN	10		10		10		ns	18
\overline{CAS} precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	
\overline{RAS} to \overline{CAS} delay time	^t RCD	20	45	20	50	20	60	ns	13
\overline{CAS} to \overline{RAS} precharge time	^t CRP	10		10		10		ns	
Row-address setup time	^t ASR	0		0		0		ns	
Row-address hold time	^t RAH	10		10		10		ns	
\overline{RAS} to column-address delay time	^t RAD	15	30	15	35	15	40	ns	21
Column-address setup time	^t ASC	0		0		0		ns	
Column-address hold time	^t CAH	10		15		15		ns	
Column-address hold time (referenced to \overline{RAS})	^t AR	45		50		55		ns	
Column-address to \overline{RAS} lead time	^t RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to \overline{CAS})	^t RCH	0		0		0		ns	14

DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16) (V_{CC} = 5V ±10%)

DRAM MODULE


AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	14
CAS to output in Low-Z	^t CLZ	0		0		0		ns	
Output buffer turn-off delay	^t OFF	3	15	3	20	3	20	ns	12, 23, 27
WE command setup time	^t WCS	0		0		0		ns	24
Write command hold time	^t WCH	10		15		15		ns	
Write command hold time (referenced to RAS)	^t WCR	45		55		60		ns	
Write command pulse width	^t WP	10		15		15		ns	
Write command to RAS lead time	^t RWL	15		20		20		ns	
Write command to CAS lead time	^t CWL	15		20		20		ns	
Data-in setup time	^t DS	0		0		0		ns	15
Data-in hold time	^t DH	10		15		15		ns	15
Data-in hold time (referenced to RAS)	^t DHR	45		55		60		ns	
RAS to WE delay time	^t RWD	90		100		110		ns	24
Column-address to WE delay time	^t AWD	55		65		70		ns	24
CAS to WE delay time	^t CWD	40		50		50		ns	24
Transition time (rise or fall)	^t T	3	50	3	50	3	50	ns	5, 16
Refresh period (1,024 cycles)	^t REF		16/128*		16/128*		16/128*	ms	
RAS to CAS precharge time	^t RPC	0		0		0		ns	19
CAS setup time (CBR REFRESH)	^t CSR	10		10		10		ns	19
CAS hold time (CBR REFRESH)	^t CHR	10		10		10		ns	19
OE setup prior to RAS during HIDDEN REFRESH cycle	^t ORD	0		0		0		ns	20
Output disable	^t OD		15		20		20	ns	23
Output enable	^t OE	15		20		20		ns	
OE hold time from WE during READ-MODIFY-WRITE cycle	^t OEH	15		20		20		ns	25
WE hold time (CBR REFRESH)	^t WRH	10		10		10		ns	29
WE setup time (CBR REFRESH)	^t WRP	10		10		10		ns	29
WE hold time (WCBR REFRESH)	^t WTH	10		10		10		ns	29
WE setup time (WCBR REFRESH)	^t WTS	10		10		10		ns	29

*L-version only

NOTES


1. All voltages referenced to Vss.
2. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
3. An initial pause of 100µs is required after power-up followed by any eight RAS cycles before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the 16ms (128ms L version) refresh requirement is exceeded.
4. AC characteristics assume tT = 5ns.
5. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIH and VIL).
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ TA ≤ 70°C) is assured.
7. Measured with a load equivalent to two TTL gates and 100pF.
8. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
9. Assumes that tRCD ≥ tRCD (MAX).
10. If CAS = VIH, data output is High-Z.
11. If CAS = VIL, data output may contain data from the last valid READ cycle.
12. tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
13. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, then access time is controlled exclusively by tCAC.
14. Either tRCH or tRRH must be satisfied for a READ cycle.
15. These parameters are referenced to CAS leading edge in EARLY WRITE cycles.
16. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
17. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, Vcc = 5V, DC bias = 2.4V at 15mV RMS).
18. If CAS is LOW at the falling edge of RAS, data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for tCPN.
19. On-chip refresh and address counters are enabled.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE = HIGH.
21. Operation within the tRAD (MAX) limit ensures that tRCD (MAX) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, then access time is controlled exclusively by tAA.
22. L-version only.
23. tWCS, tRWD, tAWD and tCWD are not restrictive operating parameters. tWCS applies to EARLY WRITE cycles. tRWD, tAWD and tCWD apply to READ-MODIFY-WRITE cycles. If tWCS ≥ tWCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tRWD ≥ tRWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE WRITE (OE-controlled) cycle. tWCS, tRWD, tCWD and tAWD are not applicable in a LATE WRITE cycle.
24. LATE WRITE and READ-MODIFY-WRITE cycles must have both tOD and tOEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. If OE is taken back LOW while CAS remains LOW, the DQs will remain open.
25. Icc is dependent on cycle rates.
26. All other inputs at Vcc -0.2V.
27. The 3ns minimum is a parameter guaranteed by design.
28. Column-address changed once each cycle.
29. tWTS and tWTH are setup and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of tWRP and tWRH in the CBR REFRESH cycle.

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




DRAM MODULE

FAST-PAGE-MODE READ CYCLE




▨ DON'T CARE
▩ UNDEFINED


CBR REFRESH CYCLE
(A0-A9, OE = DON'T CARE)



EXTENDED CBR REFRESH CYCLE²²
(A0-A9, OE = DON'T CARE)



HIDDEN REFRESH CYCLE²⁰
(WE = HIGH; OE = LOW)



▨ DON'T CARE
▩ UNDEFINED

DRAM MODULE

DRAM MODULE

4 MEG x 40 DRAM FAST PAGE MODE

FEATURES

- Industry-standard 72-pin single in-line package
- High-performance CMOS silicon-gate process
- Single 5V ±10% power supply
- All device pins TTL-compatible
- Low power, 30mW standby; 2,000mW active, typical (4K refresh)
- FAST PAGE MODE access cycle
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN
- 2,048-cycle refresh distributed across 32ms or 4,096-cycle refresh distributed across 64ms

OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
- Packages
 - Leadless 72-pin SIMM (gold) G
- Refresh period
 - 2,048 cycles at 32ms, 11 row-addresses blank
 - 4,096 cycles at 64ms, 12 row-addresses B
- Part Number Example: MT10D440G-6 B

MARKING


blank
B

GENERAL DESCRIPTION

The MT10D440/B are randomly accessed solid-state memories containing 4,194,304 words organized in a x40 bit configuration. The MT10D440 and MT10D440 B are the same DRAM module versions except that the MT10D440 B has a 4,096-cycle refresh instead of a 2,048-cycle refresh. All further references made for the MT10D440G also apply to the MT10D440 B unless specifically stated otherwise. For the module with a 2,048-cycle refresh, $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. For a module with a 4,096-cycle refresh, $\overline{\text{RAS}}$ is used to latch the first 12 bits and $\overline{\text{CAS}}$ the latter 10 bits (A10 and A11 are "don't care" bits). READ and WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ MODE while a logic LOW on $\overline{\text{WE}}$ dictates WRITE MODE. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW after data

PIN ASSIGNMENT (Top View)

72-Pin SIMM (DE-17)



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	19	$\overline{\text{OE}}$	37	DQ20	55	DQ29
2	DQ1	20	DQ9	38	DQ21	56	DQ30
3	DQ2	21	DQ10	39	Vss	57	DQ31
4	DQ3	22	DQ11	40	$\overline{\text{CAS}}$	58	DQ32
5	DQ4	23	DQ12	41	A10	59	Vcc
6	DQ5	24	DQ13	42	A11* $\overline{\text{NC}}$	60	DQ33
7	DQ6	25	DQ14	43	$\overline{\text{NC}}$	61	DQ34
8	DQ7	26	DQ15	44	$\overline{\text{RAS}}$	62	DQ35
9	DQ8	27	DQ16	45	$\overline{\text{NC}}$	63	DQ36
10	Vcc	28	A7	46	DQ22	64	DQ37
11	PRD5	29	DQ17	47	$\overline{\text{WE}}$	65	DQ38
12	A0	30	Vcc	48	Vss	66	DQ39
13	A1	31	A8	49	DQ23	67	PRD1
14	A2	32	A9	50	DQ24	68	PRD2
15	A3	33	$\overline{\text{NC}}$	51	DQ25	69	PRD3
16	A4	34	$\overline{\text{NC}}$	52	DQ26	70	PRD4
17	A5	35	DQ18	53	DQ27	71	DQ40
18	A6	36	DQ19	54	DQ28	72	Vss

*B-version only

reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ WRITE cycle. The four data inputs and the four data outputs are routed through four pins using common I/O, and pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9/A10) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory


DRAM MODULE

cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR or HIDDEN) so that all 2,048/4,096 combinations of

$\overline{\text{RAS}}$ addresses (A0-A10/A11) are executed at least every 32ms/64ms, regardless of sequence. The CBR REFRESH cycle will invoke the refresh counter for automatic $\overline{\text{RAS}}$ addressing.

If CBR REFRESH is used, the number of cycles is a "don't care."

FUNCTIONAL BLOCK DIAGRAM



U1-U10 = MT4C4M4B1DJ (2,048-cycle)
or U1-U10 = MT4C4M4A1DJ (4,096-cycle)

DRAM MODULE



**MT10D440
4 MEG x 40 DRAM MODULE**

TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT	NOTES
						r	c	DQ1-DQ40	
Standby		H	H→X	X	X	X	X	High-Z	
READ		L	L	H	L	ROW	COL	Data-Out	
EARLY WRITE		L	L	L	X	ROW	COL	Data-In	
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out	
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out	
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In	
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In	
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	
RAS ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z	
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out	
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In	
CBR REFRESH		H→L	L	H	X	X	X	High-Z	

DRAM MODULE

PRESENCE-DETECT-INDUSTRY STANDARD

SYMBOL	-6	-7
PRD1	Vss	Vss
PRD2	NC	NC
PRD3	NC	Vss
PRD4	NC	NC
PRD5	Vss	Vss

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} Supply Relative to V _{SS}	-1V to +7V
Operating Temperature, T _A (ambient)	0°C to +70°C
Storage Temperature (plastic)	-55°C to +125°C
Power Dissipation	10W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DRAM MODULE
ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS(Notes: 1, 3, 4, 6, 7) (V_{CC} = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V) for each package input	A0-A10, A11 WE, OE I _I	-20	20	μA	
	RAS0, CAS0 I _{I2}	-20	20	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V) for each package input	DQ1-DQ40 I _{OZ}	-10	10	μA	
OUTPUT LEVELS	V _{OH}	2.4		V	
Output High Voltage (I _{OUT} = -5mA)					
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	



**MT10D440
4 MEG x 40 DRAM MODULE**

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) ($V_{CC} = 5V \pm 10\%$), 4,096-cycle refresh (B-version only)

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-6	-7		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	lcc1	20	20	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = \text{Other Inputs} = V_{CC} - 0.2V$)	lcc2	10	10	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{RAS}, \overline{CAS}, \text{Address Cycling: } t_{RC} = t_{RC} [\text{MIN}]$)	lcc3	900	800	mA	3, 4, 28, 30
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}, \overline{CAS}, \text{Address Cycling: } t_{PC} = t_{PC} [\text{MIN}]$)	lcc4	700	600	mA	3, 4, 28, 30
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}: t_{RC} = t_{RC} [\text{MIN}]$)	lcc5	900	800	mA	3, 28, 30
REFRESH CURRENT: CBR Average power supply current ($\overline{RAS}, \overline{CAS}, \text{Address Cycling: } t_{RC} = t_{RC} [\text{MIN}]$)	lcc6	900	800	mA	3, 5, 28

DRAM MODULE

(Notes: 1, 6, 7) ($V_{CC} = 5V \pm 10\%$), 2,048-cycle refresh

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-6	-7		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	lcc1	20	20	mA	
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = \text{Other Inputs} = V_{CC} - 0.2V$)	lcc2	10	10	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{RAS}, \overline{CAS}, \text{Address Cycling: } t_{RC} = t_{RC} [\text{MIN}]$)	lcc3	1200	1100	mA	3, 4, 27, 30
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}, \overline{CAS}, \text{Address Cycling: } t_{PC} = t_{PC} [\text{MIN}]$)	lcc4	900	800	mA	3, 4, 27, 30
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}: t_{RC} = t_{RC} [\text{MIN}]$)	lcc5	1200	1100	mA	3, 27, 30
REFRESH CURRENT: CBR Average power supply current ($\overline{RAS}, \overline{CAS}, \text{Address Cycling: } t_{RC} = t_{RC} [\text{MIN}]$)	lcc6	1200	1100	mA	3, 5, 27

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10, A11	C _{I1}		64	pF	2
Input Capacitance: \overline{WE} , \overline{OE} , $\overline{RAS0}$, $\overline{CAS0}$	C _{I2}		84	pF	2
Input/Output Capacitance: DQ1-DQ40	C _{I0}		10	pF	2

DRAM MODULE
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = +5V \pm 10\%$)

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		ns	
READ WRITE cycle time	^t RWC	150		180		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	85		95		ns	
Access time from \overline{RAS}	^t RAC		60		70	ns	14
Access time from \overline{CAS}	^t CAC		15		20	ns	15
Output Enable	^t OE		15		20	ns	23
Access time from column-address	^t AA		30		35	ns	
Access time from \overline{CAS} precharge	^t CPA		35		40	ns	
\overline{RAS} pulse width	^t RAS	60	100,000	70	100,000	ns	
\overline{RAS} pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	ns	
\overline{RAS} hold time	^t RSH	15		20		ns	
\overline{RAS} precharge time	^t RP	40		50		ns	
\overline{CAS} pulse width	^t CAS	15	100,000	20	100,000	ns	
\overline{CAS} hold time	^t CSH	60		70		ns	
\overline{CAS} precharge time	^t CPN	10		10		ns	16
\overline{CAS} precharge time (FAST PAGE MODE)	^t CP	10		10		ns	
\overline{RAS} to \overline{CAS} delay time	^t RCD	20	45	20	50	ns	17
\overline{CAS} to \overline{RAS} precharge time	^t CRP	5		5		ns	
Row-address setup time	^t ASR	0		0		ns	
Row-address hold time	^t RAH	10		10		ns	
\overline{RAS} to column-address delay time	^t RAD	15	30	15	35	ns	18
Column-address setup time	^t ASC	0		0		ns	
Column-address hold time	^t CAH	10		15		ns	
Column-address hold time (referenced to \overline{RAS})	^t AR	50		55		ns	
Column-address to \overline{RAS} lead time	^t RAL	30		35		ns	
Read command setup time	^t RCS	0		0		ns	
Read command hold time (referenced to \overline{CAS})	^t RCH	0		0		ns	19

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (V_{cc} = +5V±10%)


AC CHARACTERISTICS	PARAMETER	-6		-7		UNITS	NOTES
		SYM	MIN	MAX	MIN		
Read command hold time (referenced to $\overline{\text{RAS}}$)	^tRRH	0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	^tCLZ	3		3		ns	29
Output buffer turn-off delay	^tOFF	3	15	3	20	ns	20, 29
$\overline{\text{WE}}$ command setup time	^tWCS	0		0		ns	21, 27
Write command hold time	^tWCH	10		15		ns	
Write command hold time (referenced to $\overline{\text{RAS}}$)	^tWCR	45		55		ns	
Write command pulse width	^tWP	10		15		ns	
Write command to $\overline{\text{RAS}}$ lead time	^tRWL	15		20		ns	
Write command to $\overline{\text{CAS}}$ lead time	^tCWL	15		20		ns	
Data-in setup time	^tDS	0		0		ns	22
Data-in hold time	^tDH	10		15		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	^tDHR	45		55		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	^tRWD	85		95		ns	21
Column-address to $\overline{\text{WE}}$ delay time	^tAWD	55		60		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	^tCWD	40		45		ns	21
Transition time (rise or fall)	^tT	3	50	3	50	ns	9, 10
Refresh period (2,048 & 4,096 cycles)	^tREF		32/64*		32/64*	ms	26
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	^tRPC	0		0		ns	
$\overline{\text{CAS}}$ setup time (CBR REFRESH)	^tCSR	5		5		ns	5
$\overline{\text{CAS}}$ hold time (CBR REFRESH)	^tCHR	15		15		ns	5
$\overline{\text{WE}}$ hold time (CBR REFRESH)	^tWRH	10		10		ns	25
$\overline{\text{WE}}$ setup time (CBR REFRESH)	^tWRP	10		10		ns	25
$\overline{\text{WE}}$ hold time (WCBR test cycle)	^tWTH	10		10		ns	25
$\overline{\text{WE}}$ setup time (WCBR test cycle)	^tWTS	10		10		ns	25
$\overline{\text{OE}}$ setup prior to $\overline{\text{RAS}}$ during HIDDEN REFRESH cycle	^tORD	0		0		ns	
Output disable	^tOD	3	15	3	20	ns	29
$\overline{\text{OE}}$ hold time from $\overline{\text{WE}}$ during READ-MODIFY-WRITE cycle	^tOEH	15		15		ns	

*B-version only


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, V_{CC} = 5V, DC bias = 2.4V at 15mV RMS).
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100μs is required after power-up followed by eight $\overline{\text{RAS}}$ refresh cycles ($\overline{\text{RAS}}$ ONLY or CBR with $\overline{\text{WE}}$ HIGH) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the $\overline{\text{REF}}$ refresh requirement is exceeded.
8. AC characteristics assume $t = 5\text{ns}$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}} = \text{V}_{IH}$, data output is High-Z.
12. If $\overline{\text{CAS}} = \text{V}_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that $t_{\text{RCD}} < t_{\text{RCD}} (\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}} (\text{MAX})$.
16. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{\text{RCD}} (\text{MAX})$ limit ensures that $t_{\text{RAC}} (\text{MAX})$ can be met. $t_{\text{RCD}} (\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{\text{RCD}} (\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{\text{RAD}} (\text{MAX})$ limit ensures that $t_{\text{RAC}} (\text{MIN})$ and $t_{\text{CAC}} (\text{MIN})$ can be met. $t_{\text{RAD}} (\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{\text{RAD}} (\text{MAX})$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{\text{OFF}} (\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters. t_{WCS} applies to EARLY-WRITE cycles. t_{RWD} , t_{AWD} and t_{CWD} apply to READ-MODIFY-WRITE cycles. If $t_{\text{WCS}} \geq t_{\text{WCS}} (\text{MIN})$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{\text{RWD}} \geq t_{\text{RWD}} (\text{MIN})$, $t_{\text{AWD}} \geq t_{\text{AWD}} (\text{MIN})$ and $t_{\text{CWD}} \geq t_{\text{CWD}} (\text{MIN})$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after $\overline{\text{CAS}}$ goes LOW results in a LATE WRITE ($\overline{\text{OE}}$ controlled) cycle. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not applicable in a LATE WRITE cycle.
22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. If $\overline{\text{OE}}$ is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$ and $\overline{\text{OE}} = \text{HIGH}$.
25. t_{WTS} and t_{WTH} are setup and hold specifications for the $\overline{\text{WE}}$ pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.
26. 32ms is a 2048-row refresh, 64ms is a 4096-row refresh.
27. 2048-row refresh.
28. 4096-row refresh.
29. The 3ns minimum is a parameter guaranteed by design.
30. Column-address changed once each cycle.

READ CYCLE




EARLY WRITE CYCLE




DON'T CARE
 UNDEFINED

DRAM MODULE

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




▨ DON'T CARE
▩ UNDEFINED

DRAM MODULE

RAS ONLY REFRESH CYCLE
(ADDR = A0-A10, A11; WE = DON'T CARE)



FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




▨ DON'T CARE
▩ UNDEFINED


NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or $t_{CP}(\text{whichever is greater}) + t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.

DRAM MODULE

CBR REFRESH CYCLE
(ADDRESSES, \overline{OE} = DON'T CARE)



HIDDEN REFRESH CYCLE²⁴
(\overline{WE} = HIGH; \overline{OE} = LOW)



▨ DON'T CARE
▩ UNDEFINED

DRAM MODULE

DRAM MODULE

DRAM MODULE

8 MEG x 40 DRAM FAST PAGE MODE

FEATURES

- Industry-standard 72-pin single in-line package
- High-performance CMOS silicon-gate process
- Single 5V ±10% power supply
- All device pins are TTL-compatible
- Low power, 60mW standby; 2,030mW active, typical (4K refresh)
- FAST PAGE MODE access cycle
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN
- 2,048-cycle refresh distributed across 32ms or 4,096-cycle refresh distributed across 64ms

OPTIONS

- Timing
60ns access
70ns access
- Packages
Leadless 72-pin SIMM (gold)
- Refresh period
2,048 cycles at 32ms, 11 row-addresses
4,096 cycles at 64ms, 12 row-addresses
- Part Number Example: MT20D840G-6 B

MARKING


-6
-7
G
blank
B

GENERAL DESCRIPTION

The MT20D840/B are randomly accessed solid-state memories containing 8,388,608 words organized in a x40 bit configuration. The MT20D840 and MT20D840 B are the same DRAM module versions except that the MT20D840 B has a 4,096-cycle refresh instead of a 2,048-cycle refresh. All further references made for the MT20D840 also apply to the MT20D840 B unless specifically stated otherwise. For the module with a 2,048-cycle refresh, $\overline{\text{RAS}}$ is used to latch the first 11 bits and $\overline{\text{CAS}}$ the latter 11 bits. For a module with a 4,096-cycle refresh, $\overline{\text{RAS}}$ is used to latch the first 12 bits and $\overline{\text{CAS}}$ the latter 10 bits (A10 and A11 are "don't care" bits). READ and WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-

PIN ASSIGNMENT (Top View)

72-Pin SIMM (DE-16)



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	19	$\overline{\text{OE}}$	37	DQ20	55	DQ29
2	DQ1	20	DQ9	38	DQ21	56	DQ30
3	DQ2	21	DQ10	39	Vss	57	DQ31
4	DQ3	22	DQ11	40	$\overline{\text{CAS}}$	58	DQ32
5	DQ4	23	DQ12	41	A10	59	Vcc
6	DQ5	24	DQ13	42	A11*/NC	60	DQ33
7	DQ6	25	DQ14	43	$\overline{\text{CAS}}$	61	DQ34
8	DQ7	26	DQ15	44	$\overline{\text{RAS}}$	62	DQ35
9	DQ8	27	DQ16	45	$\overline{\text{RAS}}$	63	DQ36
10	Vcc	28	A7	46	DQ22	64	DQ37
11	PRD5	29	DQ17	47	$\overline{\text{WE}}$	65	DQ38
12	A0	30	Vcc	48	Vss	66	DQ39
13	A1	31	A8	49	DQ23	67	PRD1
14	A2	32	A9	50	DQ24	68	PRD2
15	A3	33	NC	51	DQ25	69	PRD3
16	A4	34	NC	52	DQ26	70	PRD4
17	A5	35	DQ18	53	DQ27	71	DQ40
18	A6	36	DQ19	54	DQ28	72	Vss

*B-version only

DRAM MODULE

in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW after data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ WRITE cycle. The four data inputs and the four data outputs are routed through four pins using common I/O, and pin direction is controlled by $\overline{\text{WE}}$ and $\overline{\text{OE}}$.


FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9/A10) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST PAGE MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR or HIDDEN) so that all 2,048/4,096 combinations of

$\overline{\text{RAS}}$ addresses (A0-A10/A11) are executed at least every 32ms/64ms, regardless of sequence. The CBR REFRESH cycle will invoke the refresh counter for automatic $\overline{\text{RAS}}$ addressing.

If CBR REFRESH is used, the number of cycles is a "don't care."

FUNCTIONAL BLOCK DIAGRAM



U1-U20 = MT4C4M4B1DJ (2,048-cycle)
or U1-U20 = MT4C4M4A1DJ (4,096-cycle)

DRAM MODULE

TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT	NOTES
						tR	tC	DQ1-DQ40	
Standby		H	H→X	X	X	X	X	High-Z	
READ		L	L	H	L	ROW	COL	Data-Out	
EARLY WRITE		L	L	L	X	ROW	COL	Data-In	
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out	
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out	
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In	
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In	
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	
RAS ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z	
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out	
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In	
CBR REFRESH		H→L	L	H	X	X	X	High-Z	

DRAM MODULE

PRESENCE-DETECT-INDUSTRY STANDARD

SYMBOL	-6	-7
PRD1	NC	NC
PRD2	Vss	Vss
PRD3	NC	Vss
PRD4	NC	NC
PRD5	Vss	Vss

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 20W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (V_{cc} = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{cc}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{cc} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V) for each package input	A0-A10, A11 WE, OE	I _I	-40	40	μA
	RAS0-1, CAS0-1	I _{I2}	-20	20	μA
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V) for each package input	DQ1-DQ40	I _{OZ}	-20	20	μA
OUTPUT LEVELS Output High Voltage (I _{OUT} = -5mA) Output Low Voltage (I _{OUT} = 4.2mA)	V _{OH}	2.4		V	
	V _{OL}		0.4	V	



MT20D840
8 MEG x 40 DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) ($V_{CC} = 5V \pm 10\%$), 4,096-cycle refresh (B-version only)

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-6	-7		
STANDBY CURRENT: (TTL) ($RAS = CAS = V_{IH}$)	I _{CC1}	40	40	mA	
STANDBY CURRENT: (CMOS) ($RAS = CAS = \text{Other Inputs} = V_{CC} - 0.2V$)	I _{CC2}	20	20	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current ($RAS, CAS, \text{Address Cycling: } t_{RC} = t_{RC} [\text{MIN}]$)	I _{CC3}	920	820	mA	3, 4, 28, 30
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($RAS = V_{IL}, CAS, \text{Address Cycling: } t_{PC} = t_{PC} [\text{MIN}]$)	I _{CC4}	720	620	mA	3, 4, 28, 30
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current ($RAS \text{ Cycling, } CAS = V_{IH}; t_{RC} = t_{RC} [\text{MIN}]$)	I _{CC5}	920	820	mA	3, 28, 30
REFRESH CURRENT: CBR Average power supply current ($RAS, CAS, \text{Address Cycling: } t_{RC} = t_{RC} [\text{MIN}]$)	I _{CC6}	920	820	mA	3, 5, 28

DRAM MODULE

(Notes: 1, 6, 7) ($V_{CC} = 5V \pm 10\%$), 2,048-cycle refresh

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-6	-7		
STANDBY CURRENT: (TTL) ($RAS = CAS = V_{IH}$)	I _{CC1}	40	40	mA	
STANDBY CURRENT: (CMOS) ($RAS = CAS = \text{Other Inputs} = V_{CC} - 0.2V$)	I _{CC2}	20	20	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current ($RAS, CAS, \text{Address Cycling: } t_{RC} = t_{RC} [\text{MIN}]$)	I _{CC3}	1,220	1,120	mA	3, 4, 27, 30
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($RAS = V_{IL}, CAS, \text{Address Cycling: } t_{PC} = t_{PC} [\text{MIN}]$)	I _{CC4}	920	820	mA	3, 4, 27, 30
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current ($RAS \text{ Cycling, } CAS = V_{IH}; t_{RC} = t_{RC} [\text{MIN}]$)	I _{CC5}	1,220	1,120	mA	3, 27, 30
REFRESH CURRENT: CBR Average power supply current ($RAS, CAS, \text{Address Cycling: } t_{RC} = t_{RC} [\text{MIN}]$)	I _{CC6}	1,220	1,120	mA	3, 5, 27

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10, A11	C _{I1}		110	pF	2
Input Capacitance: \overline{WE} , \overline{OE}	C _{I2}		150	pF	2
Input Capacitance: $\overline{RAS0-RAS1}$, $\overline{CAS0-CAS1}$	C _{I2}		80	pF	2
Input/Output Capacitance: DQ1-DQ40	C _{I0}		16	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($V_{CC} = +5V \pm 10\%$)

AC CHARACTERISTICS	PARAMETER	SYM	-6		-7		UNITS	NOTES
			MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t_{RC}		110		130		ns	
READ WRITE cycle time	t_{RWC}		150		180		ns	
FAST-PAGE-MODE READ or WRITE cycle time	t_{PC}		35		40		ns	
FAST-PAGE-MODE READ-WRITE cycle time	t_{PRWC}		85		95		ns	
Access time from \overline{RAS}	t_{RAC}			60		70	ns	14
Access time from \overline{CAS}	t_{CAC}			15		20	ns	15
Output Enable	t_{OE}			15		20	ns	23
Access time from column-address	t_{AA}			30		35	ns	
Access time from \overline{CAS} precharge	t_{CPA}			35		40	ns	
\overline{RAS} pulse width	t_{RAS}	60	100,000	70	100,000		ns	
\overline{RAS} pulse width (FAST PAGE MODE)	t_{RASP}	60	100,000	70	100,000		ns	
\overline{RAS} hold time	t_{RSH}	15		20			ns	
\overline{RAS} precharge time	t_{RP}	40		50			ns	
\overline{CAS} pulse width	t_{CAS}	15	100,000	20	100,000		ns	
\overline{CAS} hold time	t_{CSH}	60		70			ns	
\overline{CAS} precharge time	t_{CPN}	10		10			ns	16
\overline{CAS} precharge time (FAST PAGE MODE)	t_{CP}	10		10			ns	
\overline{RAS} to \overline{CAS} delay time	t_{RCD}	20	45	20	50		ns	17
\overline{CAS} to \overline{RAS} precharge time	t_{CRP}	5		5			ns	
Row-address setup time	t_{ASR}	0		0			ns	
Row-address hold time	t_{RAH}	10		10			ns	
\overline{RAS} to column-address delay time	t_{RAD}	15	30	15	35		ns	18
Column-address setup time	t_{ASC}	0		0			ns	
Column-address hold time	t_{CAH}	10		15			ns	
Column-address hold time (referenced to \overline{RAS})	t_{AR}	50		55			ns	
Column-address to \overline{RAS} lead time	t_{RAL}	30		35			ns	
Read command setup time	t_{RCS}	0		0			ns	
Read command hold time (referenced to \overline{CAS})	t_{RCH}	0		0			ns	19



MT20D840
8 MEG x 40 DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (Vcc = +5V ± 10%)

AC CHARACTERISTICS	PARAMETER	SYM	-6		-7		UNITS	NOTES
			MIN	MAX	MIN	MAX		
Read command hold time (referenced to RAS)	t _{RRH}		0		0		ns	19
CAS to output in Low-Z	t _{CLZ}		3		3		ns	29
Output buffer turn-off delay	t _{OFF}		3	15	3	20	ns	20, 29
WE command setup time	t _{WCS}		0		0		ns	21, 27
Write command hold time	t _{WCH}		10		15		ns	
Write command hold time (referenced to RAS)	t _{WCR}		45		55		ns	
Write command pulse width	t _{WP}		10		15		ns	
Write command to RAS lead time	t _{RWL}		15		20		ns	
Write command to CAS lead time	t _{CWL}		15		20		ns	
Data-in setup time	t _{DS}		0		0		ns	22
Data-in hold time	t _{DH}		10		15		ns	22
Data-in hold time (referenced to RAS)	t _{DHR}		45		55		ns	
RAS to WE delay time	t _{RWD}		85		95		ns	21
Column-address to WE delay time	t _{AWD}		55		60		ns	21
CAS to WE delay time	t _{CWD}		40		45		ns	21
Transition time (rise or fall)	t _T		3	50	3	50	ns	9, 10
Refresh period (2,048 & 4,096 cycles)	t _{REF}			32/64*		32/64*	ms	26
RAS to CAS precharge time	t _{RPC}		0		0		ns	
CAS setup time (CBR REFRESH)	t _{CSR}		5		5		ns	5
CAS hold time (CBR REFRESH)	t _{CHR}		15		15		ns	5
WE hold time (CBR REFRESH)	t _{WRH}		10		10		ns	25
WE setup time (CBR REFRESH)	t _{WRP}		10		10		ns	25
WE hold time (WCBR test cycle)	t _{WTH}		10		10		ns	25
WE setup time (WCBR test cycle)	t _{WTS}		10		10		ns	25
OE setup prior to RAS during HIDDEN REFRESH cycle	t _{ORD}		0		0		ns	
Output disable	t _{OD}		3	15	3	20	ns	29
OE hold time from WE during READ-MODIFY-WRITE cycle	t _{OEH}		15		15		ns	


DRAM MODULE

*B-version only


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, V_{CC} = 5V, DC bias = 2.4V at 15mV RMS).
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100μs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the \overline{REF} refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, then access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RAC} (MIN)$ and $t_{CAC} (MIN)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, then access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition, and is not referenced to V_{OH} or V_{OL}.
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters. t_{WCS} applies to EARLY WRITE cycles. t_{RWD} , t_{AWD} and t_{CWD} apply to READ-MODIFY-WRITE cycles. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE WRITE (\overline{OE} controlled) cycle. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not applicable in a LATE WRITE cycle.
22. These parameters are referenced to \overline{CAS} leading edge in EARLY WRITE cycles and \overline{WE} leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. If \overline{OE} is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
25. t_{WTS} and t_{WTH} are setup and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.
26. 32ms is a 2048-row refresh, 64ms is a 4096-row refresh.
27. 2048-row refresh.
28. 4096-row refresh.
29. The 3ns minimum is a parameter guaranteed by design.
30. Column-address changed once each cycle.

READ CYCLE




EARLY WRITE CYCLE




 DON'T CARE
 UNDEFINED

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




▨ DON'T CARE
▩ UNDEFINED

DRAM MODULE

RAS ONLY REFRESH CYCLE
(ADDR = A0-A10, A11; WE = DON'T CARE)



FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




▨ DON'T CARE
▩ UNDEFINED


NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or $t_{CP}(\text{whichever is greater}) + t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.

DRAM MODULE

CBR REFRESH CYCLE
(ADDRESSES, \overline{OE} = DON'T CARE)



HIDDEN REFRESH CYCLE²⁴
(\overline{WE} = HIGH; \overline{OE} = LOW)



DON'T CARE
 UNDEFINED

DRAM MODULE



MT16D(T)164
1 MEG x 64 DRAM MODULE

DRAM MODULE

1 MEG x 64 DRAM

FAST PAGE MODE (MT16D(T)164)
LOW POWER,
EXTENDED REFRESH (MT16D(T)164 L)

NEW DRAM MODULE

FEATURES

- Industry-standard pinout in a 168-pin, dual read-out, single in-line package
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply
- All device pins are TTL-compatible
- Low power, 48mW (13mW L-version) standby; 3,600mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN; optional Extended Refresh
- All inputs are buffered except $\overline{\text{RAS}}$
- 1,024-cycle refresh distributed across 16ms or 1,024-cycle Extended Refresh distributed across 128ms
- FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
 - 80ns access -8
- Components
 - SOJ D
 - TSOP DT
- Packages
 - Leadless 168-pin, dual read-out DIMM M
 - Leadless 168-pin, dual read-out DIMM (gold) G
- Refresh
 - Standard Blank
 - Low-power Extended Refresh L
- Part Number Example: MT16DT164M-6 L

MARKING


GENERAL DESCRIPTION

The MT16D(T)164 is a randomly accessed solid-state memory containing 1,048,576 words organized in a x64 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0/B0-A9) at a time. A0 is connected to DQ0-DQ31, while B0 is connected to DQ32-DQ63. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. READ and WRITE cycles are selected with the WE input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, which-

PIN ASSIGNMENT (Top View)

168-Pin, Dual Read-out DIMM

(DE-22) SOJ version
(DE-23) TSOP version



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	43	Vss	85	Vss	127	Vss
2	DQ0	44	OE2	86	DQ32	128	RFU
3	DQ1	45	RAS2	87	DQ33	129	NC
4	DQ2	46	CAS4	88	DQ34	130	CAS5
5	DQ3	47	CAS6	89	DQ35	131	CAS7
6	Vcc	48	WE2	90	Vcc	132	PDE
7	DQ4	49	Vcc	91	DQ36	133	Vcc
8	DQ5	50	NC	92	DQ37	134	NC
9	DQ6	51	NC	93	DQ38	135	NC
10	DQ7	52	DQ16	94	DQ39	136	DQ48
11	NC	53	DQ17	95	NC	137	DQ49
12	Vss	54	Vss	96	Vss	138	Vss
13	DQ8	55	DQ18	97	DQ40	139	DQ50
14	DQ9	56	DQ19	98	DQ41	140	DQ51
15	DQ10	57	DQ20	99	DQ42	141	DQ52
16	DQ11	58	DQ21	100	DQ43	142	DQ53
17	DQ12	59	Vcc	101	DQ44	143	Vcc
18	Vcc	60	DQ22	102	Vcc	144	DQ54
19	DQ13	61	RFU	103	DQ45	145	RFU
20	DQ14	62	RFU	104	DQ46	146	RFU
21	DQ15	63	RFU	105	DQ47	147	RFU
22	NC	64	RFU	106	NC	148	RFU
23	Vss	65	DQ23	107	Vss	149	DQ55
24	NC	66	NC	108	NC	150	NC
25	NC	67	DQ24	109	NC	151	DQ56
26	Vcc	68	Vss	110	Vcc	152	Vss
27	WE0	69	DQ25	111	RFU	153	DQ57
28	CAS0	70	DQ26	112	CAS1	154	DQ58
29	CAS2	71	DQ27	113	CAS3	155	DQ59
30	RAS0	72	DQ28	11	NC	156	DQ60
31	OE0	73	Vcc	115	RFU	157	Vcc
32	Vss	74	DQ29	116	Vss	158	DQ61
33	A0	75	DQ30	117	A1	159	DQ62
34	A2	76	DQ31	118	A3	160	DQ63
35	A4	77	NC	119	A5	161	NC
36	A6	78	Vss	120	A7	162	Vss
37	A8	79	PD1	121	A9	163	PD2
38	NC	80	PD3	122	NC	164	PD4
39	NC	81	PD5	123	NC	165	PD6
40	Vcc	82	PD7	124	Vcc	166	PD8
41	RFU	83	ID0	125	RFU	167	ID1
42	RFU	84	Vcc	126	B0	168	Vcc

NEW DRAM MODULE

ever occurs last. **EARLY WRITE** occurs when \overline{WE} goes LOW prior to \overline{CAS} going LOW, and the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle.


FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

REFRESH

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} HIGH time. Correct memory cell data is preserved by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} REFRESH cycle (\overline{RAS} ONLY, CBR or HIDDEN) so that all 1,024 combinations of \overline{RAS} addresses (A0/B0-A9) are executed at least every 16ms (128ms on L-version), regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic \overline{RAS} addressing.

FUNCTIONAL BLOCK DIAGRAM



NOTE: 1. All inputs with the exception of \overline{RAS} are redriven.

PIN DESCRIPTIONS

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
30, 45	RAS0, RAS2	Input	Row-Address Strobe: RAS is used to clock-in the ten row-address bits. Two RAS inputs allow for one x64 bank or two x32 banks.
28, 29, 46, 47, 112, 113, 130, 131	CAS0-7	Buffered Input	Column-Address Strobe: CAS is used to clock-in the 10 column-address bits, enable the DRAM output buffers and strobe the data inputs on WRITE cycles. Eight CAS inputs allow byte access control for any memory bank configuration.
27, 48	WE0, WE2	Buffered Input	Write Enable: WE is the READ/WRITE control for the DQ pins. WE0 controls DQ0-DQ31. WE2 controls DQ32-DQ63. If WE is LOW prior to CAS going LOW, the access is an EARLY WRITE cycle. If WE is HIGH while CAS is LOW, the access is a READ cycle, provided OE is also LOW. If WE goes LOW after CAS goes LOW, then the cycle is a LATE WRITE cycle. A LATE WRITE cycle is generally used in conjunction with a READ cycle to form a READ-MODIFY-WRITE cycle.
31, 44	OE0, OE2	Buffered Input	Output Enable: OE is the input/output control for the DQ pins. This signal may be driven, allowing LATE WRITE cycles.
33-37, 117-121, 126	A0-A9, B0	Buffered Input	Address Inputs: These inputs are multiplexed and clocked by RAS and CAS.
2-5, 7-10, 13-17, 19-21, 52-53, 55-58, 60, 65, 67, 69-72, 74-76, 86-89, 91-94, 97-101, 103-105, 136-137, 139-142, 144, 149, 151, 153-156, 158-160	DQ0-DQ63	Input/Output	Data I/O: For WRITE cycles, DQ0-DQ63 act as inputs to the addressed DRAM location. BYTE WRITES may be performed by using the corresponding CAS select (x64 mode only). For READ access cycles, DQ0-DQ63 act as outputs for the addressed DRAM location.
79-82, 163-166	PD1-PD8	-	Presence-Detect: These pins are read by the host system and tell the system the card's personality. They will be either left floating (NC) or they will be grounded (Vss).
41-42, 61-64, 111, 115, 125, 128, 145-148	RFU	-	RFU: These pins should be left unconnected (reserved for future use).
6, 18, 26, 40, 49, 59, 73, 84, 90, 102, 110, 124, 133, 143, 157, 168	Vcc	Supply	Power Supply: +5V ± 10%
1, 12, 23, 32, 43, 54, 68, 78, 85, 96, 107, 116, 127, 138, 152, 162	Vss	Supply	Ground
83, 167	ID0, ID1	-	ID bit
132	PDE	-	PD enable
11, 22, 24-25, 38-39, 50-51, 66, 77, 95, 106, 108-109, 114, 122-123, 129, 134-135, 150, 161	NC	-	No connect.

TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT	NOTES
						'R	'C	DQ0-63	
Standby		H	H→X	X	X	X	X	High-Z	
READ		L	L	H	L	ROW	COL	Data-Out	
EARLY WRITE		L	L	L	X	ROW	COL	Data-In	
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out	
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out	
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In	
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In	
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	
RAS ONLY REFRESH		H	X	X	X	ROW	n/a	High-Z	
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out	
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In	
CBR REFRESH		H→L	L	H	X	X	X	High-Z	

NEW
DRAM MODULE

PRESENCE-DETECT TRUTH TABLE

CHARACTERISTICS					PRESENCE-DETECT PIN (PDx)							
Module Density	Module Organization	Row/Column Addresses	ID0	ID1	1	2	3	4	5	6	7	8
0MB	No module installed	X			NC	NC	NC	NC	NC			
2MB	256K x 64/72	9/9			Vss	Vss	Vss	Vss	Vss			
4MB	512K x 64/72	9/9			NC	Vss	Vss	Vss	Vss			
4MB	512K x 64/72/80	10/9			Vss	NC	Vss	Vss	Vss			
8MB	1 Meg x 64/72/80	10/9			NC	NC	Vss	Vss	Vss			
• 8MB	1 Meg x 64/72/80	10/10			Vss	Vss	NC	Vss	Vss			
16MB	2 Meg x 64/72/80	10/10			NC	Vss	NC	Vss	Vss			
16MB	2 Meg x 64/72/80	11/10			NC	Vss	Vss	NC	Vss			
32MB	4 Meg x 64/72/80	11/10			Vss	NC	Vss	NC	Vss			
32MB	4 Meg x 64/72/80	12/10			NC	NC	Vss	NC	Vss			
64MB	8 Meg x 64/72/80	12/10			Vss	Vss	NC	Vss	Vss			
Access Timing	80ns									NC	Vss	
	70ns									Vss	NC	
	60ns									NC	NC	
	50ns									Vss	Vss	
Refresh Control	Standard			Vss								
	Self			NC								
Data Width, Parity	x64, No Parity	Vss										NC
	x72, Parity	NC										NC
	x72, ECC	Vss										Vss
	x80, ECC	NC										Vss

NOTE: Vss = ground.

NEW DRAM MODULE



**MT16D(T)164
1 MEG x 64 DRAM MODULE**

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) ($V_{CC} = 5V \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
Supply Voltage	V_{CC}	4.5	5.5	V		
Input High (Logic 1) Voltage, all inputs	V_{IH}	3.5	$V_{CC}+0.5$	V		
Input Low (Logic 0) Voltage, all inputs	V_{IL}	-0.5	0.8	V		
INPUT LEAKAGE CURRENT Any input $0V \leq V_{IN} \leq 6.5V$ (All other pins not under test = 0V) for each package input	$\overline{CAS0-CAS7}$ A0-A9, B0 $\overline{WE0,2}, OE0,2$	I_{I1}	-2	2	μA	
	$\overline{RAS0,2}$	I_{I2}	-16	16	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; $0V \leq V_{OUT} \leq 5.5V$) for each package input	DQ0-DQ63	I_{OZ}	-10	10	μA	
OUTPUT LEVELS						
Output High Voltage ($I_{OUT} = -5mA$)	V_{OH}	2.4		V		
Output Low Voltage ($I_{OUT} = 4.2mA$)	V_{OL}		0.4	V		

NEW DRAM MODULE

PARAMETER/CONDITION	SYMBOL	SIZE	MAX			UNITS	NOTES
			-6	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I_{CC1}	8MB	32	32	32	mA	29
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	I_{CC2}	8MB	16	16	16	mA	29
			3.2	3.2	3.2	mA	29, 31
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{RAS}, \overline{CAS}$, Address Cycling: $t_{RC} = t_{RC} [MIN]$)	I_{CC3}	8MB	1,760	1,600	1,440	mA	3, 4, 29, 34
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}, \overline{CAS}$, Address Cycling: $t_{PC} = t_{PC} [MIN]$)	I_{CC4}	8MB	1,280	1,120	960	mA	3, 4, 29, 34
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$; $t_{RC} = t_{RC} [MIN]$)	I_{CC5}	8MB	1,760	1,600	1,440	mA	3, 29, 34
REFRESH CURRENT: CBR Average power supply current ($\overline{RAS}, \overline{CAS}$, Address Cycling: $t_{RC} = t_{RC} [MIN]$)	I_{CC6}	8MB	1,760	1,600	1,440	mA	3, 5, 29
REFRESH CURRENT: Extended CBR (L-version only) Average power supply current, $\overline{CAS} = 0.2V$ or CBR cycling; $\overline{RAS} = t_{RAS} [MIN]$; $\overline{WE} = V_{CC} - 0.2V$; A0/B0-A9 and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$ (D_{IN} may be left open); $t_{RC} = 125\mu s$ (1,024 rows at $125\mu s = 128ms$)	I_{CC7}	8MB	4.8	4.8	4.8	mA	3, 5, 7, 29, 34

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} Supply Relative to V_{SS} -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 16W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9, B0	C _{I1}		9	pF	2
Input Capacitance: $\overline{WE0}$, $\overline{WE2}$, $\overline{OE0}$, $\overline{OE2}$	C _{I2}		9	pF	2
Input Capacitance: $\overline{RAS0}$, $\overline{RAS2}$	C _{I3}		40	pF	2
Input Capacitance: $\overline{CAS0}$ - $\overline{CAS7}$	C _{I4}		9	pF	2
Input/Output Capacitance: DQ0-DQ63	C _{I0}		10	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = 5V ±10%)

AC CHARACTERISTICS	PARAMETER	SYM	-6		-7		-8		UNITS	NOTES
			MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC		110		130		150		ns	23
FAST-PAGE-MODE READ or WRITE cycle time	^t PC		35		40		45		ns	23
Access time from RAS	^t RAC			60		70		80	ns	14, 23
Access time from CAS	^t CAC			22		27		27	ns	15, 26
Access time from column-address	^t AA			37		42		47	ns	26
Access time from CAS precharge	^t CFA			42		47		52	ns	26
RAS pulse width	^t RAS		60	100,000	70	100,000	80	100,000	ns	23
RAS pulse width (FAST PAGE MODE)	^t RASP		60	100,000	70	100,000	80	100,000	ns	23
RAS hold time	^t RSH		22		27		27		ns	26
RAS precharge time	^t RP		45		50		60		ns	23
CAS pulse width	^t CAS		15	100,000	20	100,000	20	100,000	ns	23
CAS hold time	^t CSH		58		68		78		ns	25
CAS precharge time	^t CPN		10		10		10		ns	16, 23
CAS precharge time (FAST PAGE MODE)	^t CP		10		10		10		ns	23
RAS to CAS delay time	^t RCD		18	38	18	43	18	53	ns	17, 27
CAS to RAS precharge time	^t CRP		17		17		17		ns	26
Row-address setup time	^t ASR		7		7		7		ns	26
Row-address hold time	^t RAH		8		8		8		ns	25
RAS to column-address delay time	^t RAD		13	23	13	28	13	33	ns	18, 27
Column-address setup time	^t ASC		2		2		2		ns	24
Column-address hold time	^t CAH		10		15		15		ns	23

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = 5V \pm 10\%$)


AC CHARACTERISTICS	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Column-address hold time (referenced to RAS)	t^1AR	43		48		53		ns	25
Column-address to RAS lead time	t^1RAL	37		42		47		ns	26
Read command setup time	t^1RCS	2		2		2		ns	24
Read command hold time (referenced to CAS)	t^1RCH	2		2		2		ns	19, 24
Read command hold time (referenced to RAS)	t^1RRH	0		0		0		ns	19, 23
CAS to output in Low-Z	t^1CLZ	2		2		2		ns	24
Output buffer turn-off delay	t^1OFF	5	22	5	27	5	27	ns	20, 28
WE command setup time	t^1WCS	2		2		2		ns	24
Write command hold time	t^1WCH	10		15		15		ns	23
Write command hold time (referenced to RAS)	t^1WCR	43		53		58		ns	25
Write command pulse width	t^1WP	10		15		15		ns	23
Write command to RAS lead time	t^1RWL	22		27		27		ns	26
Write command to CAS lead time	t^1CWL	15		20		20		ns	23
Data-in setup time	t^1DS	2		2		2		ns	24, 30
Data-in hold time	t^1DH	17		22		22		ns	26, 30
Data-in hold time (referenced to RAS)	t^1DHR	45		55		60		ns	23
Transition time (rise or fall)	t^1T	3	50	3	50	3	50	ns	9, 10, 23
Refresh period (1,024 cycles)	t^1REF		16/128*		16/128*		16/128*	ms	
RAS to CAS precharge time	t^1RPC	0		0		0		ns	23
CAS setup time (CBR REFRESH)	t^1CSR	12		12		12		ns	5, 24
CAS hold time (CBR REFRESH)	t^1CHR	8		8		8		ns	5, 25
WE hold time (CBR REFRESH)	t^1WRH	8		8		8		ns	22, 25
WE setup time (CBR REFRESH)	t^1WRP	12		12		12		ns	22, 24
WE hold time (WCBR test cycle)	t^1WTH	8		8		8		ns	22, 25
WE setup time	t^1WTS	12		12		12		ns	22, 24
OE setup prior to RAS during HIDDEN REFRESH cycle	t^1ORD	0		0		0		ns	20
Output disable	t^1OD		15		20		20	ns	23
Output enable	t^1OE	15		20		20		ns	
OE hold time from WE during READ-MODIFY-WRITE cycle	t^1OEH	15		20		20		ns	25
RAS to WE delay time	t^1RWD	90		100		110		ns	24, 32
Column-address to WE delay time	t^1AWD	55		65		70		ns	24, 32
CAS to WE delay time	t^1CWD	40		50		50		ns	24, 32

*L-version only.


NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. V_{CC} = 5V ±10%; f = 1 MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100μs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
8. AC characteristics assume tT = 5ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}} = V_{IH}$, data output is High-Z.
12. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
15. Assumes that tRCD ≥ tRCD (MAX).
16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for tCPN.
17. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
18. Operation within the tRAD (MAX) limit ensures that tRCD (MAX) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, access time is controlled exclusively by tAA.
19. Either tRCH or tRRH must be satisfied for a READ cycle.
20. tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$ and $\overline{\text{OE}} = \text{HIGH}$.
22. tWTS and tWTH are setup and hold specifications for the $\overline{\text{WE}}$ pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverse of tWRP and tWRH in the CBR REFRESH cycle.
23. Timing between the DRAMs and the module did not change with the addition of the line drivers.
24. A +2ns timing skew from the DRAM to the module resulted from the addition of line drivers.
25. A -2ns timing skew from the DRAM to the module resulted from the addition of line drivers.
26. A +7ns timing skew from the DRAM to the module resulted from the addition of line drivers.
27. A -2ns (MIN) and a -7ns (MAX) timing skew from the DRAM to the module resulted from the addition of line drivers.
28. A +2ns (MIN) and a +7ns (MAX) timing skew from the DRAM to the module resulted from the addition of line drivers.
29. The maximum current ratings are based with the memory operating or being refreshed in the x64 mode. The stated maximums may be reduced by approximately one-half when used in the x32 mode.
30. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
31. L-version only.
32. tWCS, tRWD, tAWD and tCWD are not restrictive operating parameters. tWCS applies to EARLY WRITE cycles. tRWD, tAWD and tCWD apply to READ-MODIFY-WRITE cycles. If tWCS ≥ tWCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tRWD ≥ tRWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after CAS goes LOW results in a LATE WRITE ($\overline{\text{OE}}$ -controlled) cycle. tWCS, tRWD, tCWD and tAWD are not applicable in a LATE WRITE cycle.
33. Refresh current increases if tRAS is extended beyond its minimum specification.
34. Column-address changed once each cycle.

READ CYCLE




EARLY WRITE CYCLE




DONT CARE
 UNDEFINED



READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




▨ DON'T CARE
▩ UNDEFINED

NEW DRAM MODULE

RAS ONLY REFRESH CYCLE
(ADDR = A0/B0-A9; WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or $t_{CP}(\text{whichever is greater}) + t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.

NEW DRAM MODULE


CBR REFRESH CYCLE
(A0/B0-A9, OE = DON'T CARE)



EXTENDED CBR REFRESH CYCLE ³¹
(A0/B0-A9, OE = DON'T CARE)



HIDDEN REFRESH CYCLE ²¹
(WE = HIGH; OE = LOW)



▨ DON'T CARE
▩ UNDEFINED

DRAM MODULE

1 MEG x 64 DRAM

3.3V, OPTIONAL EXTENDED REFRESH,
SELF REFRESH

NEW
DRAM MODULE

FEATURES

- Industry-standard pinout in a 168-pin, dual read-out, single-in-line package
- High-performance CMOS silicon-gate process
- Single +3.3V ±0.3V power supply
- All device pins are TTL-compatible
- Low power, 2.0mW standby; 1,200mW active, typical
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN; optional Extended and SELF REFRESH modes
- 1,024-cycle refresh distributed across 16ms or 128ms
- FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
 - 80ns access -8
- Components
 - SOJ D
 - TSOP DT
- Packages
 - Leadless 168-pin, dual read-out DIMM M
 - Leadless 168-pin, dual read-out DIMM (gold) G
- Refresh
 - Standard Blank
 - Low-power Extended Refresh, SELF REFRESH S
- Part Number Example: MT16LDT164M-6 S

MARKING

GENERAL DESCRIPTION


The MT16LD(T)164(S) is a randomly accessed solid-state memory containing 1,048,576 words organized in a x64 configuration. It is specially processed to operate from 3.0V to 3.6V for low voltage memory systems. The module has optional FAST PAGE MODE, which allows faster data operations (READ or WRITE) within a row-address-defined (A0-A9) page boundary.

During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits.

READ and WRITE cycles are selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$,

PIN ASSIGNMENT (Top View)

168-Pin, Dual Read-out DIMM (DE-24) SOJ version (DE-25) TSOP version



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	43	Vss	85	Vss	127	Vss
2	DQ0	44	$\overline{\text{OE}}2$	86	DQ32	128	RFU
3	DQ1	45	$\overline{\text{RAS}}2$	87	DQ33	129	NC
4	DQ2	46	$\overline{\text{CAS}}4$	88	DQ34	130	$\overline{\text{CAS}}5$
5	DQ3	47	$\overline{\text{CAS}}6$	89	DQ35	131	$\overline{\text{CAS}}7$
6	Vcc	48	$\overline{\text{WE}}2$	90	Vcc	132	PDE
7	DQ4	49	Vcc	91	DQ36	133	Vcc
8	DQ5	50	NC	92	DQ37	134	NC
9	DQ6	51	NC	93	DQ38	135	NC
10	DQ7	52	DQ16	94	DQ39	136	DQ48
11	NC	53	DQ17	95	NC	137	DQ49
12	Vss	54	Vss	96	Vss	138	Vss
13	DQ8	55	DQ18	97	DQ40	139	DQ50
14	DQ9	56	DQ19	98	DQ41	140	DQ51
15	DQ10	57	DQ20	99	DQ42	141	DQ52
16	DQ11	58	DQ21	100	DQ43	142	DQ53
17	DQ12	59	Vcc	101	DQ44	143	Vcc
18	Vcc	60	DQ22	102	Vcc	144	DQ54
19	DQ13	61	RFU	103	DQ45	145	RFU
20	DQ14	62	RFU	104	DQ46	146	RFU
21	DQ15	63	RFU	105	DQ47	147	RFU
22	NC	64	RFU	106	NC	148	RFU
23	Vss	65	DQ23	107	Vss	149	DQ55
24	NC	66	NC	108	NC	150	NC
25	NC	67	DQ24	109	NC	151	DQ56
26	Vcc	68	Vss	110	Vcc	152	Vss
27	$\overline{\text{WE}}0$	69	DQ25	111	RFU	153	DQ57
28	$\overline{\text{CAS}}0$	70	DQ26	112	$\overline{\text{CAS}}1$	154	DQ58
29	$\overline{\text{CAS}}2$	71	DQ27	113	$\overline{\text{CAS}}3$	155	DQ59
30	$\overline{\text{RAS}}0$	72	DQ28	11	NC	156	DQ60
31	$\overline{\text{OE}}0$	73	Vcc	115	RFU	157	Vcc
32	Vss	74	DQ29	116	Vss	158	DQ61
33	A0	75	DQ30	117	A1	159	DQ62
34	A2	76	DQ31	118	A3	160	DQ63
35	A4	77	NC	119	A5	161	NC
36	A6	78	Vss	120	A7	162	Vss
37	A8	79	PD1	121	A9	163	PD2
38	NC	80	PD3	122	NC	164	PD4
39	NC	81	PD5	123	NC	165	PD6
40	Vcc	82	PD7	124	Vcc	166	PD8
41	RFU	83	ID0	125	RFU	167	ID1
42	RFU	84	Vcc	126	B0	168	Vcc

whichever occurs last. EARLY WRITE occurs when \overline{WE} goes LOW prior to \overline{CAS} going LOW, and the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle.

FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

REFRESH

Preserve correct memory cell data by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} REFRESH cycle (\overline{RAS} ONLY, CBR or HIDDEN) so that all 1,024 combinations of \overline{RAS} addresses (A0-A9) are executed at least every 16ms (128ms on S-version), regardless of sequence. The CBR and Extended CBR REFRESH cycles will invoke the internal refresh counter for automatic \overline{RAS} addressing.


An optional SELF REFRESH mode is also available. The S-version allows the user the option of a fully static, low-power, data-retention mode, or a dynamic refresh mode at the extended refresh period. The module's SELF REFRESH mode is initiated by performing a CBR REFRESH cycle and holding \overline{RAS} LOW for the specified t_{RASS} .

The SELF REFRESH mode is terminated by driving \overline{RAS} HIGH for a minimum time of t_{RPS} ($\approx t_{RCns}$). This delay allows for the completion of any internal refresh cycles that may be in process at the time of the \overline{RAS} LOW-to-HIGH transition. If the DRAM controller uses a distributed CBR REFRESH sequence, a burst refresh is not required upon exiting SELF refresh mode. However, if the DRAM controller utilizes \overline{RAS} ONLY or burst refresh sequence, all rows must be refreshed within the average internal refresh rate, prior to the resumption of normal operation.

STANDBY

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} HIGH time.

FUNCTIONAL BLOCK DIAGRAM



U1-U16 = MT4LC4001/DJ (S)

NOTE: 1. All inputs, with the exception of \overline{RAS} , are redriven.

PIN DESCRIPTIONS

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
30, 45	$\overline{\text{RAS0}}, \overline{\text{RAS2}}$	Input	Row-Address Strobe: $\overline{\text{RAS}}$ is used to clock-in the 10 row-address bits. Two $\overline{\text{RAS}}$ inputs allow for one x64 bank or two x32 banks.
28, 29, 46, 47, 112, 113, 130, 131	$\overline{\text{CAS0-7}}$	Buffered Input	Column-Address Strobe: $\overline{\text{CAS}}$ is used to clock-in the 10 column-address bits, enable the DRAM output buffers and strobe the data inputs on WRITE cycles. Eight $\overline{\text{CAS}}$ inputs allow byte access control for any memory bank configuration.
27, 48	$\overline{\text{WE0}}, \overline{\text{WE2}}$	Buffered Input	Write Enable: $\overline{\text{WE}}$ is the READ/WRITE control for the DQ pins. $\overline{\text{WE0}}$ controls DQ0-DQ31. $\overline{\text{WE2}}$ controls DQ32-DQ63. If $\overline{\text{WE}}$ is LOW prior to $\overline{\text{CAS}}$ going LOW, the access is an EARLY WRITE cycle. If $\overline{\text{WE}}$ is HIGH while $\overline{\text{CAS}}$ is LOW, the access is a READ cycle, provided $\overline{\text{OE}}$ is also LOW. If $\overline{\text{WE}}$ goes LOW after $\overline{\text{CAS}}$ goes LOW, then the cycle is a LATE WRITE cycle. A LATE WRITE cycle is generally used in conjunction with a READ cycle to form a READ-MODIFY-WRITE cycle.
31, 44	$\overline{\text{OE0}}, \overline{\text{OE2}}$	Buffered Input	Output Enable: $\overline{\text{OE}}$ is the input/output control for the DQ pins. $\overline{\text{OE0}}$ controls DQ0-DQ31. $\overline{\text{OE2}}$ controls DQ32-DQ63. These signals may be driven, allowing LATE WRITE cycles.
33-37, 117-121, 126	A0-A9, B0	Buffered Input	Address Inputs: These inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
2-5, 7-10, 13-17, 19-21, 52-53, 55-58, 60, 65, 67, 69-72, 74-76, 86-89, 91-94, 97-101, 103-105, 136-137, 139-142, 144, 149, 151, 153-156, 158-160	DQ0-DQ63	Input/ Output	Data I/O: For WRITE cycles, DQ0-DQ63 act as inputs to the addressed DRAM location. BYTE WRITES may be performed by using the corresponding $\overline{\text{CAS}}$ select (x64 mode only). For READ access cycles, DQ0-DQ63 act as outputs for the addressed DRAM location.
79-82, 163-166	PD1-PD8	-	Presence-Detect: These pins are read by the host system and tell the system the card's personality. They will be either left floating (NC) or they will be grounded (Vss).
41-42, 61-64, 111, 115, 125, 128, 145-148	RFU	-	RFU: These pins should be left unconnected (reserved for future use).
6, 18, 26, 40, 49, 59, 73, 84, 90, 102, 110, 124, 133, 143, 157, 168	Vcc	Supply	Power Supply: +3.3V \pm 0.3V
1, 12, 23, 32, 43, 54, 68, 78, 85, 96, 107, 116, 127, 138, 152, 162	Vss	Supply	Ground
83, 167	ID0, ID1	-	ID bit
132	PDE	-	PD enable
11, 22, 24-25, 38-39, 50-51, 66, 77, 95, 106, 108-109, 114, 122-123, 129, 134-135, 150, 161	NC	-	No connect.

TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT	NOTES
						t _R	t _C	DQ0-63	
Standby		H	H→X	X	X	X	X	High-Z	
READ		L	L	H	L	ROW	COL	Data-Out	
EARLY WRITE		L	L	L	X	ROW	COL	Data-In	
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out	
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out	
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In	
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In	
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	
RAS ONLY REFRESH		H	X	X	X	ROW	n/a	High-Z	
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out	
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In	
CBR REFRESH		H→L	L	H	X	X	X	High-Z	
SELF REFRESH		H→L	L	H	X	X	X	High-Z	

NEW
DRAM MODULE



MT16LD(T)164(S)
1 MEG x 64 DRAM MODULE

NEW DRAM MODULE

PRESENCE-DETECT TRUTH TABLE

CHARACTERISTICS					PRESENCE-DETECT PIN (PDx)							
Module Density	Module Organization	Row/Column Addresses	ID0	ID1	1	2	3	4	5	6	7	8
0MB	No module installed	X			NC	NC	NC	NC	NC			
2MB	256K x 64/72	9/9			Vss	Vss	Vss	Vss	Vss			
4MB	512K x 64/72	9/9			NC	Vss	Vss	Vss	Vss			
4MB	512K x 64/72/80	10/9			Vss	NC	Vss	Vss	Vss			
8MB	1 Meg x 64/72/80	10/9			NC	NC	Vss	Vss	Vss			
• 8MB	1 Meg x 64/72/80	10/10			Vss	Vss	NC	Vss	Vss			
16MB	2 Meg x 64/72/80	10/10			NC	Vss	NC	Vss	Vss			
16MB	2 Meg x 64/72/80	11/10			NC	Vss	Vss	NC	Vss			
32MB	4 Meg x 64/72/80	11/10			Vss	NC	Vss	NC	Vss			
32MB	4 Meg x 64/72/80	12/10			NC	NC	Vss	NC	Vss			
64MB	8 Meg x 64/72/80	12/10			Vss	Vss	NC	Vss	Vss			
Access Timing	80ns									NC	Vss	
	70ns									Vss	NC	
	60ns									NC	NC	
	50ns									Vss	Vss	
Refresh Control	Standard			Vss								
	Self			NC								
Data Width, Parity	x64, Parity		Vss									NC
	x72, Parity		NC									NC
	x72, ECC		Vss									Vss
	x80, ECC		NC									Vss

NOTE: Vss = ground.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 (Notes: 1, 6, 7) ($V_{CC} = 3.3V \pm 0.3V$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
Supply Voltage	V_{CC}	3.0	3.6	V		
Input High (Logic 1) Voltage, all inputs	V_{IH}	2.0	$V_{CC}+1$	V		
Input Low (Logic 0) Voltage, all inputs	V_{IL}	-1.0	0.8	V		
INPUT LEAKAGE CURRENT Any input $0V \leq V_{IN} \leq V_{CC}+0.5V$ (All other pins not under test = 0V) for each package input	CAS0-CAS7 A0-A9, B0 WE0,2,OE0,2	I_{I1}	-2	2	μA	
	RAS0,RAS2	I_{I2}	-16	16	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; $0V \leq V_{OUT} \leq V_{CC}+0.5V$) for each package input	DQ0-DQ63	I_{OZ}	-10	10	μA	
OUTPUT LEVELS						
Output High Voltage ($I_{OUT} = -2mA$)	V_{OH}	2.4		V		
Output Low Voltage ($I_{OUT} = 2mA$)	V_{OL}		0.4	V		

NEW DRAM MODULE

PARAMETER/CONDITION	SYMBOL	SIZE	MAX			UNITS	NOTES
			-6	-7	-8		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I_{CC1}	8MB	16	16	16	mA	29
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	I_{CC2}	8MB	8	8	8	mA	29
	S-version I_{CC2}	8MB	1.6	1.6	1.6		
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t^1RC = t^1RC$ [MIN])	I_{CC3}	8MB	1,280	1,120	960	mA	3, 4, 29, 35
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t^1PC = t^1PC$ [MIN])	I_{CC4}	8MB	960	800	640	mA	3, 4, 29, 35
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$; $t^1RC = t^1RC$ [MIN])	I_{CC5}	8MB	1,280	1,120	960	mA	3, 29, 35
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t^1RC = t^1RC$ [MIN])	I_{CC6}	8MB	1,280	1,120	960	mA	3, 5, 29
REFRESH CURRENT: Extended CBR (S-only) Average power supply current, $\overline{CAS} = 0.2V$ or CBR cycling; $\overline{RAS} = t^1RAS$ (MIN); $\overline{WE} = V_{CC} - 0.2V$; A0-A9 and $D_{IN} = V_{CC} - 0.2V$ or 0.2V (D_{IN} may be left open); $t^1RC = 125\mu s$ (1,024 rows at $125\mu s = 128ms$)	I_{CC7}	8MB	2.4	2.4	2.4	mA	3, 5, 7, 29, 34
REFRESH CURRENT: SELF (S-only) Average power supply current during SELF REFRESH: CBR cycle with $\overline{RAS} \geq t^1RASS$ (MIN) and \overline{CAS} held LOW; $\overline{WE} = V_{CC} - 0.2V$; A0-A9 and $D_{IN} = V_{CC} - 0.2V$ or 0.2V (D_{IN} may be left open)	I_{CC8}	8MB	2.4	2.4	2.4	mA	5,29



MT16LD(T)164(S)
1 MEG x 64 DRAM MODULE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +4.6V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 16W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9, B0	C _{I1}		9	pF	2
Input Capacitance: WE0, WE2, OE0, OE2	C _{I2}		9	pF	2
Input Capacitance: RAS0, RAS2	C _{I3}		40	pF	2
Input Capacitance: CAS0 - CAS7	C _{I4}		9	pF	2
Input/Output Capacitance: DQ0-DQ63	C _{I0}		10	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (Vcc = 3.3V ±0.3V)

AC CHARACTERISTICS	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		150		ns	23
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		45		ns	23
Access time from RAS	^t RAC		60		70		80	ns	14, 23
Access time from CAS	^t CAC		22		27		27	ns	15, 26
Access time from column-address	^t AA		37		42		47	ns	26
Access time from CAS precharge	^t CPA		42		47		52	ns	26
RAS pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	23
RAS pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	23
RAS hold time	^t RSH	22		27		27		ns	26
RAS precharge time	^t RP	45		50		60		ns	23
CAS pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	23
CAS hold time	^t CSH	58		68		78		ns	25
CAS precharge time	^t CPN	10		10		10		ns	16, 23
CAS precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	23
RAS to CAS delay time	^t RCD	18	38	18	43	18	53	ns	17, 27
CAS to RAS precharge time	^t CRP	17		17		17		ns	26
Row-address setup time	^t ASR	7		7		7		ns	26
Row-address hold time	^t RAH	8		8		8		ns	25
RAS to column-address delay time	^t RAD	13	23	13	28	13	33	ns	18, 27
Column-address setup time	^t ASC	2		2		2		ns	24
Column-address hold time	^t CAH	10		15		15		ns	23
Column-address hold time (referenced to RAS)	^t AR	43		48		53		ns	25
Column-address to RAS lead time	^t RAL	37		42		47		ns	26

NEW DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = 3.3V \pm 0.3V$)

AC CHARACTERISTICS		-6		-7		-8		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Read command setup time	t_{RCS}	2		2		2		ns	24
Read command hold time (referenced to CAS)	t_{RCH}	2		2		2		ns	19, 24
Read command hold time (referenced to RAS)	t_{RRH}	0		0		0		ns	19, 23
CAS to output in Low-Z	t_{CLZ}	2		2		2		ns	24
Output buffer turn-off delay	t_{OFF}	5	22	5	27	5	27	ns	20, 28
\overline{WE} command setup time	t_{WCS}	2		2		2		ns	24, 36
Write command hold time	t_{WCH}	10		15		15		ns	23
Write command hold time (referenced to RAS)	t_{WCR}	43		53		58		ns	25
Write command pulse width	t_{WP}	10		15		15		ns	23
Write command to RAS lead time	t_{RWL}	22		27		27		ns	26
Write command to CAS lead time	t_{CWL}	15		20		20		ns	23
Data-in setup time	t_{DS}	2		2		2		ns	24, 30
Data-in hold time	t_{DH}	17		22		22		ns	26, 30
Data-in hold time (referenced to RAS)	t_{DHR}	45		55		60		ns	23
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10, 23
Refresh period (1,024 cycles)	t_{REF}		16/128*		16/128*		16/128*	ms	
RAS to CAS precharge time	t_{RPC}	0		0		0		ns	23
CAS setup time (CBR REFRESH)	t_{CSR}	12		12		12		ns	5, 24
CAS hold time (CBR REFRESH)	t_{CHR}	8		8		8		ns	5, 25
\overline{WE} hold time (CBR REFRESH)	t_{WRH}	8		8		8		ns	22, 25
\overline{WE} setup time (CBR REFRESH)	t_{WRP}	12		12		12		ns	22, 24
\overline{WE} hold time (WCBR test cycle)	t_{WTH}	8		8		8		ns	22, 25
\overline{WE} setup time	t_{WTS}	12		12		12		ns	22, 24
\overline{OE} setup prior to RAS during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	20
Output disable	t_{OD}		15		20		20	ns	23, 36
Output enable	t_{OE}	15		20		20		ns	
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	t_{OEH}	15		20		20		ns	25
RAS to \overline{WE} delay time	t_{RWD}	90		100		110		ns	24, 32
Column-address to \overline{WE} delay time	t_{AWD}	55		65		70		ns	24, 32
CAS to \overline{WE} delay time	t_{CWD}	40		50		50		ns	24, 32
RAS pulse width entering SELF REFRESH	t_{RASS}	100		100		100		μs	33
RAS precharge time entering SELF REFRESH	t_{RPS}	110		130		150		ns	33
CAS hold time entering SELF REFRESH	t_{CHD}	10		10		10		ns	33

*S-version only

NOTES

1. All voltages referenced to Vss.
2. This parameter is sampled. $V_{CC} = 3.3V \pm 10\%$; $f = 1$ MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100 μ s is required after power-up followed by eight \overline{RAS} refresh cycles (\overline{RAS} ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight \overline{RAS} cycle wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5$ ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$ AND $\overline{OE} = HIGH$.
22. t_{WTS} and t_{WTH} are setup and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverse of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.
23. Timing between the DRAMs and the module did not change with the addition of the line drivers.
24. A +2ns timing skew from the DRAM to the module resulted from the addition of line drivers.
25. A -2ns timing skew from the DRAM to the module resulted from the addition of line drivers.
26. A +7ns timing skew from the DRAM to the module resulted from the addition of line drivers.
27. A -2ns (MIN) and a -7ns (MAX) timing skew from the DRAM to the module resulted from the addition of line drivers.
28. A +2ns (MIN) and a +7ns (MAX) timing skew from the DRAM to the module resulted from the addition of line drivers.
29. The maximum current ratings are based with the memory operating or being refreshed in the x64 mode. The stated maximums may be reduced by approximately one-half when used in the x32 mode.
30. These parameters are referenced to \overline{CAS} leading edge in EARLY WRITE cycles and \overline{WE} leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
31. L-version only.
32. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters. t_{WCS} applies to EARLY-WRITE cycles. t_{RWD} , t_{AWD} and t_{CWD} apply to READ-MODIFY-WRITE cycles. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE WRITE (\overline{OE} -controlled) cycle. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not applicable in a LATE WRITE cycle.
33. If the DRAM controller uses a BURST REFRESH, a BURST REFRESH of all rows must be executed upon exiting SELF REFRESH.


NOTES (continued)

34. Refresh current increases if t_{RAS} is extended beyond its minimum specification.
35. Column-address changed once each cycle.
36. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If CAS goes HIGH before OE, the DQs will


open regardless of the state of \overline{OE} . If \overline{CAS} stays LOW while \overline{OE} is brought HIGH, the DQs will open. If \overline{OE} is brought back LOW (\overline{CAS} still LOW), the DQs will provide the previously read data.

NEW
DRAM MODULE

READ CYCLE




EARLY WRITE CYCLE




▨ DONT CARE
▩ UNDEFINED

READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE CYCLES)





FAST PAGE MODE READ CYCLE




DONT CARE
 UNDEFINED

NEW
DRAM MODULE


FAST-PAGE-MODE EARLY WRITE CYCLE**FAST-PAGE-MODE READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)**

■ DON'T CARE
■ UNDEFINED

RAS ONLY REFRESH CYCLE
(ADDR = A0/B0-A9; and \overline{WE} = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




▨ DON'T CARE
▩ UNDEFINED



NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or $t_{CP}(\text{whichever is greater}) + t_{DS}(\text{MIN}) + \text{any guardband}$ between data-out and driving the bus with the new data-in.

CBR REFRESH CYCLE
(A0/B0-A9, OE = DON'T CARE)




EXTENDED CBR REFRESH CYCLE ³¹
(A0/B0-A9, OE = DON'T CARE)



 DON'T CARE
 UNDEFINED

NEW DRAM MODULE

HIDDEN REFRESH CYCLE²¹
(\overline{WE} = HIGH; \overline{OE} = LOW)



NEW DRAM MODULE



MT16D(T)464
4 MEG x 64 DRAM MODULE

DRAM MODULE

4 MEG x 64 DRAM

5.0V FAST PAGE MODE

NEW DRAM MODULE

FEATURES

- Industry-standard pinout in a 168-pin, dual read-out, single in-line package
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply
- All device pins are TTL-compatible
- Low power, 48mW standby; 3,200mW active, typical
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN
- All inputs are buffered except \overline{RAS}
- 2,048-cycle refresh distributed across 32ms
- FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
- Components
 - SOJ DT
 - TSOP DT
- Packages
 - Leadless 168-pin, dual read-out DIMM M
 - Leadless 168-pin, dual read-out DIMM (gold) G
- Part Number Example: MT16DT464M-6

MARKING


GENERAL DESCRIPTION

The MT16D(T)464 is a randomly accessed solid-state memory containing 4,194,304 words organized in a x64 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits, which are entered 11 bits (A0/B0-A10) at a time. A0 is connected to DQ0-DQ31, while B0 is connected to DQ32-DQ63. \overline{RAS} is used to latch the first 11 bits and \overline{CAS} the latter 11 bits. READ and WRITE cycles are selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. EARLY WRITE occurs when \overline{WE} goes LOW prior to \overline{CAS} going LOW, and the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle.

PIN ASSIGNMENT (Top View)

168-Pin, Dual Read-out DIMM

(DE-22) SOJ version
 (DE-23) TSOP version



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	43	Vss	85	Vss	127	Vss
2	DQ0	44	OE2	86	DQ32	128	RFU
3	DQ1	45	RAS2	87	DQ33	129	NC
4	DQ2	46	CAS4	88	DQ34	130	CAS5
5	DQ3	47	CAS6	89	DQ35	131	CAS7
6	Vcc	48	WE2	90	Vcc	132	PDE
7	DQ4	49	Vcc	91	DQ36	133	Vcc
8	DQ5	50	NC	92	DQ37	134	NC
9	DQ6	51	NC	93	DQ38	135	NC
10	DQ7	52	DQ16	94	DQ39	136	DQ48
11	NC	53	DQ17	95	NC	137	DQ49
12	Vss	54	Vss	96	Vss	138	Vss
13	DQ8	55	DQ18	97	DQ40	139	DQ50
14	DQ9	56	DQ19	98	DQ41	140	DQ51
15	DQ10	57	DQ20	99	DQ42	141	DQ52
16	DQ11	58	DQ21	100	DQ43	142	DQ53
17	DQ12	59	Vcc	101	DQ44	143	Vcc
18	Vcc	60	DQ22	102	Vcc	144	DQ54
19	DQ13	61	RFU	103	DQ45	145	RFU
20	DQ14	62	RFU	104	DQ46	146	RFU
21	DQ15	63	RFU	105	DQ47	147	RFU
22	NC	64	RFU	106	NC	148	RFU
23	Vss	65	DQ23	107	Vss	149	DQ55
24	NC	66	NC	108	NC	150	NC
25	NC	67	DQ24	109	NC	151	DQ56
26	Vcc	68	Vss	110	Vcc	152	Vss
27	WE0	69	DQ25	111	RFU	153	DQ57
28	CAS0	70	DQ26	112	CAS1	154	DQ58
29	CAS2	71	DQ27	113	CAS3	155	DQ59
30	RAS0	72	DQ28	11	NC	156	DQ60
31	OE0	73	Vcc	115	RFU	157	Vcc
32	Vss	74	DQ29	116	Vss	158	DQ61
33	A0	75	DQ30	117	A1	159	DQ62
34	A2	76	DQ31	118	A3	160	DQ63
35	A4	77	NC	119	A5	161	NC
36	A6	78	Vss	120	A7	162	Vss
37	A8	79	PD1	121	A9	163	PD2
38	A10	80	PD3	122	NC	164	PD4
39	NC	81	PD5	123	NC	165	PD6
40	Vcc	82	PD7	124	Vcc	166	PD8
41	RFU	83	ID0	125	RFU	167	ID1
42	RFU	84	Vcc	126	B0	168	Vcc


FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

REFRESH

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} HIGH time. Correct memory cell data is preserved by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} REFRESH cycle (\overline{RAS} ONLY, CBR or HIDDEN) so that all 2,048 combinations of \overline{RAS} addresses (A0-A10) are executed at least every 32ms, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic \overline{RAS} addressing.

FUNCTIONAL BLOCK DIAGRAM



NOTE: 1. All inputs with the exception of \overline{RAS} are redriven.

PIN DESCRIPTIONS

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
30, 45	$\overline{RAS0}, \overline{RAS2}$	Input	Row-Address Strobe: \overline{RAS} is used to clock-in the ten row-address bits. Two RAS inputs allow for one x64 bank or two x32 banks.
28, 29, 46, 47, 112, 113, 130, 131	$\overline{CAS0-7}$	Buffered Input	Column-Address Strobe: \overline{CAS} is used to clock-in the ten column-address bits, enable the DRAM output buffers and strobe the data inputs on WRITE cycles. Eight \overline{CAS} inputs allow byte access control for any memory bank configuration.
27, 48	$\overline{WE0}, \overline{WE2}$	Buffered Input	Write Enable: \overline{WE} is the READ/WRITE control for the DQ pins. $\overline{WE0}$ controls DQ0-DQ31. $\overline{WE2}$ controls DQ32-DQ63. If \overline{WE} is LOW prior to \overline{CAS} going LOW, the access is an EARLY WRITE cycle. If \overline{WE} is HIGH while \overline{CAS} is LOW, the access is a READ cycle, provided \overline{OE} is also LOW. If \overline{WE} goes LOW after \overline{CAS} goes LOW, then the cycle is a LATE WRITE cycle. A LATE WRITE cycle is generally used in conjunction with a READ cycle to form a READ-MODIFY-WRITE cycle.
31, 44	$\overline{OE0}, \overline{OE2}$	Buffered Input	Output Enable: \overline{OE} is the input/output control for the DQ pins. $\overline{OE0}$ controls DQ0-DQ31. $\overline{OE2}$ controls DQ32-DQ63. These signals may be driven, allowing LATE WRITE cycles.
33-38, 117-121, 126	A0-A10, B0	Buffered Input	Address Inputs: These inputs are multiplexed and clocked by \overline{RAS} and \overline{CAS} .
2-5, 7-10, 13-17, 19-21, 52-53, 55-58, 60, 65, 67, 69-72, 74-76, 86-89, 91-94, 97-101, 103-105, 136-137, 139-142, 144, 149, 151, 153-156, 158-160	DQ0-DQ63	Input/ Output	Data I/O: For WRITE cycles, DQ0-DQ63 act as inputs to the addressed DRAM location. BYTE WRITES may be performed by using the corresponding \overline{CAS} select (x64 mode only). For READ access cycles, DQ0-DQ63 act as outputs for the addressed DRAM location.
79-82, 163-166	PD1-PD8	-	Presence-Detect: These pins are read by the host system and tell the system the card's personality. They will be either left floating (NC) or they will be grounded (V_{SS}).
41-42, 61-64, 111, 115, 125, 128, 145-148	RFU	-	RFU: These pins should be left unconnected (reserved for future use).
6, 18, 26, 40, 49, 59, 73, 84, 90, 102, 110, 124, 133, 143, 157, 168	Vcc	Supply	Power Supply: +5V \pm 10%
1, 12, 23, 32, 43, 54, 68, 78, 85, 96, 107, 116, 127, 138, 152, 162	Vss	Supply	Ground
83, 167	ID0, ID1	-	ID bit
132	\overline{PDE}	-	PD enable
11, 22, 24-25, 38-39, 50-51, 66, 77, 95, 106, 108-109, 114, 122-123, 129, 134-135, 150, 161	NC	-	No connect.

TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT	NOTES
						'R	'C	DQ0-63	
Standby		H	H→X	X	X	X	X	High-Z	
READ		L	L	H	L	ROW	COL	Data-Out	
EARLY WRITE		L	L	L	X	ROW	COL	Data-In	
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out	
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out	
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In	
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In	
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	
RAS ONLY REFRESH		H	X	X	X	ROW	n/a	High-Z	
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out	
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In	
CBR REFRESH		H→L	L	H	X	X	X	High-Z	

NEW
DRAM MODULE



MT16D(T)464
4 MEG x 64 DRAM MODULE

PRESENCE-DETECT TRUTH TABLE

CHARACTERISTICS					PRESENCE-DETECT PIN (PDx)							
Module Density	Module Organization	Row/Column Addresses	ID0	ID1	1	2	3	4	5	6	7	8
0MB	No module installed	X			NC	NC	NC	NC	NC			
2MB	256K x 64/72	9/9			Vss	Vss	Vss	Vss	Vss			
4MB	512K x 64/72	9/9			NC	Vss	Vss	Vss	Vss			
4MB	512K x 64/72/80	10/9			Vss	NC	Vss	Vss	Vss			
8MB	1 Meg x 64/72/80	10/9			NC	NC	Vss	Vss	Vss			
8MB	1 Meg x 64/72/80	10/10			Vss	Vss	NC	Vss	Vss			
16MB	2 Meg x 64/72/80	10/10			NC	Vss	NC	Vss	Vss			
16MB	2 Meg x 64/72/80	11/10			NC	Vss	Vss	NC	Vss			
• 32MB	4 Meg x 64/72/80	11/10			Vss	NC	Vss	NC	Vss			
32MB	4 Meg x 64/72/80	12/10			NC	NC	Vss	NC	Vss			
64MB	8 Meg x 64/72/80	12/10			Vss	Vss	NC	Vss	Vss			
Access Timing	80ns									NC	Vss	
	70ns									Vss	NC	
	60ns									NC	NC	
	50ns									Vss	Vss	
Refresh Control	Standard			Vss								
	Self			NC								
Data Width, Parity	x64, No Parity	Vss										NC
	x72, Parity	NC										NC
	x72, ECC	Vss										Vss
	x80, ECC	NC										Vss

NOTE: Vss = ground.

NEW DRAM MODULE



MT16D(T)464
4 MEG x 64 DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) ($V_{CC} = 5V \pm 10\%$)

NEW DRAM MODULE

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V_{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V_{IH}	3.5	$V_{CC}+1.5$	V	
Input Low (Logic 0) Voltage, all inputs	V_{IL}	-0.5	0.8	V	
INPUT LEAKAGE CURRENT Any input $0V \leq V_{IN} \leq 6.5V$ (All other pins not under test = 0V) for each package input	CAS0-CAS7 A0-A9, B0 WE0,2,OE0,2	I_{I1}	-2	2	μA
	RAS0,2	I_{I2}	-16	16	μA
OUTPUT LEAKAGE CURRENT (Q is disabled; $0V \leq V_{OUT} \leq 5.5V$) for each package input	DQ0-DQ63	I_{OZ}	-10	10	μA
OUTPUT LEVELS Output High Voltage ($I_{OZH} = -5mA$) Output Low Voltage ($I_{OZL} = 4.2mA$)	V_{OH}	2.4		V	
	V_{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	SIZE	MAX		UNITS	NOTES
			-6	-7		
STANDBY CURRENT: (TTL) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I_{CC1}	32MB	32	32	mA	29
STANDBY CURRENT: (CMOS) ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	I_{CC2}	32MB	16	16	mA	29
OPERATING CURRENT: Random READ/WRITE Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)	I_{CC3}	32MB	1,920	1,760	mA	3, 4, 29, 34
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC} = t_{PC} [MIN]$)	I_{CC4}	32MB	1,440	1,280	mA	3, 4, 29, 34
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC} [MIN]$)	I_{CC5}	32MB	1,920	1,760	mA	3, 29, 34
REFRESH CURRENT: CBR Average power supply current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC} [MIN]$)	I_{CC6}	32MB	1,920	1,760	mA	3, 5, 29



**MT16D(T)464
4 MEG x 64 DRAM MODULE**

NEW DRAM MODULE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 16W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10, B0	C _{i1}		9	pF	2
Input Capacitance: $\overline{WE0}$, $\overline{WE2}$, $\overline{OE0}$, $\overline{OE2}$	C _{i2}		9	pF	2
Input Capacitance: $\overline{RAS0}$, $\overline{RAS2}$	C _{i3}		40	pF	2
Input Capacitance: $\overline{CAS0}$ - $\overline{CAS7}$	C _{i4}		9	pF	2
Input/Output Capacitance: DQ0-DQ63	C _{io}		10	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{cc} = 5V ±10%)

AC CHARACTERISTICS	PARAMETER	SYM	-6		-7		UNITS	NOTES
			MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	\overline{tRC}		110		130		ns	23
FAST-PAGE-MODE READ or WRITE cycle time	\overline{tPC}		35		40		ns	23
Access time from \overline{RAS}	\overline{tRAC}		60		70		ns	14, 23
Access time from \overline{CAS}	\overline{tCAC}			22		27	ns	15, 26
Access time from column-address	\overline{tAA}			37		42	ns	26
Access time from \overline{CAS} precharge	\overline{tCPA}			42		47	ns	26
\overline{RAS} pulse width	\overline{tRAS}		60	100,000	70	100,000	ns	23
\overline{RAS} pulse width (FAST PAGE MODE)	\overline{tRASP}		60	100,000	70	100,000	ns	23
\overline{RAS} hold time	\overline{tRSH}		22		27		ns	26
\overline{RAS} precharge time	\overline{tRP}		40		50		ns	23
\overline{CAS} pulse width	\overline{tCAS}		15	100,000	20	100,000	ns	23
\overline{CAS} hold time	\overline{tCSH}		58		68		ns	25
\overline{CAS} precharge time	\overline{tCPN}		10		10		ns	16, 23
\overline{CAS} precharge time (FAST PAGE MODE)	\overline{tCP}		10		10		ns	23
\overline{RAS} to \overline{CAS} delay time	\overline{tRCD}		18	38	18	43	ns	17, 27
\overline{CAS} to \overline{RAS} precharge time	\overline{tCRP}		12		12		ns	26
Row-address setup time	\overline{tASR}		7		7		ns	26
Row-address hold time	\overline{tRAH}		8		8		ns	25
\overline{RAS} to column-address delay time	\overline{tRAD}		13	23	13	28	ns	18, 27
Column-address setup time	\overline{tASC}		2		2		ns	24
Column-address hold time	\overline{tCAH}		10		15		ns	23



MT16D(T)464
4 MEG x 64 DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (Vcc = 5V ±10%)

NEW DRAM MODULE


AC CHARACTERISTICS	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Column-address hold time (referenced to \overline{RAS})	t_{AR}	48		53		ns	25
Column-address to \overline{RAS} lead time	t_{RAL}	37		42		ns	26
Read command setup time	t_{RCS}	2		2		ns	24
Read command hold time (referenced to \overline{CAS})	t_{RCH}	2		2		ns	19, 24
Read command hold time (referenced to \overline{RAS})	t_{RRH}	0		0		ns	19, 23
\overline{CAS} to output in Low-Z	t_{CLZ}	2		2		ns	24
Output buffer turn-off delay	t_{OFF}	5	22	5	27	ns	20, 28
\overline{WE} command setup time	t_{WCS}	2		2		ns	24
Write command hold time	t_{WCH}	10		15		ns	23
Write command hold time (referenced to \overline{RAS})	t_{WCR}	43		53		ns	25
Write command pulse width	t_{WP}	10		15		ns	23
Write command to \overline{RAS} lead time	t_{RWL}	22		27		ns	26
Write command to \overline{CAS} lead time	t_{CWL}	15		20		ns	23
Data-in setup time	t_{DS}	2		2		ns	24, 30
Data-in hold time	t_{DH}	17		22		ns	26, 30
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	45		55		ns	23
Transition time (rise or fall)	t_T	3	50	3	50	ns	9, 10, 23
Refresh period (2,048 cycles)	t_{REF}		32		32	ms	
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	0		0		ns	23
\overline{CAS} setup time (CBR REFRESH)	t_{CSR}	7		7		ns	5, 24
\overline{CAS} hold time (CBR REFRESH)	t_{CHR}	13		13		ns	5, 25
\overline{WE} hold time (CBR REFRESH)	t_{WRH}	8		8		ns	22, 25
\overline{WE} setup time (CBR REFRESH)	t_{WRP}	12		12		ns	22, 24
\overline{WE} hold time (WCBR test cycle)	t_{WTH}	8		8		ns	22, 25
\overline{WE} setup time	t_{WTS}	12		12		ns	22, 24
\overline{OE} setup prior to \overline{RAS} during HIDDEN REFRESH cycle	t_{ORD}	0		0		ns	20
Output disable	t_{OD}		15		20	ns	23
Output enable	t_{OE}	15		20		ns	
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	t_{OEH}	15		15		ns	25
\overline{RAS} to \overline{WE} delay time	t_{RWD}	85		95		ns	24, 32
Column-address to \overline{WE} delay time	t_{AWD}	55		60		ns	24, 32
\overline{CAS} to \overline{WE} delay time	t_{CWD}	40		45		ns	24, 32

NOTES


1. All voltages referenced to Vss.
2. This parameter is sampled. $V_{CC} = 5V \pm 10\%$; $f = 1 \text{ MHz}$.
3. ICC is dependent on cycle rates.
4. ICC is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100 μ s is required after power-up followed by eight $\overline{\text{RAS}}$ refresh cycles ($\overline{\text{RAS}}$ ONLY or CBR with $\overline{\text{WE}}$ HIGH) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the $\overline{\text{REF}}$ refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5\text{ns}$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}} = V_{IH}$, data output is High-Z.
12. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that $t_{\text{RCD}} < t_{\text{RCD}}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX})$.
16. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{\text{RCD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MAX})$ can be met. $t_{\text{RCD}}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{MAX})$ limit, access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{\text{RAD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MIN})$ and $t_{\text{CAC}}(\text{MIN})$ can be met. $t_{\text{RAD}}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{MAX})$ limit, access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{\text{OFF}}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$ and $\overline{\text{OE}} = \text{HIGH}$.
22. t_{WTS} and t_{WTH} are setup and hold specifications for the $\overline{\text{WE}}$ pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverse of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.
23. Timing between the DRAMs and the module did not change with the addition of the line drivers.
24. A +2ns timing skew from the DRAM to the module resulted from the addition of line drivers.
25. A -2ns timing skew from the DRAM to the module resulted from the addition of line drivers.
26. A +7ns timing skew from the DRAM to the module resulted from the addition of line drivers.
27. A -2ns (MIN) and a -7ns (MAX) timing skew from the DRAM to the module resulted from the addition of line drivers.
28. A +2ns (MIN) and a +7ns (MAX) timing skew from the DRAM to the module resulted from the addition of line drivers.
29. The maximum current ratings are based with the memory operating or being refreshed in the x64 mode. The stated maximums may be reduced by approximately one-half when used in the x32 mode.
30. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
31. L-version only.
32. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters. t_{WCS} applies to EARLY WRITE cycles. t_{RWD} , t_{AWD} and t_{CWD} apply to READ-MODIFY-WRITE cycles. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN})$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{MIN})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN})$ and $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN})$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after $\overline{\text{CAS}}$ goes LOW results in a LATE WRITE ($\overline{\text{OE}}$ -controlled) cycle. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not applicable in a LATE WRITE cycle.
33. Refresh current increases if t_{RAS} is extended beyond its minimum specification.
34. Column-address changed once each cycle.

NEW DRAM MODULE

READ CYCLE




EARLY WRITE CYCLE




DONT CARE

UNDEFINED

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




▨ DON'T CARE
▩ UNDEFINED

RAS ONLY REFRESH CYCLE
(ADDR = A0/B0-A10; WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or t_{CP} (whichever is greater) + $t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.


CBR REFRESH CYCLE
(A0/B0-A10, OE = DON'T CARE)



HIDDEN REFRESH CYCLE²¹
(WE = HIGH; OE = LOW)



SELF REFRESH CYCLE
(A0-A9 and OE = DON'T CARE)



▨ DON'T CARE
▩ UNDEFINED

NOTE: 1. Once t_{RASS} (MIN) is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.



MT16LD(T)464(S)
4 MEG x 64 DRAM MODULE

DRAM MODULE

4 MEG x 64 DRAM

3.3V, OPTIONAL SELF REFRESH

**NEW
DRAM MODULE**

FEATURES

- Industry-standard pinout in a 168-pin, dual read-out, single-in-line package
- High-performance CMOS silicon-gate process
- Single +3.3V ±0.3V power supply
- All device pins are TTL-compatible
- Low power, 16mW standby; 2,400mW active, typical
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR), HIDDEN and SELF
- 2,048-cycle refresh distributed across 32ms or 2,048-cycle Extended Refresh distributed across 128ms
- FAST PAGE MODE access cycle
- Optional SELF REFRESH mode, with Extended Refresh

OPTIONS

- Timing
60ns access
70ns access
- Components
SOJ
TSOP
- Packages
Leadless 168-pin, dual read-out DIMM
Leadless 168-pin, dual read-out DIMM (gold)G
- Refresh
Standard
Low-power SELF REFRESH
- Part Number Example: MT16LDT464G-6 S

MARKING

- 6
- 7
- D
- DT
- M
- G
- Blank
- S

GENERAL DESCRIPTION


The MT16LD(T)464(S) is a randomly accessed solid-state memory containing 4,194,304 words organized in a x64 configuration. It is specially processed to operate from 3.0V to 3.6V for low voltage memory systems. The module has optional FAST PAGE MODE, which allows faster data operations (READ or WRITE) within a row-address-defined page boundary.

During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits, which are entered 11 bits (A0/B0-A10) at a time. A0 is connected to DQ0-DQ31, while B0 is connected to DQ32-DQ63. RAS is used to latch the first 11 bits and CAS the latter 11 bits.

READ and WRITE cycles are selected with the WE input. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle,

PIN ASSIGNMENT (Top View)

**168-Pin, Dual Read-out DIMM
(DE-24) SOJ Version
(DE-25) TSOP Version**



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	43	Vss	85	Vss	127	Vss
2	DQ0	44	OE2	86	DQ32	128	RFU
3	DQ1	45	RAS2	87	DQ33	129	NC
4	DQ2	46	CAS4	88	DQ34	130	CAS5
5	DQ3	47	CAS6	89	DQ35	131	CAS7
6	Vcc	48	WE2	90	Vcc	132	PDE
7	DQ4	49	Vcc	91	DQ36	133	Vcc
8	DQ5	50	NC	92	DQ37	134	NC
9	DQ6	51	NC	93	DQ38	135	NC
10	DQ7	52	DQ16	94	DQ39	136	DQ48
11	NC	53	DQ17	95	NC	137	DQ49
12	Vss	54	Vss	96	Vss	138	Vss
13	DQ8	55	DQ18	97	DQ40	139	DQ50
14	DQ9	56	DQ19	98	DQ41	140	DQ51
15	DQ10	57	DQ20	99	DQ42	141	DQ52
16	DQ11	58	DQ21	100	DQ43	142	DQ53
17	DQ12	59	Vcc	101	DQ44	143	Vcc
18	Vcc	60	DQ22	102	Vcc	144	DQ54
19	DQ13	61	RFU	103	DQ45	145	RFU
20	DQ14	62	RFU	104	DQ46	146	RFU
21	DQ15	63	RFU	105	DQ47	147	RFU
22	NC	64	RFU	106	NC	148	RFU
23	Vss	65	DQ23	107	Vss	149	DQ55
24	NC	66	NC	108	NC	150	NC
25	NC	67	DQ24	109	NC	151	DQ56
26	Vcc	68	Vss	110	Vcc	152	Vss
27	WE0	69	DQ25	111	RFU	153	DQ57
28	CAS0	70	DQ26	112	CAST	154	DQ58
29	CAS2	71	DQ27	113	CAS3	155	DQ59
30	RAS0	72	DQ28	11	NC	156	DQ60
31	OE0	73	Vcc	115	RFU	157	Vcc
32	Vss	74	DQ29	116	Vss	158	DQ61
33	A0	75	DQ30	117	A1	159	DQ62
34	A2	76	DQ31	118	A3	160	DQ63
35	A4	77	NC	119	A5	161	NC
36	A6	78	Vss	120	A7	162	Vss
37	A8	79	PD1	121	A9	163	PD2
38	A10	80	PD3	122	NC	164	PD4
39	NC	81	PD5	123	NC	165	PD6
40	Vcc	82	PD7	124	Vcc	166	PD8
41	RFU	83	ID0	125	RFU	167	ID1
42	RFU	84	Vcc	126	B0	168	Vcc

NEW DRAM MODULE

data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. EARLY WRITE occurs when \overline{WE} goes LOW prior to \overline{CAS} going LOW, and the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle.

FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

REFRESH

Preserve correct memory cell data by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} REFRESH cycle (\overline{RAS} -ONLY, CBR or HIDDEN) so that all 2,048 combinations of \overline{RAS} addresses (A0-A10) are executed at least every 32ms (128ms "S" option), regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic \overline{RAS} addressing.

An optional SELF REFRESH mode is also available. The "S" option allows the user the option of a fully static, low-power, data-retention mode, or a dynamic refresh mode at


the extended refresh period of 128ms, four times longer than the standard 32ms specifications. The module's SELF REFRESH mode is initiated by performing a CBR REFRESH cycle and holding \overline{RAS} LOW for the specified t_{RASS}. Additionally, the "S" option allows for extended refresh rate of 62.5μs per row if using distributed CBR refresh. This refresh rate can be applied during normal operation, as well as during a standby or extended refresh mode.

The SELF REFRESH mode is terminated by driving \overline{RAS} HIGH for the time minimum of an operation cycle, t_{RPS} (≈t_{RCns}). This delay allows for the completion of any internal refresh cycles that may be in process at the time of the \overline{RAS} LOW-to-HIGH transition. If the DRAM controller uses a distributed CBR refresh sequence, a burst refresh is not required upon exiting SELF REFRESH mode. However, if the DRAM controller utilizes \overline{RAS} only or burst refresh sequence, all 2,048 rows must be refreshed within 300μs prior to the resumption of normal operation.

STANDBY

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} HIGH time.

FUNCTIONAL BLOCK DIAGRAM



U1-U16 = MT4LC4M4B1SJ or
U1-U16 = MT4LC4M4B1SJ S ("S" option)

NOTE: 1. All inputs with the exception of \overline{RAS} are redriven.

PIN DESCRIPTIONS

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
30, 45	$\overline{RAS0}, \overline{RAS2}$	Input	Row-Address Strobe: \overline{RAS} is used to clock-in the 10 row-address bits. Two \overline{RAS} inputs allow for one x64 bank or two x32 banks.
28, 29, 46, 47, 112, 113, 130, 131	$\overline{CAS0-7}$	Buffered Input	Column-Address Strobe: \overline{CAS} is used to clock-in the 10 column-address bits, enable the DRAM output buffers and strobe the data inputs on WRITE cycles. Eight \overline{CAS} inputs allow byte access control for any memory bank configuration.
27, 48	$\overline{WE0}, \overline{WE2}$	Buffered Input	Write Enable: \overline{WE} is the READ/WRITE control for the DQ pins. $\overline{WE0}$ controls DQ0-DQ31. $\overline{WE2}$ controls DQ32-DQ63. If \overline{WE} is LOW prior to \overline{CAS} going LOW, the access is an EARLY WRITE cycle. If \overline{WE} is HIGH while \overline{CAS} is LOW, the access is a READ cycle, provided \overline{OE} is also LOW. If \overline{WE} goes LOW after \overline{CAS} goes LOW, then the cycle is a LATE WRITE cycle. A LATE WRITE cycle is generally used in conjunction with a READ cycle to form a READ-MODIFY-WRITE cycle.
31, 44	$\overline{OE0}, \overline{OE2}$	Buffered Input	Output Enable: \overline{OE} is the input/output control for the DQ pins. $\overline{OE0}$ controls DQ0-DQ31. $\overline{OE2}$ controls DQ32-DQ63. These signals may be driven, allowing LATE WRITE cycles.
33-38, 117-121, 126	A0-A10, B0	Buffered Input	Address Inputs: These inputs are multiplexed and clocked by \overline{RAS} and \overline{CAS} .
2-5, 7-10, 13-17, 19-21, 52-53, 55-58, 60, 65, 67, 69-72, 74-76, 86-89, 91-94, 97-101, 103-105, 136-137, 139-142, 144, 149, 151, 153-156, 158-160	DQ0-DQ63	Input/Output	Data I/O: For WRITE cycles, DQ0-DQ63 act as inputs to the addressed DRAM location. BYTE WRITES may be performed by using the corresponding \overline{CAS} select (x64 mode only). For READ access cycles, DQ0-DQ63 act as outputs for the addressed DRAM location.
79-82, 163-166	PD1-PD8	-	Presence-Detect: These pins are read by the host system and tell the system the card's personality. They will be either left floating (NC) or they will be grounded (Vss).
41-42, 61-64, 111, 115, 125, 128, 145-148	RFU	-	RFU: These pins should be left unconnected (reserved for future use).
6, 18, 26, 40, 49, 59, 73, 84, 90, 102, 110, 124, 133, 143, 157, 168	Vcc	Supply	Power Supply: +3.3V \pm 0.3V
1, 12, 23, 32, 43, 54, 68, 78, 85, 96, 107, 116, 127, 138, 152, 162	Vss	Supply	Ground
83, 167	ID0, ID1	-	ID bit
132	\overline{PDE}	-	PD enable
11, 22, 24-25, 38-39, 50-51, 66, 77, 95, 106, 108-109, 114, 122-123, 129, 134-135, 150, 161	NC	-	No connect

TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT	NOTES
						'R	'C	DQ0-63	
Standby		H	H→X	X	X	X	X	High-Z	
READ		L	L	H	L	ROW	COL	Data-Out	
EARLY WRITE		L	L	L	X	ROW	COL	Data-In	
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	
FAST-PAGE-MODE	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out	
READ	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out	
FAST-PAGE-MODE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In	
EARLY-WRITE	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In	
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	
READ-WRITE	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	
RAS ONLY REFRESH		H	X	X	X	ROW	n/a	High-Z	
HIDDEN	READ	L→H→L	L	H	L	ROW	COL	Data-Out	
REFRESH	WRITE	L→H→L	L	L	X	ROW	COL	Data-In	
CBR REFRESH		H→L	L	H	X	X	X	High-Z	
SELF REFRESH		H→L	L	H	X	X	X	High-Z	

NEW

DRAM MODULE



MT16LD(T)464(S)
4 MEG x 64 DRAM MODULE

NEW DRAM MODULE

PRESENCE-DETECT TRUTH TABLE

CHARACTERISTICS					PRESENCE-DETECT PIN (PDx)							
Module Density	Module Organization	Row/Column Addresses	ID0	ID1	1	2	3	4	5	6	7	8
0MB	No module installed	X			NC	NC	NC	NC	NC			
2MB	256K x 64/72	9/9			Vss	Vss	Vss	Vss	Vss			
4MB	512K x 64/72	9/9			NC	Vss	Vss	Vss	Vss			
4MB	512K x 64/72/80	10/9			Vss	NC	Vss	Vss	Vss			
8MB	1 Meg x 64/72/80	10/9			NC	NC	Vss	Vss	Vss			
8MB	1 Meg x 64/72/80	10/10			Vss	Vss	NC	Vss	Vss			
16MB	2 Meg x 64/72/80	10/10			NC	Vss	NC	Vss	Vss			
16MB	2 Meg x 64/72/80	11/10			NC	Vss	Vss	NC	Vss			
• 32MB	4 Meg x 64/72/80	11/10			Vss	NC	Vss	NC	Vss			
32MB	4 Meg x 64/72/80	12/10			NC	NC	Vss	NC	Vss			
64MB	8 Meg x 64/72/80	12/10			Vss	Vss	NC	Vss	Vss			
Access Timing	80ns									NC	Vss	
	70ns									Vss	NC	
	60ns									NC	NC	
	50ns									Vss	Vss	
Refresh Control	Standard			Vss								
	Self			NC								
Data Width, Parity	x64, Parity		Vss									NC
	x72, Parity		NC									NC
	x72, ECC		Vss									Vss
	x80, ECC		NC									Vss

NOTE: Vss = ground.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 (Notes: 1, 4, 6, 7) ($V_{CC} = 3.3V \pm 0.3V$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
Supply Voltage	V_{CC}	3.0	3.6	V		
Input High (Logic 1) Voltage, all inputs	V_{IH}	2.0	$V_{CC}+1$	V		
Input Low (Logic 0) Voltage, all inputs	V_{IL}	-1.0	0.8	V		
INPUT LEAKAGE CURRENT Any input $0V \leq V_{IN} \leq 3.6V$ (All other pins not under test = $0V$) for each package input	CAS0-CAS7 A0-A9, B0 WE0,2,OE0,2	I_{I1}	-2	2	μA	
	RAS0,2	I_{I2}	-16	16	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; $0V \leq V_{OUT} \leq 3.6V$) for each package input	DQ0-DQ63	I_{OZ}	-10	10	μA	
OUTPUT LEVELS						
Output High Voltage ($I_{OUT} = 2mA$)	V_{OH}	2.4		V		
Output Low Voltage ($I_{OUT} = 2mA$)	V_{OL}		0.4	V		

NEW DRAM MODULE

PARAMETER/CONDITION	SYMBOL	SIZE	MAX		UNITS	NOTES	
			-6	-7			
STANDBY CURRENT: (TTL) ($RAS = CAS = V_{IH}$)	I_{CC1}	32MB	16	16	mA	29	
STANDBY CURRENT: (CMOS) ($RAS = CAS = V_{CC} - 0.2V$)	STD	I_{CC2}	32MB	8	8	mA	29
	S	I_{CC2}	32MB	2.4	2.4	mA	29
OPERATING CURRENT: Random READ/WRITE Average power supply current ($RAS, CAS, Address Cycling: t_{RC} = t_{RC} [MIN]$)	I_{CC3}	32MB	1,920	1,760	mA	3, 4, 29, 34	
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($RAS = V_{IL}, CAS, Address Cycling: t_{PC} = t_{PC} [MIN]$)	I_{CC4}	32MB	1,440	1,280	mA	3, 4, 29, 34	
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (RAS Cycling, $CAS = V_{IH}; t_{RC} = t_{RC} [MIN]$)	I_{CC5}	32MB	1,920	1,760	mA	22, 26, 29	
REFRESH CURRENT: CBR Average power supply current ($RAS, CAS, Address Cycling: t_{RC} = t_{RC} [MIN]$)	I_{CC6}	32MB	1,920	1,760	mA	19, 22, 29	
REFRESH CURRENT: Extended CBR (S only) Average power supply current, $CAS = 0.2V$ or CBR cycling; $\overline{RAS} = t_{RAS} [MIN]$; $WE = V_{CC} - 0.2V$; A0-A9 and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$ (D_{IN} may be left open); $t_{RC} = 125\mu s$ (1,024 rows at $125\mu s = 128ms$)	I_{CC7}	32MB	4.8	4.8	mA	3, 19, 22, 25, 29	
REFRESH CURRENT: SELF (S only) Average power supply current during SELF REFRESH: CBR cycle with $RAS \geq t_{RASS} [MIN]$ and CAS held LOW; $WE = V_{CC} - 0.2V$; A0-A9 and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$ (D_{IN} may be left open)	I_{CC8}	32MB	4.8	4.8	mA	19, 29	



MT16LD(T)464(S)
4 MEG x 64 DRAM MODULE

NEW DRAM MODULE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +4.5V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 16W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10, B0	C _{I1}		9	pF	2
Input Capacitance: $\overline{WE0}$, $\overline{WE2}$, $\overline{OE0}$, $\overline{OE2}$	C _{I2}		9	pF	2
Input Capacitance: $\overline{RAS0}$, $\overline{RAS2}$	C _{I3}		40	pF	2
Input Capacitance: $\overline{CAS0}$ - $\overline{CAS7}$	C _{I4}		9	pF	2
Input/Output Capacitance: DQ0-DQ63	C _{IO}		10	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{cc} = 3.3V ±0.3V)

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		ns	23
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		ns	23
Access time from \overline{RAS}	^t RAC		60		70	ns	14, 23
Access time from \overline{CAS}	^t CAC		22		27	ns	15, 26
Access time from column-address	^t AA		37		42	ns	26
Access time from \overline{CAS} precharge	^t CPA		42		47	ns	26
\overline{RAS} pulse width	^t RAS	60	100,000	70	100,000	ns	23
\overline{RAS} pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	ns	23
\overline{RAS} hold time	^t RSH	22		27		ns	26
\overline{RAS} precharge time	^t RP	45		50		ns	23
\overline{CAS} pulse width	^t CAS	15	100,000	20	100,000	ns	23
\overline{CAS} hold time	^t CSH	58		68		ns	25
\overline{CAS} precharge time	^t CPN	10		10		ns	16, 23
\overline{CAS} precharge time (FAST PAGE MODE)	^t CP	10		10		ns	23
\overline{RAS} to \overline{CAS} delay time	^t RCD	18	38	18	43	ns	17, 27
\overline{CAS} to \overline{RAS} precharge time	^t CRP	17		17		ns	26
Row-address setup time	^t ASR	7		7		ns	26
Row-address hold time	^t RAH	8		8		ns	25
\overline{RAS} to column-address delay time	^t RAD	13	23	13	28	ns	18, 27
Column-address setup time	^t ASC	2		2		ns	24
Column-address hold time	^t CAH	10		15		ns	23

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = 3.3V \pm 0.3V$)

AC CHARACTERISTICS	PARAMETER	SYM	-6		-7		UNITS	NOTES
			MIN	MAX	MIN	MAX		
Column-address hold time (referenced to \overline{RAS})	t^1AR	48		53		ns	25	
Column-address to \overline{RAS} lead time	t^1RAL	37		42		ns	26	
Read command setup time	t^1RCS	2		2		ns	24	
Read command hold time (referenced to \overline{CAS})	t^1RCH	2		2		ns	19, 24	
Read command hold time (referenced to \overline{RAS})	t^1RRH	0		0		ns	19, 23	
\overline{CAS} to output in Low-Z	t^1CLZ	5		5		ns	24, 35	
Output buffer turn-off delay	t^1OFF	5	22	5	27	ns	20, 28	
\overline{WE} command setup time	t^1WCS	2		2		ns	24	
Write command hold time	t^1WCH	10		15		ns	23	
Write command hold time (referenced to \overline{RAS})	t^1WCR	43		53		ns	25	
Write command pulse width	t^1WP	10		15		ns	23	
Write command to \overline{RAS} lead time	t^1RWL	22		27		ns	26	
Write command to \overline{CAS} lead time	t^1CWL	15		20		ns	23	
Data-in setup time	t^1DS	2		2		ns	24, 30	
Data-in hold time	t^1DH	17		22		ns	26, 30	
Data-in hold time (referenced to \overline{RAS})	t^1DHR	45		55		ns	23	
Transition time (rise or fall)	t^1T	3	50	3	50	ns	9, 10, 23	
Refresh period (2,048 cycles)	t^1REF		32/128*		32/128*	ms		
\overline{RAS} to \overline{CAS} precharge time	t^1RPC	0		0		ns	23	
\overline{CAS} setup time (CBR REFRESH)	t^1CSR	12		12		ns	5, 24	
\overline{CAS} hold time (CBR REFRESH)	t^1CHR	8		8		ns	5, 25	
\overline{WE} hold time (CBR REFRESH)	t^1WRH	8		8		ns	22, 25	
\overline{WE} setup time (CBR REFRESH)	t^1WRP	12		12		ns	22, 24	
\overline{WE} hold time (WCBR test cycle)	t^1WTH	8		8		ns	22, 25	
\overline{WE} setup time	t^1WTS	12		12		ns	22, 24	
\overline{OE} setup prior to \overline{RAS} during HIDDEN REFRESH cycle	t^1ORD	0		0		ns	20	
Output disable	t^1OD		15		20	ns	23	
Output enable	t^1OE	15		20		ns		
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	t^1OEH	15		20		ns	25	
\overline{RAS} to \overline{WE} delay time	t^1RWD	90		100		ns	24, 32	
Column-address to \overline{WE} delay time	t^1AWD	55		65		ns	24, 32	
\overline{CAS} to \overline{WE} delay time	t^1CWD	40		50		ns	24, 32	
\overline{RAS} pulse width entering SELF REFRESH	t^1RASS	100		100		μs	33	
\overline{RAS} precharge time entering SELF REFRESH	t^1RPS	110		130		ns	33	
\overline{CAS} hold time entering SELF REFRESH	t^1CHD	15		15		ns	33	

*S-version only

NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. $V_{CC} = 3.3V$; $f = 1$ MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and $100pF$ and $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RAC} (MIN)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$ AND $\overline{OE} = HIGH$.
22. t_{WTS} and t_{WTH} are setup and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverse of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.
23. Timing between the DRAMs and the module did not change with the addition of the line drivers.
24. A +2ns timing skew from the DRAM to the module resulted from the addition of line drivers.
25. A -2ns timing skew from the DRAM to the module resulted from the addition of line drivers.
26. A +7ns timing skew from the DRAM to the module resulted from the addition of line drivers.
27. A -2ns (MIN) and a -7ns (MAX) timing skew from the DRAM to the module resulted from the addition of line drivers.
28. A +2ns (MIN) and a +7ns (MAX) timing skew from the DRAM to the module resulted from the addition of line drivers.
29. The maximum current ratings are based with the memory operating or being refreshed in the x64 mode. The stated maximums may be reduced by one-half when used in the x32 mode.
30. These parameters are referenced to \overline{CAS} leading edge in EARLY WRITE cycles and \overline{WE} leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
31. L-version only.


NOTES(continued)

32. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters. t_{WCS} applies to EARLY WRITE cycles. t_{RWD} , t_{AWD} and t_{CWD} apply to READ-MODIFY-WRITE cycles. If $t_{WCS} \geq t_{WCS}(\text{MIN})$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{MIN})$, $t_{AWD} \geq t_{AWD}(\text{MIN})$ and $t_{CWD} \geq t_{CWD}(\text{MIN})$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after $\overline{\text{CAS}}$ goes LOW results in a LATE WRITE ($\overline{\text{OE}}$ -


controlled) cycle. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not applicable in a LATE WRITE cycle.

33. Refresh must be completed within the time of three external refresh rate periods prior to active use of the DRAM (provided distributed CBR REFRESH is used when in the active mode.) Alternatively, a complete set of row refreshes must be executed when exiting SELF REFRESH prior to active use of the DRAM if anything other than distributed CBR REFRESH is used in the active mode.
34. Column-address changed once each cycle.
35. The 3ns minimum is a parameter guaranteed by design.


READ CYCLE




EARLY WRITE CYCLE



READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




▨ DONT CARE
▩ UNDEFINED

NEW DRAM MODULE


FAST-PAGE-MODE EARLY WRITE CYCLE




**FAST-PAGE-MODE READ-WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)**



RAS ONLY REFRESH CYCLE
(ADDR = A0/B0-A10; WE = DON'T CARE)



FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




▨ DON'T CARE
▩ UNDEFINED


NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or t_{CP} (whichever is greater) + $t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.



NEW DRAM MODULE

CBR REFRESH CYCLE
(A0/B0-A10, \overline{OE} = DON'T CARE)




EXTENDED CBR REFRESH CYCLE ³¹
(A0/B0-A10, \overline{OE} = DON'T CARE)




 DON'T CARE
 UNDEFINED

NEW
DRAM MODULE

HIDDEN REFRESH CYCLE²¹
(\overline{WE} = HIGH; \overline{OE} = LOW)



SELF REFRESH CYCLE
(A0-A11 and \overline{OE} = DON'T CARE)



- NOTE:**
1. Once t_{RASS} (MIN) is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
 2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.

NEW DRAM MODULE



MT24D(T)472
4 MEG x 72 DRAM MODULE

DRAM MODULE

4 MEG x 72 DRAM

5.0V FAST PAGE MODE

NEW
DRAM MODULE

FEATURES

- Industry-standard pinout in a 168-pin, dual read-out, single in-line package
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply
- All device pins are TTL-compatible
- Low power, 56mW standby; 5,000mW active, typical
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN
- All inputs are buffered except \overline{RAS}
- 2,048-cycle refresh distributed across 32ms
- FAST PAGE MODE access cycle

OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
- Components
 - SOJ D
 - TSOP DT
- Packages
 - Leadless 168-pin, dual read-out DIMM M
 - Leadless 168-pin, dual read-out DIMM (gold) G
- Part Number Example: MT24DT472M-6

MARKING


GENERAL DESCRIPTION

The MT24D(T)472 is a randomly accessed solid-state memory containing 4,194,304 words organized in a x72 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits, which are entered 11 bits (A0 / B0-A10) at a time. A0 is connected to DQ0-DQ31 and PDQ0-PDQ3, while B0 is connected to DQ32-DQ63 and PDQ4-PDQ7. \overline{RAS} is used to latch the first 11 bits and \overline{CAS} the latter 11 bits. READ and WRITE cycles are selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. EARLY WRITE occurs when \overline{WE} goes LOW prior to \overline{CAS} going LOW, and the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle.

PIN ASSIGNMENT (Top View)

168-Pin, Dual Read-out DIMM

(DE-26) SOJ version
(DE-27) TSOP version



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	43	Vss	85	Vss	127	Vss
2	DQ0	44	$\overline{OE}2$	86	DQ32	128	RFU
3	DQ1	45	$\overline{RAS}2$	87	DQ33	129	NC
4	DQ2	46	$\overline{CAS}4$	88	DQ34	130	$\overline{CAS}5$
5	DQ3	47	$\overline{CAS}6$	89	DQ35	131	$\overline{CAS}7$
6	Vcc	48	$\overline{WE}2$	90	Vcc	132	PDE
7	DQ4	49	Vcc	91	DQ36	133	Vcc
8	DQ5	50	NC	92	DQ37	134	NC
9	DQ6	51	NC	93	DQ38	135	NC
10	DQ7	52	DQ16	94	DQ39	136	DQ48
11	PDQ0	53	DQ17	95	PDQ4	137	DQ49
12	Vss	54	Vss	96	Vss	138	Vss
13	DQ8	55	DQ18	97	DQ40	139	DQ50
14	DQ9	56	DQ19	98	DQ41	140	DQ51
15	DQ10	57	DQ20	99	DQ42	141	DQ52
16	DQ11	58	DQ21	100	DQ43	142	DQ53
17	DQ12	59	Vcc	101	DQ44	143	Vcc
18	Vcc	60	DQ22	102	Vcc	144	DQ54
19	DQ13	61	RFU	103	DQ45	145	RFU
20	DQ14	62	RFU	104	DQ46	146	RFU
21	DQ15	63	RFU	105	DQ47	147	RFU
22	PDQ1	64	RFU	106	PDQ5	148	RFU
23	Vss	65	DQ23	107	Vss	149	DQ55
24	NC	66	PDQ2	108	NC	150	PDQ6
25	NC	67	DQ25	109	NC	151	DQ56
26	Vcc	68	Vss	110	Vcc	152	Vss
27	$\overline{WE}0$	69	DQ25	111	RFU	153	DQ57
28	$\overline{CAS}0$	70	DQ26	112	$\overline{CAS}1$	154	DQ58
29	$\overline{CAS}2$	71	DQ27	113	$\overline{CAS}3$	155	DQ59
30	$\overline{RAS}0$	72	DQ28	11	NC	156	DQ60
31	$\overline{OE}0$	73	Vcc	115	RFU	157	Vcc
32	Vss	74	DQ29	116	Vss	158	DQ61
33	A0	75	DQ30	117	A1	159	DQ62
34	A2	76	DQ31	118	A3	160	DQ63
35	A4	77	PDQ3	119	A5	161	PDQ7
36	A6	78	Vss	120	A7	162	Vss
37	A8	79	PD1	121	A9	163	PD2
38	A10	80	PD3	122	NC	164	PD4
39	NC	81	PD5	123	NC	165	PD6
40	Vcc	82	PD7	124	Vcc	166	PD8
41	RFU	83	ID0	125	RFU	167	ID1
42	RFU	84	Vcc	126	B0	168	Vcc

NEW DRAM MODULE


FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

REFRESH

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} HIGH time. Correct memory cell data is preserved by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} REFRESH cycle (\overline{RAS} ONLY, CBR or HIDDEN) so that all 2,048 combinations of \overline{RAS} addresses (A0/B0-A10) are executed at least every 32ms, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic \overline{RAS} addressing.

FUNCTIONAL BLOCK DIAGRAM



NOTE: 1. All inputs with the exception of \overline{RAS} are redriven.

PIN DESCRIPTIONS

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
30, 45	$\overline{\text{RAS0}}, \overline{\text{RAS2}}$	Input	Row-Address Strobe: $\overline{\text{RAS}}$ is used to clock-in the ten row-address bits. Two $\overline{\text{RAS}}$ inputs allow for one x72 bank or two x36 banks.
28, 29, 46, 47, 112, 113, 130, 131	$\overline{\text{CAS0-7}}$	Buffered Input	Column-Address Strobe: $\overline{\text{CAS}}$ is used to clock-in the ten column-address bits, enable the DRAM output buffers and strobe the data inputs on WRITE cycles. Eight CAS inputs allow byte access control for any memory bank configuration.
27, 48	$\overline{\text{WE0}}, \overline{\text{WE2}}$	Buffered Input	Write Enable: $\overline{\text{WE}}$ is the READ/WRITE control for the DQ pins. $\overline{\text{WE0}}$ controls DQ0-DQ31 and PDQ0-PDQ3. $\overline{\text{WE2}}$ controls DQ32-DQ63 and PDQ4-PDQ7. If $\overline{\text{WE}}$ is LOW prior to $\overline{\text{CAS}}$ going LOW, the access is an EARLY WRITE cycle. If $\overline{\text{WE}}$ is HIGH while $\overline{\text{CAS}}$ is LOW, the access is a READ cycle, provided $\overline{\text{OE}}$ is also LOW. If $\overline{\text{WE}}$ goes LOW after $\overline{\text{CAS}}$ goes LOW, then the cycle is a LATE WRITE cycle. A LATE WRITE cycle is generally used in conjunction with a READ cycle to form a READ-MODIFY-WRITE cycle.
31, 44	$\overline{\text{OE0}}, \overline{\text{OE2}}$	Buffered Input	Output Enable: $\overline{\text{OE}}$ is the input/output control for the DQ pins. $\overline{\text{OE0}}$ controls DQ0-DQ31 and PDQ0-PDQ3. $\overline{\text{OE2}}$ controls DQ32-DQ63 and PDQ4-PDQ7. These signals may be driven, allowing LATE WRITE cycles.
33-38, 117-121, 126	A0-A10, B0	Buffered Input	Address Inputs: These inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
11, 22, 66, 77, 95, 106, 150, 161	PDQ0-PDQ7	Input/Output	Parity Data I/O: Additional storage location provided per byte (as controlled by $\overline{\text{CAS0-7}}$) for parity purposes.
2-5, 7-10, 13-17, 19-21, 52-53, 55-58, 60, 65, 67, 69-72, 74-76, 86-89, 91-94, 97-101, 103-105, 136-137, 139-142, 144, 149, 151, 153-156, 158-160	DQ0-DQ63	Input/Output	Data I/O: For WRITE cycles, DQ0-DQ63 act as inputs to the addressed DRAM location. BYTE WRITES may be performed by using the corresponding $\overline{\text{CAS}}$ select (x72 mode only). For READ access cycles, DQ0-DQ63 act as outputs for the addressed DRAM location.
79-82, 163-166	PD1-PD8	-	Presence-Detect: These pins are read by the host system and tell the system the card's personality. They will be either left floating (NC) or they will be grounded (Vss).
41-42, 61-64, 111, 115, 125, 128, 145-148	RFU	-	RFU: These pins should be left unconnected (reserved for future use).
6, 18, 26, 40, 49, 59, 73, 84, 90, 102, 110, 124, 133, 143, 157, 168	Vcc	Supply	Power Supply: +5V \pm 10%

PIN DESCRIPTIONS (continued)

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
1, 12, 23, 32, 43, 54, 68, 78, 85, 96, 107, 116, 127, 138, 152, 162	Vss	Supply	Ground
83, 167	ID0, ID1	-	ID bit
132	PDE	-	PD enable
11, 22, 24-25, 38-39, 50-51, 66, 77, 95, 106, 108-109, 114, 122-123, 129, 134-135, 150, 161	NC	-	No connect.

TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT	NOTES
						'R	'C	DQ0-63, PDQ0-7	
Standby		H	H→X	X	X	X	X	High-Z	
READ		L	L	H	L	ROW	COL	Data-Out	
EARLY WRITE		L	L	L	X	ROW	COL	Data-In	
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out	
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out	
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In	
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In	
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	
RAS ONLY REFRESH		H	X	X	X	ROW	n/a	High-Z	
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out	
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In	
CBR REFRESH		H→L	L	H	X	X	X	High-Z	

PRESENCE-DETECT TRUTH TABLE

CHARACTERISTICS					PRESENCE-DETECT PIN (PDx)							
Module Density	Module Organization	Row/Column Addresses	ID0	ID1	1	2	3	4	5	6	7	8
0MB	No module installed	X			NC	NC	NC	NC	NC			
2MB	256K x 64/72	9/9			Vss	Vss	Vss	Vss	Vss			
4MB	512K x 64/72	9/9			NC	Vss	Vss	Vss	Vss			
4MB	512K x 64/72/80	10/9			Vss	NC	Vss	Vss	Vss			
8MB	1 Meg x 64/72/80	10/9			NC	NC	Vss	Vss	Vss			
8MB	1 Meg x 64/72/80	10/10			Vss	Vss	NC	Vss	Vss			
16MB	2 Meg x 64/72/80	10/10			NC	Vss	NC	Vss	Vss			
16MB	2 Meg x 64/72/80	11/10			NC	Vss	Vss	NC	Vss			
• 32MB	4 Meg x 64/72/80	11/10			Vss	NC	Vss	NC	Vss			
32MB	4 Meg x 64/72/80	12/10			NC	NC	Vss	NC	Vss			
64MB	8 Meg x 64/72/80	12/10			Vss	Vss	NC	Vss	Vss			
Access Timing	80ns									NC	Vss	
	70ns									Vss	NC	
	60ns									NC	NC	
	50ns									Vss	Vss	
Refresh Control	Standard			Vss								
	Self			NC								
Data Width, Parity	x64, No Parity	Vss										NC
	x72, Parity	NC										NC
	x72, ECC	Vss										Vss
	x80, ECC	NC										Vss

NOTE: Vss = ground.

NEW DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 (Notes: 1, 6, 7) ($V_{CC} = 5V \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES	
Supply Voltage	V_{CC}	4.5	5.5	V		
Input High (Logic 1) Voltage, all inputs	V_{IH}	3.5	$V_{CC}+0.5$	V		
Input Low (Logic 0) Voltage, all inputs	V_{IL}	-0.5	0.8	V		
INPUT LEAKAGE CURRENT Any input $0V \leq V_{IN} \leq 6.5V$ (All other pins not under test = 0V) for each package input	CAS0-CAS7 A0-A10, B0 WE0,2,OE0,2	I_{I1}	-2	2	μA	
	RAS0, 2	I_{I2}	-24	24	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; $0V \leq V_{OUT} \leq 5.5V$) for each package input	DQ0-DQ63, PDQ0-PDQ7	I_{OZ}	-10	10	μA	
OUTPUT LEVELS Output High Voltage ($I_{OUT} = -5mA$) Output Low Voltage ($I_{OUT} = 4.2mA$)	V_{OH}	2.4		V		
	V_{OL}		0.4	V		

PARAMETER/CONDITION	SYMBOL	SIZE	MAX		UNITS	NOTES
			-6	-7		
STANDBY CURRENT: (TTL) ($RAS = CAS = V_{IH}$)	I_{CC1}	32MB	48	48	mA	29
STANDBY CURRENT: (CMOS) ($RAS = CAS = V_{CC} - 0.2V$)	I_{CC2}	32MB	24	24	mA	29
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS , Address Cycling: $t_{RC} = t_{RC} [MIN]$)	I_{CC3}	32MB	2,800	2,560	mA	3, 4, 29, 34
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($RAS = V_{IL}, CAS$, Address Cycling: $t_{PC} = t_{PC} [MIN]$)	I_{CC4}	32MB	2,080	1,840	mA	3, 4, 29, 34
REFRESH CURRENT: RAS ONLY Average power supply current (RAS Cycling, $CAS = V_{IH}$: $t_{RC} = t_{RC} [MIN]$)	I_{CC5}	32MB	2,800	2,560	mA	3, 29 34
REFRESH CURRENT: CBR Average power supply current (RAS, CAS , Address Cycling: $t_{RC} = t_{RC} [MIN]$)	I_{CC6}	32MB	2,800	2,560	mA	3, 5, 29

 NEW
 DRAM MODULE



MT24D(T)472
4 MEG x 72 DRAM MODULE

NEW DRAM MODULE

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss	-1V to +7V
Operating Temperature, T _A (ambient)	0°C to +70°C
Storage Temperature (plastic)	-55°C to +125°C
Power Dissipation	24W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10, B0	C _{I1}		9	pF	2
Input Capacitance: WE0, WE2, OE0, OE2	C _{I2}		9	pF	2
Input Capacitance: RAS0, RAS2	C _{I3}		40	pF	2
Input Capacitance: CAS0 - CAS7	C _{I4}		9	pF	2
Input/Output Capacitance: DQ0-DQ63, PDQ0-PDQ7	C _{I0}		15	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (Vcc = 5V ±10%)

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t ¹ RC	110		130		ns	23
FAST-PAGE-MODE READ or WRITE cycle time	t ¹ PC	35		40		ns	23
Access time from RAS	t ¹ RAC	60		70		ns	14, 23
Access time from CAS	t ¹ CAC		22		27	ns	15, 26
Access time from column-address	t ¹ AA		37		42	ns	26
Access time from CAS precharge	t ¹ CPA		42		47	ns	26
RAS pulse width	t ¹ RAS	60	100,000	70	100,000	ns	23
RAS pulse width (FAST PAGE MODE)	t ¹ RASP	60	100,000	70	100,000	ns	23
RAS hold time	t ¹ RS	22		27		ns	26
RAS precharge time	t ¹ RP	40		50		ns	23
CAS pulse width	t ¹ CAS	15	100,000	20	100,000	ns	23
CAS hold time	t ¹ CSH	58		68		ns	25
CAS precharge time	t ¹ CPN	10		10		ns	16, 23
CAS precharge time (FAST PAGE MODE)	t ¹ CP	10		10		ns	23
RAS to CAS delay time	t ¹ RCD	18	38	18	43	ns	17, 27
CAS to RAS precharge time	t ¹ CRP	12		12		ns	26
Row-address setup time	t ¹ ASR	7		7		ns	26
Row-address hold time	t ¹ RAH	8		8		ns	25
RAS to column-address delay time	t ¹ RAD	13	23	13	28	ns	18, 27
Column-address setup time	t ¹ ASC	2		2		ns	24
Column-address hold time	t ¹ CAH	10		15		ns	23

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = 5V \pm 10\%$)


NEW DRAM MODULE

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Column-address hold time (referenced to RAS)	t_{AR}	48		53		ns	25
Column-address to RAS lead time	t_{RAL}	37		42		ns	26
Read command setup time	t_{RCS}	2		2		ns	24
Read command hold time (referenced to CAS)	t_{RCH}	2		2		ns	19, 24
Read command hold time (referenced to RAS)	t_{RRH}	0		0		ns	19, 23
CAS to output in Low-Z	t_{CLZ}	2		2		ns	24
Output buffer turn-off delay	t_{OFF}	5	22	5	27	ns	20, 28
WE command setup time	t_{WCS}	2		2		ns	24
Write command hold time	t_{WCH}	10		15		ns	23
Write command hold time (referenced to RAS)	t_{WCR}	43		53		ns	25
Write command pulse width	t_{WP}	10		15		ns	23
Write command to RAS lead time	t_{RWL}	22		27		ns	26
Write command to CAS lead time	t_{CWL}	15		20		ns	23
Data-in setup time	t_{DS}	2		2		ns	24, 30
Data-in hold time	t_{DH}	17		22		ns	26, 30
Data-in hold time (referenced to RAS)	t_{DHR}	45		55		ns	23
Transition time (rise or fall)	t_T	3	50	3	50	ns	9, 10, 23
Refresh period (2,048 cycles)	t_{REF}		32		32	ms	
RAS to CAS precharge time	t_{RPC}	0		0		ns	23
CAS setup time (CBR REFRESH)	t_{CSR}	7		7		ns	5, 24
CAS hold time (CBR REFRESH)	t_{CHR}	13		13		ns	5, 25
WE hold time (CBR REFRESH)	t_{WRH}	8		8		ns	22, 25
WE setup time (CBR REFRESH)	t_{WRP}	12		12		ns	22, 24
WE hold time (WCBR test cycle)	t_{WTH}	8		8		ns	22, 25
WE setup time	t_{WTS}	12		12		ns	22, 24
OE setup prior to RAS during HIDDEN REFRESH cycle	t_{ORD}	0		0		ns	20
Output disable	t_{OD}		15		20	ns	23
Output enable	t_{OE}	15		20		ns	
OE hold time from WE during READ-MODIFY-WRITE cycle	t_{OEH}	15		15		ns	25
RAS to WE delay time	t_{RWD}	85		95		ns	24, 32
Column-address to WE delay time	t_{AWD}	55		60		ns	24, 32
CAS to WE delay time	t_{CWD}	40		45		ns	24, 32


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. $V_{CC} = 5V \pm 10\%$; $f = 1$ MHz.
3. ICC is dependent on cycle rates.
4. ICC is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100 μ s is required after power-up followed by eight RAS refresh cycles (\overline{RAS} ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5$ ns.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RAC} (MIN)$ and $t_{CAC} (MIN)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
22. t_{WTS} and t_{WTH} are setup and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverse of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.
23. Timing between the DRAMs and the module did not change with the addition of the line drivers.
24. A +2ns timing skew from the DRAM to the module resulted from the addition of line drivers.
25. A -2ns timing skew from the DRAM to the module resulted from the addition of line drivers.
26. A +7ns timing skew from the DRAM to the module resulted from the addition of line drivers.
27. A -2ns (MIN) and a -7ns (MAX) timing skew from the DRAM to the module resulted from the addition of line drivers.
28. A +2ns (MIN) and a +7ns (MAX) timing skew from the DRAM to the module resulted from the addition of line drivers.
29. The maximum current ratings are based with the memory operating or being refreshed in the x72 mode. The stated maximums may be reduced by approximately one-half when used in the x36 mode.
30. These parameters are referenced to \overline{CAS} leading edge in EARLY WRITE cycles and \overline{WE} leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
31. L-version only.
32. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters. t_{WCS} applies to EARLY WRITE cycles. t_{RWD} , t_{AWD} and t_{CWD} apply to READ-MODIFY-WRITE cycles. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE WRITE (\overline{OE} -controlled) cycle. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not applicable in a LATE WRITE cycle.
33. Refresh current increases if t_{RAS} is extended beyond its minimum specification.
34. Column-address changed once each cycle.

READ CYCLE




EARLY WRITE CYCLE




DON'T CARE
 UNDEFINED

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




NEW DRAM MODULE

RAS ONLY REFRESH CYCLE
(ADDR = A0/B0-A10; WE = DON'T CARE)



FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




▨ DON'T CARE
▩ UNDEFINED


- NOTE:**
1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or t_{CP} (whichever is greater) + $t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.
 2. Assumes D and Q are tied together.

NEW DRAM MODULE

CBR REFRESH CYCLE
(A0/B0-A10, \overline{OE} = DON'T CARE)



HIDDEN REFRESH CYCLE²¹
(\overline{WE} = HIGH; \overline{OE} = LOW)



▨ DON'T CARE
▩ UNDEFINED



MT24LD(T)472(S)
4 MEG x 72 DRAM MODULE

DRAM MODULE

4 MEG x 72 DRAM

3.3V FAST PAGE MODE,
OPTIONAL SELF REFRESH

NEW DRAM MODULE

FEATURES

- Industry-standard pinout in a 168-pin, dual read-out, single in-line package
- High-performance CMOS silicon-gate process
- Single +3.3V ±0.3V power supply
- All device pins are TTL-compatible
- Low power, 56mW standby; 3,400mW active, typical
- Refresh modes: \overline{RAS} ONLY, \overline{CAS} -BEFORE- \overline{RAS} (CBR), HIDDEN and SELF
- All inputs are buffered except \overline{RAS}
- 2,048-cycle refresh distributed across 32ms or 2,048-cycle Extended Refresh distributed across 128ms
- FAST PAGE MODE access cycle
- Optional SELF REFRESH mode

OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
- Components
 - SOJ D
 - TSOP DT
- Packages
 - Leadless 168-pin, dual read-out DIMM M
 - Leadless 168-pin, dual read-out DIMM (gold) G
- Refresh
 - Standard Blank
 - Low-power extended SELF REFRESH S
- Part Number Example: MT24LDT472G-6 S

MARKING

GENERAL DESCRIPTION

The MT24LD(T)472(S) is a randomly accessed solid-state memory containing 4,194,304 words organized in a x72 configuration. It is specially processed to operate from 3.0V to 3.6V for low-voltage memory systems. The module has optional FAST PAGE MODE, which allows faster data operations (READ or WRITE) within a row-address-defined (A0/B0-A10) page boundary. A0 is connected to DQ0-DQ31 and PDQ0-PDQ3 while B0 is connected to DQ32-DQ63 and PDQ4-PDQ7.


During READ or WRITE cycles, each bit is uniquely addressed through the 22 address bits, which are entered 11 bits (A0/B0-A10) at a time. \overline{RAS} is used to latch the first 11 bits and \overline{CAS} the latter 11 bits.

PIN ASSIGNMENT (Top View)

168-Pin, Dual Read-out DIMM

(DE-28) SOJ version

(DE-29) TSOP version



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	43	Vss	85	Vss	127	Vss
2	DQ0	44	$\overline{OE}2$	86	DQ32	128	RFU
3	DQ1	45	$\overline{RAS}2$	87	DQ33	129	NC
4	DQ2	46	$\overline{CAS}4$	88	DQ34	130	$\overline{CAS}5$
5	DQ3	47	$\overline{CAS}6$	89	DQ35	131	$\overline{CAS}7$
6	Vcc	48	$\overline{WE}2$	90	Vcc	132	PDE
7	DQ4	49	Vcc	91	DQ36	133	Vcc
8	DQ5	50	NC	92	DQ37	134	NC
9	DQ6	51	NC	93	DQ38	135	NC
10	DQ7	52	DQ16	94	DQ39	136	DQ48
11	PDQ0	53	DQ17	95	PDQ4	137	DQ49
12	Vss	54	Vss	96	Vss	138	Vss
13	DQ8	55	DQ18	97	DQ40	139	DQ50
14	DQ9	56	DQ19	98	DQ41	140	DQ51
15	DQ10	57	DQ20	99	DQ42	141	DQ52
16	DQ11	58	DQ21	100	DQ43	142	DQ53
17	DQ12	59	Vcc	101	DQ44	143	Vcc
18	Vcc	60	DQ22	102	Vcc	144	DQ54
19	DQ13	61	RFU	103	DQ45	145	RFU
20	DQ14	62	RFU	104	DQ46	146	RFU
21	DQ15	63	RFU	105	DQ47	147	RFU
22	PDQ1	64	RFU	106	PDQ5	148	RFU
23	Vss	65	DQ23	107	Vss	149	DQ55
24	NC	66	PDQ2	108	NC	150	PDQ6
25	NC	67	DQ25	109	NC	151	DQ56
26	Vcc	68	Vss	110	Vcc	152	Vss
27	$\overline{WE}0$	69	DQ26	111	RFU	153	DQ57
28	$\overline{CAS}0$	70	DQ26	112	$\overline{CAS}1$	154	DQ58
29	$\overline{CAS}2$	71	DQ27	113	$\overline{CAS}3$	155	DQ59
30	$\overline{RAS}0$	72	DQ28	11	NC	156	DQ60
31	$\overline{OE}0$	73	Vcc	115	RFU	157	Vcc
32	Vss	74	DQ29	116	Vss	158	DQ61
33	A0	75	DQ30	117	A1	159	DQ62
34	A2	76	DQ31	118	A3	160	DQ63
35	A4	77	PDQ3	119	A5	161	PDQ7
36	A6	78	Vss	120	A7	162	Vss
37	A8	79	PD1	121	A9	163	PD2
38	A10	80	PD3	122	NC	164	PD4
39	NC	81	PD5	123	NC	165	PD6
40	Vcc	82	PD7	124	Vcc	166	PD8
41	RFU	83	ID0	125	RFU	167	ID1
42	RFU	84	Vcc	126	B0	168	Vcc

READ and WRITE cycles are selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. EARLY WRITE occurs when \overline{WE} goes LOW prior to \overline{CAS} going LOW, and the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle.

FAST PAGE MODE

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address-defined page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding RAS LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

REFRESH

Preserve correct memory cell data by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} REFRESH cycle (\overline{RAS} ONLY, CBR or HIDDEN) so that all 2,048 combinations of \overline{RAS} addresses (A0/B0-A10) are executed at least every 32ms (128ms "S" option), regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic \overline{RAS} addressing.

An optional SELF REFRESH mode is also available. The "S" option allows the user the option of a fully static, low-


power, data-retention mode, or a dynamic refresh mode at the extended refresh period of 128ms, four times longer than the standard 32ms specifications. The module's SELF REFRESH mode is initiated by performing a CBR REFRESH cycle and holding \overline{RAS} LOW for the specified \overline{RAS} . Additionally, the "S" option allows for extended refresh rate of 62.5µs per row if using distributed CBR refresh. This refresh rate can be applied during normal operation, as well as during a standby or extended refresh mode.

The SELF REFRESH mode is terminated by driving \overline{RAS} HIGH for the time minimum of \overline{RPS} ($\approx \overline{RCns}$). This delay allows for the completion of any internal refresh cycles that may be in process at the time of \overline{RAS} LOW-to-HIGH transition. If the DRAM controller uses a distributed refresh sequence, a burst refresh is not required upon exiting SELF REFRESH mode. However, if the DRAM controller utilizes \overline{RAS} ONLY or burst refresh sequence, all 2,048 rows must be refreshed within 300µs, prior to the resumption of normal operation.

STANDBY

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is pre-conditioned for the next cycle during the \overline{RAS} HIGH time.

FUNCTIONAL BLOCK DIAGRAM



NOTE: 1. All inputs with the exception of \overline{RAS} are redriven.

PIN DESCRIPTIONS

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
30, 45	$\overline{\text{RAS0}}, \overline{\text{RAS2}}$	Input	Row-Address Strobe: $\overline{\text{RAS}}$ is used to clock-in the ten row-address bits. Two $\overline{\text{RAS}}$ inputs allow for one x72 bank or two x36 banks.
28, 29, 46, 47, 112, 113, 130, 131	$\overline{\text{CAS0-7}}$	Buffered Input	Column-Address Strobe: $\overline{\text{CAS}}$ is used to clock-in the ten column-address bits, enable the DRAM output buffers and strobe the data inputs on WRITE cycles. Eight $\overline{\text{CAS}}$ inputs allow byte access control for any memory bank configuration.
27, 48	$\overline{\text{WE0}}, \overline{\text{WE2}}$	Buffered Input	Write Enable: $\overline{\text{WE}}$ is the READ/WRITE control for the DQ pins. $\overline{\text{WE0}}$ controls DQ0-DQ31 and PDQ0-PDQ3. $\overline{\text{WE2}}$ controls DQ32-DQ63 and PDQ4-PDQ7. If $\overline{\text{WE}}$ is LOW prior to $\overline{\text{CAS}}$ going LOW, the access is an EARLY WRITE cycle. If $\overline{\text{WE}}$ is HIGH while $\overline{\text{CAS}}$ is LOW, the access is a READ cycle, provided $\overline{\text{OE}}$ is also LOW. If $\overline{\text{WE}}$ goes LOW after $\overline{\text{CAS}}$ goes LOW, then the cycle is a LATE WRITE cycle. A LATE WRITE cycle is generally used in conjunction with a READ cycle to form a READ-MODIFY-WRITE cycle.
31, 44	$\overline{\text{OE0}}, \overline{\text{OE2}}$	Buffered Input	Output Enable: $\overline{\text{OE}}$ is the input/output control for the DQ pins. $\overline{\text{OE0}}$ controls DQ0-DQ31 and PDQ0-PDQ3. $\overline{\text{OE2}}$ controls DQ32-DQ63 PDQ4-PDQ7. These signals may be driven, allowing LATE WRITE cycles.
33-38, 117-121, 126	A0-A10, B0	Buffered Input	Address Inputs: These inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
11, 22, 66, 77, 95, 106, 150, 161	PDQ0-PDQ7	Input/Output	Parity Data I/O: Additional storage location provided per byte (as controlled by $\overline{\text{CAS0-7}}$) for parity purposes.
2-5, 7-10, 13-17, 19-21, 52-53, 55-58, 60, 65, 67, 69-72, 74-76, 86-89, 91-94, 97-101, 103-105, 136-137, 139-142, 144, 149, 151, 153-156, 158-160	DQ0-DQ63	Input/Output	Data I/O: For WRITE cycles, DQ0-DQ63 act as inputs to the addressed DRAM location. BYTE WRITES may be performed by using the corresponding $\overline{\text{CAS}}$ select (x72 mode only). For READ access cycles, DQ0-DQ63 act as outputs for the addressed DRAM location.
79-82, 163-166	PD1-PD8	-	Presence-Detect: These pins are read by the host system and tell the system the card's personality. They will be either left floating (NC) or they will be grounded (Vss).
41-42, 61-64, 111, 115, 125, 128, 145-148	RFU	-	RFU: These pins should be left unconnected (reserved for future use).



MT24LD(T)472(S)
4 MEG x 72 DRAM MODULE

NEW DRAM MODULE

PIN DESCRIPTIONS (continued)

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
6, 18, 26, 40, 49, 59, 73, 84, 90, 102, 110, 124, 133, 143, 157, 168	Vcc	Supply	Power Supply: +3.3V ± 0.3V
1, 12, 23, 32, 43, 54, 68, 78, 85, 96, 107, 116, 127, 138, 152, 162	Vss	Supply	Ground
83, 167	ID0, ID1	-	ID bit
132	PDE	-	PD enable
11, 22, 24-25, 38-39, 50-51, 66, 77, 95, 106, 108-109, 114, 122-123, 129, 134-135, 150, 161	NC	-	No connect.

TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DATA-IN/OUT	NOTES
						'r	'c	DQ0-63, PDQ0-7	
Standby		H	H→X	X	X	X	X	High-Z	
READ		L	L	H	L	ROW	COL	Data-Out	
EARLY WRITE		L	L	L	X	ROW	COL	Data-In	
READ WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out	
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out	
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In	
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In	
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	
RAS ONLY REFRESH		H	X	X	X	ROW	n/a	High-Z	
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out	
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In	
CBR REFRESH		H→L	L	H	X	X	X	High-Z	



**MT24LD(T)472(S)
4 MEG x 72 DRAM MODULE**

NEW DRAM MODULE

PRESENCE-DETECT TRUTH TABLE

CHARACTERISTICS					PRESENCE-DETECT PIN (PDx)								
Module Density	Module Organization	Row/Column Addresses	ID0	ID1	1	2	3	4	5	6	7	8	
0MB	No module installed	X			NC	NC	NC	NC	NC				
2MB	256K x 64/72	9/9			Vss	Vss	Vss	Vss	Vss				
4MB	512K x 64/72	9/9			NC	Vss	Vss	Vss	Vss				
4MB	512K x 64/72/80	10/9			Vss	NC	Vss	Vss	Vss				
8MB	1 Meg x 64/72/80	10/9			NC	NC	Vss	Vss	Vss				
8MB	1 Meg x 64/72/80	10/10			Vss	Vss	NC	Vss	Vss				
16MB	2 Meg x 64/72/80	10/10			NC	Vss	NC	Vss	Vss				
16MB	2 Meg x 64/72/80	11/10			NC	Vss	Vss	NC	Vss				
• 32MB	4 Meg x 64/72/80	11/10			Vss	NC	Vss	NC	Vss				
32MB	4 Meg x 64/72/80	12/10			NC	NC	Vss	NC	Vss				
64MB	8 Meg x 64/72/80	12/10			Vss	Vss	NC	Vss	Vss				
Access Timing		80ns								NC	Vss		
		70ns								Vss	NC		
		60ns									NC	NC	
		50ns									Vss	Vss	
Refresh Control		Standard		Vss									
		Self		NC									
Data Width, Parity		x64, No Parity	Vss									NC	
		x72, Parity	NC									NC	
		x72, ECC	Vss										Vss
		x80, ECC	NC										Vss

NOTE: Vss = ground.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS
(Notes: 1, 6, 7) ($V_{CC} = 3.3V \pm 0.3V$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V_{CC}	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs	V_{IH}	2.1	$V_{CC}+1$	V	
Input Low (Logic 0) Voltage, all inputs	V_{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input $0V \leq V_{IN} \leq 3.6V$ (All other pins not under test = 0V) for each package input	CAS0-CAS7	I_{I1}			
	A1-A9, A0, B0	I_{I2}	-2	2	μA
	WE0,2,OE0,2	I_{I3}			
	$\overline{RAS}_{0,2}$		-24	24	μA
OUTPUT LEAKAGE CURRENT (Q is disabled; $0V \leq V_{OUT} \leq 3.6V$) for each package input	DQ0-DQ63, PDQ0-PDQ7	I_{OZ}	-10	10	μA
OUTPUT LEVELS					
Output High Voltage ($I_{OUT} = -2mA$)	V_{OH}	2.4		V	
Output Low Voltage ($I_{OUT} = 2mA$)	V_{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	SIZE	MAX		UNITS	NOTES	
			-6	-7			
STANDBY CURRENT: (TTL) ($RAS = CAS = V_{IH}$)	I_{CC1}	32MB	24	24	mA	29	
STANDBY CURRENT: (CMOS) ($RAS = CAS = V_{CC} - 0.2V$)	STD	I_{CC2}	32MB	12	12	mA	29
	S	I_{CC2}	32MB	3.6	3.6	mA	29
OPERATING CURRENT: Random READ/WRITE Average power supply current ($RAS, CAS, Address Cycling: t_{RC} = t_{RC} [MIN]$)	I_{CC3}	32MB	2,800	2,560	mA	3, 4, 29, 34	
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($RAS = V_{IL}, CAS, Address Cycling: t_{PC} = t_{PC} [MIN]$)	I_{CC4}	32MB	2,080	1,840	mA	3, 4, 29, 34	
REFRESH CURRENT: \overline{RAS} ONLY Average power supply current (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}; t_{RC} = t_{RC} [MIN]$)	I_{CC5}	32MB	2,800	2,560	mA	3, 29, 34	
REFRESH CURRENT: CBR Average power supply current ($RAS, CAS, Address Cycling: t_{RC} = t_{RC} [MIN]$)	I_{CC6}	32MB	2,800	2,560	mA	3, 5, 29	
REFRESH CURRENT: Extended (S-only) Average power supply current, $CAS = 0.2V$ or CBR cycling; $\overline{RAS} = t_{RAS} [MIN]$; $\overline{WE} = V_{CC} - 0.2V$; A0/B0-A10 and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$ (D_{IN} may be left open); $t_{RC} = 62.5\mu s$ (2,048 rows at $62.5\mu s = 128ms$)	I_{CC7}	32MB	7.2	7.2	mA	3, 5 29, 31 33	
REFRESH CURRENT: SELF (S-only) Average power supply current during SELF REFRESH: CBR cycle with $\overline{RAS} \geq t_{RASS} [MIN]$ and \overline{CAS} held LOW; $\overline{WE} = V_{CC} - 0.2V$; A0/B0-A10 and $D_{IN} = V_{CC} - 0.2V$ or $0.2V$ (D_{IN} may be left open)	I_{CC8}	32MB	7.2	7.2	mA	5, 29, 31	

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +4.5V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +125°C
 Power Dissipation 24W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10, B0	C _{I1}		9	pF	2
Input Capacitance: WE0, WE2, OE0, OE2	C _{I2}		9	pF	2
Input Capacitance: RAS0, RAS2	C _{I3}		40	pF	2
Input Capacitance: CAS0 - CAS7	C _{I4}		9	pF	2
Input/Output Capacitance: DQ0-DQ63, PDQ0-PDQ7	C _{I0}		15	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = 3.3V ± 0.3V)

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	^t RC	110		130		ns	23
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		ns	23
Access time from RAS	^t RAC	60		70		ns	14, 23
Access time from CAS	^t CAC		22		27	ns	15, 26
Access time from column-address	^t AA		37		42	ns	26
Access time from CAS precharge	^t CPA		42		47	ns	26
RAS pulse width	^t RAS	60	100,000	70	100,000	ns	23
RAS pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	ns	23
RAS hold time	^t RSH	22		27		ns	26
RAS precharge time	^t RP	40		50		ns	23
CAS pulse width	^t CAS	15	100,000	20	100,000	ns	23
CAS hold time	^t CSH	58		68		ns	25
CAS precharge time	^t CPN	10		10		ns	16, 23
CAS precharge time (FAST PAGE MODE)	^t CP	10		10		ns	23
RAS to CAS delay time	^t RCD	18	38	18	43	ns	17, 27
CAS to RAS precharge time	^t CRP	12		12		ns	26
Row-address setup time	^t ASR	7		7		ns	26
Row-address hold time	^t RAH	8		8		ns	25
RAS to column-address delay time	^t RAD	13	23	13	28	ns	18, 27
Column-address setup time	^t ASC	2		2		ns	24
Column-address hold time	^t CAH	10		15		ns	23

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = 3.3V \pm 0.3V$)

NEW DRAM MODULE

AC CHARACTERISTICS PARAMETER	SYM	-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Column-address hold time (referenced to \overline{RAS})	t_{AR}	48		53		ns	25
Column-address to \overline{RAS} lead time	t_{RAL}	37		42		ns	26
Read command setup time	t_{RCS}	2		2		ns	24
Read command hold time (referenced to \overline{CAS})	t_{RCH}	2		2		ns	19, 24
Read command hold time (referenced to \overline{RAS})	t_{RRH}	0		0		ns	19, 23
\overline{CAS} to output in Low-Z	t_{CLZ}	2		2		ns	24
Output buffer turn-off delay	t_{OFF}	5	22	5	27	ns	20, 28
\overline{WE} command setup time	t_{WCS}	2		2		ns	24
Write command hold time	t_{WCH}	10		15		ns	23
Write command hold time (referenced to \overline{RAS})	t_{WCR}	43		53		ns	25
Write command pulse width	t_{WP}	10		15		ns	23
Write command to \overline{RAS} lead time	t_{RWL}	22		27		ns	26
Write command to \overline{CAS} lead time	t_{CWL}	15		20		ns	23
Data-in setup time	t_{DS}	2		2		ns	24, 30
Data-in hold time	t_{DH}	17		22		ns	26, 30
Data-in hold time (referenced to \overline{RAS})	t_{DHR}	45		55		ns	23
Transition time (rise or fall)	t_T	3	50	3	50	ns	9, 10, 23
Refresh period (2,048 cycles)	t_{REF}		32/128*		32/128*	ms	
\overline{RAS} to \overline{CAS} precharge time	t_{RPC}	0		0		ns	23
\overline{CAS} setup time (CBR REFRESH)	t_{CSR}	7		7		ns	5, 24
\overline{CAS} hold time (CBR REFRESH)	t_{CHR}	13		13		ns	5, 25
\overline{WE} hold time (CBR REFRESH)	t_{WRH}	8		8		ns	22, 25
\overline{WE} setup time (CBR REFRESH)	t_{WRP}	12		12		ns	22, 24
\overline{WE} hold time (WCBR test cycle)	t_{WTH}	8		8		ns	22, 25
\overline{WE} setup time	t_{WTS}	12		12		ns	22, 24
\overline{OE} setup prior to \overline{RAS} during HIDDEN REFRESH cycle	t_{ORD}	0		0		ns	20
Output disable	t_{OD}		15		20	ns	23
Output enable	t_{OE}	15		20		ns	
\overline{OE} hold time from \overline{WE} during READ-MODIFY-WRITE cycle	t_{OEH}	15		15		ns	25
\overline{RAS} to \overline{WE} delay time	t_{RWD}	85		95		ns	24, 32
Column-address to \overline{WE} delay time	t_{AWD}	55		60		ns	24, 32
\overline{CAS} to \overline{WE} delay time	t_{CWD}	40		45		ns	24, 32


*S-version only.

NOTES


1. All voltages referenced to V_{SS} .
2. This parameter is sampled. $V_{CC} = 3.3V \pm 0.3V$; $f = 1$ MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and $100pF$, $V_{OH} = 2.0V$ and $V_{OL} = 0.8V$.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RAC} (MIN)$ and $t_{CAC} (MIN)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
22. t_{WTS} and t_{WTH} are setup and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverse of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.
23. Timing between the DRAMs and the module did not change with the addition of the line drivers.
24. A +2ns timing skew from the DRAM to the module resulted from the addition of line drivers.
25. A -2ns timing skew from the DRAM to the module resulted from the addition of line drivers.
26. A +7ns timing skew from the DRAM to the module resulted from the addition of line drivers.
27. A -2ns (MIN) and a -7ns (MAX) timing skew from the DRAM to the module resulted from the addition of line drivers.
28. A +2ns (MIN) and a +7ns (MAX) timing skew from the DRAM to the module resulted from the addition of line drivers.
29. The maximum current ratings are based with the memory operating or being refreshed in the x72 mode. The stated maximums may be reduced by approximately one-half when used in the x36 mode.
30. These parameters are referenced to \overline{CAS} leading edge in EARLY WRITE cycles and \overline{WE} leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
31. S-version only.
32. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters. t_{WCS} applies to EARLY WRITE cycles. t_{RWD} , t_{AWD} and t_{CWD} apply to READ-MODIFY-WRITE cycles. If $t_{WCS} \geq t_{WCS} (MIN)$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD} (MIN)$, $t_{AWD} \geq t_{AWD} (MIN)$ and $t_{CWD} \geq t_{CWD} (MIN)$, the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. \overline{OE} held HIGH and \overline{WE} taken LOW after \overline{CAS} goes LOW results in a LATE WRITE (\overline{OE} -controlled) cycle. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not applicable in a LATE WRITE cycle.
33. Refresh current increases if t_{RAS} is extended beyond its minimum specification.
34. Column-address changed once each cycle.

NEW
DRAM MODULE

READ CYCLE




EARLY WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




▨ DONT CARE
▩ UNDEFINED

FAST-PAGE-MODE EARLY-WRITE CYCLE




FAST-PAGE-MODE READ-WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




DONT CARE
 UNDEFINED



NEW DRAM MODULE

RAS ONLY REFRESH CYCLE
(ADDR = A0/B0-A10; WE = DON'T CARE)




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




 DON'T CARE
 UNDEFINED

- NOTE:**
1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or t_{CP} (whichever is greater) + $t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.
 2. Assumes D and Q are tied together.

CBR REFRESH CYCLE
(A0/B0-A10, \overline{OE} = DON'T CARE)




EXTENDED CBR REFRESH CYCLE³¹
(A0/B0-A10, \overline{OE} = DON'T CARE)




 DON'T CARE
 UNDEFINED

NEW DRAM MODULE

HIDDEN REFRESH CYCLE²¹
($\overline{WE} = \text{HIGH}$; $\overline{OE} = \text{LOW}$)



SELF REFRESH CYCLE
($A0/B0-A10$, $\overline{OE} = \text{DON'T CARE}$)



DON'T CARE
 UNDEFINED

NOTE: 1. Once $t_{RASS}(\text{MIN})$ is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.

NEW

DRAM MODULE

DRAMs	1
SYNCHRONOUS DRAMs	2
DRAM MODULES	3
DRAM CARDS	4
TECHNICAL NOTES	5
PRODUCT RELIABILITY	6
PACKAGE INFORMATION	7
SALES INFORMATION	8

DRAM CARD PRODUCT SELECTION GUIDE

Memory Configuration		Part Number	Access Time (ns)	Number of Pins	Page
				Card	
1 Meg x 32	4 Megabytes	MT8D88C132(S)	60, 70, 80	88	4-1
1 Meg x 32	4 Megabytes	MT8D88C132H(S)	60, 70, 80	88	4-17
1 Meg x 32	4 Megabytes	MT8D88C132V(S)	60, 70, 80	88	4-33
1 Meg x 32	4 Megabytes	MT8D88C132VH(S)	60, 70, 80	88	4-49
2 Meg x 32	8 Megabytes	MT16D88C232(S)	60, 70, 80	88	4-1
2 Meg x 32	8 Megabytes	MT16D88C232H(S)	60, 70, 80	88	4-17
2 Meg x 32	8 Megabytes	MT16D88C232V(S)	60, 70, 80	88	4-33
2 Meg x 32	8 Megabytes	MT16D88C232VH(S)	60, 70, 80	88	4-49
4 Meg x 32	16 Megabytes	MT8D88C432(S)	60, 70, 80	88	4-1
4 Meg x 32	16 Megabytes	MT8D88C432H(S)	60, 70, 80	88	4-17
4 Meg x 32	16 Megabytes	MT8D88C432V(S)	60, 70, 80	88	4-33
4 Meg x 32	16 Megabytes	MT8D88C432VH(S)	60, 70, 80	88	4-49
8 Meg x 32	32 Megabytes	MT16D88C832(S)	60, 70, 80	88	4-1
8 Meg x 32	32 Megabytes	MT16D88C832H(S)	60, 70, 80	88	4-17
8 Meg x 32	32 Megabytes	MT16D88C832V(S)	60, 70, 80	88	4-33
8 Meg x 32	32 Megabytes	MT16D88C832VH(S)	60, 70, 80	88	4-49



**MT8D88C132/432(S), MT16D88C232/832(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS**

DRAM CARD

4, 8, 16, 32 MEGABYTES

1 MEG, 2 MEG, 4 MEG, 8 MEG x 32;
5.0V FAST PAGE MODE,
OPTIONAL SELF REFRESH

FEATURES

- Low power
- JEDEC-standard 88-pin DRAM card pinout
- Polarized receptacle connector
- Industry-standard DRAM FAST PAGE MODE operation
- High reliability, gold-plated connector
- All outputs fully TTL-compatible
- Multiple $\overline{\text{RAS}}$ inputs for x16 or x32 selectability
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) and HIDDEN; optional SELF REFRESH mode
- FAST PAGE MODE access cycle
- Single +5V $\pm 5\%$ power supply
- Extended Refresh

OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
 - 80ns access -8

MARKING

- Refresh
 - Extended Refresh Blank
 - SELF REFRESH S
- Part Number Example: MT8D88C432-6 S

GENERAL DESCRIPTION


The MT8D88C132/432(S) and MT16D88C232/832(S) comprise a family of JEDEC standard DRAM cards organized in x32-bit memory arrays. The cards may also be configured as x16-bit memory arrays, provided the corresponding DQs on the host system are made common, and memory bank control procedures are implemented. Four separate $\overline{\text{CAS}}$ inputs allow byte accesses.

These cards are designed for low-power operation using low-power, extended refresh DRAMs. Standard component DRAM refresh modes are supported as well.

Multiple $\overline{\text{RAS}}$ inputs conserve power by allowing individual bank selection. In the x32 organization, the memory is a single array that may be divided into four separate bytes. In the x16 organization, up to two banks, each with two separate bytes, may be independently selected. One bank is activated by each $\overline{\text{RAS}}$ selection; the others not selected remain in standby mode, drawing minimum power.

Eight presence-detect pins may be read by the host to identify the card's organization, number of banks, access time and refresh operation. These extensive presence-detect functions allow systems to take full advantage of the

PIN ASSIGNMENT (End View) 88-Pin Card (DF-1)



PIN #	4MB	8MB	16MB	32MB	PIN #	4MB	8MB	16MB	32MB
1	Vss	→	→	→	45	Vss	→	→	→
2	DQ0	→	→	→	46	DQ16	→	→	→
3	DQ1	→	→	→	47	DQ17	→	→	→
4	DQ2	→	→	→	48	DQ18	→	→	→
5	DQ3	→	→	→	49	DQ19	→	→	→
6	DQ4	→	→	→	50	DQ20	→	→	→
7	DQ5	→	→	→	51	DQ21	→	→	→
8	DQ6	→	→	→	52	DQ22	→	→	→
9	Vcc	→	→	→	53	DQ23	→	→	→
10	DQ7	→	→	→	54	NC	→	→	→
11	NC	→	→	→	55	NC	→	→	→
12	NC	→	→	→	56	Vss	→	→	→
13	A0	→	→	→	57	A1	→	→	→
14	A2	→	→	→	58	A3	→	→	→
15	Vcc	→	→	→	59	A5	→	→	→
16	A4	→	→	→	60	A7	→	→	→
17	NC	→	→	→	61	A9	→	→	→
18	A6	→	→	→	62	NC	→	→	→
19	A8	→	→	→	63	Vss	→	→	→
20	NC	→	A10	→	64	NC	→	→	→
21	NC	→	→	→	65	NC	RAS1	NC	RAS1
22	RAS0	→	→	→	66	CAS2	→	→	→
23	CAS0	→	→	→	67	Vss	→	→	→
24	CAS1	→	→	→	68	CAS3	→	→	→
25	NC	→	→	→	69	NC	RAS3	NC	RAS3
26	RAS2	→	→	→	70	WE	→	→	→
27	Vcc	→	→	→	71	PD1	→	→	→
28	PD2	→	→	→	72	PD3	→	→	→
29	PD4	→	→	→	73	Vss	→	→	→
30	PD6	→	→	→	74	PD5	→	→	→
31	NC	→	→	→	75	PD7	→	→	→
32	NC	→	→	→	76	PD8	→	→	→
33	NC	→	→	→	77	NC	→	→	→
34	DQ8	→	→	→	78	NC	→	→	→
35	NC	→	→	→	79	NC	→	→	→
36	DQ9	→	→	→	80	DQ24	→	→	→
37	Vcc	→	→	→	81	DQ25	→	→	→
38	DQ10	→	→	→	82	DQ26	→	→	→
39	DQ11	→	→	→	83	DQ27	→	→	→
40	DQ12	→	→	→	84	DQ28	→	→	→
41	DQ13	→	→	→	85	DQ29	→	→	→
42	DQ14	→	→	→	86	DQ30	→	→	→
43	DQ15	→	→	→	87	DQ31	→	→	→
44	Vss	→	→	→	88	Vss	→	→	→


NEW DRAM CARD

card's advanced power-saving features.

These Micron DRAM cards are built with 3.370-inch-long static dissipative plastic frames covered by metal panels. Packages containing 88-pin receptacle connectors are keyed


to prevent improper installation or insertion into other types of IC card sockets.

FUNCTIONAL BLOCK DIAGRAM
(4MB - MT8D88C132, 16MB - MT8D88C432)



NOTE: 1. B1 through B4 = x8 memory blocks.
2. D = 74AC11244 line drivers.

FUNCTIONAL BLOCK DIAGRAM
(8MB - MT16D88C232, 32MB - MT16D88C832)



NEW
DRAM CARD

NOTE: 1. B1 through B8 = x8 memory blocks.
2. D = 74AC11244 line drivers.

PIN DESCRIPTIONS

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
22, 26, 65, 69	$\overline{RAS0}, \overline{RAS2}$ $\overline{RAS1}, \overline{RAS3}$	Input	Row-Address Strobe: \overline{RAS} is used to latch the row-address. Two \overline{RAS} inputs allow for a single x32 bank or two x16 banks.
23, 24, 66, 68	$\overline{CAS0-CAS3}$	Input	Column-Address Strobe: \overline{CAS} is used to latch the column-address, enable the DRAM output buffers and strobe the data inputs on WRITE cycles. Four \overline{CAS} inputs allow byte access control for any memory bank configuration.
70	\overline{WE}	Input	Write Enable: \overline{WE} is the READ/WRITE control for the DQ pins. If \overline{WE} is LOW prior to \overline{CAS} going LOW, the access is a WRITE cycle. If \overline{WE} is HIGH during the \overline{CAS} LOW transition, the access is a READ cycle.
13, 57, 14, 58, 16, 59, 18, 60, 19, 61, 20	A0-A10	Input	Address Inputs: These inputs are multiplexed and clocked by \overline{RAS} and \overline{CAS} .
2-8, 10, 34, 36, 38-43, 46-53, 80-87	DQ0-DQ31	Input/ Output	Data I/O: For WRITE cycles, DQ0-DQ31 act as inputs to the addressed DRAM location. BYTE WRITES may be performed by using the corresponding \overline{CAS} select. For READ access cycles, DQ0-DQ31 act as outputs for the addressed DRAM location.
71, 28, 72, 29, 74, 30, 75, 76	PD1-PD8	-	Presence Detect: These pins are read by the host system and tell the system the card's personality. They will be either left floating (NC) or grounded (Vss).
11, 12, 17, 20, 21, 25, 31, 32, 33, 35, 54, 55, 62, 64, 65, 69, 77, 78, 79	NC	-	No Connect: These pins should be left unconnected (reserved for future use). Pins 12, 31-33, 54, 77-79 reserved for x36/x40 DQs. Pins 11, 17, 25, 35 reserved for 3.3V Vcc. Pin 55 reserved for x40 OE.
9, 15, 27, 37	Vcc	Supply	Power Supply: +5V \pm 5%
1, 44, 45, 56, 63, 67, 73, 88	Vss	Supply	Ground

NEW
DRAM CARD

FUNCTIONAL DESCRIPTION

The MT8D88C132/432(S) and MT16D88C232/832(S) comprise a family of DRAM cards organized in x32-bit memory arrays ($\overline{RAS0} = RAS2$). They also may be configured as x16-bit memory arrays provided the corresponding DQs on the host are connected and memory bank control procedures are implemented by interleaving both \overline{RAS} lines.

Most x32-bit applications use the same signal to control the \overline{CAS} inputs. $\overline{RAS0}$ and $\overline{RAS1}$ control the lower 16 bits and $\overline{RAS2}$ and $\overline{RAS3}$ control the upper 16 bits to obtain a x32 memory array. For x16 applications, the corresponding DQ and \overline{CAS} pins must be connected (DQ0 to DQ15, DQ1 to DQ16 and so forth, $\overline{CAS0}$ to $\overline{CAS2}$ and $\overline{CAS1}$ to $\overline{CAS3}$). Each \overline{RAS} is then a bank select for the x16 memory organizations.

DRAM OPERATION

DRAM REFRESH

Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} REFRESH cycle (\overline{RAS} ONLY, CBR, extended CBR or HIDDEN) so that all combinations of \overline{RAS} addresses (A0-A9/A10) are executed at least every tREF, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic \overline{RAS} addressing.

The implied method of choice for refreshing the memory card is the extended CBR cycle. This is a very low-current, data retention mode made possible by using the CBR REFRESH cycle over the extended refresh range (Icc7).

The memory card may be used with the other refresh modes common to standard DRAMs. This allows the memory card to be used on existing systems that do not utilize the extended CBR REFRESH cycle. However, the memory card will draw more current in the standby mode.

DRAM READ AND WRITE CYCLES

During READ or WRITE cycles, each bit is uniquely addressed through the 20/22 address bits, which are entered 10/11 bits (A0-A9/A10) at a time. \overline{RAS} is used to latch the first 10/11 bits, and \overline{CAS} latches the latter 10/11 bits. READ or WRITE cycles are selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{CAS} . \overline{WE} must fall prior to \overline{CAS} (EARLY WRITE). The data inputs and data outputs are routed through pins using common I/O and pin direction is controlled by \overline{WE} .

FAST PAGE MODE operation allows faster data operations (READ or WRITE) within a row-address-defined (A0-A9/A10) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation. Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} HIGH time.

REFRESH

An optional SELF REFRESH mode is also available. The "S" option allows the user the choice of a fully static low-power data retention mode, or a dynamic refresh mode at the extended refresh period.

The optional SELF REFRESH feature is initiated by performing a CBR REFRESH cycle and holding \overline{RAS} LOW for the specified tRASS. Additionally, the "S" option allows for an extended refresh rate of 125 μ s per row if using distributed CBR REFRESH. This refresh rate can be applied during normal operation or during a standby mode.

The SELF REFRESH mode is terminated by driving \overline{RAS} HIGH for a minimum time of tRPS (\approx tRC). This delay allows for the completion of any internal refresh cycles that may be in process at the time of the \overline{RAS} LOW-to-HIGH transition. If the DRAM controller uses a distributed CBR refresh sequence, a burst refresh is not required upon exiting SELF REFRESH mode. However, if the DRAM controller utilizes \overline{RAS} ONLY or BURST REFRESH sequence, all rows must be refreshed within 300 μ s prior to the resumption of normal operation.

PHYSICAL DESIGN

These Micron DRAM cards are constructed with a 3.370-inch-long static dissipative plastic frame covered by metal panels. Inside, thin small-outline package (TSOP) DRAMs are mounted on an ultrathin printed circuit board. The board is attached to a high-insertion, 88-pin receptacle connector. The package is keyed to prevent improper installation, including insertion into other types of IC card sockets. The DRAM cards operate reliably up to 55°C.



MT8D88C132/432(S), MT16D88C232/832(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS

MEMORY TRUTH TABLE

FUNCTION	RAS	CAS	WE	ADDRESSES		DATA IN/OUT	
				'R	'C	DQ0-DQ31	
Standby	H	H→X	X	X	X	High-Z	
READ	L	L	H	ROW	COL	Data-Out	
EARLY WRITE	L	L	L	ROW	COL	Data-In	
READ WRITE	L	L	H→L	ROW	COL	Data-In	
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	n/a	COL	Data-In
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H→L	n/a	COL	Data-Out
RAS ONLY REFRESH	L	H	X	ROW	n/a	High-Z	
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH	H→L	L	H	X	X	High-Z	
SELF REFRESH (S-version only)	H→L	L	H	X	X	High-Z	

NEW DRAM CARD

PRESENCE-DETECT TRUTH TABLE

CHARACTERISTICS						PRESENCE-DETECT PIN (PDx)							
Card Density	DRAM Organizations	# of Address	RAS Address	CAS Address	Page Depth	1	2	3	4	5	6	7	8
0MB	No card installed	X	X	X	X	NC	NC	NC	NC	NC			
1MB	256K x 4 or x16	18	9	9	512	Vss	Vss	Vss	Vss	NC			
2MB	256K x 4 or x16	18	9	9	512	Vss	Vss	Vss	Vss	Vss			
2MB	512K x 8	19	10	9	512	NC	Vss	Vss	Vss	NC			
4MB	512K x 8	19	10	9	512	NC	Vss	Vss	Vss	Vss			
•4MB	1 Meg x 4 or x16	20	10	10	1,024	Vss	NC	Vss	Vss	NC			
•8MB	1 Meg x 4 or x16	20	10	10	1,024	Vss	NC	Vss	Vss	Vss			
8MB	2 Meg x 8	21	11	10	1,024	NC	NC	Vss	Vss	NC			
16MB	2 Meg x 8	21	11	10	1,024	NC	NC	Vss	Vss	Vss			
•16MB	4 Meg x 4 or x16	22	11/12	11/10	2,048	Vss	Vss	NC	Vss	NC			
•32MB	4 Meg x 4 or x16	22	11/12	11/10	2,048	Vss	Vss	NC	Vss	Vss			
Access Timing 'RAC Max	100ns										Vss	Vss	
	80ns										NC	Vss	
	70ns										Vss	NC	
	60ns										NC	NC	
	50ns										Vss	Vss	
Refresh Control	Extended												NC
	SELF, Extended												Vss

NOTE: Vss = ground.


**MT8D88C132/432(S), MT16D88C232/832(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS**
ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss	-1.0V to +7V
Operating Temperature T _A (ambient)	0°C to 55°C
Storage Temperature	-40°C to +70°C
Power Dissipation	8W
Short Circuit Output Current	50mA
Card Insertions (connector's life cycle)	10,000

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 55°C; V_{CC} = 5V ± 5%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.75	5.25	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input: 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V) for each package input	RAS0-RAS3	I _{I1}	-8	8	μA
	Buffered	I _{I2}	-2	2	μA
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ 5.5V) for each package input	DQ0-DQ31	I _{OZ}	-10	10	μA
OUTPUT LEVELS					
Output High Voltage (I _{OUT} = -5 mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2 mA)	V _{OL}		0.4	V	

**NEW
DRAM CARD**


MT8D88C132/432(S), MT16D88C232/832(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS
ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 (Notes: 1, 6, 7) ($0^{\circ}\text{C} \leq T_A \leq 55^{\circ}\text{C}$; $V_{CC} = 5V \pm 5\%$)

PARAMETER/CONDITION	SYMBOL	SIZE	MAX			UNITS	NOTES
			-6	-7	-8		
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: $t^1\text{RC} = t^1\text{RC}$ [MIN])	Icc1	4MB	880	800	720	mA	3, 4, 31
		8MB	896	816	736		
		16MB	960	880	800		
		32MB	976	896	816		
STANDBY CURRENT: (TTL) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$)	Icc2	4MB	16	16	16	mA	
		8MB	32	32	32		
		16MB	16	16	16		
		32MB	32	32	32		
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$, Address Cycling: $t^1\text{PC} = t^1\text{PC}$ [MIN])	Icc3	4MB	640	560	480	mA	3, 4, 31
		8MB	656	576	496		
		16MB	720	640	560		
		32MB	736	656	576		
STANDBY CURRENT: (CMOS) ($\overline{\text{RAS}} = \overline{\text{CAS}} = \text{Other Inputs} = V_{CC} - 0.2V$)	Icc4	4MB	1.6	1.6	1.6	mA	
		8MB	3.2	3.2	3.2		
		16MB	1.6	1.6	1.6		
		32MB	3.2	3.2	3.2		
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY Average power supply current ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} = V_{IH}$: $t^1\text{RC} = t^1\text{RC}$ [MIN])	Icc5	4MB	880	800	720	mA	3, 31
		8MB	896	816	736		
		16MB	960	880	800		
		32MB	976	896	816		
REFRESH CURRENT: CBR Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: $t^1\text{RC} = t^1\text{RC}$ [MIN])	Icc6	4MB	880	800	720	mA	3, 5
		8MB	960	880	800		
		16MB	896	816	736		
		32MB	976	896	816		
REFRESH CURRENT: Extended CBR Average power supply current during extended CBR: $\overline{\text{CAS}} = 0.2V$ or CBR cycling; $\overline{\text{RAS}} = t^1\text{RAS}$ (MIN); $t^1\text{RC} = 125\mu\text{s}$; $\overline{\text{WE}}$, A0-A10 and DQ = $V_{CC} - 0.2V$ or $0.2V$ (DQ may be left open)	Icc7	4MB	2.4	2.4	2.4	mA	3, 5
		8MB	4.8	4.8	4.8		
		16MB	2.4	2.4	2.4		
		32MB	4.8	4.8	4.8		
REFRESH CURRENT: SELF (S-version only) Average power supply current, CBR cycling with $\overline{\text{RAS}} \geq$ $t^1\text{RASS}$ (MIN) and $\overline{\text{CAS}}$ held LOW; $\overline{\text{WE}} = V_{CC} - 0.2V$; A0-A11 and D _{IN} = $V_{CC} - 0.2V$ or $0.2V$ (D _{IN} may be left open)	Icc8	4MB	2.4	2.4	2.4	mA	5, 32
		8MB	4.8	4.8	4.8		
		16MB	2.4	2.4	2.4		
		32MB	4.8	4.8	4.8		

 NEW
 DRAM CARD


**MT8D88C132/432(S), MT16D88C232/832(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS**
CAPACITANCE

PARAMETER	SYMBOL	MAX		UNITS	NOTES
		4, 16MB	8, 32MB		
Input Capacitance: $\overline{\text{CAS0-CAS3}}$	C _{I1}	9	9	pF	2
Input Capacitance: $\overline{\text{WE}}$	C _{I2}	13	13	pF	2
Input Capacitance: $\overline{\text{RAS0-RAS3}}$	C _{I3}	34	34	pF	2
Input/Output Capacitance: DQ0-DQ31	C _{I0}	10	18	pF	2
Input Capacitance: Addresses	C _{I3}	9	9	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ 55°C; V_{CC} = 5V ±5%)

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	110		130		150		ns	23
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		45		ns	23
Access time from $\overline{\text{RAS}}$	^t RAC		60		70		80	ns	14, 23
Access time from $\overline{\text{CAS}}$	^t CAC		22		27		27	ns	15, 26
Access time from column-address	^t AA		37		42		47	ns	26
Access time from $\overline{\text{CAS}}$ precharge	^t CPA		42		47		52	ns	26
$\overline{\text{RAS}}$ pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	23
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	23
$\overline{\text{RAS}}$ hold time	^t RSH	22		27		27		ns	26
$\overline{\text{RAS}}$ precharge time	^t RP	45		50		60		ns	23
$\overline{\text{CAS}}$ pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	23
$\overline{\text{CAS}}$ hold time	^t CSH	58		68		78		ns	25
$\overline{\text{CAS}}$ precharge time	^t CPN	10		10		10		ns	16, 23
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	^t CP	10		10		10		ns	23
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	^t RCD	18	38	18	43	18	53	ns	17, 27
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	^t CRP	17		17		17		ns	26
Row-address setup time	^t ASR	7		7		7		ns	26
Row-address hold time	^t RAH	8		8		8		ns	25
$\overline{\text{RAS}}$ to column-address delay time	^t RAD	13	23	13	28	13	33	ns	18, 27
Column-address setup time	^t ASC	2		2		2		ns	24
Column-address hold time	^t CAH	10		15		15		ns	23
Column-address hold time (referenced to $\overline{\text{RAS}}$)	^t AR	48		53		58		ns	25
Column-address to $\overline{\text{RAS}}$ lead time	^t RAL	37		42		47		ns	26
Read command setup time	^t RCS	2		2		2		ns	24
Read command hold time (referenced to $\overline{\text{CAS}}$)	^t RCH	2		2		2		ns	19, 24
Read command hold time (referenced to $\overline{\text{RAS}}$)	^t RRH	0		0		0		ns	19, 23

NEW DRAM CARD

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq 55^{\circ}\text{C}$; $V_{CC} = 5V \pm 5\%$)

AC CHARACTERISTICS		-6		-7		-8		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
CAS to output in Low-Z	t_{CLZ}	5		5		5		ns	24, 33
Output buffer turn-off delay	t_{OFF}	5	22	5	27	5	27	ns	20, 28
WE command setup time	t_{WCS}	2		2		2		ns	24
Write command hold time	t_{WCH}	10		15		15		ns	23
Write command hold time (referenced to RAS)	t_{WCR}	43		53		58		ns	25
Write command pulse width	t_{WP}	10		15		15		ns	23
Write command to RAS lead time	t_{RWL}	22		27		27		ns	26
Write command to CAS lead time	t_{CWL}	15		20		20		ns	23
Data-in setup time	t_{DS}	2		2		2		ns	24
Data-in hold time	t_{DH}	17		22		22		ns	26
Data-in hold time (referenced to RAS)	t_{DHR}	45		55		60		ns	23
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10, 23
Refresh period (1,024 cycles)	t_{REF}		128		128		128	ms	35
Refresh period (2,048 cycles)	t_{REF}		128		128		128	ms	34
RAS to CAS precharge time	t_{RPC}	0		0		0		ns	23
CAS setup time (CBR REFRESH)	t_{CSR}	12		12		12		ns	5, 24
CAS hold time (CBR REFRESH)	t_{CHR}	8		8		8		ns	5, 25
WE hold time (CBR REFRESH)	t_{WRH}	8		8		8		ns	22, 25
WE setup time (CBR REFRESH)	t_{WRP}	12		12		12		ns	22, 24
WE hold time (WCBR test cycle)	t_{WTH}	8		8		8		ns	22, 25
WE setup time	t_{WTS}	12		12		12		ns	22, 24
RAS pulse width entering SELF REFRESH	t_{RASS}	100		100		100		μs	23, 32
RAS precharge time exiting SELF REFRESH	t_{RPS}	110		130		150		ns	23, 32
CAS hold time entering SELF REFRESH	t_{CHD}	15		15		15		ns	25, 32


 NEW
 DRAM CARD

NOTES


1. All voltages referenced to V_{ss}.
2. This parameter is sampled. V_{CC} = 5V ±10%; f = 1 MHz.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100μs is required after power-up followed by eight $\overline{\text{RAS}}$ refresh cycles ($\overline{\text{RAS}}$ ONLY or CBR with $\overline{\text{WE}}$ HIGH) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the $\overline{\text{REF}}$ refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5\text{ns}$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}} = \text{V}_{IH}$, data output is High-Z.
12. If $\overline{\text{CAS}} = \text{V}_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that $t_{\text{RCD}} < t_{\text{RCD}}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX})$.
16. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{\text{RCD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MAX})$ can be met. $t_{\text{RCD}}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{MAX})$ limit, access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{\text{RAD}}(\text{MAX})$ limit ensures that $t_{\text{RCD}}(\text{MAX})$ can be met. $t_{\text{RAD}}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{MAX})$ limit, access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{\text{OFF}}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$.
22. t_{WTS} and t_{WTH} are setup and hold specifications for the $\overline{\text{WE}}$ pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverse of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.
23. Timing between the DRAMs and the DRAM card did not change with the addition of the line drivers.
24. A +2ns timing skew from the DRAM to the DRAM card resulted from the addition of line drivers.
25. A -2ns timing skew from the DRAM to the DRAM card resulted from the addition of line drivers.
26. A +7ns timing skew from the DRAM to the DRAM card resulted from the addition of line drivers.
27. A -2ns (MIN) and a -7ns (MAX) timing skew from the DRAM to the DRAM card resulted from the addition of line drivers.
28. A +2ns (MIN) and a +7ns (MAX) timing skew from the DRAM to the DRAM card resulted from the addition of line drivers.
29. The maximum current ratings are based on one of the two banks operating or being refreshed in a x32 mode. The stated maximums may be reduced by one-half when used in the x16 mode.
30. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles.
31. Column-address changed once each cycle.
32. If the DRAM controller uses a BURST REFRESH, a BURST REFRESH of all rows must be executed upon exiting SELF REFRESH.
33. The 3ns minimum is a parameter guaranteed by design.
34. 16MB and 32MB versions.
35. 4MB and 8MB versions.

NEW DRAM CARD

READ CYCLE




EARLY WRITE CYCLE






▨ DON'T CARE
▩ UNDEFINED

CBR REFRESH CYCLE
(ADDRESS = DON'T CARE)




EXTENDED CBR REFRESH CYCLE
(ADDRESS = DON'T CARE)




 DON'T CARE
 UNDEFINED

NEW DRAM CARD

HIDDEN REFRESH CYCLE ²¹
($\overline{WE} = \text{HIGH}$)



SELF REFRESH CYCLE (S-VERSION ONLY)
(ADDRESSES = DON'T CARE)



DON'T CARE
 UNDEFINED

NOTE: 1. Once $t_{RASS} \text{ (MIN)}$ is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.

NEW DRAM CARD



**MT8D88C132H/432H(S), MT16D88C232H/832H(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS**

DRAM MINICARD

4, 8, 16, 32 MEGABYTES

1 MEG, 2 MEG, 4 MEG, 8 MEG x 32;
5.0V FAST PAGE MODE,
OPTIONAL SELF REFRESH

FEATURES

- Low power
- JEDEC-standard 88-pin DRAM card pinout
- 2-inch (50.8mm)-long nonbuffered DRAM cards
- Polarized receptacle connector
- Industry-standard DRAM FAST PAGE MODE operation
- High reliability, gold-plated connector
- All outputs fully TTL-compatible
- Multiple RAS inputs for x16 or x32 selectability
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN; optional SELF REFRESH mode
- FAST PAGE MODE access cycle
- Single +5V ±5% power supply
- Extended Refresh

OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
 - 80ns access -8
- Refresh
 - Extended Refresh Blank
 - SELF REFRESH S
- Part Number Example: MT8D88C432H-6 S

MARKING

GENERAL DESCRIPTION



The MT8D88C132H/432H(S) and MT16D88C232H/832H(S) comprise a family of DRAM cards organized in x32-bit memory arrays. These DRAM cards are 2-inch-long bufferless versions of the JEDEC-standard 3.37-inch (85.6mm), 88-pin x32 DRAM cards. Buffers are not included on these cards, so the on-board timing delays have been eliminated. Redrive circuitry may be implemented on the system board.

These cards may also be configured as a x16-bit memory arrays, provided the corresponding DQs on the host system are made common, and memory bank control procedures are implemented. Four separate CAS inputs allow byte accesses.

These MiniCards are designed for low-power operation using low-power, extended refresh DRAMs. Standard component DRAM refresh modes are supported as well.

Multiple RAS inputs conserve power by allowing individual bank selection. In the x32 organization, the memory is a single array that may be divided into four separate bytes. In the x16 organization, up to two banks, each with two

PIN ASSIGNMENT (End View) 88-Pin Card (DF-4)



PIN #	4MB	8MB	16MB	32MB	PIN #	4MB	8MB	16MB	32MB
1	Vss	→	→	→	45	Vss	→	→	→
2	DQ0	→	→	→	46	DQ16	→	→	→
3	DQ1	→	→	→	47	DQ17	→	→	→
4	DQ2	→	→	→	48	DQ18	→	→	→
5	DQ3	→	→	→	49	DQ19	→	→	→
6	DQ4	→	→	→	50	DQ20	→	→	→
7	DQ5	→	→	→	51	DQ21	→	→	→
8	DQ6	→	→	→	52	DQ22	→	→	→
9	NC	→	→	→	53	DQ23	→	→	→
10	DQ7	→	→	→	54	NC	→	→	→
11	3.3V Vcc	→	→	→	55	NC	→	→	→
12	NC	→	→	→	56	Vss	→	→	→
13	A0	→	→	→	57	A1	→	→	→
14	A2	→	→	→	58	A3	→	→	→
15	NC	→	→	→	59	A5	→	→	→
16	A4	→	→	→	60	A7	→	→	→
17	3.3V Vcc	→	→	→	61	A9	→	→	→
18	A6	→	→	→	62	NC	→	→	→
19	A8	→	→	→	63	Vss	→	→	→
20	NC	→	A10	→	64	NC	→	→	→
21	NC	→	→	→	65	NC	RAS1	NC	RAS1
22	RAS0	→	→	→	66	CAS2	→	→	→
23	CAS0	→	→	→	67	Vss	→	→	→
24	CAS1	→	→	→	68	CAS3	→	→	→
25	3.3V Vcc	→	→	→	69	NC	RAS3	NC	RAS3
26	RAS2	→	→	→	70	WE	→	→	→
27	NC	→	→	→	71	PD1	→	→	→
28	PD2	→	→	→	72	PD3	→	→	→
29	PD4	→	→	→	73	Vss	→	→	→
30	PD6	→	→	→	74	PD5	→	→	→
31	NC	→	→	→	75	PD7	→	→	→
32	NC	→	→	→	76	PD8	→	→	→
33	NC	→	→	→	77	NC	→	→	→
34	DQ8	→	→	→	78	NC	→	→	→
35	3.3V Vcc	→	→	→	79	NC	→	→	→
36	DQ9	→	→	→	80	DQ24	→	→	→
37	NC	→	→	→	81	DQ25	→	→	→
38	DQ10	→	→	→	82	DQ26	→	→	→
39	DQ11	→	→	→	83	DQ27	→	→	→
40	DQ12	→	→	→	84	DQ28	→	→	→
41	DQ13	→	→	→	85	DQ29	→	→	→
42	DQ14	→	→	→	86	DQ30	→	→	→
43	DQ15	→	→	→	87	DQ31	→	→	→
44	Vss	→	→	→	88	Vss	→	→	→

NEW DRAM CARD


separate bytes, may be independently selected. One bank is activated by each RAS selection; the others not selected remain in standby mode, drawing minimum power.

Eight presence-detect pins may be read by the host to identify the card's organization, number of banks, access time and refresh operation. These extensive presence-de-

tect functions allow systems to take full advantage of the advanced power-saving features.

These Micron DRAM cards are built with 2-inch-long static dissipative plastic frames covered by metal panels. Packages containing 88-pin receptacle connectors are keyed to prevent improper installation or insertion into other types of IC card sockets.


FUNCTIONAL BLOCK DIAGRAM
(4MB - MT8D88C132H, 16MB - MT8D88C432H)



NOTE: 1. B1 through B4 = x8 memory blocks.

NEW
DRAM CARD

FUNCTIONAL BLOCK DIAGRAM
(8MB - MT16D88C232H, 32MB - MT16D88C832H)



NEW
DRAM CARD

NOTE: 1. B1 through B8 = x8 memory blocks.

PIN DESCRIPTIONS

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
22, 26, 65, 69	$\overline{\text{RAS0}}, \overline{\text{RAS2}}$ $\overline{\text{RAS1}}, \overline{\text{RAS3}}$	Input	Row-Address Strobe: $\overline{\text{RAS}}$ is used to latch the row-address. Two $\overline{\text{RAS}}$ inputs allow for a single x32 bank or two x16 banks.
23, 24, 66, 68	$\overline{\text{CAS0-CAS3}}$	Input	Column-Address Strobe: $\overline{\text{CAS}}$ is used to latch the column-address, enable the DRAM output buffers and strobe the data inputs on WRITE cycles. Four $\overline{\text{CAS}}$ inputs allow byte access control for any memory bank configuration.
70	$\overline{\text{WE}}$	Input	Write Enable: $\overline{\text{WE}}$ is the READ/WRITE control for the DQ pins. If $\overline{\text{WE}}$ is LOW prior to $\overline{\text{CAS}}$ going LOW, the access is a WRITE cycle. If $\overline{\text{WE}}$ is HIGH during the $\overline{\text{CAS}}$ LOW transition, the access is a READ cycle.
13, 57, 14, 58, 16, 59, 18, 60, 19, 61, 20	A0-A10	Input	Address Inputs: These inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
2-8, 10, 34, 36, 38-43, 46-53, 80-87	DQ0-DQ31	Input/ Output	Data I/O: For WRITE cycles, DQ0-DQ31 act as inputs to the addressed DRAM location. BYTE WRITES may be performed by using the corresponding $\overline{\text{CAS}}$ select. For READ access cycles, DQ0-DQ31 act as outputs for the addressed DRAM location.
71, 28, 72, 29, 74, 30, 75, 76	PD1-PD8	-	Presence Detect: These pins are read by the host system and tell the system the card's personality. They will be either left floating (NC) or grounded (Vss).
9, 11, 12, 15, 17, 20, 21, 25, 27, 31, 32, 33, 35, 37, 54, 55, 62, 64, 65, 69, 77, 78, 79	NC	-	No Connect: These pins should be left unconnected (reserved for future use). Pins 12, 31-33, 54, 77-79 reserved for x36/x40 DQs. Pins 11, 17, 25, 35 reserved for 3.3V Vcc. Pin 55 reserved for x40 $\overline{\text{OE}}$.
9, 15, 27, 37	Vcc	Supply	Power Supply: +5V \pm 5%
1, 44, 45, 56, 63, 67, 73, 88	Vss	Supply	Ground

NEW
DRAM CARD



MT8D88C132H/432H(S), MT16D88C232H/832H(S) 4MB, 8MB, 16MB, 32MB DRAM CARDS

NEW DRAM CARD

FUNCTIONAL DESCRIPTION

The MT8D88C132H/432H(S) and MT16D88C232H/832H(S) comprise a family of DRAM cards organized in x32-bit memory arrays ($\overline{RAS0} = \overline{RAS2}$). They also may be configured as x16-bit memory arrays provided the corresponding DQs on the host are connected and memory bank control procedures are implemented by interleaving both \overline{RAS} lines.

Most x32-bit applications use the same signal to control the \overline{CAS} inputs. $\overline{RAS0}$ and $\overline{RAS1}$ control the lower 16 bits and $\overline{RAS2}$ and $\overline{RAS3}$ control the upper 16 bits to obtain a x32 memory array. For x16 applications, the corresponding DQ and \overline{CAS} pins must be connected (DQ0 to DQ15, DQ1 to DQ16 and so forth, $\overline{CAS0}$ to $\overline{CAS2}$ and $\overline{CAS1}$ to $\overline{CAS3}$). Each \overline{RAS} is then a bank select for the x16 memory organizations.

DRAM OPERATION

DRAM REFRESH

Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} REFRESH cycle (\overline{RAS} ONLY, CBR, extended CBR or HIDDEN) so that all combinations of \overline{RAS} addresses (A0-A9/A10) are executed at least every tREF, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic \overline{RAS} addressing.

The implied method of choice for refreshing the memory card is the extended CBR cycle. This is a very low-current, data retention mode made possible by using the CBR REFRESH cycle over the extended refresh range (Icc7).

The memory card may be used with the other refresh modes common to standard DRAMs. This allows the memory card to be used on existing systems that do not utilize the extended CBR REFRESH cycle. However, the memory card will draw more current in the standby mode.

DRAM READ AND WRITE CYCLES

During READ or WRITE cycles, each bit is uniquely addressed through the 20/22 address bits, which are entered 10/11 bits (A0-A9/A10) at a time. \overline{RAS} is used to latch the first 10/11 bits, and \overline{CAS} latches the latter 10/11 bits. READ or WRITE cycles are selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{CAS} . \overline{WE} must fall prior to \overline{CAS} (EARLY WRITE). The data inputs and data

outputs are routed through pins using common I/O and pin direction is controlled by \overline{WE} .

FAST PAGE MODE operation allows faster data operations (READ or WRITE) within a row-address-defined (A0-A9/A10) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation. Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} HIGH time.

REFRESH

An optional SELF REFRESH mode is also available. The "S" option allows the user the choice of a fully static low-power data retention mode, or a dynamic refresh mode at the extended refresh period.

The optional SELF REFRESH feature is initiated by performing a CBR REFRESH cycle and holding $\overline{RAS1}$ LOW for the specified tRASS. Additionally, the "S" option allows for an extended refresh rate of 125µs per row if using distributed CBR REFRESH. This refresh rate can be applied during normal operation or during a standby mode.

The SELF REFRESH mode is terminated by driving \overline{RAS} HIGH for a minimum time of tRPS (\approx tRC). This delay allows for the completion of any internal refresh cycles that may be in process at the time of the \overline{RAS} LOW-to-HIGH transition. If the DRAM controller uses a distributed CBR refresh sequence, a burst refresh is not required upon exiting SELF REFRESH mode. However, if the DRAM controller utilizes \overline{RAS} ONLY or BURST REFRESH sequence, all rows must be refreshed within 300µs prior to the resumption of normal operation.

PHYSICAL DESIGN

These Micron DRAM MiniCards are constructed with a 2-inch-long static dissipative plastic frame covered by metal panels. Inside, thin small-outline package (TSOP) DRAMs are mounted on an ultrathin printed circuit board. The board is attached to a high-insertion, 88-pin receptacle connector. The package is keyed to prevent improper installation, including insertion into other types of IC card sockets. The DRAM cards operate reliably up to 55°C.



**MT8D88C132H/432H(S), MT16D88C232H/832H(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS**

MEMORY TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA IN/OUT
					tR	tC	DQ0-DQ31
Standby		H	H→X	X	X	X	High-Z
READ		L	L	H	ROW	COL	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In
READ WRITE		L	L	H→L	ROW	COL	Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	n/a	COL	Data-In
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H→L	n/a	COL	Data-Out
RAS ONLY REFRESH		L	H	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	High-Z
SELF REFRESH (S-version only)		H→L	L	H	X	X	High-Z

NEW DRAM CARD

PRESENCE-DETECT TRUTH TABLE

CHARACTERISTICS						PRESENCE-DETECT PIN (PDx)										
Card Density	DRAM Organizations	# of Address	RAS Address	CAS Address	Page Depth	1	2	3	4	5	6	7	8			
0MB	No card installed	X	X	X	X	NC	NC	NC	NC	NC						
1MB	256K x 4 or x16	18	9	9	512	Vss	Vss	Vss	Vss	NC						
2MB	256K x 4 or x16	18	9	9	512	Vss	Vss	Vss	Vss	Vss						
2MB	512K x 8	19	10	9	512	NC	Vss	Vss	Vss	NC						
4MB	512K x 8	19	10	9	512	NC	Vss	Vss	Vss	Vss						
•4MB	1 Meg x 4 or x16	20	10	10	1,024	Vss	NC	Vss	Vss	NC						
•8MB	1 Meg x 4 or x16	20	10	10	1,024	Vss	NC	Vss	Vss	Vss						
8MB	2 Meg x 8	21	11	10	1,024	NC	NC	Vss	Vss	NC						
16MB	2 Meg x 8	21	11	10	1,024	NC	NC	Vss	Vss	Vss						
•16MB	4 Meg x 4 or x16	22	11/12	11/10	2,048	Vss	Vss	NC	Vss	NC						
•32MB	4 Meg x 4 or x16	22	11/12	11/10	2,048	Vss	Vss	NC	Vss	Vss						
Access Timing tRAC Max		100ns										Vss	Vss			
		80ns											NC	Vss		
		70ns											Vss	NC		
		60ns												NC	NC	
		50ns												Vss	Vss	
Refresh Control		Extended												NC		
		SELF, Extended												Vss		

NOTE: Vss = ground.



MT8D88C132H/432H(S), MT16D88C232H/832H(S) 4MB, 8MB, 16MB, 32MB DRAM CARDS

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss	-1.0V to +7V
Operating Temperature T _A (ambient)	0°C to 55°C
Storage Temperature	-40°C to +70°C
Power Dissipation	8W
Short Circuit Output Current	50mA
Card Insertions (connector's life cycle)	10,000

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 55°C; Vcc = 5V ± 5%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.75	5.25	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	Vcc+1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input: 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V) for each package input	RAS0-RAS3	I _{I1}	-8	8	μA
	A0-A10, WE	I _{I2}	-10	10	μA
	CAS0-CAS3	I _{I3}	-8	8	μA
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ 5.5V) for each package input	DQ0-DQ31	I _{OZ}	-10	10	μA
OUTPUT LEVELS Output High Voltage (I _{OUT} = -5 mA) Output Low Voltage (I _{OUT} = 4.2 mA)	V _{OH}	2.4		V	
	V _{OL}		0.4	V	

NEW
DRAM CARD



**MT8D88C132H/432H(S), MT16D88C232H/832H(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS**

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) ($0^{\circ}\text{C} \leq T_A \leq 55^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 5\%$)

NEW DRAM CARD

PARAMETER/CONDITION	SYMBOL	SIZE	MAX			UNITS	NOTES
			-6	-7	-8		
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: ${}^t\text{RC} = {}^t\text{RC} [\text{MIN}]$)	lcc1	4MB	880	800	720	mA	3, 4, 27
		8MB	896	816	736		
		16MB	960	880	800		
		32MB	976	896	816		
STANDBY CURRENT: (TTL) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$)	lcc2	4MB	16	16	16	mA	
		8MB	32	32	32		
		16MB	16	16	16		
		32MB	32	32	32		
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$, Address Cycling: ${}^t\text{PC} = {}^t\text{PC} [\text{MIN}]$)	lcc3	4MB	640	560	480	mA	3, 4, 27
		8MB	656	576	496		
		16MB	720	640	560		
		32MB	736	656	576		
STANDBY CURRENT: (CMOS) ($\overline{\text{RAS}} = \overline{\text{CAS}} = \text{Other Inputs} = V_{CC} - 0.2\text{V}$)	lcc4	4MB	1.6	1.6	1.6	mA	
		8MB	3.2	3.2	3.2		
		16MB	1.6	1.6	1.6		
		32MB	3.2	3.2	3.2		
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY Average power supply current (RAS Cycling, $\overline{\text{CAS}} = V_{IH}$: ${}^t\text{RC} = {}^t\text{RC} [\text{MIN}]$)	lcc5	4MB	880	800	720	mA	3, 27
		8MB	896	816	736		
		16MB	960	880	800		
		32MB	976	896	816		
REFRESH CURRENT: CBR Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: ${}^t\text{RC} = {}^t\text{RC} [\text{MIN}]$)	lcc6	4MB	880	800	720	mA	3, 5
		8MB	896	816	736		
		16MB	960	880	800		
		32MB	976	896	816		
REFRESH CURRENT: Extended CBR Average power supply current during extended CBR: $\overline{\text{CAS}} = 0.2\text{V}$ or CBR cycling; $\overline{\text{RAS}} = {}^t\text{RAS} (\text{MIN})$; ${}^t\text{RC} = 125\mu\text{s}$; $\overline{\text{WE}}$, A0-A10 and $\text{DQ} = V_{CC} - 0.2\text{V}$ or 0.2V (DQ may be left open)	lcc7	4MB	2.4	2.4	2.4	mA	3, 5
		8MB	4.8	4.8	4.8		
		16MB	2.4	2.4	2.4		
		32MB	4.8	4.8	4.8		
REFRESH CURRENT: SELF (S-version only) Average power supply current, CBR cycling with $\overline{\text{RAS}} \geq$ ${}^t\text{RASS} (\text{MIN})$ and $\overline{\text{CAS}}$ held LOW; $\overline{\text{WE}} = V_{CC} - 0.2\text{V}$; A0-A11 and $\text{DIN} = V_{CC} - 0.2\text{V}$ or 0.2V (DIN may be left open)	lcc8	4MB	2.4	2.4	2.4	mA	5, 29
		8MB	4.8	4.8	4.8		
		16MB	2.4	2.4	2.4		
		32MB	4.8	4.8	4.8		

CAPACITANCE

PARAMETER	SYMBOL	MAX		UNITS	NOTES
		4,16MB	8,32MB		
Input Capacitance: $\overline{\text{CAS0-CAS3}}$	C11	17	32	pF	2
Input Capacitance: $\overline{\text{WE}}$	C12	66	66	pF	2
Input Capacitance: $\overline{\text{RAS0-RAS3}}$	C13	34	34	pF	2
Input/Output Capacitance: DQ0-DQ31	C10	10	18	pF	2
Input Capacitance: Addresses	C13	51	90	pF	2


**MT8D88C132H/432H(S), MT16D88C232H/832H(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS**
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq 55^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 5\%$)

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t^1_{RC}	110		130		150		ns	
FAST-PAGE-MODE READ or WRITE cycle time	t^1_{PC}	35		40		45		ns	
Access time from $\overline{\text{RAS}}$	t^1_{RAC}		60		70		80	ns	14
Access time from $\overline{\text{CAS}}$	t^1_{CAC}		15		20		20	ns	15
Access time from column-address	t^1_{AA}		30		35		40	ns	
Access time from $\overline{\text{CAS}}$ precharge	t^1_{CPA}		35		40		45	ns	
$\overline{\text{RAS}}$ pulse width	t^1_{RAS}	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	t^1_{RASP}	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ hold time	t^1_{RSH}	15		20		20		ns	
$\overline{\text{RAS}}$ precharge time	t^1_{RP}	40		50		60		ns	
$\overline{\text{CAS}}$ pulse width	t^1_{CAS}	15	100,000	20	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	t^1_{CSH}	60		70		80		ns	
$\overline{\text{CAS}}$ precharge time	t^1_{CPN}	10		10		10		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	t^1_{CP}	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t^1_{RCD}	20	45	20	50	20	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t^1_{CRP}	10		10		10		ns	
Row-address setup time	t^1_{ASR}	0		0		0		ns	
Row-address hold time	t^1_{RAH}	10		10		10		ns	
$\overline{\text{RAS}}$ to column- address delay time	t^1_{RAD}	15	30	15	35	20	40	ns	18
Column-address setup time	t^1_{ASC}	0		0		0		ns	
Column-address hold time	t^1_{CAH}	10		15		15		ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	t^1_{AR}	50		55		60		ns	
Column-address to $\overline{\text{RAS}}$ lead time	t^1_{RAL}	30		35		40		ns	
Read command setup time	t^1_{RCS}	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	t^1_{RCH}	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	t^1_{RRH}	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	t^1_{CLZ}	3		3		3		ns	26
Output buffer turn-off delay	t^1_{OFF}	3	15	3	20	3	20	ns	20, 26
$\overline{\text{WE}}$ command setup time	t^1_{WCS}	0		0		0		ns	

NEW DRAM CARD


**MT8D88C132H/432H(S), MT16D88C232H/832H(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS**
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq 55^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 5\%$)


AC CHARACTERISTICS PARAMETER	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Write command hold time	t_{WCH}	10		15		15		ns	
Write command hold time (referenced to RAS)	t_{WCR}	45		55		60		ns	
Write command pulse width	t_{WP}	10		15		15		ns	
Write command to RAS lead time	t_{RWL}	15		20		20		ns	
Write command to CAS lead time	t_{CWL}	15		20		20		ns	
Data-in setup time	t_{DS}	0		0		0		ns	24
Data-in hold time	t_{DH}	10		15		15		ns	24
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t_{DHR}	45		55		60		ns	
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles)	t_{REF}		128		128		128	ms	30
Refresh period (2,048 cycles)	t_{REF}		128		128		128	ms	29
RAS to CAS precharge time	t_{RPC}	0		0		0		ns	
CAS setup time (CBR REFRESH)	t_{CSR}	10		10		10		ns	5
CAS hold time (CBR REFRESH)	t_{CHR}	15		15		15		ns	5
WE hold time (CBR REFRESH)	t_{WRH}	10		10		10		ns	22
WE setup time (CBR REFRESH)	t_{WRP}	10		10		10		ns	22
WE hold time (WCBR test cycle)	t_{WTH}	10		10		10		ns	22
WE setup time	t_{WTS}	10		10		10		ns	22
RAS pulse width entering SELF REFRESH	t_{RASS}	100		100		100		μs	28
RAS precharge time exiting SELF REFRESH	t_{RPS}	110		130		150		ns	28
CAS hold time entering SELF REFRESH	t_{CHD}	15		15		15		ns	28

 NEW
 DRAM CARD


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1. $V_{CC} = 5V \pm 5\%$; $f = 1$ MHz.
3. ICC is dependent on cycle rates.
4. ICC is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of $100\mu s$ is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR with \overline{WE} HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and $100pF$.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD} (MAX)$ limit, access time is controlled exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD} (MAX)$ limit, access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$.
22. t_{WTS} and t_{WTH} are setup and hold specifications for the \overline{WE} pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverse of t_{WRP} and t_{WRH} in the CBR REFRESH cycle.
23. The maximum current ratings are based on the memory operating or being refreshed in the x32 mode. The stated maximums may be reduced by one-half when used in the x16 mode.
24. These parameters are referenced to \overline{CAS} leading edge in EARLY WRITE cycles.
25. LATE WRITE, READ WRITE or READ-MODIFY-WRITE cycles are not available due to \overline{OE} being tied permanently LOW on all 4 Meg DRAMs.
26. The 3ns minimum is a parameter guaranteed by design.
27. Column-address changed once each cycle.
28. If the DRAM controller uses a BURST REFRESH, a BURST REFRESH of all rows must be executed upon exiting SELF REFRESH.
29. 16MB and 32MB versions only.
30. 4MB and 8MB versions only.

READ CYCLE




EARLY WRITE CYCLE






DON'T CARE
 UNDEFINED

CBR REFRESH CYCLE
(ADDRESS = DON'T CARE)



EXTENDED CBR REFRESH CYCLE
(ADDRESS = DON'T CARE)




 DON'T CARE
 UNDEFINED


NEW
DRAM CARD

NEW DRAM CARD

HIDDEN REFRESH CYCLE ²¹
(WE = HIGH)



SELF REFRESH CYCLE (S-VERSION ONLY)
(ADDRESSES = DON'T CARE)



- NOTE:** 1. Once t_{RASS} (MIN) is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.



MT8D88C132V/432V(S), MT16D88C232V/832V(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS

DRAM CARD

4, 8, 16, 32 MEGABYTES

1 MEG, 2 MEG, 4 MEG, 8 MEG x 32;
3.3V FAST PAGE MODE,
OPTIONAL SELF REFRESH

FEATURES

- JEDEC-standard 88-pin DRAM card
- Polarized receptacle connector
- Industry-standard DRAM FAST PAGE MODE operation
- High reliability, gold-plated connector
- All outputs fully TTL-compatible
- All inputs buffered except RAS inputs
- Multiple RAS inputs for x16 or x32 selectability
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN; optional SELF REFRESH mode
- FAST PAGE MODE access cycle
- Single +3.3V ±0.3V power supply
- Low power
- Extended Refresh

OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
 - 80ns access -8
- Refresh
 - Extended Refresh Blank
 - SELF REFRESH S
- Part Number Example: MT8D88C432V-7 S

MARKING


GENERAL DESCRIPTION

The MT8D88C132V/432V(S) and MT16D88C232V/832V(S) comprise a family of JEDEC-standard DRAM cards organized in x32-bit memory arrays. The cards may also be configured as x16-bit memory arrays, provided the corresponding DQs on the host system are made common, and memory bank control procedures are implemented. Four separate CAS inputs allow byte accesses.

These 3.3V cards are designed for low-power operation using 3.3V, low-power, extended refresh DRAMs. Standard component DRAM refresh modes are supported as well.

Multiple RAS inputs conserve power by allowing individual bank selection. In the x32 organization, the memory is a single array that may be divided into four separate bytes. In the x16 organization, up to two banks, each with two separate bytes, may be independently selected. One bank is activated by each RAS selection; the others not selected remain in standby mode, drawing minimum power.

PIN ASSIGNMENT (End View) 88-Pin Card (DF-3)



PIN #	4MB	8MB	16MB	32MB	PIN #	4MB	8MB	16MB	32MB
1	Vss	→	→	→	45	Vss	→	→	→
2	DQ0	→	→	→	46	DQ16	→	→	→
3	DQ1	→	→	→	47	DQ17	→	→	→
4	DQ2	→	→	→	48	DQ18	→	→	→
5	DQ3	→	→	→	49	DQ19	→	→	→
6	DQ4	→	→	→	50	DQ20	→	→	→
7	DQ5	→	→	→	51	DQ21	→	→	→
8	DQ6	→	→	→	52	DQ22	→	→	→
9	NC	→	→	→	53	DQ23	→	→	→
10	DQ7	→	→	→	54	NC	→	→	→
11	3.3V Vcc	→	→	→	55	NC	→	→	→
12	NC	→	→	→	56	Vss	→	→	→
13	A0	→	→	→	57	A1	→	→	→
14	A2	→	→	→	58	A3	→	→	→
15	NC	→	→	→	59	A5	→	→	→
16	A4	→	→	→	60	A7	→	→	→
17	3.3V Vcc	→	→	→	61	A9	→	→	→
18	A6	→	→	→	62	NC	→	→	→
19	A8	→	→	→	63	Vss	→	→	→
20	NC	→	A10	→	64	NC	→	→	→
21	NC	→	→	→	65	NC	RAS1	NC	RAS1
22	RAS0	→	→	→	66	CAS2	→	→	→
23	CAS0	→	→	→	67	Vss	→	→	→
24	CAS1	→	→	→	68	CAS3	→	→	→
25	3.3V Vcc	→	→	→	69	NC	RAS3	NC	RAS3
26	RAS2	→	→	→	70	WE	→	→	→
27	NC	→	→	→	71	PD1	→	→	→
28	PD2	→	→	→	72	PD3	→	→	→
29	PD4	→	→	→	73	Vss	→	→	→
30	PD6	→	→	→	74	PD5	→	→	→
31	NC	→	→	→	75	PD7	→	→	→
32	NC	→	→	→	76	PD8	→	→	→
33	NC	→	→	→	77	NC	→	→	→
34	DQ8	→	→	→	78	NC	→	→	→
35	3.3V Vcc	→	→	→	79	NC	→	→	→
36	DQ9	→	→	→	80	DQ24	→	→	→
37	NC	→	→	→	81	DQ25	→	→	→
38	DQ10	→	→	→	82	DQ26	→	→	→
39	DQ11	→	→	→	83	DQ27	→	→	→
40	DQ12	→	→	→	84	DQ28	→	→	→
41	DQ13	→	→	→	85	DQ29	→	→	→
42	DQ14	→	→	→	86	DQ30	→	→	→
43	DQ15	→	→	→	87	DQ31	→	→	→
44	Vss	→	→	→	88	Vss	→	→	→

NEW DRAM CARD




**MT8D88C132V/432V(S), MT16D88C232V/832V(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS**

Eight presence-detect pins may be read by the host to identify the card's organization, number of banks, access time and refresh operation. These extensive presence-detect functions allow systems to take full advantage of the advanced power-saving features.

These Micron DRAM cards are built with 3.370-inch-long static dissipative plastic frames covered by metal panels. Packages containing 88-pin receptacle connectors are keyed to prevent improper installation or insertion into other types of IC card sockets.


FUNCTIONAL BLOCK DIAGRAM
(4MB - MT8D88C132V, 16MB - MT8D88C432V)



- NOTE:**
1. B1 through B4 = x8 memory blocks.
 2. D = 74AC11244 line drivers.

NEW DRAM CARD

FUNCTIONAL BLOCK DIAGRAM
(8MB - MT16D88C232V, 32MB - MT16D88C832V)



NEW
DRAM CARD

- NOTE:**
1. B1 through B8 = x8 memory blocks.
 2. D = 74AC11244 line drivers.


MT8D88C132V/432V(S), MT16D88C232V/832V(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS

PIN DESCRIPTIONS

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
22, 26, 65, 69	$\overline{\text{RAS0}}, \overline{\text{RAS2}}$ $\overline{\text{RAS1}}, \overline{\text{RAS3}}$	Input	Row-Address Strobe: $\overline{\text{RAS}}$ is used to latch the row-address. Two $\overline{\text{RAS}}$ inputs allow for a single x32 bank or two x16 banks.
23, 24, 66, 68	$\overline{\text{CAS0-CAS3}}$	Input	Column-Address Strobe: $\overline{\text{CAS}}$ is used to latch the column-address, enable the DRAM output buffers and strobe the data inputs on WRITE cycles. Four $\overline{\text{CAS}}$ inputs allow byte access control for any memory bank configuration.
70	$\overline{\text{WE}}$	Input	Write Enable: $\overline{\text{WE}}$ is the READ/WRITE control for the DQ pins. If $\overline{\text{WE}}$ is LOW prior to $\overline{\text{CAS}}$ going LOW, the access is a WRITE cycle. If $\overline{\text{WE}}$ is HIGH during the $\overline{\text{CAS}}$ LOW transition, the access is a READ cycle.
13, 57, 14, 58, 16, 59, 18, 60, 19, 61, 20	A0-A10	Input	Address Inputs: These inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
2-8, 10, 34, 36, 38-43, 46-53, 80-87	DQ0-DQ31	Input/ Output	Data I/O: For WRITE cycles, DQ0-DQ31 act as inputs to the addressed DRAM location. BYTE WRITES may be performed by using the corresponding $\overline{\text{CAS}}$ select. For READ access cycles, DQ0-DQ31 act as outputs for the addressed DRAM location.
71, 28, 72, 29, 74, 30, 75, 76	PD1-PD8	-	Presence Detect: These pins are read by the host system and tell the system the card's personality. They will be either left floating (NC) or grounded (Vss).
9, 12, 15, 20, 21, 27, 31, 32, 33, 37, 54, 55, 62, 64, 65, 69, 77, 78, 79	NC	-	No Connect: These pins should be left unconnected (reserved for future use). Pins 12, 31-33, 54, 77-79 reserved for x36/x40 DQs. Pins 9, 15, 27, 37 reserved for 5V Vcc. Pin 55 reserved for x40 $\overline{\text{OE}}$.
11, 17, 25, 35	Vcc	Supply	Power Supply: +3.3V \pm 5%
1, 44, 45, 56, 63, 67, 73, 88	Vss	Supply	Ground

NEW
DRAM CARD

FUNCTIONAL DESCRIPTION

The MT8D88C132V/432V(S) and MT16D88C232V/832V(S) comprise a family of DRAM cards organized in x32-bit memory arrays ($\overline{RAS0} = \overline{RAS2}$). They also may be configured as x16-bit memory arrays provided the corresponding DQs on the host are connected and memory bank control procedures are implemented by interleaving both \overline{RAS} lines.

Most x32-bit applications use the same signal to control the CAS inputs. $\overline{RAS0}$ and $\overline{RAS1}$ control the lower 16 bits and $\overline{RAS2}$ and $\overline{RAS3}$ control the upper 16 bits to obtain a x32 memory array. For x16 applications, the corresponding DQ and \overline{CAS} pins must be connected (DQ0 to DQ15, DQ1 to DQ16 and so forth, $\overline{CAS0}$ to $\overline{CAS2}$ and $\overline{CAS1}$ to $\overline{CAS3}$). Each \overline{RAS} is then a bank select for the x16 memory organizations.

DRAM OPERATION

DRAM REFRESH

Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} REFRESH cycle (\overline{RAS} ONLY, CBR, extended CBR or HIDDEN) so that all combinations of \overline{RAS} addresses (A0-A9/A10) are executed at least every tREF, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic \overline{RAS} addressing.

The implied method of choice for refreshing the memory card is the extended CBR cycle. This is a very low-current, data retention mode made possible by using the CBR REFRESH cycle over the extended refresh range (Icc7).

The memory card may be used with the other refresh modes common to standard DRAMs. This allows the memory card to be used on existing systems that do not utilize the extended CBR REFRESH cycle. However, the memory card will draw more current in the standby mode.

DRAM READ AND WRITE CYCLES

During READ or WRITE cycles, each bit is uniquely addressed through the 20/22 address bits, which are entered 10/11 bits (A0-A9/A10) at a time. \overline{RAS} is used to latch the first 10/11 bits, and \overline{CAS} latches the latter 10/11 bits. READ or WRITE cycles are selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of CAS. \overline{WE} must fall prior to \overline{CAS} (EARLY WRITE). The data inputs and data

outputs are routed through pins using common I/O and pin direction is controlled by \overline{WE} .

FAST PAGE MODE operation allows faster data operations (READ or WRITE) within a row-address-defined (A0-A9/A10) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation. Returning \overline{RAS} and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} HIGH time.

REFRESH

An optional SELF REFRESH mode is also available. The "S" option allows the user the choice of a fully static low-power data retention mode, or a dynamic refresh mode at the extended refresh period.

The optional SELF REFRESH feature is initiated by performing a CBR REFRESH cycle and holding \overline{RAS} LOW for the specified tRASS. Additionally, the "S" option allows for an extended refresh rate of 125 μ s per row if using distributed CBR REFRESH. This refresh rate can be applied during normal operation or during a standby mode.

The SELF REFRESH mode is terminated by driving \overline{RAS} HIGH for a minimum time of tRPS (\approx tRC). This delay allows for the completion of any internal refresh cycles that may be in process at the time of the \overline{RAS} LOW-to-HIGH transition. If the DRAM controller uses a distributed CBR refresh sequence, a burst refresh is not required upon exiting SELF REFRESH mode. However, if the DRAM controller utilizes \overline{RAS} ONLY or BURST REFRESH sequence, all rows must be refreshed within 300 μ s prior to the resumption of normal operation.

PHYSICAL DESIGN

These Micron 3.3V DRAM cards are constructed with a 3.370-inch long static dissipative plastic frame covered by metal panels. Inside, thin small-outline package (TSOP) DRAMs are mounted on an ultrathin printed circuit board. The board is attached to a high-insertion, 88-pin receptacle connector. The package is keyed to prevent improper installation, including insertion into other types of IC card sockets. The DRAM cards operate reliably up to 55°C.



MT8D88C132V/432V(S), MT16D88C232V/832V(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS

NEW DRAM CARD

MEMORY TRUTH TABLE

FUNCTION	RAS	CAS	WE	ADDRESSES		DATA IN/OUT	
				'R	'C	DQ0-DQ31	
Standby	H	H→X	X	X	X	High-Z	
READ	L	L	H	ROW	COL	Data-Out	
EARLY WRITE	L	L	L	ROW	COL	Data-In	
READ WRITE	L	L	H→L	ROW	COL	Data-In	
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	n/a	COL	Data-In
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H→L	n/a	COL	Data-Out
RAS ONLY REFRESH	L	H	X	ROW	n/a	High-Z	
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH	H→L	L	H	X	X	High-Z	
SELF REFRESH (S-version only)	H→L	L	H	X	X	High-Z	

PRESENCE-DETECT TRUTH TABLE

CHARACTERISTICS						PRESENCE-DETECT PIN (PDx)							
Card Density	DRAM Organizations	# of Address	RAS Address	CAS Address	Page Depth	1	2	3	4	5	6	7	8
0MB	No card installed	X	X	X	X	NC	NC	NC	NC	NC			
1MB	256K x 4 or x16	18	9	9	512	Vss	Vss	Vss	Vss	NC			
2MB	256K x 4 or x16	18	9	9	512	Vss	Vss	Vss	Vss	Vss			
2MB	512K x 8	19	10	9	512	NC	Vss	Vss	Vss	NC			
4MB	512K x 8	19	10	9	512	NC	Vss	Vss	Vss	Vss			
•4MB	1 Meg x 4 or x16	20	10	10	1,024	Vss	NC	Vss	Vss	NC			
•8MB	1 Meg x 4 or x16	20	10	10	1,024	Vss	NC	Vss	Vss	Vss			
8MB	2 Meg x 8	21	11	10	1,024	NC	NC	Vss	Vss	NC			
16MB	2 Meg x 8	21	11	10	1,024	NC	NC	Vss	Vss	Vss			
•16MB	4 Meg x 4 or x16	22	11/12	11/10	2,048	Vss	Vss	NC	Vss	NC			
•32MB	4 Meg x 4 or x16	22	11/12	11/10	2,048	Vss	Vss	NC	Vss	Vss			
Access Timing tRAC Max	100ns										Vss	Vss	
	80ns										NC	Vss	
	70ns										Vss	NC	
	60ns										NC	NC	
	50ns										Vss	Vss	
Refresh Control	Extended												NC
	SELF, Extended												Vss

NOTE: Vss = ground.



**MT8D88C132V/432V(S), MT16D88C232V/832V(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS**

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1.0V to +4.5V
 Operating Temperature T_A (ambient) 0°C to 55°C
 Storage Temperature -40°C to +70°C
 Power Dissipation 8W
 Short Circuit Output Current 50mA
 Card Insertions (connector's life cycle) 10,000

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 55°C; V_{CC} = 3.3V ± 5%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	3.15	3.45	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.1	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input: 0V ≤ V _{IN} ≤ V _{CC} (All other pins not under test = 0V) for each package input	RAS0-RAS3	I _{I1}	-8	8	μA
	Buffered	I _{I2}	-2	2	μA
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC}) for each package input	DQ0-DQ31	I _{OZ}	-10	10	μA
OUTPUT LEVELS Output High Voltage (I _{OUT} = -2.0 mA) Output Low Voltage (I _{OUT} = 2.0 mA)	V _{OH}	2.0		V	
	V _{OL}		0.4	V	

NEW DRAM CARD


MT8D88C132V/432V(S), MT16D88C232V/832V(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS
ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 (Notes: 1, 3, 4, 6, 7) ($0^{\circ}\text{C} \leq T_A \leq 55^{\circ}\text{C}$; $V_{CC} = 3.3\text{V} \pm 5\%$)

NEW DRAM CARD

PARAMETER/CONDITION	SYMBOL	SIZE	MAX			UNITS	NOTES
			-6	-7	-8		
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: ${}^t\text{RC} = {}^t\text{RC} [\text{MIN}]$)	Icc1	4MB	640	560	480	mA	3, 4, 31
		8MB	648	568	488		
		16MB	960	880	-		
		32MB	968	888	-		
STANDBY CURRENT: (TTL) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$)	Icc2	4MB	8	8	8	mA	
		8MB	16	16	16		
		16MB	8	8	-		
		32MB	16	16	-		
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$, Address Cycling: ${}^t\text{PC} = {}^t\text{PC} [\text{MIN}]$)	Icc3	4MB	480	400	320	mA	3, 4, 31
		8MB	488	408	328		
		16MB	720	640	-		
		32MB	728	648	-		
STANDBY CURRENT: (CMOS) ($\overline{\text{RAS}} = \overline{\text{CAS}} = \text{Other Inputs} = V_{CC} - 0.2\text{V}$)	Icc4	4MB	4	4	4	mA	
		8MB	8	8	8		
		16MB	4	4	-		
		32MB	8	8	-		
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY Average power supply current ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} = V_{IH}$: ${}^t\text{RC} = {}^t\text{RC} [\text{MIN}]$)	Icc5	4MB	640	560	480	mA	3, 31
		8MB	648	568	488		
		16MB	960	880	-		
		32MB	968	888	-		
REFRESH CURRENT: CBR Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: ${}^t\text{RC} = {}^t\text{RC} [\text{MIN}]$)	Icc6	4MB	640	560	480	mA	3, 5
		8MB	648	568	488		
		16MB	960	880	-		
		32MB	968	888	-		
REFRESH CURRENT: Extended CBR Average power supply current during extended CBR: $\overline{\text{CAS}} = 0.2\text{V}$ or CBR cycling; $\overline{\text{RAS}} = {}^t\text{RAS} (\text{MIN})$; ${}^t\text{RC} = 125\mu\text{s}$; $\overline{\text{WE}}$, A0-A10 and DQ = $V_{CC} - 0.2\text{V}$ or 0.2V (DQ may be left open)	Icc7	4MB	1.2	1.2	1.2	mA	3, 5
		8MB	2.4	2.4	2.4		
		16MB	2.4	2.4	2.4		
		32MB	4.8	4.8	4.8		
REFRESH CURRENT: SELF (S-version only) Average power supply current, CBR cycling with $\overline{\text{RAS}} \geq$ ${}^t\text{RASS} (\text{MIN})$ and $\overline{\text{CAS}}$ held LOW; $\overline{\text{WE}} = V_{CC} - 0.2\text{V}$; A0-A11 and $\text{D}_{IN} = V_{CC} - 0.2\text{V}$ or 0.2V (D_{IN} may be left open)	Icc8	4MB	1.2	1.2	1.2	mA	5, 32
		8MB	2.4	2.4	2.4		
		16MB	2.4	2.4	2.4		
		32MB	4.8	4.8	4.8		

CAPACITANCE

PARAMETER	SYMBOL	MAX		UNITS	NOTES
		4, 16MB	8, 32MB		
Input Capacitance: $\overline{\text{CAS}}_0\text{-}\overline{\text{CAS}}_3$	C11	9	9	pF	2
Input Capacitance: $\overline{\text{WE}}$	C12	13	13	pF	2
Input Capacitance: $\overline{\text{RAS}}_0\text{-}\overline{\text{RAS}}_3$	C13	34	34	pF	2
Input/Output Capacitance: DQ0-DQ31	C10	10	18	pF	2
Input Capacitance: Addresses	C13	9	9	pF	2


**MT8D88C132V/432V(S), MT16D88C232V/832V(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS**
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq 55^{\circ}\text{C}$; $V_{CC} = 3.3\text{V} \pm 5\%$)

AC CHARACTERISTICS	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t^1_{RC}	110		130		150		ns	23
FAST-PAGE-MODE READ or WRITE cycle time	t^1_{PC}	35		40		45		ns	23
Access time from $\overline{\text{RAS}}$	t^1_{RAC}		60		70		80	ns	14, 23
Access time from $\overline{\text{CAS}}$	t^1_{CAC}		26		31		31	ns	15, 26
Access time from column-address	t^1_{AA}		41		46		51	ns	26
Access time from $\overline{\text{CAS}}$ precharge	t^1_{CPA}		46		51		56	ns	26
$\overline{\text{RAS}}$ pulse width	t^1_{RAS}	60	100,000	70	100,000	80	100,000	ns	23
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	t^1_{RASP}	60	100,000	70	100,000	80	100,000	ns	23
$\overline{\text{RAS}}$ hold time	t^1_{RSH}	26		31		31		ns	26
$\overline{\text{RAS}}$ precharge time	t^1_{RP}	40		50		60		ns	23
$\overline{\text{CAS}}$ pulse width	t^1_{CAS}	15	100,000	20	100,000	20	100,000	ns	23
$\overline{\text{CAS}}$ hold time	t^1_{CSH}	58		68		78		ns	25
$\overline{\text{CAS}}$ precharge time	t^1_{CPN}	10		10		10		ns	16, 23
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	t^1_{CP}	10		10		10		ns	23
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t^1_{RCD}	18	34	18	39	18	49	ns	17, 27
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t^1_{CRP}	21		21		21		ns	26
Row-address setup time	t^1_{ASR}	11		11		11		ns	26
Row-address hold time	t^1_{RAH}	8		8		8		ns	25
$\overline{\text{RAS}}$ to column- address delay time	t^1_{RAD}	13	19	13	24	13	29	ns	18, 27
Column-address setup time	t^1_{ASC}	2		2		2		ns	24
Column-address hold time	t^1_{CAH}	10		15		15		ns	23
Column-address hold time (referenced to $\overline{\text{RAS}}$)	t^1_{AR}	48		53		53		ns	25
Column-address to $\overline{\text{RAS}}$ lead time	t^1_{RAL}	41		46		51		ns	26
Read command setup time	t^1_{RCS}	2		2		2		ns	24
Read command hold time (referenced to $\overline{\text{CAS}}$)	t^1_{RCH}	2		2		2		ns	19, 24
Read command hold time (referenced to $\overline{\text{RAS}}$)	t^1_{RRH}	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	t^1_{CLZ}	5		5		5		ns	24, 33
Output buffer turn-off delay	t^1_{OFF}	5	26	5	31	5	31	ns	20, 28, 33
$\overline{\text{WE}}$ command setup time	t^1_{WCS}	2		2		2		ns	24

NEW DRAM CARD


MT8D88C132V/432V(S), MT16D88C232V/832V(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq 55^{\circ}\text{C}$; $V_{CC} = 3.3\text{V} \pm 5\%$)


AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time	t^{WCH}	10		15		15		ns	23
Write command hold time (referenced to $\overline{\text{RAS}}$)	t^{WCR}	43		53		58		ns	25
Write command pulse width	t^{WP}	10		15		15		ns	23
Write command to $\overline{\text{RAS}}$ lead time	t^{RWL}	26		31		31		ns	26
Write command to $\overline{\text{CAS}}$ lead time	t^{CWL}	26		31		31		ns	23
Data-in setup time	t^{DS}	2		2		2		ns	24
Data-in hold time	t^{DH}	21		26		26		ns	26
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t^{DHR}	45		55		60		ns	23
Transition time (rise or fall)	t^{T}	3	50	3	50	3	50	ns	9, 10, 23
Refresh period (1,024 cycles)	t^{REF}		128		128		128	ms	35
Refresh period (2,048 cycles)	t^{REF}		128		128		128	ms	34
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t^{RPC}	0		0		0		ns	23
$\overline{\text{CAS}}$ setup time (CBR REFRESH)	t^{CSR}	12		12		12		ns	5, 24
$\overline{\text{CAS}}$ hold time (CBR REFRESH)	t^{CHR}	13		13		13		ns	5, 25
$\overline{\text{WE}}$ hold time (CBR REFRESH)	t^{WRH}	8		8		8		ns	22, 25
$\overline{\text{WE}}$ setup time (CBR REFRESH)	t^{WRP}	12		12		12		ns	22, 24
$\overline{\text{WE}}$ hold time (WCBR test cycle)	t^{WTH}	8		8		8		ns	22, 25
$\overline{\text{WE}}$ setup time	t^{WTS}	12		12		12		ns	22, 24
$\overline{\text{RAS}}$ pulse width entering SELF REFRESH	t^{RASS}	100		100		100		μs	23, 32
$\overline{\text{RAS}}$ precharge time exiting SELF REFRESH	t^{RPS}	110		130		150		ns	23, 32
$\overline{\text{CAS}}$ hold time entering SELF REFRESH	t^{CHD}	13		13		13		ns	23, 32

 NEW
 DRAM CARD


NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. $V_{CC} = 3.3V \pm 10\%$;
 $f = 1 \text{ MHz}$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates.
Specified values are obtained with minimum cycle
time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate
cycle time at which proper operation over the full
temperature range is assured.
7. An initial pause of $100\mu s$ is required after power-up
followed by eight \overline{RAS} refresh cycles (\overline{RAS} ONLY or
CBR with \overline{WE} HIGH) before proper device operation
is assured. The eight \overline{RAS} cycle wake-ups should be
repeated any time the \overline{REF} refresh requirement is
exceeded.
8. AC characteristics assume $t_T = 5ns$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for
measuring timing of input signals. Transition times
are measured between V_{IH} and V_{IL} (or between V_{IL}
and V_{IH}).
10. In addition to meeting the transition rate specifica-
tion, all input signals must transit between V_{IH} and
 V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
12. If $\overline{CAS} = V_{IL}$, data output may contain data from the
last valid READ cycle.
13. Measured with a load equivalent to two TTL gates
and $100pF$.
14. Assumes that $t_{RCD} < t_{RCD} (MAX)$. If t_{RCD} is greater
than the maximum recommended value shown in this
table, t_{RAC} will increase by the amount that t_{RCD}
exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD} (MAX)$.
16. If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be
maintained from the previous cycle. To initiate a new
cycle and clear the data-out buffer, \overline{CAS} must be
pulsed HIGH for t_{CPN} .
17. Operation within the $t_{RCD} (MAX)$ limit ensures that
 $t_{RAC} (MAX)$ can be met. $t_{RCD} (MAX)$ is specified as
a reference point only; if t_{RCD} is greater than the
specified $t_{RCD} (MAX)$ limit, access time is controlled
exclusively by t_{CAC} .
18. Operation within the $t_{RAD} (MAX)$ limit ensures that
 $t_{RCD} (MAX)$ can be met. $t_{RAD} (MAX)$ is specified as
a reference point only; if t_{RAD} is greater than the
specified $t_{RAD} (MAX)$ limit, access time is controlled
exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ
cycle.
20. $t_{OFF} (MAX)$ defines the time at which the output
achieves the open circuit condition and is not
referenced to V_{OH} or V_{OL} .
21. A HIDDEN REFRESH may also be performed after a
WRITE cycle. In this case, $\overline{WE} = \text{LOW}$.
22. t_{WTS} and t_{WTH} are setup and hold specifications for
the \overline{WE} pin being held LOW to enable the JEDEC test
mode (with CBR timing constraints). These two
parameters are the inverse of t_{WRP} and t_{WRH} in the
CBR REFRESH cycle.
23. Timing between the DRAMs and the DRAM card did
not change with the addition of the line drivers.
24. A +2ns timing skew from the DRAM to the DRAM
card resulted from the addition of line drivers.
25. A -2ns timing skew from the DRAM to the DRAM
card resulted from the addition of line drivers.
26. A +11ns timing skew from the DRAM to the DRAM
card resulted from the addition of line drivers.
27. A -2ns (MIN) and a -11ns (MAX) timing skew from
the DRAM to the DRAM card resulted from the
addition of line drivers.
28. A +2ns (MIN) and a +11ns (MAX) timing skew from
the DRAM to the DRAM card resulted from the
addition of line drivers.
29. The maximum current ratings are based on the
memory operating or being refreshed in the x32
mode. The stated maximums may be reduced by one-
half when used in the x16 mode.
30. These parameters are referenced to \overline{CAS} leading edge
in EARLY WRITE cycles.
31. Column-address changed once each cycle.
32. If the DRAM controller uses a BURST REFRESH, a
BURST REFRESH of all rows must be executed upon
exiting SELF REFRESH.
33. The 3ns minimum is a parameter guaranteed by
design.
34. 16MB and 32MB only.
35. 4MB and 8MB only.

READ CYCLE




EARLY WRITE CYCLE




DON'T CARE
 UNDEFINED

NEW DRAM CARD

RAS ONLY REFRESH CYCLE
(ADDRESS; WE = DON'T CARE)



FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




▨ DON'T CARE
▩ UNDEFINED


NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or t_{CP} (whichever is greater) + $t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.



NEW DRAM CARD

CBR REFRESH CYCLE
(ADDRESS = DON'T CARE)




EXTENDED CBR REFRESH CYCLE
(ADDRESS = DON'T CARE)




 DON'T CARE
 UNDEFINED

NEW
DRAM CARD

HIDDEN REFRESH CYCLE ²¹
($\overline{WE} = \text{HIGH}$)



SELF REFRESH CYCLE (S-VERSION ONLY)
(ADDRESSES = DON'T CARE)



DON'T CARE
 UNDEFINED

NOTE: 1. Once $t_{RASS}(\text{MIN})$ is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.



**MT8D88C132VH/432VH(S), MT16D88C232VH/832VH(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS**

DRAM MINICARD

4, 8, 16, 32 MEGABYTES

1 MEG, 2 MEG, 4 MEG, 8 MEG x 32;
3.3V FAST PAGE MODE,
OPTIONAL SELF REFRESH

FEATURES

- JEDEC-standard 88-pin DRAM card pinout
- 2-inch (50.8mm)-long nonbuffered DRAM cards
- Polarized receptacle connector
- Industry-standard DRAM FAST PAGE MODE operation
- High reliability, gold-plated connector
- All outputs fully TTL-compatible
- Multiple RAS inputs for x16 or x32 selectability
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN; optional SELF REFRESH
- FAST PAGE MODE access cycle
- Single +3.3V ±5% power supply
- Low power
- Extended Refresh

OPTIONS

- Timing
 - 60ns access -6
 - 70ns access -7
 - 80ns access -8
- Refresh
 - Extended Refresh Blank
 - SELF REFRESH S
- Part Number Example: MT8D88C432VH-7 S

MARKING

GENERAL DESCRIPTION



The MT8D88C132VH/432VH(S), MT16D88C232VH/832VH(S) comprise a family of DRAM cards organized in x32-bit memory arrays. These DRAM cards are 2-inch-long bufferless versions of the JEDEC-standard 3.37-inch (85.6mm), 88-pin x32 DRAM cards. Buffers are not included on these cards, so the on-board timing delays have been eliminated. Redrive circuitry may be implemented on the system board.

The cards may also be configured as x16-bit memory arrays, provided the corresponding DQs on the host system are made common, and memory bank control procedures are implemented. Four separate CAS inputs allow byte accesses.

These 3.3V MiniCards are designed for low-power operation using 3.3V, low-power, extended refresh DRAMs. Standard component DRAM refresh modes are supported as well.

Multiple RAS inputs conserve power by allowing individual bank selection. In the x32 organization, the memory

PIN ASSIGNMENT (End View) 88-Pin Card (DF-2)



PIN #	4MB	8MB	16MB	32MB	PIN #	4MB	8MB	16MB	32MB
1	Vss	→	→	→	45	Vss	→	→	→
2	DQ0	→	→	→	46	DQ16	→	→	→
3	DQ1	→	→	→	47	DQ17	→	→	→
4	DQ2	→	→	→	48	DQ18	→	→	→
5	DQ3	→	→	→	49	DQ19	→	→	→
6	DQ4	→	→	→	50	DQ20	→	→	→
7	DQ5	→	→	→	51	DQ21	→	→	→
8	DQ6	→	→	→	52	DQ22	→	→	→
9	NC	→	→	→	53	DQ23	→	→	→
10	DQ7	→	→	→	54	NC	→	→	→
11	3.3V Vcc	→	→	→	55	NC	→	→	→
12	NC	→	→	→	56	Vss	→	→	→
13	A0	→	→	→	57	A1	→	→	→
14	A2	→	→	→	58	A3	→	→	→
15	NC	→	→	→	59	A5	→	→	→
16	A4	→	→	→	60	A7	→	→	→
17	3.3V Vcc	→	→	→	61	A9	→	→	→
18	A6	→	→	→	62	NC	→	→	→
19	A8	→	→	→	63	Vss	→	→	→
20	NC	→	A10	→	64	NC	→	→	→
21	NC	→	→	→	65	NC	RAS1	NC	RAS1
22	RAS0	→	→	→	66	CAS2	→	→	→
23	CAS0	→	→	→	67	Vss	→	→	→
24	CAS1	→	→	→	68	CAS3	→	→	→
25	3.3V Vcc	→	→	→	69	NC	RAS3	NC	RAS3
26	RAS2	→	→	→	70	WE	→	→	→
27	NC	→	→	→	71	PD1	→	→	→
28	PD2	→	→	→	72	PD3	→	→	→
29	PD4	→	→	→	73	Vss	→	→	→
30	PD6	→	→	→	74	PD5	→	→	→
31	NC	→	→	→	75	PD7	→	→	→
32	NC	→	→	→	76	PD8	→	→	→
33	NC	→	→	→	77	NC	→	→	→
34	DQ8	→	→	→	78	NC	→	→	→
35	3.3V Vcc	→	→	→	79	NC	→	→	→
36	DQ9	→	→	→	80	DQ24	→	→	→
37	NC	→	→	→	81	DQ25	→	→	→
38	DQ10	→	→	→	82	DQ26	→	→	→
39	DQ11	→	→	→	83	DQ27	→	→	→
40	DQ12	→	→	→	84	DQ28	→	→	→
41	DQ13	→	→	→	85	DQ29	→	→	→
42	DQ14	→	→	→	86	DQ30	→	→	→
43	DQ15	→	→	→	87	DQ31	→	→	→
44	Vss	→	→	→	88	Vss	→	→	→

NEW DRAM CARD

is a single array that may be divided into four separate bytes. In the x16 organization, up to two banks, each with two separate bytes, may be independently selected. One bank is activated by each $\overline{\text{RAS}}$ selection; the others not selected remain in standby mode, drawing minimum power.


Eight presence-detect pins may be read by the host to identify the card's organization, number of banks, access time and refresh operation. These extensive presence-de-

tect functions allow systems to take full advantage of the advanced power-saving features.

These Micron DRAM cards are built with 3.370-inch-long static dissipative plastic frames covered by metal panels. Packages containing 88-pin receptacle connectors are keyed to prevent improper installation or insertion into other types of IC card sockets.


NEW
DRAM CARD

FUNCTIONAL BLOCK DIAGRAM
(4MB - MT8D88C132VH, 16MB - MT8D88C432VH)



NOTE: 1. B1 through B4 = x8 memory blocks.

FUNCTIONAL BLOCK DIAGRAM
(8MB - MT16D88C232VH, 32MB - MT16D88C832VH)



NEW
DRAM CARD

NOTE: 1. B1 through B8 = x8 memory blocks.



MT8D88C132VH/432VH(S), MT16D88C232VH/832VH(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS

PIN DESCRIPTIONS

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
22, 26, 65, 69	$\overline{\text{RAS0}}, \overline{\text{RAS2}}$ $\overline{\text{RAS1}}, \overline{\text{RAS3}}$	Input	Row-Address Strobe: $\overline{\text{RAS}}$ is used to latch the row-address. Two $\overline{\text{RAS}}$ inputs allow for a single x32 bank or two x16 banks.
23, 24, 66, 68	$\overline{\text{CAS0-CAS3}}$	Input	Column-Address Strobe: $\overline{\text{CAS}}$ is used to latch the column-address, enable the DRAM output buffers and strobe the data inputs on WRITE cycles. Four $\overline{\text{CAS}}$ inputs allow byte access control for any memory bank configuration.
70	$\overline{\text{WE}}$	Input	Write Enable: $\overline{\text{WE}}$ is the READ/WRITE control for the DQ pins. If $\overline{\text{WE}}$ is LOW prior to $\overline{\text{CAS}}$ going LOW, the access is a WRITE cycle. If $\overline{\text{WE}}$ is HIGH during the $\overline{\text{CAS}}$ LOW transition, the access is a READ cycle.
13, 57, 14, 58, 16, 59, 18, 60, 19, 61, 20	A0-A10	Input	Address Inputs: These inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.
2-8, 10, 34, 36, 38-43, 46-53, 80-87	DQ0-DQ31	Input/ Output	Data I/O: For WRITE cycles, DQ0-DQ31 act as inputs to the addressed DRAM location. BYTE WRITES may be performed by using the corresponding $\overline{\text{CAS}}$ select. For READ access cycles, DQ0-DQ31 act as outputs for the addressed DRAM location.
71, 28, 72, 29, 74, 30, 75, 76	PD1-PD8	-	Presence Detect: These pins are read by the host system and tell the system the card's personality. They will be either left floating (NC) or grounded (Vss).
9, 12, 15, 20, 21, 27, 31, 32, 33, 37, 54, 55, 62, 64, 65, 69, 77, 78 79	NC	-	No Connect: These pins should be left unconnected (reserved for future use). Pins 12, 31-33, 54, 77-79 reserved for x36/x40 DQs. Pins 9, 15, 27, 37 reserved for 5V Vcc. Pin 55 reserved for x40 $\overline{\text{OE}}$.
11, 17, 25, 35	Vcc	Supply	Power Supply: +3.3V \pm 5%
1, 44, 45, 56, 63, 67, 73, 88	Vss	Supply	Ground

NEW DRAM CARD

FUNCTIONAL DESCRIPTION

The MT8D88C132VH/432VH(S), MT16D88C232VH/832VH(S) comprise a family of DRAM cards organized in x32-bit memory arrays ($\overline{RAS0} = \overline{RAS2}$). They also may be configured as x16-bit memory arrays provided the corresponding DQs on the host are connected and memory bank control procedures are implemented by interleaving both \overline{RAS} lines.

Most x32-bit applications use the same signal to control the \overline{CAS} inputs. $\overline{RAS0}$ and $\overline{RAS1}$ control the lower 16 bits and $\overline{RAS2}$ and $\overline{RAS3}$ control the upper 16 bits to obtain a x32 memory array. For x16 applications, the corresponding DQ and \overline{CAS} pins must be connected (DQ0 to DQ15, DQ1 to DQ16 and so forth, $\overline{CAS0}$ to $\overline{CAS2}$ and $\overline{CAS1}$ to $\overline{CAS3}$). Each \overline{RAS} is then a bank select for the x16 memory organizations.

DRAM OPERATION

DRAM REFRESH

Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} REFRESH cycle (\overline{RAS} ONLY, CBR, extended CBR or HIDDEN) so that all combinations of \overline{RAS} addresses (A0-A9, A10) are executed at least every tREF, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic \overline{RAS} addressing.

The implied method of choice for refreshing the memory card is the extended CBR cycle. This is a very low-current, data retention mode made possible by using the CBR REFRESH cycle over the extended refresh range (I_{cc7}).

The memory card may be used with the other refresh modes common to standard DRAMs. This allows the memory card to be used on existing systems that do not utilize the extended CBR REFRESH cycle. However, the memory card will draw more current in the standby mode.

DRAM READ AND WRITE CYCLES

During READ or WRITE cycles, each bit is uniquely addressed through the 20/22 address bits, which are entered 10/11 bits (A0-A9/A10) at a time. \overline{RAS} is used to latch the first 10/11 bits, and \overline{CAS} latches the latter 10/11 bits. READ or WRITE cycles are selected with the \overline{WE} input. A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data (D) is latched by the falling edge of \overline{CAS} . \overline{WE} must fall prior to \overline{CAS} (EARLY WRITE). The data inputs and data outputs are routed through pins using common I/O and pin direction is controlled by \overline{WE} .

FAST PAGE MODE operation allows faster data operations (READ or WRITE) within a row-address-defined (A0-A9/A10) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation. Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the \overline{RAS} HIGH time.

REFRESH

An optional SELF REFRESH mode is also available. The "S" option allows the user the choice of a fully static low-power data retention mode, or a dynamic refresh mode at the extended refresh period.

The optional SELF REFRESH feature is initiated by performing a CBR REFRESH cycle and holding \overline{RAS} LOW for the specified tRASS. Additionally, the "S" option allows for an extended refresh rate of 125 μ s per row if using distributed CBR REFRESH. This refresh rate can be applied during normal operation or during a standby mode.

The SELF REFRESH mode is terminated by driving \overline{RAS} HIGH for a minimum time of tRPS (\approx tRC). This delay allows for the completion of any internal refresh cycles that may be in process at the time of the \overline{RAS} LOW-to-HIGH transition. If the DRAM controller uses a distributed CBR refresh sequence, a burst refresh is not required upon exiting SELF REFRESH mode. However, if the DRAM controller utilizes \overline{RAS} ONLY or BURST REFRESH sequence, all rows must be refreshed within 300 μ s prior to the resumption of normal operation.

PHYSICAL DESIGN

These Micron DRAM MiniCards are constructed with a 2-inch-long static dissipative plastic frame covered by metal panels. Inside, thin small-outline package (TSOP) DRAMs are mounted on an ultrathin printed circuit board. The board is attached to a high-insertion, 88-pin receptacle connector. The package is keyed to prevent improper installation, including insertion into other types of IC card sockets. The DRAM cards operate reliably up to 55°C.



MT8D88C132VH/432VH(S), MT16D88C232VH/832VH(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS

MEMORY TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA IN/OUT
					tR	tC	DQ0-DQ31
Standby		H	H→X	X	X	X	High-Z
READ		L	L	H	ROW	COL	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In
READ WRITE		L	L	H→L	ROW	COL	Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	n/a	COL	Data-In
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H→L	n/a	COL	Data-Out
RAS ONLY REFRESH		L	H	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	H	X	X	High-Z
SELF REFRESH (S-version only)		H→L	L	H	X	X	High-Z

NEW DRAM CARD

PRESENCE-DETECT TRUTH TABLE

CHARACTERISTICS						PRESENCE-DETECT PIN (PDx)								
Card Density	DRAM Organizations	# of Address	RAS Address	CAS Address	Page Depth	1	2	3	4	5	6	7	8	
0MB	No card installed	X	X	X	X	NC	NC	NC	NC	NC				
1MB	256K x 4 or x16	18	9	9	512	Vss	Vss	Vss	Vss	NC				
2MB	256K x 4 or x16	18	9	9	512	Vss	Vss	Vss	Vss	Vss				
2MB	512K x 8	19	10	9	512	NC	Vss	Vss	Vss	NC				
4MB	512K x 8	19	10	9	512	NC	Vss	Vss	Vss	Vss				
•4MB	1 Meg x 4 or x16	20	10	10	1,024	Vss	NC	Vss	Vss	NC				
•8MB	1 Meg x 4 or x16	20	10	10	1,024	Vss	NC	Vss	Vss	Vss				
8MB	2 Meg x 8	21	11	10	1,024	NC	NC	Vss	Vss	NC				
16MB	2 Meg x 8	21	11	10	1,024	NC	NC	Vss	Vss	Vss				
•16MB	4 Meg x 4 or x16	22	11/12	11/10	2,048	Vss	Vss	NC	Vss	NC				
•32MB	4 Meg x 4 or x16	22	11/12	11/10	2,048	Vss	Vss	NC	Vss	Vss				
Access Timing tRAC Max		100ns									Vss	Vss		
		80ns									NC	Vss		
		70ns									Vss	NC		
		60ns									NC	NC		
		50ns									Vss	Vss		
Refresh Control		Extended												NC
		SELF, Extended												Vss

NOTE: Vss = ground.



**MT8D88C132VH/432VH(S), MT16D88C232VH/832VH(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS**

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss..... -1.0V to +4.5V
 Operating Temperature T_A (ambient) 0°C to 55°C
 Storage Temperature -40°C to +70°C
 Power Dissipation 8W
 Short Circuit Output Current 50mA
 Card Insertions (connector's life cycle) 10,000

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

Notes: 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 55°C; V_{cc} = 3.3V ± 5%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	3.15	3.45	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.0	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input: 0V ≤ V _{IN} ≤ V _{CC} (All other pins not under test = 0V) for each package input	RAS0-RAS3	I _{I1}	-8	8	μA
	A0-A10, WE	I _{I2}	-10	10	μA
	CAS0-CAS3	I _{I3}	-8	8	μA
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ V _{OUT} ≤ V _{CC}) for each package input	DQ0-DQ31	I _{OZ}	-10	10	μA
OUTPUT LEVELS	V _{OH}	2.0		V	
	V _{OL}		0.4	V	

**NEW
DRAM CARD**


**MT8D88C132VH/432VH(S), MT16D88C232VH/832VH(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS**
ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 (Notes: 1, 3, 4, 6, 7) ($0^{\circ}\text{C} \leq T_A \leq 55^{\circ}\text{C}$; $V_{CC} = 3.3\text{V} \pm 5\%$)

PARAMETER/CONDITION	SYMBOL	SIZE	MAX			UNITS	NOTES
			-6	-7	-8		
OPERATING CURRENT: Random READ/WRITE Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: ${}^t\text{RC} = {}^t\text{RC} [\text{MIN}]$)	lcc1	4MB	640	560	480	mA	3, 4, 31
		8MB	648	568	488		
		16MB	960	880	-		
		32MB	968	888	-		
STANDBY CURRENT: (TTL) ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$)	lcc2	4MB	8	8	8	mA	
		8MB	16	16	16		
		16MB	8	8	-		
		32MB	16	16	-		
OPERATING CURRENT: FAST PAGE MODE Average power supply current ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$, Address Cycling: ${}^t\text{PC} = {}^t\text{PC} [\text{MIN}]$)	lcc3	4MB	480	400	320	mA	3, 4, 31
		8MB	488	408	328		
		16MB	720	640	-		
		32MB	728	648	-		
STANDBY CURRENT: (CMOS) ($\overline{\text{RAS}} = \overline{\text{CAS}} = \text{Other Inputs} = V_{CC} - 0.2\text{V}$)	lcc4	4MB	4	4	4	μA μA mA	
		8MB	8	8	8		
		16MB	4	4	-		
		32MB	8	8	-		
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY Average power supply current ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}} = V_{IH}$: ${}^t\text{RC} = {}^t\text{RC} [\text{MIN}]$)	lcc5	4MB	640	560	480	mA	3, 31
		8MB	648	568	488		
		16MB	960	880	-		
		32MB	968	888	-		
REFRESH CURRENT: CBR Average power supply current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: ${}^t\text{RC} = {}^t\text{RC} [\text{MIN}]$)	lcc6	4MB	640	560	480	mA	3, 5
		8MB	648	568	488		
		16MB	960	880	-		
		32MB	968	888	-		
REFRESH CURRENT: Extended CBR Average power supply current during extended CBR: $\overline{\text{CAS}} = 0.2\text{V}$ or CBR cycling; $\overline{\text{RAS}} = {}^t\text{RAS} (\text{MIN})$; ${}^t\text{RC} = 125\mu\text{s}$; $\overline{\text{WE}}$, A0-A10 and $\text{DQ} = V_{CC} - 0.2\text{V}$ or 0.2V (DQ may be left open)	lcc7	4MB	1.2	1.2	1.2	mA	3, 5
		8MB	2.4	2.4	2.4		
		16MB	2.4	2.4	2.4		
		32MB	4.8	4.8	4.8		
REFRESH CURRENT: SELF (S-version only) Average power supply current, CBR cycling with $\overline{\text{RAS}} \geq$ ${}^t\text{RASS} (\text{MIN})$ and $\overline{\text{CAS}}$ held LOW; $\overline{\text{WE}} = V_{CC} - 0.2\text{V}$; A0-A11 and $\text{DIN} = V_{CC} - 0.2\text{V}$ or 0.2V (DIN may be left open)	lcc8	4MB	1.2	1.2	1.2	mA	5, 32
		8MB	2.4	2.4	2.4		
		16MB	2.4	2.4	2.4		
		32MB	4.8	4.8	4.8		

CAPACITANCE

PARAMETER	SYMBOL	MAX		UNITS	NOTES
		4, 16MB	8, 32MB		
Input Capacitance: $\overline{\text{CAS0-CAS3}}$	C _{I1}	17	34	pF	2
Input Capacitance: $\overline{\text{WE}}$	C _{I2}	66	66	pF	2
Input Capacitance: $\overline{\text{RAS0-RAS3}}$	C _{I3}	34	34	pF	2
Input/Output Capacitance: DQ0-DQ31	C _{I0}	10	18	pF	2
Input Capacitance: Addresses	C _{I3}	51	90	pF	2


**MT8D88C132VH/432VH(S), MT16D88C232VH/832VH(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS**
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq 55^{\circ}\text{C}$; $V_{CC} = 3.3\text{V} \pm 5\%$)

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	t^1_{RC}	110		130		150		ns	
FAST-PAGE-MODE READ or WRITE cycle time	t^1_{PC}	35		40		45		ns	
Access time from $\overline{\text{RAS}}$	t^1_{RAC}		60		70		80	ns	14
Access time from $\overline{\text{CAS}}$	t^1_{CAC}		15		20		20	ns	15
Access time from column-address	t^1_{AA}		30		35		40	ns	
Access time from $\overline{\text{CAS}}$ precharge	t^1_{CPA}		40		45		50	ns	
$\overline{\text{RAS}}$ pulse width	t^1_{RAS}	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST PAGE MODE)	t^1_{RASP}	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ hold time	t^1_{RSH}	15		20		20		ns	
$\overline{\text{RAS}}$ precharge time	t^1_{RP}	40		50		60		ns	
$\overline{\text{CAS}}$ pulse width	t^1_{CAS}	15	100,000	20	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	t^1_{CSH}	60		70		80		ns	
$\overline{\text{CAS}}$ precharge time	t^1_{CPN}	10		10		10		ns	16
$\overline{\text{CAS}}$ precharge time (FAST PAGE MODE)	t^1_{CP}	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t^1_{RCD}	20	45	20	50	20	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t^1_{CRP}	10		10		10		ns	
Row-address setup time	t^1_{ASR}	0		0		0		ns	
Row-address hold time	t^1_{RAH}	10		10		10		ns	
$\overline{\text{RAS}}$ to column-address delay time	t^1_{RAD}	15	30	15	35	15	40	ns	18
Column-address setup time	t^1_{ASC}	0		0		0		ns	
Column-address hold time	t^1_{CAH}	10		15		20		ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	t^1_{AR}	50		55		60		ns	
Column-address to $\overline{\text{RAS}}$ lead time	t^1_{RAL}	30		35		40		ns	
Read command setup time	t^1_{RCS}	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$)	t^1_{RCH}	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$)	t^1_{RRH}	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	t^1_{CLZ}	3		3		3		ns	26
Output buffer turn-off delay	t^1_{OFF}	3	15	3	20	3	20	ns	20, 26
$\overline{\text{WE}}$ command setup time	t^1_{WCS}	0		0		0		ns	

**NEW
DRAM CARD**


MT8D88C132VH/432VH(S), MT16D88C232VH/832VH(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq 55^{\circ}\text{C}$; $V_{CC} = 5V \pm 5\%$)

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time	$t^1\text{WCH}$	10		15		15		ns	
Write command hold time (referenced to RAS)	$t^1\text{WCR}$	45		55		60		ns	
Write command pulse width	$t^1\text{WP}$	10		15		15		ns	
Write command to RAS lead time	$t^1\text{RWL}$	15		20		20		ns	
Write command to CAS lead time	$t^1\text{CWL}$	15		20		20		ns	
Data-in setup time	$t^1\text{DS}$	0		0		0		ns	24
Data-in hold time	$t^1\text{DH}$	10		15		15		ns	24
Data-in hold time (referenced to RAS)	$t^1\text{DHR}$	45		55		60		ns	
Transition time (rise or fall)	$t^1\text{T}$	3	50	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles)	$t^1\text{REF}$		128		128		128	ms	30
Refresh period (2,048 cycles)	$t^1\text{REF}$		128		128		128	ms	29
RAS to CAS precharge time	$t^1\text{RPC}$	0		0		0		ns	
CAS setup time (CBR REFRESH)	$t^1\text{CSR}$	10		10		10		ns	5
CAS hold time (CBR REFRESH)	$t^1\text{CHR}$	15		15		15		ns	5
WE hold time (CBR REFRESH)	$t^1\text{WRH}$	10		10		10		ns	22
WE setup time (CBR REFRESH)	$t^1\text{WRP}$	10		10		10		ns	22
WE hold time (WCBR test cycle)	$t^1\text{WTH}$	10		10		10		ns	22
WE setup time	$t^1\text{WTS}$	10		10		10		ns	22
RAS pulse width entering SELF REFRESH	$t^1\text{RASS}$	100		100		100		μs	28
RAS precharge time exiting SELF REFRESH	$t^1\text{RPS}$	110		130		150		ns	28
CAS hold time entering SELF REFRESH	$t^1\text{CHD}$	15		15		15		ns	28


NEW DRAM CARD


**MT8D88C132VH/432VH(S), MT16D88C232VH/832VH(S)
4MB, 8MB, 16MB, 32MB DRAM CARDS**
NOTES


1. All voltages referenced to Vss.
2. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1. Vcc = 3.3V ±5%; f = 1 MHz.
3. Icc is dependent on cycle rates.
4. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
7. An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
8. AC characteristics assume tT = 5ns.
9. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
11. If CAS = VIH, data output is High-Z.
12. If CAS = VIL, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that tRCD < tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
15. Assumes that tRCD ≥ tRCD (MAX).
16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for tCPN.
17. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
18. Operation within the tRAD (MAX) limit ensures that tRCD (MAX) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, access time is controlled exclusively by tAA.
19. Either tRCH or tRRH must be satisfied for a READ cycle.
20. tOFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
21. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW.
22. tWTS and tWTH are setup and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverse of tWRP and tWRH in the CBR REFRESH cycle.
23. The maximum current ratings are based on the memory operating or being refreshed in the x32 mode. The stated maximums may be reduced by one-half when used in the x16 mode.
24. These parameters are referenced to CAS leading edge in EARLY WRITE cycles.
25. LATE WRITE, READ WRITE or READ-MODIFY-WRITE cycles are not available due to OE being tied permanently LOW on all 4 Meg DRAMs.
26. The 3ns minimum is a parameter guaranteed by design.
27. Column-address changed once each cycle.
28. If the DRAM controller uses a BURST REFRESH, a BURST REFRESH of all rows must be executed upon exiting SELF REFRESH.
29. 16MB and 32MB versions only.
30. 4MB and 8MB versions only.

**NEW
DRAM CARD**

READ CYCLE




EARLY WRITE CYCLE




▨ DON'T CARE
▩ UNDEFINED

RAS ONLY REFRESH CYCLE
(ADDRESS; \overline{WE} = DON'T CARE)



FAST-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)




▨ DON'T CARE
▩ UNDEFINED


NOTE: 1. Do not drive data prior to tristate: $t_{CPP}(\text{MIN})$ or $t_{CP}(\text{whichever is greater}) + t_{DS}(\text{MIN})$ + any guardband between data-out and driving the bus with the new data-in.



NEW DRAM CARD

CBR REFRESH CYCLE
(ADDRESS = DON'T CARE)




EXTENDED CBR REFRESH CYCLE
(ADDRESS = DON'T CARE)




 DON'T CARE
 UNDEFINED

NEW
DRAM CARD

HIDDEN REFRESH CYCLE ²¹
(WE = HIGH)



SELF REFRESH CYCLE (S-VERSION ONLY)
(ADDRESSES = DON'T CARE)



NOTE: 1. Once t_{RASS} (MIN) is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
2. Once t_{RPS} is satisfied, a complete burst of all rows should be executed.

DRAMs	1
SYNCHRONOUS DRAMs	2
DRAM MODULES	3
DRAM CARDS	4
TECHNICAL NOTES	5
PRODUCT RELIABILITY	6
PACKAGE INFORMATION	7
SALES INFORMATION	8

TECHNICAL NOTE SELECTION GUIDE

Technical Note	Title	Page
TN-00-01	Moisture Absorption in Plastic Packages	5-1
TN-00-02	Tape-and-Reel Procedures	5-3
TN-04-01	DRAM Power-Up and Refresh Constraints	5-9
TN-04-06	OE-Controlled/LATE WRITE Cycles (DRAM)	5-11
TN-04-08	DRAM Timing Parameters	5-13
TN-04-09	LPDRAM Extended Refresh Current vs RAS Active Time (1 Meg)	5-15
TN-04-12	LPDRAM Extended Refresh Current vs RAS Active Time (4 Meg)	5-17
TN-04-15	DRAM Considerations for PC Memory Design	5-19
TN-04-16	16 Meg DRAM—2K vs 4K Refresh Comparison	5-25
TN-04-18	256K x 16 DRAM Variations	5-27
TN-04-19	Low-Power DRAMs vs Slow SRAMs for Main Memory	5-29
TN-04-20	SELF REFRESH DRAMs	5-31
TN-04-21	Reduce DRAM Cycle Times with Extended Data-Out	5-33
TN-04-22	256K x 16/512K x 8 DRAM Typical Operating Curves	5-41
TN-04-23	4 Meg DRAM Typical Operating Curves	5-45
TN-04-24	4 Meg DRAM—Access Time vs Capacitance	5-51
TN-04-25	MT3D19 and MT9D19 Compatibilities	5-53
TN-04-26	256K x 16/512K x 8—Access Time vs Capacitance	5-55
TN-04-27	Controller Support for Extended Data-Out DRAMs	5-57
TN-88-01	88-Pin DRAM Cards	5-59

TECHNICAL NOTE

MOISTURE ABSORPTION IN PLASTIC PACKAGES

INTRODUCTION

All plastic integrated-circuit packages have a tendency to absorb moisture. During surface-mount assembly, this moisture can vaporize when subjected to the heat associated with solder reflow operations. Vaporization creates internal stresses that can cause the plastic molding compound to crack. Cracks in the package allow contamination to penetrate to the die and potentially reduce the reliability of the semiconductor device. The cracking process associated with surface-mountable devices is commonly referred to as the "popcorn effect."

Cracks in the plastic pose several reliability concerns. The moisture path to the die is shortened, allowing ion migration or corrosion to occur more readily. Minor cracks which might not be harmful initially could propagate with time, resulting in a longer-term functional failure.

Since plastic packages absorb moisture, care must be taken to prevent exposure for any long period prior to surface-mounting the devices on the printed circuit board. If exposed to excessive moisture, the devices should be baked to remove moisture prior to solder reflow operations.

This technical note describes the shipping procedures that ensure Micron's customers will receive memory devices that do not exhibit the popcorn effect. It also discusses Micron's recommendations for baking the devices if they are exposed to excessive moisture.

ABSORPTION CHARACTERISTICS

Micron's extensive testing empirically characterizes the moisture absorption characteristics of plastic packages. As the plastic takes on moisture, the weight of the device increases. Micron employs a standard procedure for weighing the device before and after it is exposed to moisture. We calculate the percentage of weight gain to determine the relative efficiency of different packaging techniques used for shipping devices.

MICRON PROCEDURES

Micron has eliminated any chance of having popcorn failures with surface-mount packages by shipping all surface-mount devices in sealed bags containing a desiccant. Devices stored in these bags show no measurable weight gain when subjected to a high-humidity environment for long time periods.

DEVICE STORAGE

To prevent device failure due to the popcorn effect, store plastic surface-mount packages carefully before PCB assembly. Micron has run tests on devices that have been exposed to 50 percent humidity outside of their shipping containers for time intervals from six months to one year, and no failures have been recorded.

Any concerns about the moisture absorption can be eliminated by storing the devices in Micron's shipping bags. We designed these containers to prevent the passage of water vapor for long periods of time.

DEVICE BAKING

If devices have been removed from their shipping containers and exposed to high levels of moisture, Micron recommends a device bake-out procedure before surface mounting. This bake-out may be accomplished by placing the parts in a tray and baking them in an oven for 160 hours at 40° C. Any moisture is driven out of the devices during the exposure to the heat.

Moisture may be removed faster by baking at 100° C for 24 hours.

SUMMARY

1. All plastic packages absorb moisture when exposed to high levels of humidity for long time intervals.
2. Micron devices have not exhibited any popcorn effect when exposed to 50 percent humidity for long time periods.
3. Micron ships all surface-mount packages in containers that prevent absorption of moisture.
4. If devices have been removed from their shipping containers and exposed to excessive moisture, they should be baked before being surface-mounted.

REFERENCES

"Moisture Absorption and Mechanical Performance of Surface Mountable Plastic Packages": Bhattacharyya, B. K., et al. : 1988 Proceedings of the 38th Electronics Components Conference.

"Analysis of Package Cracking During Reflow Soldering Process": Kitano, M., et al. : 26th Annual Proceeding, Reliability Physics, 1988.

"Moisture Induced Package Cracking in Plastic Encapsulated Surface Mounted Components During Solder Reflow Process": Lin, R., et al.: 26th Annual Proceeding, Reliability Physics, 1988.

TECHNICAL NOTE

1. PURPOSE

2. SCOPE

3. REFERENCES

4. DEFINITIONS

5. PROCEDURE

6. TEST RESULTS

7. CONCLUSIONS

8. APPENDICES

9. REFERENCES

10. SCOPE

11. REFERENCES

12. DEFINITIONS

13. PROCEDURE

14. TEST RESULTS

15. CONCLUSIONS

16. APPENDICES

TECHNICAL NOTE

TAPE-AND-REEL PROCEDURES

GENERAL DESCRIPTION

Tape-and-reel is becoming the packaging and shipment method of choice for Micron's surface-mounted memory devices. Tape-and-reel minimizes the handling of components by directly interfacing with automatic pick-and-place machines.

Micron supports the Electronic Industries Association's (EIA) standardization of tape-and-reel specifications number 481A. The intent of this technical note is to describe Micron's status in support of the EIA standard.

Table 1*
MICRON TAPE SIZES AND DEVICES PER REEL

COMPONENT	TAPE WIDTH (W) mm	PITCH (P) mm	DEVICES PER 13-INCH REEL
PLCC			
18 Pin	24	12	1,000
32 Pin	24	16	500
52 Pin	32	24	500
SOJ (300 mil)			
20/26 Pin	24	12	1,000
24 Pin	24	12	1,000
28 Pin	24	12	1,000
32 Pin	32	12	1,000
SOJ (400 mil)			
28 Pin	32	16	500
32 Pin	44	16	500
40 Pin	44	16	500
TSOP (300 mil)			
20/26 Pin	24	12	1,000
TSOP (400 mil)			
40/44 Pin	32	16	1,000

*These are examples of tape-and-reel sizes available. Please contact Micron for all available options.

TECHNICAL NOTE




Figure 1
REEL





Figure 2
BENDING RADIUS



Allowable camber to be 1mm/100mm nonaccumulative over 250mm.

Figure 3
CAMBER
(top view)

TECHNICAL NOTE




Figure 4
EMBOSSED CARRIER DIMENSIONS
(24mm tape only)

Table 2
24mm EMBOSSED TAPE DIMENSIONS³

TAPE SIZE	D	E	P0	t (MAX)	A0, B0, K0
24mm	1.5 ^{+0.10} _{-0.00} (0.59) ^{+0.004} _{-0.000}	1.75 (0.069 ±0.004)	4 (0.157 ±0.004)	0.400 (0.16)	Note 1

TAPE SIZE	B1 (MAX)	D1 (MIN)	F	K (MAX)	P2	R (MIN)	W
24mm	20.1 (0.791)	1.5 (0.059)	11.5 ±0.10 (0.453 ±0.004)	6.5 (0.256)	2 ±0.10 (0.079 ±0.004)	50 (1.969)	24 ±0.30 (0.945 ±0.012)

TAPE SIZE	P					
	4 ±0.10 (0.157 ±0.004)	8 ±0.10 (0.315 ±0.004)	12 ±0.10 (0.472 ±0.004)	16 ±0.10 (0.630 ±0.004)	20 ±0.10 (0.787 ±0.004)	24 ±0.10 (0.945 ±0.004)
24mm			x	x	x	x

- NOTE:**
1. A0, B0 and K0 are determined by component size. The clearance between the component and the cavity must be within 0.05 (0.002) MIN to 1.00 (0.039) MAX for 24mm tape. The component cannot rotate more than 20° within the determined cavity.
 2. Tape and components shall pass around radius "R" without damage.
 3. All dimensions in millimeters, (inches).

TECHNICAL NOTE




Figure 5
EMBOSSED CARRIER DIMENSIONS
(32 and 44mm tape only)




Figure 6
DETAIL ELONGATED HOLE

TECHNICAL NOTE

Table 3
32 AND 44mm EMBOSSED TAPE ³

TAPE SIZE	D	D1 (MIN)	E	K (MAX)	P0	t (MAX)	A0, B0, K0
32 and 44mm	1.5 ^{+0.10} / _{+0.00} (0.059) ^{+0.004} / _{+0.000}	2 (0.079)	1.75 ±0.10 (0.069 ±0.004)	10 (0.394)	4 ±0.10 (0.156 ±0.004)	0.500 (0.20)	NOTE 1

TAPE SIZE	B1 (MAX)	F	P2	S	W	R (MIN)
32mm	23 (0.906)	14.2 ±0.10 (0.559 ±0.004)	2 ±0.10 (0.079 ±0.004)	28.4 ±0.10 (1.118 ±0.004)	32 ±0.30 (1.26 ±0.012)	50 (1.973)
44mm	35 (1.378)	20.2 ±0.15 (0.795 ±0.006)	2 ±0.15 (0.079 ±0.006)	40.4 ±0.10 (1.591 ±0.004)	44.8 ±0.30 (1.732 ±0.12)	50 (1.973)

TAPE SIZE	P							
	16 ±0.10 (0.630 ±0.004)	20 ±0.10 (0.787 ±0.004)	24 ±0.10 (0.945 ±0.004)	28 ±0.10 (1.102 ±0.004)	32 ±0.10 (1.26 ±0.004)	36 ±0.10 (1.417 ±0.004)	40 ±0.10 (1.575 ±0.004)	44 ±0.10 (1.732 ±0.004)
32mm	x	x	x	x	x			
44mm			x	x	x	x	x	x

- NOTE:**
1. A0, B0 and K0 are determined by component size. The clearance between the component and the cavity must be within 0.05 (0.002) MIN to 1.00 (0.039) MAX for 24mm tape. The component cannot rotate more than 20° within the determined cavity.
 2. Tape and components shall pass around radius "R" without damage.
 3. All dimensions in millimeters (inches).

TECHNICAL NOTE

TECHNICAL NOTE

TECHNICAL NOTE

DRAM POWER-UP AND REFRESH CONSTRAINTS

INTRODUCTION

The JEDEC 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding and addressing these incompatibilities and providing for them will offer designers and system users greater compatibility between the 1 Meg and 4 Meg.

REFRESH

The most commonly used refresh mode of the 1 Meg is the $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR) REFRESH cycle. The CBR for the 1 Meg specifies the $\overline{\text{WE}}$ pin as a "don't care." The 4 Meg, on the other hand, specifies the CBR REFRESH mode with the $\overline{\text{WE}}$ pin held at a voltage HIGH level.

A CBR cycle with $\overline{\text{WE}}$ LOW will put the 4 Meg into the JEDEC-specified test mode (WCBR). In contrast, the 1 Meg test mode is entered by applying a HIGH signal to the test pin (pin 4 on DIPs, pin 5 on SOJs and pin 8 on ZIPs). This HIGH signal is usually a "super voltage" ($V_{in} \geq 7.5V$), so normal TTL or CMOS HIGH levels will not cause the part to enter TEST MODE.

POWER-UP


The 4 Meg JEDEC test mode constraint may introduce another problem. The 1 Meg POWER-UP cycle requires a 100 μ s delay followed by any eight $\overline{\text{RAS}}$ cycles. The 4 Meg POWER-UP cycle is more restrictive in that eight $\overline{\text{RAS}}$ ONLY or CBR REFRESH ($\overline{\text{WE}}$ held HIGH) cycles must be used. The restriction is needed since the 4 Meg may power-up in the JEDEC-specified test mode and must exit out of the TEST MODE. The only way to exit the 4 Meg JEDEC TEST MODE is with either a $\overline{\text{RAS}}$ ONLY or a CBR REFRESH cycle ($\overline{\text{WE}}$ held HIGH).

SUMMARY

The 1 Meg and 4 Meg are compatible, with the following exceptions:

1. For standard TEST MODE, the 1 Meg requires a valid HIGH on the test pin while the 4 Meg requires a CBR cycle with $\overline{\text{WE}}$ LOW.
2. The 1 Meg CBR REFRESH allows the $\overline{\text{WE}}$ pin to be a "don't care" while the 4 Meg CBR requires $\overline{\text{WE}}$ to be HIGH.
3. The eight $\overline{\text{RAS}}$ wake-up cycles on the 1 Meg may be any valid $\overline{\text{RAS}}$ cycle while the 4 Meg may only use $\overline{\text{RAS}}$ ONLY or CBR REFRESH cycles ($\overline{\text{WE}}$ held HIGH).

TECHNICAL NOTE



COMPARISON OF 4 MEG TEST MODE AND WCBR TO 1 MEG CBR

TECHNICAL NOTE

\overline{OE} -CONTROLLED/LATE WRITE CYCLES (DRAM)

INTRODUCTION

There are three cycles available to write to a DRAM: EARLY WRITE cycles, READ-MODIFY-WRITE cycles and LATE WRITE cycles. The industry-standard definitions for DRAM WRITE cycles are fairly consistent for both the EARLY WRITE and READ-MODIFY-WRITE cycles. An exception exists for the LATE WRITE cycle.

COMMON DQ DRAM (x4, x8, etc.)

A LATE WRITE cycle is a READ-MODIFY-WRITE (see Figure 1) except that the READ portion is not utilized. This is accomplished by keeping the output enable pin (\overline{OE}) HIGH throughout the cycle. The timing parameters t_{RWD} , t_{AWD} and t_{CWD} no longer apply since \overline{OE} is HIGH.

This condition may be viewed as an EARLY WRITE with t_{WCS} "sliding" past the \overline{CAS} time and violating the 0ns setup time (\overline{WE} going LOW prior to \overline{CAS} going LOW). However, since the output buffers are not being used (\overline{OE} is HIGH), t_{WCS} and t_{CWD} are no longer required.

If \overline{WE} transitions LOW after \overline{CAS} transitions LOW, do not bring \overline{OE} LOW (a noise spike may occur), because the output buffers could turn on and cause contention with the data bus, which could corrupt input data.

The term used for such a WRITE cycle varies throughout the industry. The use of " \overline{OE} -controlled WRITE," "delayed WRITE" and "LATE WRITE" all signify the same WRITE cycle described.

TECHNICAL NOTE




Figure 1
READ-MODIFY-WRITE (MULTIPLE DQ) TIMING

SPLIT D AND Q DRAM (x1)

A LATE-WRITE cycle is a READ-MODIFY-WRITE, except the READ portion is not guaranteed and the D and Q pins are separate paths (D and Q cannot be connected). This is accomplished by ignoring the timing parameters t_{RWD} , t_{AWD} and t_{CWD} .

This condition can be viewed as an EARLY WRITE with t_{WCS} "sliding" past the \overline{CAS} time and violating the 0ns setup time (WE going LOW prior to \overline{CAS} going LOW). However, since the output buffers are "don't care," t_{WCS} and t_{CWD} are no longer required.

This cycle is not available on applications that have the D and Q connected together, because the output will contend with the input.

SUMMARY

A LATE WRITE cycle is most useful on common DQ DRAMs. Use caution to ensure that the output enable pin is properly controlled.

TECHNICAL NOTE

DRAM TIMING PARAMETERS

INTRODUCTION

A DRAM has many timing parameters which are specified to help the memory designers define memory system timing. These parameters may be separated into several groups. This note separates these parameters as core parameters (COP) or calculated parameters (CAP).

The calculated parameters are tested by Micron prior to shipment. In cases where the summation of COP parameters is larger than the CAP parameter specification, the CAP parameter overrides the summation of COP

parameters. Additionally, if an incoming test is required, the testing of the COP parameter is typically sufficient since CAP parameters are simply combinations of COP parameters.

The CAP parameters are listed below, showing how they are calculated. This will aid the memory designer's understanding of the parameters affected when a COP parameter is altered. Additionally, during testing of the COP parameters, the CAP parameters are also tested by default.

t_{RC}	$= t_{RAS} + t_{RP} + 2t_T$
t_{PC}	$= t_{CPA}$
t_{AR}	$= t_{RCD} (MAX) + t_{CAH}$
t_{RSH}	$\approx t_{CAS}$
t_{CSH}	$= t_{CAS} + t_{RCD} (MAX)$
t_{CPA}	$= t_{AA} + t_T$
t_{AA}	$\approx t_{RAS}/2$
t_{DHR}	$= t_{RCD} (MAX) + t_{DH}$
t_{WCH}	$= t_{WP} - t_{WCS} - t_T$
t_{WCR}	$= t_{RCD} (MAX) + t_{WCH}$
$t_{RAD} (MIN)$	$= t_{RAH} + t_T$
$t_{RAD} (MAX)$	$= t_{RAC} - t_{AA}$
$t_{RCD} (MIN)$	$= t_{RAD} + t_{ASC} + t_T = t_{RAH} + t_{ASC} + 2t_T$
$t_{RCD} (MAX)$	$= t_{RAS} - t_{CAC}$
$t_{RWD} (x1)$	$= t_{RAC}$
$t_{RWD} (x4)$	$= t_{RAC} + t_{OD} + 3t_T + t_{DS}$
$t_{CWD} (x1)$	$= t_{CAC}$
$t_{CWD} (x4)$	$= t_{CAC} + t_{OD} + 2t_T + t_{DS}$
$t_{AWD} (x1)$	$= t_{AA}$
$t_{AWD} (x4)$	$= t_{AA} + t_{OD} + 2t_T$
$t_{RWC} (x1)$	$= t_{RWD} + t_{RWL} + t_{RP} + 3t_T$
$t_{RWC} (x4)$	$= t_{RAC} + t_{RWL} + t_{RP} + 4t_T + t_{OD} + t_{DS}$
$t_{PRWC} (x1)$	$= t_{CPA} + t_{CWL} + 2t_T + t_{DS}$
$t_{PRWC} (x4)$	$= t_{CPA} + t_{CWL} + 4t_T + t_{OD} + t_{DS}$

TECHNICAL NOTE

QUALITY ASSURANCE
CUSTOMER SERVICE

TECHNICAL NOTE

DRAM TIMING PARAMETERS

1. INTRODUCTION

2. DRAM TIMING PARAMETERS

3. DRAM TIMING DIAGRAMS

4. DRAM TIMING TABLES

5. DRAM TIMING NOTES

6. DRAM TIMING APPENDIX

7. DRAM TIMING REFERENCES

8. DRAM TIMING CONTACTS

9. DRAM TIMING INDEX

10. DRAM TIMING GLOSSARY

11. DRAM TIMING ABBREVIATIONS

12. DRAM TIMING DEFINITIONS

13. DRAM TIMING UNITS

14. DRAM TIMING CONVERSIONS

15. DRAM TIMING CALCULATIONS

16. DRAM TIMING EXAMPLES

17. DRAM TIMING TOLERANCES

18. DRAM TIMING TESTS

19. DRAM TIMING MEASUREMENTS

20. DRAM TIMING INSTRUMENTS

21. DRAM TIMING SOFTWARE

22. DRAM TIMING HARDWARE

23. DRAM TIMING PROCEDURES

24. DRAM TIMING PROBLEMS

25. DRAM TIMING SOLUTIONS

26. DRAM TIMING TIPS

27. DRAM TIMING TRICKS

28. DRAM TIMING TROUBLESHOOTING

29. DRAM TIMING FAQS

30. DRAM TIMING Q&A

31. DRAM TIMING RESOURCES

32. DRAM TIMING TOOLS

33. DRAM TIMING SERVICES

34. DRAM TIMING SUPPORT

35. DRAM TIMING TRAINING

36. DRAM TIMING CERTIFICATION

37. DRAM TIMING ACCREDITATION

38. DRAM TIMING COMPLIANCE

39. DRAM TIMING STANDARDS

40. DRAM TIMING REGULATIONS

41. DRAM TIMING LEGISLATION

42. DRAM TIMING CASE STUDIES

43. DRAM TIMING REFERENCES

44. DRAM TIMING BIBLIOGRAPHY

45. DRAM TIMING INDEX

46. DRAM TIMING GLOSSARY

47. DRAM TIMING ABBREVIATIONS

48. DRAM TIMING DEFINITIONS

49. DRAM TIMING UNITS

50. DRAM TIMING CONVERSIONS

51. DRAM TIMING CALCULATIONS

52. DRAM TIMING EXAMPLES

53. DRAM TIMING TOLERANCES

54. DRAM TIMING TESTS

55. DRAM TIMING MEASUREMENTS

56. DRAM TIMING INSTRUMENTS

57. DRAM TIMING SOFTWARE

58. DRAM TIMING HARDWARE

59. DRAM TIMING PROCEDURES

60. DRAM TIMING PROBLEMS

61. DRAM TIMING SOLUTIONS

62. DRAM TIMING TIPS

63. DRAM TIMING TRICKS

64. DRAM TIMING TROUBLESHOOTING

65. DRAM TIMING FAQS

66. DRAM TIMING Q&A

67. DRAM TIMING RESOURCES

68. DRAM TIMING TOOLS

69. DRAM TIMING SERVICES

70. DRAM TIMING SUPPORT

71. DRAM TIMING TRAINING

72. DRAM TIMING CERTIFICATION

73. DRAM TIMING ACCREDITATION

74. DRAM TIMING COMPLIANCE

75. DRAM TIMING STANDARDS

76. DRAM TIMING REGULATIONS

77. DRAM TIMING LEGISLATION

78. DRAM TIMING CASE STUDIES

79. DRAM TIMING REFERENCES

80. DRAM TIMING BIBLIOGRAPHY

81. DRAM TIMING INDEX

82. DRAM TIMING GLOSSARY

83. DRAM TIMING ABBREVIATIONS

84. DRAM TIMING DEFINITIONS

85. DRAM TIMING UNITS

86. DRAM TIMING CONVERSIONS

87. DRAM TIMING CALCULATIONS

88. DRAM TIMING EXAMPLES

89. DRAM TIMING TOLERANCES

90. DRAM TIMING TESTS

91. DRAM TIMING MEASUREMENTS

92. DRAM TIMING INSTRUMENTS

93. DRAM TIMING SOFTWARE

94. DRAM TIMING HARDWARE

95. DRAM TIMING PROCEDURES

96. DRAM TIMING PROBLEMS

97. DRAM TIMING SOLUTIONS

98. DRAM TIMING TIPS

99. DRAM TIMING TRICKS

100. DRAM TIMING TROUBLESHOOTING

TECHNICAL NOTE

LPDRAM EXTENDED REFRESH CURRENT vs $\overline{\text{RAS}}$ ACTIVE TIME (1 MEG)

INTRODUCTION

One of the most significant features of the low power, extended refresh DRAM (LPDRAM) is its cycle. Extended refresh is essentially a $\overline{\text{CAS-BEFORE-RAS}}$ (CBR) REFRESH at an extended refresh rate of 125 μs per cycle.

$\overline{\text{RAS}}$ pulse width (t_{RAS}) affects the extended refresh current and should be considered when designing a low-power system. The longer $\overline{\text{RAS}}$ is held LOW, the more current an LPDRAM will consume while in the extended refresh mode. Therefore, keeping t_{RAS} at a minimum will maximize power savings.

Figure 1 shows a typical curve of Micron's 1 Meg LPDRAM (MT4C4256L and MT4C1024L) showing the

relationship between its extended refresh standby current and the width of t_{RAS} . The 25°C curve has a slope of 4.8 μA increase for every additional 1 μs $\overline{\text{RAS}}$ is held LOW. The 70°C curve has a slope of 4 μA increase for every additional 1 μs $\overline{\text{RAS}}$ is held LOW.

SUMMARY

The t_{RAS} time should be kept as short as possible when the memory array is being designed. This will result in lower standby currents, especially with the extended refresh cycle.




Figure 1
TYPICAL EXTENDED REFRESH CURRENT AS A FUNCTION OF t_{RAS}

TECHNICAL NOTE

TECHNICAL NOTE

LPDRAM EXTENDED REFRESH CURRENT vs $\overline{\text{RAS}}$ ACTIVE TIME (4 MEG)

INTRODUCTION

One of the most significant features of the low-power extended refresh DRAM (LPDRAM) is its cycle. Extended refresh is essentially a $\overline{\text{CAS-BEFORE-RAS}}$ (CBR) REFRESH at an extended refresh rate of 125 μs per cycle.

$\overline{\text{RAS}}$ pulse width (t_{RAS}) affects the extended refresh current and should be considered when designing a low-power system. The longer $\overline{\text{RAS}}$ is held LOW, the more current an LPDRAM will consume while in the extended refresh mode. Therefore, keeping t_{RAS} at a minimum will maximize power savings.

Figure 1, a typical curve of Micron's 4 Meg LPDRAM (MT4C4001J S and MT4C1004J S), shows the relationship between its extended refresh standby current and the width of t_{RAS} .

SUMMARY

The t_{RAS} time should be kept as short as possible when designing memory array timing. This will result in lower standby currents, especially for the extended refresh cycle.




Figure 1
TYPICAL EXTENDED REFRESH CURRENT AS A FUNCTION OF t_{RAS}

TECHNICAL NOTE

TECHNICAL NOTE

DRAM CONSIDERATIONS FOR PC MEMORY DESIGN

INTRODUCTION

The demand for DRAM memory in personal computers (PCs) has been mainly for desktop personal computers. When designing main memory, PC designers have primarily focused on three requirements: availability, cost and speed.

The new and growing field of laptop and notebook personal computers has introduced seven additional issues:

- Parity
- Lower power (Extended Refresh)
- SELF REFRESH
- Package size
- Operating current
- 3.3V operating voltage
- DRAM cards (88-pin)

The first three issues (availability, cost and speed) are well understood. This technical note discusses the remaining issues in order to help memory designers choose the best solution for their portable or desktop system designs.

OFFERINGS

To design main memory, four basic offerings of DRAM are or will be available in the near future:

256K x 4	(plus 256K x 1 for parity)
1 Meg x 4	(plus 1 Meg x 1 for parity)
512K x 8	(512K x 9 for parity)
256K x 16	(256K x 18 for parity)


The first two offerings are referred to as "standard DRAMs," and the second two are referred to as "wide DRAMs." Generally, standard DRAMs are more readily available and have more sources. Wide DRAM development is usually a generation behind the standard DRAM and is not expected to catch up until the third generation of 16 Meg DRAMs and the first generation of 64 Meg DRAMs.

PARITY (OR NO PARITY)

There is a growing trend to build laptop, notebook and low-end desktop PCs without parity. Within a few years, all parity-based systems may switch to either nonparity-based systems (as in most PCs) or error detection and correction (EDAC) based systems (high-end PCs).

Some of the reasons for this trend away from parity are listed below:

1. Parity does not significantly improve reliability.
2. DRAMs from a quality manufacturer now have very low soft error rates (SERs).
3. Parity increases memory costs 10 to 15 percent.
4. Some chipsets allow turning off the parity bit.
5. Parity requires extra board space as well as previous generation devices or less available parity chips.
6. Some software does not use parity.



Past, Present and Future Trends

TECHNICAL NOTE

The most important of these factors is the memory system's reliability. In the early days of semiconductor DRAM memories, the high SER of 4K and 16K DRAMs, coupled with the high cost of implementing EDAC (8-bit buses), made implementing parity critical. DRAM manufacturers, however, have significantly reduced SER during the last five generations (Fig. 1). For example, the SER on a 16K DRAM was approximately 1 to 5 FITs per bit, whereas the SER on a 4 Meg DRAM is closer to 0.0002 to 0.0004 FITs per bit—a 10,000x improvement. (FIT is a failure in time, where time is 1 billion device hours.)




Figure 1
HISTORICAL DRAM SER

By taking these industry SER averages and applying them to a 2MB, 16-bit wide memory system, meaningful benchmarks for PCs can be obtained. Most systems measure errors in mean time between failures (MTBF). Applying the SER numbers from the previous figure, the improvement in MTBF for a typical 2MB, 16-bit wide memory system can be demonstrated (Fig. 2).

It is obvious why parity was instituted in the 16K DRAM days. A memory system made of 16K DRAMs would experience a SER hit every 60 to 70 hours. Because of this, it has been standard operating procedure to design in parity. But changes are ahead. System designers are starting to ask, "Why?" Using today's high-quality 4 Meg DRAMs rather than yesterday's 16K DRAMs extends the MTBF from approximately 60 hours to an MTBF of 30 to 35 years on a 2MB by 16-bit wide memory system.




Figure 2
MTBF for 2MB Memory System

Another way to look at this same data is to calculate the number of SER hits a user would see after ten years of continuous use (Fig. 3). As expected, the SER is negligible after ten years of continuous use when using today's high-quality DRAMs.




Figure 3
2MB MEMORY SYSTEM SER

It is important to note that the SER and MTBF must be carefully calculated for any given system and its application. The DRAM's SER is dependent on V_{CC} (power supply voltage), operating speed (cycle rate) and memory configuration. By taking the previous 2MB example and doubling it to 4MB, the SER will either increase slightly or double. If the width of the memory system is increased to 32 bits, the SER would double since all DRAM bits are active. If, on the other hand, the memory is interleaved and the bus remains 16 bits wide, the SER increases only slightly. This is because the bank not being accessed is in standby mode and is much less susceptible to SER hits. (The faster the cycle rate, the more susceptible a DRAM is to SER.)

Although the need for parity would appear to be greater for wider buses, the additional cost to implement EDAC, rather than parity, decreases substantially as the bus width

increases. In fact, the DRAM memory cost is the same for a 64-bit wide bus (Table 1). Besides detecting two errors for a given word, EDAC will also correct any single bit error.

Most applications with buses no more than 32 bits wide do not require parity, whereas applications using bus widths of 32 bits or more generally require some kind of bit-checking for errors. The choice is usually EDAC rather than parity.

Table 2
Selection for Error Checking

ERROR CHECKING	BUS SIZE (BITS)			
	8	16	32	64
Nonparity	1 Meg x 4	1 Meg x 4	1 Meg x 4	512K x 8
Parity	512K x 9	1 Meg x 4	1 Meg x 4	512K x 8
EDAC	n/a	n/a	1 Meg x 4	512K x 8

Table 1
Parity and EDAC Overhead

BUS SIZE (BITS)	EXTRA BITS REQUIRED		BUS WIDTH INCREASE	
	PARITY	EDAC	PARITY	EDAC
8	1	5	12.5%	62.5%
16	2	6	12.5%	37.5%
32	4	8	12.5%	25%
64	8	8	12.5%	12.5%

Table 2 summarizes which DRAM would be the optimum choice, considering price, performance and space. It takes into account the typical PC which ships with a minimum of 4MB of memory. A 256K x 16 or 512K x 8 DRAM could be a better alternative than a 1 Meg x 4 DRAM, should the memory system's depth be equal to or less than 512K bits deep. This is typically the case with wider buses. The 64-bit bus choice of 512K x 8 DRAMs would change to 1 Meg x 4 should the total memory size increase from 4MB to 8MB.

TECHNICAL NOTE




Figure 4
SELF REFRESH OPERATION

- NOTE:**
- Once $t_{RASSmin}$ is met and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
 - Once t_{RPS} is satisfied, a complete burst refresh of all rows should be executed. Distributed refreshes at the specified refresh rate are acceptable, provided CBR refreshes are utilized.

LOW-POWER, EXTENDED REFRESH

A low-power, extended refresh DRAM (LPDRAM) has a reduced CMOS standby current limit (typically from 1mA to 200µA) and refresh interval eight times longer (from 15µs per row to 125µs per row). The extended refresh offers an extended mode, which is a low-current, data-retention cycle. Each of the four DRAM options in this technical note have low power, extended refresh versions available.

On a per-bit basis, the 1 Meg x 4 generally offers the best standby and refresh power savings compared to the other three DRAM organizations. The DRAM standby current is important in battery-operated systems, since DRAMs usually draw a large percentage (50 to 70 percent) of the total system current when the system is in sleep or suspend mode.


SELF REFRESH

The SELF REFRESH feature built into some DRAMs is usually indicated by an LL or S suffix. This feature performs an extended refresh mode, with the exception that no external clocking is required; that is, the DRAM will refresh itself via its own internal refresh clock (Fig. 4).


Control of SELF REFRESH is defined by JEDEC and the following defacto standard timing specifications: ^tRASS = 100µs, ^tRPS ≈ ^tRC, ^tCHD = 10ns.

PACKAGE SIZE

Conserving board space is always an important design consideration, especially for laptop and notebook computers. Functionally, DRAMs require more board space than most other devices. The size between the four options in small outline J-lead package (SOJ) vary greatly. The 256K x 4 DRAM uses the same package as the 1 Meg x 4 DRAM; however, four times as many devices are required. The 512K x 8 DRAM requires approximately 50 percent more area than a 1 Meg x 4 DRAM. The 256K x 16 requires approximately 110 percent more area than a 1 Meg x 4 DRAM and 44 percent more area than a 512K x 8. Full-sized outlines are shown here for comparison:



These are also available in a thin, small-outline, gull-lead package (TSOP). The length and width of a TSOP are the same as the corresponding SOJ package (same board area) except that the x16 width TSOP is reduced because of a smaller lead pitch (50mil to 32mil). The TSOP's key attraction is that it is one-third the thickness of the SOJ (47 mils compared to 142 mils), as illustrated below:



Laptop, notebooks and other compact designs which have height or layout restrictions can usually justify the current cost premium required to use TSOPs. However, any price premium associated with TSOPs will be short-lived and is expected to disappear by mid-1993. Additionally, in TSOP, the x16 does not impose as severe a board space penalty, as does a x8 TSOP. Table 3 lists the dimensions (length and width) for the various packages.

Table 3
PACKAGE DIMENSIONS (in mils)

Device Type	SOJ		TSOP	
	Width	Length	Width	Length
1 Meg x 4	340	679	367	677
512K x 8	445	729	467	727
256K x 16	445	1029	467	727

OPERATING CURRENT

Operating current is usually of less importance in system design. When a PC is in the active mode, the DRAM's portion of current draw is minimal (typically from four to six percent) compared to the total system current consumption. Wider DRAMs generally offer lower operating currents (10 to 20 percent) in most applications, since fewer devices are active for a given access, but generally not enough to outweigh the cost increase, board space increase and performance reduction they impose.

3.3 VOLTS

Laptop and notebook personal computers and BBU systems are also starting to employ 3.3V DRAMs. A low-voltage (3.3V) DRAM consumes approximately half the power of a 5V version. The choice of whether to use 5V or 3.3V DRAMs is dictated by the voltage platform selected, which is determined by the CPU and chipset specifications. Once the voltage range is selected, the considerations discussed in this technical note apply for either 5V or 3.3V DRAMs.

TECHNICAL NOTE

FUTURE FEATURES

Many new features will be available in the near future. Some of the more important features may be extended data-out (EDO) and synchronous DRAMs. The EDO DRAM is a FAST PAGE DRAM with the exception that the data outputs (DQ) are not tristated by $\overline{\text{CAS}}$.

The key advantage with EDO is a PAGE-MODE READ cycle up to 30 percent faster. Since $\overline{\text{CAS}}$ does not tristate the DQs, t_{CAS} can be minimized and $\overline{\text{CAS}}$ precharge can occur while the output data is being latched. EDO is considered a

possible bridge for performance increase until synchronous DRAMs are a reality.

The synchronous DRAM is a radical change from the standard DRAM. Rather than being dependent on time delays, the synchronous DRAM's inputs will all be clocked in on the positive edge of the system clock. The synchronous DRAM is expected to provide the speed performance required for 66, 75 and 100 MHz systems. Future synchronous DRAMs will achieve speeds beyond 100 MHz.




Figure 5
EDO vs NON-EDO (FAST PAGE MODE) DRAMS

TECHNICAL NOTE

SUMMARY

The 1 Meg x 4 DRAM is today's best choice for main memory in laptop, notebook and desktop personal computers. Table 3 summarizes and compares the issues involved in selecting DRAMs for PC memories.

Wider DRAMs are best suited to systems which require shallow and wide arrays. The 256K x 16 is a good choice for high-end video graphics and printer buffers requiring up to 256K bits deep and 16 or more bits wide. The 512K x 8 is

usually a good choice for 8-bit systems requiring more than 256KB but less than 1 Meg of memory, such as high-end disk drives.

Most PC systems do not require the burden of parity when using 1 or 4 Meg DRAMs. High-end systems should use EDAC for the best reliability.

Table 3
2 MEGABYTE MODULE (1 MEG x 16)

PARAMETERS		1 MEG x 4	256K x 4	512K x 8	256K x 16	UNITS
Number of Devices Required		4	16	4	4	Devices
Availability (Market Volume)		20	160	2	1	Relative to
Base Price		1.0	1.0	1.15 ¹	1.2 ²	1 Meg x 4
Costs	Low Power Adder	5	5	5	5	% of Base
	TSOP Adder	10	40	10	10	% of Base
Minimum Speed (Typical)		70	70	80	80	ns @ 5V
BBU ICC ³	Maximum Spec	1.2	4.8	1.6	1.6	mA @ 5V
	Typical	0.6	1.3	1.2	1.2	mA @ 5V
Minimum Board Space Used		6	24	9	13	cm ²
Active ICC ³	Maximum Spec	340	260	200	140	mA @ 5V
	Typical	200	160	170	120	mA @ 5V

- NOTE:**
1. A parity version (x9) would be 1.3 times a 1 Meg x 4.
 2. A parity version (x18) would be 1.35 times a 1 Meg x 4.
 3. Parity versions (x9/x18) typically have currents approximately ten percent higher.

TECHNICAL NOTE

TECHNICAL NOTE

16 MEG DRAM—2K vs 4K REFRESH COMPARISON

INTRODUCTION

Micron Semiconductor, Inc., offers its 4 Meg x 4 DRAM in two JEDEC-approved versions. The MT4C4M4A1 requires 12 row-address bits and 10 column-address bits for 4,096 (4K) cycle refresh in 64ms. The MT4C4M4B1 requires 11 row-address bits and 11 column-address bits for 2,048 (2K) cycle refresh in 32ms. Excluding this difference, the timing and performance of the two devices are identical.

Industry demand for decreased power consumption led JEDEC to approve 4K refresh in addition to 2K refresh at the 16 Meg level. At minimum random cycle time ($t_{RC} = 110ns$), A 4 Meg x 4 device with 4K refresh draws $\approx 30mA$ less operating current than a device with 2K refresh. The current is decreased by increasing the number of rows and decreasing the number of columns in the DRAM array. A 4 Meg x 4 with 4K refresh has 4,096 rows and 1,024 columns, whereas one with 2K refresh has 2,048 rows and 2,048 columns. The number of columns defines the "depth" of a page. The drawing below shows how 2K and 4K refresh devices are different. Notice that the 2K device has a page depth of 2,048, while the 4K device has a page depth of 1,024, or half the page depth of the 2K device.

CHOOSING 2K OR 4K REFRESH

There are several factors to consider when deciding which refresh standard is best for an application:

1. Addressing supported by your DRAM controller—11 row/11 column, 12 row/12 column, or both?
2. Frequency and length of page accesses
3. Average cycle rates

Some DRAM controllers have only 11 address drivers, so they are limited to 2K refresh. Many newer DRAM controllers, including some of the 3.3V controllers, are being designed to support both standards, so this limitation should be short-lived.

Your choice of 2K or 4K refresh will probably be based on the importance of power consumption versus page depth. A system requiring frequent page accesses may not benefit by sacrificing page depth in exchange for the power savings of a 4K refresh. In a portable system, the benefits of 20mA less current may easily override concerns about decreased page depth.

Additionally, the difference in power consumption decreases with longer cycle times. If the DRAMs spend much of their time idle, as in systems using SRAM caches, the power savings may be negligible. See Figure 2.

4 MEG x 4 WITH 2K REFRESH

4 MEG x 4 WITH 4K REFRESH




Figure 1

TECHNICAL NOTE

Comparison of I_{CC} vs Random Cycle Time for 2K Refresh and 4K Refresh 4 Meg x 4 DRAMs




Figure 2

MODULES

Modules may use both 2K and 4K refresh depending on whether or not they have twelve address inputs. If a module uses parity, such as the 4 Meg x 9 or the 4 Meg x 36, it probably mixes 4 Meg x 4 and 4 Meg x 1 DRAMs on the same module. Because the 4 Meg x 1 DRAM requires symmetric addressing (11 row-addresses and 11 column-addresses), using a 4K refresh 4 Meg x 4 DRAM requires that the DRAM controller support both addressing decodes simultaneously. This is possible using "redundant addressing," whereby one of the address bits is duplicated as both a row-address and as a column-address. Most modules that have parity will simply use the 2K refresh 4 Meg x 4 DRAM in order to avoid changes to existing controllers. As shown in Figure 3, when a 4 Meg x 4 with 2K refresh is employed, the numbers of rows and columns match the 4 Meg x 1, allowing use of the 4 Meg x 1 for parity.

If the 4 Meg x 4 with 4K rows is implemented, redundant addressing must be employed, or use of the 4 Meg x 1 for parity becomes impossible because the number of rows and columns does not match. The shaded areas shown in Figure 4 are the portions of the DRAM that can't be used because of the difference in the number of rows and columns. Table 1 shows an example of redundant addressing. If bit 23 is set

to equal bit 22, it can serve as both the 12th row-address on the 16 Meg and the 11th column-address on the 4 Meg.

SUMMARY

1. JEDEC has approved two refresh standards at the 16 Meg level, 2K and 4K.
2. 2K refresh is 2,048 cycles in 32ms; 4K refresh is 4,096 cycles in 64ms.
3. Devices with 4K refresh cut current consumption by 20mA under worst-case operating conditions.
4. Devices with 4K refresh have half the page depth of a 2K device.
5. Existing 5V standard modules generally will use the 2K refresh standard DRAM.

TECHNICAL NOTE




Figure 3




Figure 4

Table 1
ADDRESS MULTIPLEXING ASSIGNMENT FOR DRAM ROWS AND COLUMNS

DRAM Address		A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11
Memory Controller Address	Column	1	2	3	4	5	6	7	8	9	20	23	
	Row	10	11	12	13	14	15	16	17	18	19	21	22

TECHNICAL NOTE

256K x 16 DRAM VARIATIONS

INTRODUCTION

Micron Semiconductor, Inc., offers its 256K x 16 DRAM in a number of JEDEC-approved versions. BYTE WRITE control and symmetrical or asymmetrical addressing are available. The timing and performance of the devices are similar, with the few differences described here.

WORD OR BYTE WRITE CONTROL

Many systems require the ability to write one byte at a time. To accommodate this need, Micron supplies the x16 devices with either two CAS signals or two WE signals. One of the signals is used to select the upper byte and one is used to select the lower byte.

Controllers exist that support either version, so choosing dual CAS or dual WE depends on the controller you wish to use. Often, systems that are upgraded from 256K X 4 DRAMs will use the dual CAS version because the controllers are already set up for that version. The dual CAS allows the user to do byte reads or byte writes, whereas the dual WE does not have the capability to perform byte reads. Many graphics controllers prefer the dual WE version, because some data processing may take place during the first part of a cycle and the dual WE allows a LATE WRITE, giving more time for data manipulation. The timing diagram in Figure 1 illustrates the WORD and BYTE WRITE cycles using dual CAS signals.

TECHNICAL NOTE




Figure 1
WORD AND BYTE WRITE EXAMPLE
USING DUAL CAS VERSION

SYMMETRICAL AND ASYMMETRICAL ADDRESSING

In the past, the addressing of DRAMs has been simple. The number of row-address lines was equal to the number of column-address lines. This is known as "symmetrical addressing." For the x16 devices, JEDEC has approved a slightly different type of addressing called "asymmetrical," in addition to the symmetrical version. Asymmetrical addressing has more row-address lines than column-address lines. With the increased number of rows and decreased number of columns, there is a potential for power savings at the chip level (one-half the number of sense amplifiers activated in any one cycle).

A 256K x 16 DRAM with symmetrical addressing has 512 rows and 512 columns, whereas one with asymmetrical addressing has 1,024 rows and 256 columns. The number of columns defines the "depth" of a page. The illustrations below show how the symmetrical and asymmetrical de-


vices differ. Note that the symmetrical device has a page depth of 512, while the asymmetrical device has a page depth of 256, or half the page depth of the symmetrical device. The symmetrical 256K x 16 requires a 512-cycle refresh in 8ms, while the asymmetrical requires a 1,024-cycle refresh in 16ms.

SUMMARY


1. x16 wide devices will be available with word or byte write capability. Byte write capability can be implemented with dual $\overline{\text{CAS}}$ or dual $\overline{\text{WE}}$.
2. JEDEC has approved asymmetrical and symmetrical addressing for the 256K x 16 DRAM.
3. Symmetrical 256K x 16 requires a 512-cycle refresh in 8ms; asymmetrical requires a 1,024-cycle refresh in 16ms.

TECHNICAL NOTE

256K x 16 WITH SYMMETRICAL ADDRESSING



256K x 16 WITH ASYMMETRICAL ADDRESSING



TECHNICAL NOTE

LOW-POWER DRAMS vs SLOW SRAMS FOR MAIN MEMORY

INTRODUCTION

The market for portable computers such as notebooks, laptops and palmtops is extremely competitive and fast-paced. Designers of these systems are continually trying to minimize power, cost and size without compromising performance. One of the most challenging areas is memory design. To meet their design constraints, manufacturers are using either low-power DRAMs or slow SRAMs for memory. This technical note discusses memory design and the trade-offs associated with each of these types of memory.

LPDRAMS AND SLOW SRAMS

Users of portable devices want long battery life. Reducing power consumption to meet this need is critical. This is why portables use low-power extended refresh DRAMs (LPDRAMs) instead of standard DRAMs. A standard DRAM has standby currents of 3mA at a 15 μ s refresh cycle. LPDRAMs have standby currents ranging from 1mA to 200 μ A, and a refresh interval of 125 μ s (extended refresh).

LPDRAMs offer a very low-power standby power mode called BATTERY BACKUP (BBU) mode. BBU is the lowest DRAM power mode possible that still retains data. It consists of a $\overline{\text{CAS}}\text{-BEFORE-RAS REFRESH}$ cycle at the slowest possible cycle rate.

Some designers have used slow SRAMs in their designs since they offer low standby currents. Slow SRAMs are usually defined as SRAMs with a cycle speed of 80ns or slower. They have low standby currents when compared to standard DRAMs.

A standard memory configuration was chosen in order to compare the two types of memory. In portables, a 2MB memory in a x16 configuration is quite common. Memory will typically be a 4 Meg DRAM (x4 or x8) or a 1 Meg SRAM (x8). These memory arrays are compared in the following paragraphs and in Table 1 on the next page.

COST

In the highly competitive notebook market, reduction of cost is crucial. Because an SRAM bit cell uses four times as many transistors as a DRAM, the amount of silicon area used is much larger. Cost is proportional to silicon area, so for a given amount of memory the SRAM takes up more area and costs more. This is clearly seen in the marketplace since 256K SRAMs are more expensive than 256K DRAMs, 1 Meg SRAMs are more expensive than 1 Meg DRAMs, etc.

Of course, the size of a chip can be increased only so far before yield drops. When 4 Meg DRAMs were the highest density DRAM being manufactured, only 1 Meg SRAMs were available. A designer would only need one-fourth the number of 4 Meg DRAM parts over 1 Meg SRAMs. Table 1 compares the relative cost of several arrays; DRAMs always have the cost advantage.

SIZE AND WEIGHT

Typically, DRAMs are a generation ahead of SRAMs and are thus a factor of four ahead in density. This is because SRAMs take up much more silicon die area for a given memory density. For a typical memory size, SRAMs require four times as many devices and four times the board area (see Table 1).

DRAMs use multiplexed row and column addressing whereas SRAMs use unmultiplexed addressing. For an identical size of memory, DRAM packages use less pins and are smaller. This contributes to their effectiveness in minimizing space.

A designer should be cautious in choosing a slow SRAM for a portable application due to the board space required to implement the memory system. Similarly, the increased number of devices will make the portable heavier.

POWER

One of the main problems with notebook computers today is that the battery life is too short. Even with the large batteries used today, battery life can be less than two hours—users are demanding eight hours or more.

Slow SRAMs have an advantage in standby and active currents (typical). As you can see from Table 1, slow SRAM standby current can be much lower than that of DRAMs. This is because only a portion of the memory is accessed at any given time, so much of the memory is in standby mode.

SUMMARY

The portable market is so competitive that cost is usually the overriding consideration. Even if battery time can be extended slightly with slow SRAMs, cost and increased board space usually prohibit their use. DRAMs have been and will likely continue to be the part of choice in portable applications.

Table 1
2MB, 16-BIT-WIDE MEMORY

PART TYPES		1 MEG x 4 DRAMS	512K x 8 DRAMS	128K x 8 SLOW SRAM ⁴	128K x 8 SLOW SRAM ⁵	UNITS
Number of Devices Required		4	4	16	16	No. of Devices
Total Cost ¹		1.0	1.1	4.3	4.3	Relative Cost
Minimum Speed		70	70	85	85	ns
Standby/BBU Current ²	(MAX)	1.2	1.2	1.6	0.8	mA
	(Typical)	600	600	32	32	μA
Active Icc Current ^{2,3}	(MAX)	240	160	140	140	mA
	(Typical)	141	94	90	90	mA
Minimum Board Space Used		0.9	1.3	7.4	7.4	(TSOP) in ²
Weight ⁶		1.0	1.4	5.8	5.8	Relative Weight

- NOTE:**
1. Costs are relative to the 1 Meg x 4 DRAM.
 2. Assumes an 80ns part in FAST PAGE MODE for DRAMS, 85ns part for SRAMS.
 3. For the x8 devices, only a portion of the array is active at any one time.
 4. Standard slow SRAMS
 5. Low-power slow SRAMS
 6. Weight is relative to the 1 Meg x 4 DRAM.
 7. The rest are in standby.

TECHNICAL NOTE

TECHNICAL NOTE

SELF REFRESH DRAMS

INTRODUCTION

DRAM memories targeted for the low-power, portable market are providing several new features to help maximize power savings. One of these new features is the SELF REFRESH mode. DRAMs having this new feature are referred to as SELF REFRESH DRAMs and provide the user with a very low-current, data-retention mode.

This mode has been approved by JEDEC and is quickly becoming an industry-standard feature. Most 3.3V DRAMs will be offered with this feature, as will many future 5V DRAMs.

SELF REFRESH DRAMs vs LPDRAMs

Low-power, extended-refresh DRAMs (LPDRAMs) have the same functionality as a standard DRAM, except they have been tested to meet the lower CMOS standby current and the extended refresh specifications. SELF REFRESH DRAMs, on the other hand, require additional circuitry be added to the standard DRAM to perform the SELF REFRESH function.

SELF REFRESH MODE

SELF REFRESH mode provides the DRAM with the ability to refresh itself while in an extended standby mode

(sleep or suspend). It is similar to the extended refresh mode of an LPDRAM except the SELF REFRESH DRAM utilizes an internally generated refresh clock while in the SELF REFRESH mode.

During a system's suspend mode, the internally generated refresh clock on the DRAM replaces the DRAM controller refresh signals. Therefore, it is no longer necessary to power-up the DRAM controller while the system is in the suspend mode. Consulting the devices' data sheets will determine the power savings achieved.

USING SELF REFRESH

SELF REFRESH introduces the new parameters t_{RASS} , t_{CHD} and t_{RPS} . These new parameters are shown in Figure 1. The DRAM's SELF REFRESH mode is initiated by executing a CAS-BEFORE-RAS (CBR) REFRESH cycle and holding both \overline{RAS} and \overline{CAS} LOW for a specified period. The industry standard for this value is 100 μ s minimum (t_{RASS}). The DRAM will remain in the SELF REFRESH mode while \overline{RAS} and \overline{CAS} remain LOW. Once \overline{CAS} has been held LOW for t_{CHD} , \overline{CAS} is no longer required to remain LOW and becomes a "don't care."

TECHNICAL NOTE




Figure 1
SELF REFRESH CYCLE UTILIZING DISTRIBUTED CBR REFRESH

The SELF REFRESH mode is terminated by taking $\overline{\text{RAS}}$ HIGH for t_{RPS} (the minimum time of an operation cycle). Once the SELF REFRESH mode has been terminated, the user can access the DRAM normally.

HOW IS SELF-REFRESH DONE?

SELF REFRESH can be implemented on the device in two ways. One method utilizes a distributed method and the second uses a wait and burst method. Micron devices use the distributed method.

Devices that utilize the distributed method will refresh the rows at a regular rate, utilizing the CBR REFRESH counter to turn on rows. In a system that utilizes distributed CBR REFRESH as the standard refresh, accesses to the DRAM can begin as soon as SELF REFRESH is exited. The first CBR pulse should occur within the time of the external refresh rate prior to active use of the DRAM to ensure maximum data integrity and must be executed within three external refresh rate periods. Since CBR REFRESH is commonly implemented as the standard refresh, this ability to access the DRAM immediately after exiting SELF REFRESH is a big benefit over the burst scheme described later. If anything other than CBR REFRESH is used as the standard refresh, a burst of all rows needs to be executed when exiting SELF REFRESH. This is because the CBR counter and the DRAM controller counter will not likely be at the same count. If they're not at the same count and both are being used in the distributed method, then refresh will be violated and data will eventually be lost.

An alternative way to implement SELF REFRESH is to use an internal burst refresh scheme. Instead of turning on

a row at regular intervals, a circuit would sense when the array needs to be refreshed and then sequence through the rows until all had been refreshed. When exiting a burst type SELF REFRESH, the entire array must be refreshed before any accesses are allowed, regardless of the type of refresh used (see Figure 2). This full burst is necessary because you may have exited SELF REFRESH just before the entire array was going to be refreshed. If the burst is not performed when exiting this type of SELF REFRESH, you may violate refresh requirements and lose data.

Micron's devices allow you to access the DRAM as soon as SELF REFRESH is exited, while other manufacturers' devices may require a full burst when exiting, regardless of the refresh used. To prevent possible compatibility problems, you may want to design the controller to perform the burst when exiting SELF REFRESH.

SUMMARY

1. SELF REFRESH mode allows additional power savings for portable applications since the DRAM controller is no longer required to remain powered-up while the system is in the suspend mode.
2. The mode is initiated by executing a CBR REFRESH with $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ remaining LOW for at least 100us.
3. The SELF REFRESH mode remains active until $\overline{\text{RAS}}$ is taken HIGH.
4. You may access the DRAM as soon as SELF REFRESH has been exited, provided you use distributed CBR REFRESH as the standard refresh.




Figure 2
SELF REFRESH CYCLE UTILIZING BURST REFRESH SCHEME

TECHNICAL NOTE

TECHNICAL NOTE

REDUCE DRAM CYCLE TIMES WITH EXTENDED DATA-OUT

INTRODUCTION

As system speeds increase, DRAM manufacturers are developing methods to decrease the cycle times of DRAMs. The most common version of DRAM is FAST PAGE (FP) but the addition of a feature known as extended data-out (EDO) may become more common because it allows shorter page cycle times with only a minor functional change from FP. Because the device with EDO doesn't turn off the output drivers when $\overline{\text{CAS}}$ goes HIGH, it can have a shorter cycle time than FP.

- Implementing EDO in place of FP devices in a system can be as easy as knowing when the bus needs to be deactivated and using $\overline{\text{OE}}$ or $\overline{\text{WE}}$ instead of $\overline{\text{CAS}}$ to accomplish it.

This article first covers some basic differences between FP and EDO during a PAGE READ cycle. Then a comparison of cycle times between FP and EDO is done, followed by a few examples under different address setup conditions. When moving from a PAGE READ into a PAGE WRITE, the timing differs slightly between FP and EDO; this difference is discussed. Finally, the issues involved when replacing an FP device with an EDO device are addressed.

EDO OFFERS ADVANTAGES

- It has a shorter PAGE READ cycle time than either FP or SC devices.
- Data is valid on the falling edge of $\overline{\text{CAS}}$, so the designer can use that edge to strobe data.
- A 70ns EDO device has the same PAGE READ cycle time as a 40ns FP DRAM.

TECHNICAL NOTE




Figure 1
FP READ CYCLE

BASIC DESCRIPTION

FP and EDO allow fast data operations within a row. The differences are in the deactivation of data-out when CAS goes HIGH and the operation of OE and WE. The following section highlights differences between the FP and EDO when reading within a page.

FP MODE

Characteristics:

- The column-address is latched when $\overline{\text{CAS}}$ falls.
- The output drivers are turned off when $\overline{\text{CAS}}$ goes HIGH.
- Minimum FP READ cycle time is $t'PC = t'CPA + t'T$, ($t'CPA = t'AA + t'T$)

The cycle begins with $\overline{\text{RAS}}$ strobing-in a row address, followed by $\overline{\text{CAS}}$ strobing-in a column-address. To continue to access columns within that row, $\overline{\text{CAS}}$ is toggled as addresses change.

Figure 1 shows a typical FP READ cycle. The column-address is latched into the part when $\overline{\text{CAS}}$ falls, so column-address setup and hold times are referenced to the falling edge of CAS. Notice $t'OFF$; this specification tells you that $\overline{\text{CAS}}$ going HIGH turns off the output drivers.

EDO

Characteristics:

- The column-address is latched when $\overline{\text{CAS}}$ falls.
- The output drivers are not turned off when $\overline{\text{CAS}}$ goes HIGH.
- Minimum EDO read cycle time is determined by the greater of the two equations below.

Equation 1: $t'PC = t'CAS + t'CP + 2t'T$

Equation 2: $t'PC = t'CPA - (t'CP + t'T)$

- $\overline{\text{OE}}$ and $\overline{\text{CAS}}$ work together to enable and disable the outputs.
- $\overline{\text{WE}}$ can disable the outputs.

EDO allows fast access within a row and uses $\overline{\text{CAS}}$ to latch the column-address, as does FP, but does not turn off the output when $\overline{\text{CAS}}$ goes HIGH. This last feature allows EDO to cycle faster than FP because the user does not have to wait for valid data to appear before starting the next access. In other words, data can appear after $\overline{\text{CAS}}$ has been pulled HIGH, and it will stay valid for 5ns after $\overline{\text{CAS}}$ transitions LOW again ($t'COH$), as shown in Figure 2. The output will deactivate when both RAS and $\overline{\text{CAS}}$ are

TECHNICAL NOTE




Figure 2
FP READ WITH EDO

HIGH, so t_{OFF} will now be referenced from the rising edge of RAS or CAS, whichever occurs last. \overline{OE} will also deactivate the outputs, as shown in Figure 3. In order to

accommodate systems where \overline{OE} is tied LOW, \overline{WE} now has the ability to turn off the output drivers as well (see Figure 4).




Figure 3
OUTPUT ENABLE AND DISABLE USING \overline{OE}




Figure 4
OUTPUT DISABLE USING \overline{WE}

TECHNICAL NOTE




Figure 5
EDO MINIMUM FAST-PAGE-MODE READ CYCLE TIME
AVAILABLE ON 70ns VRAMs

TECHNICAL NOTE

PAGE READ CYCLE TIMES

This section examines the different cycle times of FP and EDO to see how they are generated. Figure 1 shows that $\overline{\text{CAS}}$ must stay LOW until data-out becomes valid (if $\overline{\text{CAS}}$ goes HIGH before valid data, then the output buffers would turn off). The longest access time specified for the device is from $\overline{\text{CAS}}$ HIGH to data-out (t_{CPA}). $\overline{\text{CAS}}$ can't go HIGH before t_{CPA} , or data-out will not fire. Add a transition time to pull $\overline{\text{CAS}}$ HIGH and you have the cycle time $t_{\text{PC}_{\text{FPM}}} = t_{\text{CPA}} + t_{\text{T}}$.

EDO works a bit differently. t_{CPA} is still the longest access time, but is no longer the limiting parameter in cycle time. This is because some of this access time includes $\overline{\text{CAS}}$ precharge ($\overline{\text{CAS}}$ HIGH time). In FP, you can't bring $\overline{\text{CAS}}$ HIGH before data is valid because $\overline{\text{CAS}}$ HIGH turns data off. Since $\overline{\text{CAS}}$ HIGH doesn't turn off data in the EDO device, you can bring $\overline{\text{CAS}}$ HIGH before data is valid and begin precharging $\overline{\text{CAS}}$ while you wait for data-out. This overlap of $\overline{\text{CAS}}$ precharge and getting data-out means t_{CPA} is no longer the limiting parameter.

The theoretical minimum page-mode cycle time is determined by one of the two equations below, whichever is greater (see Figure 2).

Equation 1: $t_{\text{PC}} = t_{\text{CAS}} + t_{\text{CP}} + t_{\text{LH}} + t_{\text{HL}}$

Equation 2: $t_{\text{PC}} = t_{\text{CPA}} - (t_{\text{CP}} + t_{\text{HL}})$

The minimum cycle is achieved by providing valid column addresses early enough that t_{AA} is not limiting. In the past, transition times were assumed to be 5ns each for the purpose of specifying cycle times. However, in many cases, the transitions between 0.8 and 2.4 volts do not require 5ns, so the EDO devices allow 2.5ns.

For example, a page-mode cycle time of 26.7ns can be achieved when using Micron 70ns EDO VRAMs with a t_{CPA} of 40ns when transitions are 3.3ns or less (see Figure 5). This represents a 33 to 40 percent improvement over the same cycle times provided by 70ns devices with conventional FAST PAGE MODE operation. Similar improvements are provided on the 60ns and 80ns speed grades, which have theoretical minimum cycle times of 24ns and 30ns, respectively.

EXAMPLES: EDO AND FP

The table below compares page READ cycles of FP and EDO under two different conditions: minimum column-address setup and maximum column-address setup time. The timing diagrams for the following examples assume that $\overline{\text{RAS}}$ is already LOW, $\overline{\text{WE}}$ is HIGH and $\overline{\text{OE}}$ is LOW. A 70ns DRAM is used with the following timing:

DESCRIPTION	FP	EDO
t_{PC} (MIN)	45	30
t_{CAS} (MIN)	20	12
t_{CLZ} (MIN)	0	0
t_{OFF}	0-20	0-20
t_T	5	5

Figures 6 and 7 show FP and EDO cycles with plenty of address setup time. On an FP device with plenty of address setup time, we can operate at $t_{PC} = 45\text{ns}$ (the minimum allowed), and data is valid for 5ns.

EDO under the same address setup time looks different (see Figure 5). Now the minimum cycle time is 32ns. Notice that data doesn't appear on the bus until you are already into the second access (8ns of $\overline{\text{CAS}}$ precharge for the next cycle is already completed when data appears). This is the overlap that allows the shorter cycle time. t_{PC} is 32ns and data is valid for 12ns.

Under these conditions, EDO cuts the cycle time over a FP device by 29 percent (45ns to 32ns). In addition, even with the shorter cycle time, data-out is valid for 12ns on the EDO as opposed to only 5ns on the FP device. We could get more




Figure 6
FP PAGE READ CYCLE WITH MAXIMUM ADDRESS SETUP
 $t_{PC} = 45\text{ns}$; DATA VALID FOR 5ns




Figure 7
EDO-PAGE READ CYCLE WITH MAXIMUM ADDRESS SETUP
 $t_{PC} = 32\text{ns}$; DATA VALID FOR 12ns

TECHNICAL NOTE

performance by using shorter transition times on the EDO device, but we used 5ns to make the comparison between FP and EDO easily understandable.

Figures 8 and 9 show FP and EDO cycles with minimum address setup time. In this case, the address becomes valid coincident with $\overline{\text{CAS}}$ falling. For FP, data won't be valid for t_{AA} (35ns), so $\overline{\text{CAS}}$ must be held LOW until that time (see Figure 8). Since the minimum $\overline{\text{CAS}}$ HIGH time is 10ns, the cycle time is 50ns ($t_{AA} + t_{CP} + t_T$). Data-out is valid for 5ns.

Looking at EDO under the same conditions, (Figure 9) it still takes t_{AA} (35ns) after the addresses are valid to get valid data-out, but now you don't have to wait before pulling $\overline{\text{CAS}}$ HIGH. Notice that $\overline{\text{CAS}}$ has been pulled HIGH

and precharge has been completed for the next cycle, before Data 1 appears on the bus. Just before data becomes valid, $\overline{\text{CAS}}$ drops and the second address is latched. Again, there is an overlap of starting one cycle and finishing the other. Now $t_{PC} = 32\text{ns}$, and data-out is valid for 7ns.

In this case, EDO cycle time (32ns) is 36 percent less than the FP cycle time (50ns); EDO data is valid 2ns longer.

These examples should point out another big advantage of EDO. Not only can you operate at a shorter cycle time, but data is available longer for the system to sample. Since data is guaranteed to be valid as $\overline{\text{CAS}}$ falls, that edge may be used to sample data.




Figure 8
PAGE READ WITH MINIMUM ADDRESS SETUP
 $t_{PC} = 50\text{ns}$; DATA VALID FOR 5ns




Figure 9
EDO-PAGE READ CYCLE WITH MINIMUM ADDRESS SETUP
 $t_{PC} = 32\text{ns}$; DATA VALID FOR 7ns

TECHNICAL NOTE

70ns EDO INSTEAD OF 40ns DRAMs

EDO can provide the FP READ speed of a 40ns DRAM. Even though a 40ns DRAM has a 40ns t_{RAC} , the FP READ cycle time is 30-35ns, which is the same page READ cycle time as that of a 70ns EDO device.

EASY TO IMPLEMENT

An additional benefit of EDO is the ease of implementation. PAGE READ or WRITE cycle time is cut but the major difference between FP and EDO is that the FP device will stop driving data-out when \overline{CAS} goes HIGH and the EDO device must have the correct combination of RAS, \overline{CAS} , \overline{OE} and \overline{WE} to deactivate the output. This means that any time the designer is counting on \overline{CAS} by itself to turn off the

output drivers, bus contention may occur if something else tries to drive the bus. This may occur in the following situations:

- PAGE interleave memory banks
- Moving from PAGE READ directly into a PAGE WRITE (within the same page)
- Whenever anything other than the DRAM is driving the bus, and \overline{OE} and RAS are LOW while \overline{CAS} is HIGH

(This last case is uncommon and should not mandate a change for most systems.) Interleaved memory need only make use of \overline{OE} or \overline{WE} instead of \overline{CAS} when turning off the output drivers; then EDO can be used in place of FP DRAMs.




Figure 10
EXAMPLE FP AND EDO READ TO WRITE CYCLES
 $t_{PC} = 45ns$

TECHNICAL NOTE

READ TO WRITE CYCLES

Since $\overline{\text{CAS}}$ doesn't turn off the output devices on an EDO device, caution should be used when turning the bus around on a shared IO device. To demonstrate the difference, Figure 8 shows the transition from a PAGE READ to a PAGE EARLY WRITE on the same page. When using the FP version, $\overline{\text{OE}}$ can be tied LOW and $\overline{\text{CAS}}$ can be used to deactivate the output. Notice that $\overline{\text{OE}}$ is also tied low on the EDO device and this cycle is still possible.

SUMMARY

EDO is simply a modified FP MODE cycle and can be used in systems to increase performance. It allows system designers to improve their cycle times and system performance since data is present for a much longer time, even during short cycle times. Because each generation device has different timing limitations, be sure to consult the data sheet for exact timing.

TECHNICAL NOTE





256K x 16/512K x 8 DRAM TYPICAL OPERATING CURVES

INTRODUCTION

These curves represent the typical operating characteristics of Micron's 70ns 256K x 16 and 512K x 8 DRAMs. They may be used to calculate the typical operating parameters of






a memory system. For worst-case design limits, the system designer should refer to the individual data sheets.

256K x 16 OPERATING CURVES



NEW TECHNICAL NOTE







256K x 16 OPERATING CURVES (continued)



NEW TECHNICAL NOTE




512K x 8 OPERATING CURVES

NEW
TECHNICAL NOTE



512K x 8 OPERATING CURVES (continued)

NEW TECHNICAL NOTE



TECHNICAL NOTE





4 MEG DRAM TYPICAL OPERATING CURVES

INTRODUCTION

These curves represent the typical operating characteristics of Micron's 70ns 4 Meg DRAMs. They may be used to calculate the typical operating parameters of a memory






system. For worst-case design limits, the system designer should refer to the individual data sheets.

5-VOLT PRODUCT DC AND AC PARAMETER PERFORMANCE





NEW TECHNICAL NOTE

5-VOLT PRODUCT DC AND AC PARAMETER PERFORMANCE (continued)



NEW TECHNICAL NOTE







5-VOLT PRODUCT DC AND AC PARAMETER PERFORMANCE (continued)



NEW TECHNICAL NOTE


3.3-VOLT PRODUCT DC AND AC PARAMETER PERFORMANCE

NEW TECHNICAL NOTE




3.3-VOLT PRODUCT DC AND AC PARAMETER PERFORMANCE (continued)


Operating Current vs Temperature
(tRC = 130ns Cycle Time, Speed Grade = -7)



Operating Current (FAST PAGE MODE) vs Temperature
(tPC = 40ns Cycle Time, Speed Grade = -7)







Operating Current vs Cycle Time
(Temperature = 0°C)



NEW TECHNICAL NOTE

3.3-VOLT PRODUCT DC AND AC PARAMETER PERFORMANCE (continued)



NEW TECHNICAL NOTE

TECHNICAL NOTE





4 MEG DRAM—ACCESS TIME vs CAPACITANCE

INTRODUCTION


These curves for the 4 Meg DRAM show typical access times with different capacitive loading. For worst-case

design limits, the system designer should refer to the individual data sheets.


NEW TECHNICAL NOTE




tAA vs Capacitance
25°C




tAA vs Capacitance
85°C




tCPA vs Capacitance
25°C




tCPA vs Capacitance
85°C



tOE vs Capacitance
25°C



tOE vs Capacitance
85°C



TECHNICAL NOTE

MT3D19 AND MT9D19 COMPATIBILITIES

NEW TECHNICAL NOTE

INTRODUCTION

Converting from the nine-chip 1 Meg x 9 memory module (MT9D19) to the three-chip 1 Meg x 9 memory module (MT3D19), introduces four potential system incompatibilities. The incompatibilities involve $\overline{\text{CAS-BEFORE-RAS}}$ (CBR) REFRESH, test mode entry, power-up and refresh addressing. Understanding and providing for these incompatibilities will offer designers and system users better compatibility between these two versions of the 1 Meg x 9, 30-pin memory module.

REFRESH

The most commonly used refresh mode of the MT9D19 is the CBR REFRESH cycle. The CBR for the MT9D19 specifies the $\overline{\text{WE}}$ pin as a "don't care" (Figure 1). The MT3D19, on the other hand, specifies the CBR REFRESH mode with the $\overline{\text{WE}}$ pin held at a voltage HIGH level (Figure 2). A CBR cycle with $\overline{\text{WE}}$ LOW will put the MT3D19 into the JEDEC-specified test mode (WCBR). Therefore, existing systems looking at migrating from the MT9D19 to the MT3D19 should insure that $\overline{\text{WE}}$ is HIGH for CBR REFRESH operation (Figure 3).

TEST MODE

A CBR cycle with $\overline{\text{WE}}$ LOW will put the MT3D19 into the JEDEC standard test mode. Since the edge connector of the MT9D19 does not supply the required connection to the Test Function pin of the DRAMs, the MT9D19 cannot be placed into test mode.

POWER-UP

The MT3D19 JEDEC test mode constraint may introduce another problem. The MT9D19 POWER-UP cycle requires a 100 μ s delay followed by any eight $\overline{\text{RAS}}$ cycles. The MT3D19 POWER-UP cycle is more restrictive in that eight $\overline{\text{RAS}}$ ONLY or CBR REFRESH ($\overline{\text{WE}}$ held HIGH) cycles must be used. The restriction is needed since the MT3D19 may

power-up in the JEDEC-specified test mode and must exit out of the TEST MODE. The only way to exit the JEDEC TEST MODE is with either a $\overline{\text{RAS}}$ ONLY or a CBR REFRESH cycle ($\overline{\text{WE}}$ held HIGH). Hence those designs that plan to use both modules need to execute eight $\overline{\text{RAS}}$ ONLY or CBR ($\overline{\text{WE}}$ held HIGH) REFRESH cycles after the required 100 μ s delay from power on.

REFRESH ADDRESSING


To retain memory cell data in its correct state, the MT9D19 requires executing any $\overline{\text{RAS}}$ REFRESH cycle (READ, WRITE, $\overline{\text{RAS}}$ ONLY, CBR, OR HIDDEN) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms, regardless of sequence. Compare this to the MT3D19, which requires executing any $\overline{\text{RAS}}$ REFRESH cycle (READ, WRITE, $\overline{\text{RAS}}$ ONLY, CBR, OR HIDDEN) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses A0-A9 are executed at least every 16ms, regardless of sequence. The MT3D19 must have $\overline{\text{RAS}}$ addresses A0-A9 as part of the memory cell data refreshing scheme, whereas the MT9D19 requires only $\overline{\text{RAS}}$ addresses A0-A8. This requires that those designs planning to use both the MT9D19 and MT3D19 modules must be able to refresh all combinations of 1,024 addresses (A0-A9) at least every 16ms.

SUMMARY


In summary, a system that is compatible with both the MT3D19 and MT9D19 modules must support the following:

- The CBR REFRESH must require $\overline{\text{WE}}$ to be HIGH.
- The eight $\overline{\text{RAS}}$ wake-up cycles must be either $\overline{\text{RAS}}$ ONLY or CBR REFRESH cycles ($\overline{\text{WE}}$ held HIGH).
- To retain memory cell data in its correct state, the system must have $\overline{\text{RAS}}$ addresses A0-A9 as part of the memory cell data refreshing scheme over the 16ms period (i.e. 15.6 μ s address to address refresh rate).


MT9D19
CBR REFRESH CYCLE
(WE = DON'T CARE)



MT3D19
CBR REFRESH CYCLE



COMPARISON OF 4 MEG TEST MODE AND WCBR TO 1 MEG CBR



DON'T CARE

NEW
TECHNICAL NOTE

TECHNICAL NOTE


256K x 16/512K x 8— ACCESS TIME vs CAPACITANCE

INTRODUCTION


These curves for the 256K x 16 DRAM show typical access times at $V_{CC} = 4.5V$ with different capacitive loading. For

worst-case design limits, the system designer should refer to the individual data sheets.


tCAC vs Capacitance
85°C



tTRAC vs Capacitance
85°C



tAA vs Capacitance
85°C



NEW TECHNICAL NOTE

NEW
TECHNICAL NOTE

TECHNICAL NOTE

CONTROLLER SUPPORT FOR EXTENDED DATA-OUT DRAMs

INTRODUCTION

The advent of extended data-out (EDO) DRAMs has given system designers the possibility of greatly improving the performance of the memory subsystem. EDO functionality provides faster PAGE MODE cycle times by allowing data to remain or appear on the outputs after CAS has gone HIGH (please refer to technical note TN-04-21, "Reduce DRAM Cycle Times with Extended Data-Out"). A variety of controller manufacturers are planning to support EDO

DRAMs in their graphics controllers and PC chip sets. This technical note lists a few manufacturers of controllers or chip sets who plan to support the EDO feature on DRAM products.

MICRON DEVICES

Micron has a full range of EDO DRAMs slated to support EDO requirements.

MICRON DEVICES

PART NUMBER	CONFIGURATION	VCC	FEATURES
MT4C16270	256K x 16	5V	2 CAS, Symmetrical Addressing
MT4LC16270	256K x 16	3.3V	2 CAS, Symmetrical Addressing
MT4LC4007	1 Meg x 4	3.3V	Standard or SELF REFRESH versions
MT4LC4M4E9	4 Meg x 4	3.3V	4K rows, standard or SELF REFRESH versions, 300mil
MT4LC2M8E7	2 Meg x 8	3.3V	2K rows, standard or SELF REFRESH versions, 300mil

CONTROLLERS

Several controller manufacturers have already committed support or plan to support EDO DRAMs and have provided the information listed below. Call Micron

DataFax at 208-368-5800 for revised lists of companies that have been identified and confirmed.

CONTROLLER MANUFACTURERS

COMPANY	PART NUMBER	NOTES	PHONE NUMBER
• Chips & Technologies	C & T is currently supporting EDO DRAMs, as well as planning support in future products.		408-434-0600 ext. 4232
• Cirrus Logic	GD5429	EDO DRAM support up to 2MB of memory Support for 256K x 16 EDO 32-bit DRAM bus interface Samples 1Q94	510-623-8300
	GD5430	EDO DRAM support up to 2MB of memory Support for 256K x 16 EDO 64-bit DRAM bus interface Samples 1Q94	

NEW TECHNICAL NOTE

CONTROLLER MANUFACTURERS (continued)

COMPANY	PART NUMBER	NOTES	PHONE NUMBER
• S3	Vision864	EDO DRAM support up to 4MB of memory Support for 256K x 16 EDO DRAM 64-bit DRAM bus interface PCI and local bus support Samples 4Q93, Product 1Q94	408-980-5401
• VLSI	VLSI has plans to support EDO DRAMs with future products.		
• Xtechnology	Xtechnology has plans to support EDO DRAMs in 1994.	EDO DRAM support 64-bit DRAM bus interface	408-986-5000

NEW
TECHNICAL NOTE

TECHNICAL NOTE

88-PIN DRAM CARDS

INTRODUCTION

Just as SIMMs began a new period in memory placement and packaging in the 1980s, the 88-pin DRAM card promises to have an equal impact on the industry in the 1990s. The 88-pin DRAM card combines the architecture of a SIMM with a memory card form factor to create a high density, easy-to-use memory device. No longer do end-users have to disassemble their systems and risk ESD damage to add more SIMM modules or memory boards. Finally, a sensible approach to memory packaging has arrived.

For engineers, Micron's 88-pin DRAM cards offer a significant improvement in the way system designers manage main and add-in memory. DRAM memory cards require less system interface logic, they pack more memory into a given area than SIMM modules and they are better able to withstand more use and abuse than contemporary memory upgrade schemes. All this functionality is contained in a convenient, portable and standardized package.

Standards for the 88-pin DRAM card have been jointly ratified by the three major standard-setting bodies: PCMCIA, JEDIA and JEDEC. As a companion to the 68-pin memory card, or by itself, the 88-pin DRAM card will enhance your product design or offerings.

DRAM cards provide a rigid and durable enclosure for the printed circuit board and memory devices contained within. The card's physical dimensions are 2.126 ±0.004 inches wide by 3.37 ±0.004 inches long by 0.129 ±0.004

inches thick, which is about the same dimension as a credit card, though three times its thickness.

Once assembled, the strength of the DRAM card surpasses that of SIMM modules. Moreover, since the card's components are not subjected to direct physical contact by the user, it can withstand casual, even abusive, handling much better than a SIMM module. When a SIMM module is installed, removed or transported, there is a risk of inflicting damage due to ESD. The card is made with a conductive plastic that allows static charges to be safely dissipated to the ground pins via a High-Z path.

DRAM cards are designed to ease facilitation. Though the DRAM cards appear to function like 72-pin SIMM modules, significant differences favor the DRAM card. For example, the DRAM card provides its own buffering for its control lines, relieving the system board. Furthermore, buffering enhances system performance, both from noise reduction and reduced capacitive loading of the control lines.

The DRAM cards are preferable to SIMMs in small profile notebook and palmtop computers, because the cards offer a twofold improvement in board area usage. Proper choice of receptacle connector for the system board provides the ability for hot insertion or removal, which is impossible for a SIMM module. And the DRAM card's size and ruggedness make it ideal for mainframe or industrial applications.

TECHNICAL NOTE

Table 1
MEMORY ADDRESS RANGE

DRAM ADDRESS SPACE PER BANK	MEMORY ADDRESS RANGE					
	PRESENCE-DETECT BITS					TOTAL MEMORY SIZE
	PD1	PD2	PD3	PD4	PD5 = 0	PD5 = 1
no card installed	1	1	1	1	n/a	n/a
256K	0	0	0	0	1MB	2MB
512K	1	0	0	0	2MB	4MB
1 Meg	0	1	0	0	4MB	8MB
2 Meg	1	1	0	0	8MB	16MB
4 Meg	0	0	1	0	16MB	32MB
8 Meg	1	0	1	0	32MB	64MB
16 Meg	0	1	1	0	64MB	128MB

PRESENCE-DETECT DEFINITIONS FOR THE 88-PIN DRAM CARD

It is necessary to clarify the presence-detect definitions for the 88-pin DRAM cards. The eight presence-detect pins are divided into four groups, consisting of memory size (four bits), number of DRAM banks (1 bit), DRAM access timing (two bits) and refresh control (1 bit). As shown in Table 1, presence-detect bits are defined as 0 = ground, 1 = open.

Presence-detect bits PD1, PD2, PD3 and PD4 relate to the byte size of the card or its memory address range. The PD5 presence-detect indicates the number of memory banks present on the card. The card will be provided with either one or two banks (32- and 36-bit versions) or two or four banks (16- and 18-bit versions).

For 32- and 36-bit applications, PD5's definition relates to whether one or two banks are present. Each bank is defined by two \overline{RAS} lines. In other words, both \overline{RAS} lines should be activated simultaneously for a 32- and 36-bit word access. When PD5 = 0, there is one bank present, activated by $\overline{RAS0}$ and $\overline{RAS2}$. When PD5 = 1, there are two banks present. Bank 1 is activated by $\overline{RAS0}$ and $\overline{RAS2}$ while Bank 2 is activated by $\overline{RAS1}$ and $\overline{RAS3}$.

For 16- or 18-bit applications, PD5's definition relates to whether two or four banks are present. Each bank is defined by a single \overline{RAS} lines. When PD5 = 0, two banks are present, activated by $\overline{RAS0}$ and $\overline{RAS2}$. When PD5 = 1, two additional banks are present, activated by $\overline{RAS1}$ and $\overline{RAS3}$. A logical progression within the system's address space would be $\overline{RAS0}$, $\overline{RAS2}$, $\overline{RAS1}$ and $\overline{RAS3}$ in that order. For a 36-bit data bank interpreted as an 18-bit card, \overline{RAS} relates to the data bus as shown in Table 2.

The PD6 and PD7 presence-detects indicate the access time of the card from \overline{RAS} true to data-out. They are defined in Table 3.

The PD8 presence-detect is related to the refresh type of the card, either SELF REFRESH when PD8 = 0, or an extended refresh when PD8 = 1. Presently, all DRAM cards will leave PD8 open, indicating that the system should provide refreshing, preferably a \overline{CAS} -BEFORE- \overline{RAS} type of refresh. This allows an address-independent refresh, which allows interchangeability among different card types.

TECHNICAL NOTE

Table 2
 \overline{RAS} RELATION TO DATA BUS

$\overline{RAS0}$	D0-D17	Bank 1
$\overline{RAS1}$	D18-D36	Bank 2
$\overline{RAS2}$	D0-D17	Bank 3
$\overline{RAS3}$	D18-D36	Bank 4

Table 3
DATA-OUT ACCESS TIME

ACCESS TIME	PD7	PD6
100ns (or 50ns for future cards)	0	0
80ns	0	1
70ns	1	0
60ns	1	1

Table 4
32-BIT PRODUCT OFFERINGS

PRODUCT NUMBER (32-BIT SERIES)	MEMORY SIZE (MB)	WORD LENGTH (BITS)	POWER SUPPLY	SPEED
MT8D88C132-xx	4	16, 32	5V	60-80ns
MT8D88C132V-xx	4	16, 32	3.3V	70-100ns
MT16D88C232-xx	8	16, 32	5V	60-80ns
MT16D88C232V-xx	8	16, 32	3.3V	70-100ns
MT8D88C432-xx	16	16, 32	5V	60-80ns
MT8D88C432V-xx	16	16, 32	3.3V	60-80ns
MT16D88C832-xx	32	16, 32	5V	60-80ns
MT16D88C832V-xx	32	16, 32	3.3V	60-80ns

PRODUCT OFFERING

DRAM cards are offered through Micron. The current product spectrum provides memory sizes from 4 MB to 32 MB with x16/x32 data path, and both 5V and 3.3V operation. Micron's product offering is shown in Table 4. The series is provided with speed grades from 80ns to 60ns. This is specified with a -8, -7 or -6 suffix to the part number

where "xx" is shown. The cards use low-power, extended-refresh DRAMs. Cards using a 3.3V supply have their part number appended with a "V" option.

In addition, all versions of the standard DRAM card are available in a two-inch-long, bufferless version. Contact Micron for further details

SERVICES

Micron stands ready to help customers who wish to enter the IC DRAM card market with proprietary solutions. Our staff engineers are well-versed in the design of boards for the entire PCMCIA/JEDEC/JEIDA arena. If one of our standard products does not meet your current needs, we are ready and able to design a custom solution for you.

For customers desiring a standard product under private label, Micron can supply current products labeled and marked in virtually any manner the customer wishes. Simply supply us with the desired artwork and markings—Micron will do the rest.

Often overlooked by companies considering entrance into the DRAM card market are the mechanical considerations. Micron has invested considerable time and effort into developing superior card frames, covers and components. Our custom design services break down the significant entry barriers to this burgeoning market and will get your product to market on time and on budget. Design services include:

- Design from concept
- Schematic capture
- Board layout
- Enclosure design
- Thermal and signal noise analysis
- Custom marking
- Comprehensive testing
- Connector redesign
- ASIC solutions
- Packaging solutions

Applications engineering assistance is also available from 8 a.m. to 5 p.m. Mountain Time by calling 208-368-3900.

The DRAM card arena is very fast-paced. Product development and introduction will quickly outdate current information. When contemplating a design in this arena, please call us for the latest product datasheets and design guidelines.

DRAMs	1
SYNCHRONOUS DRAMs	2
DRAM MODULES	3
DRAM CARDS	4
TECHNICAL NOTES	5
PRODUCT RELIABILITY	6
PACKAGE INFORMATION	7
SALES INFORMATION	8

OVERVIEW

Product reliability is a product's ability to function within given performance limits, under specified operating conditions over time. This section contains a brief overview of some of the issues that affect the reliability of IC devices and briefly describes Micron's reliability program.


For a more in-depth discussion of reliability, please refer to Micron's Quality/Reliability literature.

RELIABILITY GOALS

When we discuss reliability goals of semiconductor ICs, we typically refer to the traditional reliability curve of component life. The reliability curve, or "bathtub curve,"

appears below, where $h(t)$ is the hazard rate or the probability of a component failing at t_{j+1} in time if it has survived at time t_j .

The reliability curve in Figure 1 is divided into three segments: infant mortality, random failures and wearout. The term "infant mortality" refers to those ICs that would fail early in their lives due to manufacturing defects. To screen out such failures, Micron evaluates all our products using intelligent burn-in. This unique AMBYX® intelligent burn-in/test system developed by Micron is described in the following section.



**Figure 1
RELIABILITY CURVE**

RELIABILITY

MICRON'S AMBYX® INTELLIGENT BURN-IN AND TEST SYSTEM

Burn-in refers to the process of accelerating failures that occur during the infant mortality phase of component life to remove the inherently weaker devices. The process has been regarded as critical for ensuring product reliability since the beginning of the semiconductor industry. To effectively screen out infant mortalities, Micron believes it is critical to functionally test devices several times during the burn-in cycle without removing them from the burn-in oven. In 1986, when we were unable to find a system that met our requirements, we introduced the concept of "intelligent" burn-in and developed the AMBYX® intelligent burn-in and test system. Today, we use AMBYX to test every component product we make.

With AMBYX, we can determine if the failure rate curves of individual product lots reach the random failure region of the bathtub curve by the end of the burn-in cycle. We subject product lots that do not exhibit a stable failure rate to additional burn-in. This burn-in flow also brings to our attention the slightest variation in a product's failure rate.

Since AMBYX allows us to test devices for functionality without removing them from the burn-in oven, we effectively eliminate failures resulting from handling, thereby minimizing "noise" from the test results. During the test phase, output produced by the devices under test is compared to the pattern expected. If a discrepancy occurs, AMBYX records the failure and provides the bit address, device address, board address, temperature, Vcc voltage, test pattern and time set.

During the burn-in cycle itself, devices are functionally tested in four intervals. The first test begins at room temperature. Then we ramp up the oven to 85°C for more functional testing. This enables us to detect thermal intermittent failures, another unique feature of intelligent burn-in. We conduct the next test at 125°C — any device that does not pass this sequence is eliminated. As the

burn-in process continues, the devices are dynamically stressed at high temperature and voltage for a given number of hours. At the end of this period, we functionally test all devices again, followed by another burn-in cycle and further tests. This sequence is repeated four times on every device in every production lot.


These test results allow us to identify individual failures after each burn-in cycle. Figure 2 illustrates how the four burn-in and test cycles flow. The typical test results shown make up the first portion of the bathtub curve of component reliability.

There are two important reasons why Micron conducts the last two burn-in and test periods (or "quarters") at lower Vcc than the first two portions. First, we want the several million device hours that we accumulate weekly on production lots to be conducted at stress conditions identical to the conditions for the extended high-temperature-operating-life (HTOL) test used by IC manufacturers to compute random field failure rates. Second, we want to be sure we are not introducing new failure modes unrelated to normal wearout, such as VOS, by testing them at extremely elevated conditions.

Control charts, such as the one shown in Figure 3, alert us to trends in lot failure rates. When we detect an upward trend in a failure rate, we correlate the lots that need additional burn-in with all the variables that might be influencing the increased rate. Such variables could include fabrication and assembly equipment, manufacturing shifts and time frames when the lots were processed through specific steps.


The overall benefits of intelligent burn-in are wide ranging. Intelligent burn-in allows us to identify early-life failures and failure mechanisms as they would actually occur in customer applications. It also allows us to identify problem lots that, if undetected, could contribute substantially to infant mortalities.

**Intelligent
Burn-In and Test
Flow**



**Bathtub Curve of
Component Reliability
(individual production lots)**

**Figure 2
AMBYX BURN-IN/TEST FLOW AND TEST RESULTS**



**Figure 3
AMBYX FOURTH QUARTER FAILURES**

RELIABILITY

**ENVIRONMENTAL PROCESS
MONITOR PROGRAM**

Micron's environmental process monitor (EPM) program is designed to ensure the reliability of our standard products. Under this program, we subject weekly samples of our various product and package types to a battery of stress tests.

During these tests, we stress the devices for many hours under conditions designed to simulate years of normal field

use. We then apply equations derived from intricate engineering models to the data collected from the accelerated tests. From these calculations, we are able to predict failure rates under normal use. Figure 3 shows the conditions for these tests, known as environmental stress tests. The EPM program described in Figure 4 is for Micron's 4 Meg DRAM.

RELIABILITY

TEST NAME AND DESCRIPTION	TEST DURATION	BIWEEKLY SAMPLE SIZE
HIGH TEMPERATURE OPERATING LIFE (125°C, 6V, Checkerboard/Checkerboard Complement Pattern)	1,008 Hours	150 Devices
TEMPERATURE AND HUMIDITY (85°C, 85% RH, 5.5V, Alternating Bias)	1,008 Hours	150 Devices
AUTOCLAVE (121°C, 100% RH, 15 PSI, No Bias)	96 Hours	50 Devices
LOW TEMPERATURE LIFE (-25°C, 7V, Checkerboard/Checkerboard Complement Pattern)	1,008 Hours	15 Devices
TEMPERATURE CYCLE (0°C for 15 min., +125°C for 15 min, air to air)	1,000 Cycles	50 Devices
THERMAL SHOCK (-55°C for 5 min., +125°C for 5 min., liquid to liquid)	700 Cycles	50 Devices
HIGH TEMPERATURE STORAGE (150°C, No Bias)	1,008 Hours	50 Devices
ELECTROSTATIC DISCHARGE (+ and -)	MIL-STD-3015.7	40 Devices
Vcc LATCH-UP (MIN voltage, 25°C)	—	10 Devices
SYSTEM SOFT ERROR (4.5V, 0.3ms, Checkerboard/Checkerboard Complement Patterns)	168 Hours	2,010 Devices

NOTE: Samples used in the EPM program are taken from five different lots at finished goods. Before being subjected to environmental testing, all surface-mount products are run twice through an infrared (IR) reflow furnace, reaching a peak temperature of 240°C.

Figure 4
SAMPLE ENVIRONMENTAL PROCESS MONITOR – 4 MEG DRAM

FAILURE RATE CALCULATION

The failure rate during the useful life of a device is expressed as percent failures per thousand device hours or as FITs (failures in time, per billion device hours). Using Micron's 4 Meg DRAM as an example, the failure rate is calculated as follows:

$$\text{Failure Rate} = \frac{P_n}{\text{Device hours} \times \text{AF}}$$

where: Pn = Poisson Statistic (at a given confidence level). In our example given seven device failure, Pn = 8.390 at 60 percent confidence level.

Device hours = sample size multiplied by test time (in hours) In our example, device hours equal 7.803×10^6 in an accelerated environment.

AF = acceleration factor between the stress environment and typical use conditions. For the 4 Meg DRAM, the acceleration factor between 125°C, 6V (HTOL stress conditions) and 50°C, 5V (typical operating conditions) equals 56. (Calculation of this acceleration factor is described in the following section.)

Thus, the failure rate of the Micron 4 Meg DRAM family is computed as follows:

$$\text{Failure Rate} = \frac{8.390}{(7.803 \times 10^6)(56)} = 19.200 \times 10^{-9}$$

where: total device hours at test conditions = 7.803×10^6 .
Equivalent device hours at typical use conditions (50°C, 5V Vcc) using an acceleration factor of 56 equals $56 (7.803 \times 10^6) = 437 \times 10^6$.

To translate this failure rate into percent failures per thousand device hours, we multiply the failure rate obtained from the equation above by 10^5 :

$$\text{Failure Rate} = (19.200 \times 10^{-9}) \times 10^5 = 0.0019202\% \text{ or } 0.0019\% \text{ per 1K device hours}$$

To state the failure rate in FITs, we multiply the failure rate obtained from the equation above by 10^9 :

$$\text{Failure Rate} = 19.202 \times 10^{-9} \times 10^9 = 19.202 \text{ or } 19 \text{ FIT's.}$$

ACCELERATION FACTOR CALCULATION

Again, using the 4 Meg DRAM as our example, the acceleration factor between high temperature operating life stress conditions (125°C, 6V) and typical operating conditions (50°C, 5V) is computed using the following models:

ACCELERATION FACTOR DUE TO TEMPERATURE STRESS

The acceleration factor due to temperature stress is computed using the Arrhenius equation, which is stated as follows:

$$AF_T = e^{\frac{E_a}{k} \left[\frac{1}{T_o} - \frac{1}{T_s} \right]}$$

where: k = Boltzmann's constant, which is equal to 8.617×10^{-5} eV/K.

T_o and T_s = typical operating and stress temperatures, respectively, in kelvins.

E = activation energy in eV. (For oxide defects, which is the most common failure mechanism for the 4 Meg DRAM used in our example. The activation energy is determined to be 0.3eV.)

Using these values, the temperature acceleration factor between 125°C and 50°C is computed to be 7.62.

ACCELERATION FACTOR DUE TO VOLTAGE STRESS

The acceleration factor due to voltage stress is computed using the following model:

$$AF_V = e^{\beta (V_s - V_o)}$$

where:

v_s and v_o = stress voltage and typical operating voltage, respectively, in volts

β = constant, the value of which was derived experimentally by running several sessions of Micron's intelligent burn-in test sequence at different voltages on large numbers of the device. (For the 4 Meg DRAM used in our example, β equals 2).

Thus, the voltage acceleration factor for the 4 Meg DRAM between 6V (stress condition) and 5V (typical operating condition) is computed to be 7.39.

Finally, the overall acceleration factor due to temperature and voltage stress is calculated as the product of the two respective acceleration factors or:

$$\begin{aligned} AF_{\text{overall}} &= AF_{\text{temperature}} \times AF_{\text{voltage}} \\ &= 7.62 \times 7.39 \\ &= 56 \end{aligned}$$

OUTGOING PRODUCT QUALITY

Before being sent to our finished goods area, where products are prepared for shipping, a special unit within the quality assurance department takes a sample from each production lot. These samples are subjected to visual and electrical testing to measure the acceptable quality level (AQL) of all outgoing product. Test flows for new products that have not met required production volume and ppm levels are more comprehensive than for mature products. Over a period of time, as a product matures, the objective is to eliminate those tests which devices never fail. AQL testing, although it is performed on only a small percentage of each product, is much more exhaustive. Conducted at spec conditions without guardband for every known timing, pattern and background, it is a sanity check on the production test flow. Its purpose is to detect subtle shifts in defect mechanisms which the production test flow may not catch.


Visual testing for mechanical defects consists of visual inspection of the sample devices for any physical irregularities that could negatively affect device performance. If a sample device is found to have, for example, a bent lead, a package irregularity or excess solder, the entire lot is returned to our test area for a 100 percent visual inspection.

Electrical testing of the sample devices is performed using automatic test equipment (ATE) systems. Testing is conducted at 0°C, or room temperature (~25°C) and at 70°C. Should an electrical failure occur, a quality assurance engineer further evaluates the failing device. After completing this analysis, the quality assurance engineer determines which production monitor/test should have caught the failure, and the devices are retested beginning at that point in the test flow. These are important steps to preserve the integrity of our test process.

AUTOMATED DATA CAPTURE AND ANALYSIS

Micron has developed a sophisticated data capture and analysis system with a computer network tailored to the needs of quality IC manufacturing. Figure 5 shows the

various functional areas that provide the input to our VAX data bases.



**Figure 7
STATISTICAL CORRELATION**

DATA CAPTURE

Automated, real-time data capture makes real-time charting (\bar{X} and R charts, etc.) of all critical operations and processes possible and ensures that appropriate personnel know of any unexpected variation on a timely basis. As production lots move through each manufacturing step, detailed information (including step number, lot number, machine number, date/time, and operator number) is entered into the production data base. Automated, highly-programmable measurement systems capture a host of parameters associated with equipment, on-line process material and environmental variables.

STATISTICAL TECHNIQUES AND TOOLS

By using highly flexible, on-line data extraction programs, system users can tap this vast data base and design their own correlation and trend analyses. Because we can correlate process variables to product performance, we can make on-line projections of the quality of our finished product for a given lot or process run. In addition, we can estimate the impact of process improvements on quality well in advance and can make the impact of process deviations more visible to our engineers. This approach allows us to model yield and quality parameters based on on-line parameters. We then use this model to predict the final product results through the following means:

GROUP SUMMARIES

Summaries, which provide the means and standard deviations of user-defined parametrics, enable system users to compare the parametric values of production lots as well as special engineering lots.

TREND ANALYSIS

Trend charts are routinely generated for critical parameters. System users can plot the means and ranges of any probe or parametric data captured throughout the manufacturing process.

CORRELATION ANALYSIS

Correlation analysis can be performed on any combination of factors, such as equipment, masks or electrical parameters. One report, regularly produced and disseminated to key personnel, takes two groups of lots (one with a high failure rate, the other with a low failure rate) and identifies all the pieces of equipment that are common to one or the other group. The report quickly alerts us to any correlation between a lot with a high failure rate and particular piece(s) of equipment in the wafer fabrication or assembly areas.

Another regularly produced report analyzes a user-

selected set of database parametrics against an index, such as manufacturing yield. Lots are divided into three subgroups (upper yielding, middle yielding and lower yielding). The report then correlates the yields with all electrical parametric values taken on individual lots at wafer sort. It helps us determine which processing step may have caused the yields to vary among the three subgroups.

STATISTICAL PROCESS CONTROL (SPC) CHARTS

Micron employs SPC control charts throughout the company to monitor and evaluate critical process parameters, such as critical dimensions (CDs), oxide thickness, chemical vapor depositions (CVDs), particle counts, temperature and humidity, and many other critical process and product quality parameters.

OVERLAYS OR WAFER MAPS

Maps, which are produced for all wafers during probe, show various parameters as a function of position on the wafer and are very useful for problem isolation. Maps may be analyzed individually or in groups. For example, wafers from an entire lot may be analyzed in relation to one particular parameter.

RS/1 DISCOVER/EXPLORE/MULREG


This analysis software is used for experimental design and evaluation of results. The statistical approach supported by this software (*t* tests, ANOVA tables, multiregression analysis, etc.) has proven invaluable in reducing time expended for product development and trouble-shooting. It is also used to determine the relationships between process output, probe and parametric data. Using multiregression analysis, for example, we are able to determine the relationship between L effective and CD dimensions to the speed of a device.

The use of automation in data capture, analysis and feedback greatly enhances the flexibility and speed with which we can view all aspects of the manufacturing process. This effective data analysis and feedback system helps to reduce parametric deviations, improve margin to specifications, increase manufacturing yields and provide more accurate fabrication output planning.

GAUGE CAPABILITY STUDIES

These studies are performed on both new and existing equipment. Gauge studies help us understand the cause of variation in a measurement process and determine the amount of variation in the system.

FABRICATION*



Incoming

Verification that the starting material is clean, uniform and compliant with all requirements. Each wafer receives an individual laser scribe for total product traceability.

Photolithography

Wafers are coated with a layer of light-sensitive photoresist. Specified sections of the wafer are exposed by projecting ultraviolet light onto the wafer through a mask. The exposed photoresist hardens and becomes impervious to etchants.

Etch

The areas of the wafer not protected by the exposed photoresist are removed by either plasma (dry etch) or acid (wet etch). The photoresist is then cleaned ("stripped") off of the wafer, leaving a pattern in the exact design of the mask.

Implant

Wafers are bombarded with positively or negatively charged dopant ions, which are implanted into the silicon. This process changes electrical characteristics in selective areas of the silicon. This is called "doping" and forms conductive regions on the wafer.

Diffusion

Silicon dioxide, nitride and polysilicon layers are formed on the wafer during a number of high-temperature furnace processes. The wafers are exposed to various gases which either react with the silicon, causing it to oxidize and form an SiO₂ layer or react with each other, forming poly and nitride deposits. These layers are patterned using photolithography and form the layers of the diodes, transistors and capacitors of the circuit. High temperature furnaces are also used to introduce and diffuse dopants into the wafers.

Metal

A thin layer of aluminum or other metal is deposited and patterned, forming interconnections between various regions of the die.

Passivation

The fabrication process is completed by forming a final glass layer on the wafer. This layer protects the circuits from contamination or damage through the testing and packaging process flows.

Probe

When the fabrication process is complete, each wafer consists of many die. Each individual die on the wafer is taken through a series of tests. A computer attached to a probe card tests the die and produces a "wafer map," storing data on each functioning (good) die. All data is collected and stored for each die. Wafermaps are used in assembly to ensure that only good die are packaged.

Assembly (see next page)

RELIABILITY

*This flow is general and based on DRAM products.

ASSEMBLY*

FABRICATION

WAFER SAW

DIE ATTACH

DIE ATTACH CURE

WIRE BOND

DIE COAT

DIE COAT CURE

MOLD

LASER MARK

DEFLASH

POST-MOLD CURE

TRIM/FORM

LEAD FINISH

TO TEST

Fabrication

Before assembly, incoming raw silicon wafers are processed through a myriad of fabrication steps. This fabrication process yields fully-fabricated wafers containing complete, functioning circuitry in die form. These wafers go to assembly so each individual die may be separated and packaged prior to final testing.

Wafer Saw

Wafers that have finished fab processing and probe are automatically mounted on a carrying film. The wafer is then sawed using an automated, high-speed diamond blade and high-pressure water. This separates each individual die from the others on the wafer without disturbing the carrying film.

Die Attach

With automated pick-and-place equipment, the good die as specified by the probe "wafer map" are removed from the carrier film. Each die is attached to a leadframe with a layer of adhesive.

Die Attach Cure

The die-attached leadframes are cured in an oven for two and one-half hours to fully polymerize the die attach adhesive.

Wire Bond

With high-speed automated equipment, interconnections are made with gold wire the diameter of a human hair. These interconnections are between the aluminum circuit on the die and the lead fingers of the leadframe.

Die Coat

Poly inside die coat is drop-dispensed onto the wirebound die. The diecoat protects the surface of the die during the subsequent encapsulation step.

Die Coat Cure

To fully polymerize the die coat, the die-coated leadframes are cured for six hours in an oven that reaches 265°C.

Mold

A heated mold with a hydraulic press is used to transfer hot thermosetting plastic into mold cavities where the leadframe is placed. This encapsulation protects the die and the interconnections throughout the useful life of the product.

Laser Mark

A laser mark is scribed on the bottom side of the package. This mark is a code used to identify the assembly manufacturing lot.

Deflash

Prior to lead-finish processing, the leadframes are run through chemical baths to remove contaminants. This process is known as deflash.

Post-Mold Cure

Molded leadframes are placed in an oven for four and one-half hours at 175°C to complete the polymerization of the epoxy encapsulant.

Trim/Form

A press with a tool set is used to cut and form leads of the lead frame into specified shapes. Some packages have leads formed for surface-mount applications. Other packages have leads for through-hole applications.

Lead Finish


Each package is given a lead finish of tin/lead (solder) to ensure reliable application by the customer.

Test (see next page)

RELIABILITY

*This flow is general and based on DRAM products.

TEST*



Assembly

Fully fabricated silicon wafers reach assembly after each die has been probed to screen out failures. Passing chips are then carried through a number of steps to become individual units in leaded packages.

Hot Pregrade

All testing (including speed sorting, parametric and functional testing) is conducted at 85°C; parts are tested for speed grade and functionality. Parametric tests are performed to detect opens, shorts, input/output leakage, input/output high and low levels and standby current. Functional tests include low and high Vcc margin, Vcc bump, speed sorting, dynamic and static refresh, long tRAS and tCAS lows, and a full range of algorithms and data backgrounds to verify AC parameters. Specific tests and temperatures are incorporated as applicable for specific products.

Marking

Devices are marked with ink with the following information: year, special process designator, part type, package type and speed grade.

Burn-in

Micron uses its exclusive AMBYX® intelligent burn-in and test system to screen out infant mortalities. Devices are dynamically burned-in, using checkerboard/checkerboard complement patterns in four intervals under the following conditions: 125°C, 7V Vcc for the first three intervals and 125°C, 6V Vcc for the final interval. Functional testing is performed at 85°C and back to 25°C AMBYX tests for thermal intermittent opens. Devices are also functionally tested at burn-in conditions (125°C, 7V) at the beginning of the burn-in cycle to verify that the devices under test are being properly exercised.

Cold Test

Micron also uses its AMBYX test system to perform functional pattern tests at ambient, cold and hot temperatures. Low and high Vcc margin, dynamic (distributed only) and static refresh, long tRAS and a full range of algorithms and data backgrounds are performed at temperatures ranging from -10°C to 90°C. To insure wire-bond integrity, testing is performed while temperature are ramped from 25°C to -10°C and back to 25°C.

Ambient Postburn

Parametric and functional tests are conducted at 25°C. Parametric tests are performed to detect opens, shorts, and input/output leakage, and to determine whether input/output high and low levels and standby and operating currents are within specified limits. Functional tests include low and high Vcc margin, Vcc bump, speed verification, dynamic (distributed and disturbed) and static refresh, long tRAS and tCAS lows, and a full range of algorithms and data backgrounds to verify AC parameters.

Hot Final

All testing (including speed grade verification and parametric and functional testing) is conducted at 78°C. Parametric tests are performed to detect opens, shorts, and input/output leakage and to determine whether input/output high and low levels, and standby and operating currents are within specified limits. Functional tests include low and high Vcc margin, Vcc bump, speed verification, dynamic (distributed and disturbed) and static refresh, long tRAS and tCAS lows, and a full range of algorithms and data backgrounds to verify AC parameters.

Scanner

Devices are optically scanned by an automated scanning machine for bent leads, incorrect splay, coplanarity failures and tweeze failures. Passing and failing parts are then sorted into appropriate bins.

Visual Inspection

All devices determined functional are visually inspected for cosmetic defects such as bent leads, poor marks, broken packages and poor solder. Defective products are removed and repaired, if possible. Data on the type of defects found is carefully recorded and used for improving the manufacturing processes in both assembly and test.

AQL

A quality assurance monitoring program oversees the electrical and environmental performance of all production lots. New products which have not met required production volume and ppm levels are held at this stage until it is confirmed that electrical and environmental test results meet Micron's requirements.

Packaging

Devices are prepared for shipping. They may remain in tubes or they may be mechanically placed in tape-and-lead packages, ready for application in automatic pick-and-place machines. Products will be either dry-packed in vacuum sealed bags, or placed in black antistatic bags.

Finished Goods

Devices are shipped through a system that maintains lot identity.


RELIABILITY

*This flow is general and is based on DRAM and VRAM products.

DRAMs	1
SYNCHRONOUS DRAMs	2
DRAM MODULES	3
DRAM CARDS	4
TECHNICAL NOTES	5
PRODUCT RELIABILITY	6
PACKAGE INFORMATION	7
SALES INFORMATION	8

PACKAGE TYPE	PIN COUNT	PAGE	PACKAGE TYPE	PIN COUNT	PAGE
PLASTIC DIP	18	7-2	TSOP	20/26	7-14
	20	7-3		24/26	7-15
PLASTIC ZIP	20	7-4		28	7-16
	PLASTIC SOJ	20/26		7-6	40/44
24/26		7-7		44/50	7-18
24/28		7-8	44	7-19	
28		7-9	MODULE SIMM	30	7-20
32		7-11		72	7-23
40		7-12	MODULE DIMM.....	168	7-32
42	7-13	DRAM CARD	88	7-40	




18-PIN PLASTIC DIP (300 mil)
DA-1



PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is $.01''$ per side.


**20-PIN PLASTIC DIP (300 mil)
DA-2**



PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.




**20-PIN PLASTIC ZIP (350 mil)
DB-1**



PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

**20-PIN PLASTIC ZIP (400 mil)
DB-2**






PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

20/26-PIN PLASTIC SOJ (300 mil)

DC-1






PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

24/26-PIN PLASTIC SOJ (300 mil)

DC-2






PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

24/28-PIN PLASTIC SOJ (400 mil)




DC-3



PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is $.01''$ per side.

**28-PIN PLASTIC SOJ (300 mil)
DC-8**






PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

28-PIN PLASTIC SOJ (400 mil)




DC-4



PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.




**32-PIN PLASTIC SOJ (400 mil)
DC-5**



PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.


**40-PIN PLASTIC SOJ (400 mil)
DC-6**



PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

**42-PIN PLASTIC SOJ (400 mil)
DC-7**




PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

20/26-PIN PLASTIC TSOP (300 mil)

DD-1




PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

24/26-PIN PLASTIC TSOP (300 mil)


DD-2



PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.


**28-PIN PLASTIC TSOP (300 mil)
DD-3**



PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

**40/44-PIN PLASTIC TSOP (400 mil)
DD-5**




PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

44/50-PIN PLASTIC TSOP (400 mil)


DD-6



PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.


**44-PIN PLASTIC TSOP (400 mil)
DD-7**




PACKAGE INFORMATION

- NOTE:**
1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

**30-PIN MODULE SIMM
DE-1**




**30-PIN MODULE SIMM
DE-2**




PACKAGE INFORMATION

NOTE: 1. All dimensions in inches (millimeters) **MAX** or typical where noted.
MIN

**30-PIN MODULE SIMM
DE-3**




**30-PIN MODULE SIMM
DE-4**




NOTE: 1. All dimensions in inches (millimeters) **MAX** or typical where noted.
MIN

PACKAGE INFORMATION

**30-PIN MODULE SIMM
DE-5**




**30-PIN MODULE SIMM
DE-6**




PACKAGE INFORMATION

NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.

**72-PIN MODULE SIMM
DE-7**




**72-PIN MODULE SIMM
DE-8**




PACKAGE INFORMATION

NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.

**72-PIN MODULE SIMM
DE-9**




**72-PIN MODULE SIMM
DE-10**




PACKAGE INFORMATION

NOTE: 1. All dimensions in inches (millimeters) **MAX** or typical where noted.
MIN

**72-PIN MODULE SIMM
DE-11**




**72-PIN MODULE SIMM
DE-12**




NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.

PACKAGE INFORMATION

**72-PIN MODULE SIMM
DE-13**




**72-PIN MODULE SIMM
DE-14**



NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.

PACKAGE INFORMATION


**72-PIN MODULE SIMM
DE-17**



PACKAGE INFORMATION

NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.


**72-PIN MODULE SIMM
DE-18**




PACKAGE INFORMATION

NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.

**72-PIN MODULE SIMM
DE-19**




**72-PIN TSOP MODULE SIMM
DE-20**



PACKAGE INFORMATION

NOTE: 1. All dimensions in inches (millimeters) ^{MAX} or typical where noted. _{MIN}


**72-PIN MODULE SIMM
DE-21**



PACKAGE INFORMATION

NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.


**168-PIN TSOP MODULE DIMM
DE-22**



PACKAGE INFORMATION

NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.


**168-PIN MODULE DIMM
DE-23**



PACKAGE INFORMATION

NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.


**168-PIN MODULE DIMM
DE-24**



PACKAGE INFORMATION

NOTE: 1. All dimensions in inches (millimeters) **MAX** or typical where noted. **MIN**


**168-PIN MODULE DIMM
DE-25**



PACKAGE INFORMATION

NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.


**168-PIN MODULE DIMM
DE-26**



PACKAGE INFORMATION

NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.


**168-PIN MODULE DIMM
DE-27**



PACKAGE INFORMATION

NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.


**168-PIN MODULE DIMM
DE-28**



PACKAGE INFORMATION

NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.


**168-PIN MODULE DIMM
DE-29**



PACKAGE INFORMATION

NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.


**88-PIN DRAM CARD
DF-1**



PACKAGE INFORMATION

NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.


**88-PIN REDUCED-LENGTH DRAM CARD
DF-2**



PACKAGE INFORMATION

NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.


**88-PIN DRAM CARD
DF-3**



PACKAGE INFORMATION

NOTE: 1. All dimensions in inches (millimeters) **MAX** or typical where noted.
MIN

**88-PIN REDUCED-LENGTH DRAM CARD
DF-4**



NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.

DRAMs	1
SYNCHRONOUS DRAMs	2
DRAM MODULES	3
DRAM CARDS	4
TECHNICAL NOTES	5
PRODUCT RELIABILITY	6
PACKAGE INFORMATION	7
SALES INFORMATION	8

CUSTOMER SERVICE NOTE

STANDARD SHIPPING BAR CODE LABELS

INTRODUCTION

Micron Semiconductor, Inc., has implemented standard bar coding labels that will accompany all shipments. These labels conform to EIA Standard 556.

Samples and tape-and-reel boxes will have their own individual bar code labels (see CSN-02). The bar code labels will allow customers to scan individual Micron containers for quick order verification. Figure 1 shows an example of the standard bar coding label.

BAR CODE INFORMATION

The information provided on the label is:

(S) — Serial: Individual box serial number

(13Q) — Special: Individual box number and total number of boxes in the shipment
(example: 2 of 10)

(Q) — Quantity: Total quantity of parts in the box

(K) — Trans ID: Customer purchase order number

(P) — Customer Product ID: Customer part number

If a customer part number is not designated, the Micron part number will be printed.

ADDITIONAL SALES INFORMATION

Ship-to-Name: Customer's name and ship-to address

Ship-From-Name: Micron name and address

Lot Date Code: Indicates date of oldest lot in the box

(S) SERIAL:	09012345	SHIP-TO-NAME	
		ADDRESS	
(13Q) SPECIAL:	X OF Y	CITY, ST	
		ZIPCODE	
(Q) QUANTITY:	500 EA	MICRON	
		2805 E COLUMBIA	
(K) TRANS ID:	PODR123456	BOISE, IDAHO	
		83706-9698	
(P) CUSTOMER PROD ID:	WH90776L12		
		LOT DATE CODE	
		9015	

SALES INFORMATION

Figure 1
STANDARD BAR CODE LABEL

CUSTOMER SERVICE NOTE

TAPE-AND-REEL/SAMPLE BAR CODE LABELS

INTRODUCTION

Micron Semiconductor, Inc., provides a standard bar code label on each individual sample and tape-and-reel box. The standard bar code label allows scanning of Micron shipping containers at a receiving dock for quick order verification.

Figure 1 shows an example of the standard bar code label.

BAR CODE INFORMATION

The information provided on the label is:

- Label 1: Individual box number (in a multibox shipment)
 Actual box number printed
 Micron part number/speed/customer code
 Part type/rev/quantity/date code of oldest lot*




Figure 1
LABEL 1

SALES INFORMATION

*Indicates that more than one date code is contained on the reel.

CUSTOMER SERVICE NOTE

SURFACE-MOUNT PRODUCTS' SPC LABELS

INTRODUCTION

Micron Semiconductor, Inc., provides an SPC label on all surface-mount products. The label is attached to the static-proof bag for products packaged in tape-and-reel as well as tubes.

Figure 1 shows an example of the standard SPC label, while Figures 2 and 3 show the difference between the labels for tubed and tape-and-reel packaged products.

DATE INFORMATION

The SPC label includes the date on which the tube or reel was hermetically sealed in drypack. It also lists the ID number of the operator who sealed the product.




Figure 1
SURFACE-MOUNT PRODUCT SPC LABEL




Figure 2
TUBED PRODUCT LABEL




Figure 3
TAPE-AND-REEL PACKAGED PRODUCT LABEL

SALES INFORMATION

CUSTOMER SERVICE NOTE

BOX AND TAPE-AND-REEL QUANTITY AND WEIGHT CHART

INTRODUCTION

Micron encourages customers to place orders in increments of standard box, tray and reel quantities whenever possible. The chart below will help determine order quantities.

ADDITIONAL SALES INFORMATION

Benefits to Micron's customers by ordering in standard quantities:

1. Cost Savings—it is less expensive to send a shipment containing full boxes.

2. Process Control—Micron's production tracking system automatically checks speeds, revs, customer codes and quantities. When standard box quantities are ordered, manual errors are eliminated, thus ensuring error-free shipments.
3. Lot Integrity—lot integrity is kept in tact when box quantities are not broken up.
4. Fewer returns—fewer errors equal fewer complaints and returns.

Part Type	Quantity Per Tray	Quantity Per Box	Lbs Per Box	Quantity Per Tube	Tape-and-Reel Quantity	Lbs Per Reel	Tape Size
DRAMs							
MT4C4MB1DW-4C4M4A1DW	—	2000	—	25	500	—	
MT4C1004DJ-4C1006DJ	—	4000	13.2	25	1000	4.1	24mm x 12mm
MT4C4001DJ-4C4003DJ	—	4000	13.2	25	1000	4.1	24mm x 12mm
MT4C1004JZ-4C4001JZ	—	2500	13.1	20	—	—	
4C4003JZ	—	2500	13.1	20	—	—	
MT4C1004TG-4C4001TG	84	1000	8.0	—	1000	2.7	24mm x 12mm
4LC4001DJ	—	4000	13.2	25	1000	4.1	24mm x 12mm
4LC4001TG	84	1000	8.0	—	1000	2.7	24mm x 12mm
MT4C1024-4C1026	—	2000	10.6	20	—	—	
MT4C1024Z-4C1026Z	—	2500	12.7	20	—	—	
MT4C1024DJ-4C1026DJ	—	4000	13.1	25	1000	4.1	24mm x 12mm
MT4C4256-4C4258	—	1800	10.7	18	—	—	
MT4C4256Z-4C4258Z	—	2500	12.7	20	—	—	
MT4C4256DJ-4C4258DJ	—	4000	13.1	25	1000	4.1	24mm x 12mm

SALES INFORMATION

CUSTOMER SERVICE NOTE

ENVIRONMENTAL PROGRAMS

INTRODUCTION

Environmental issues such as the depletion of the ozone layer by chlorofluorocarbons (CFCs) affect everyone. Micron Semiconductor, Inc., takes a proactive approach to eliminating hazardous and polluting chemicals by educating and involving our workforce in their removal. We have eliminated ozone-depleting chemicals (ODCs) from the manufacturing process. Micron is in full compliance with Section 611 of the Clean Air Act and does not have to label any product to the contrary. We believe a proactive approach to environmental responsibility is not only environmentally advantageous, but gives the company a long-term competitive advantage.

COMPLETED TEAM PROJECTS WET SIDE ECONOMIZER

This system, developed by Micron engineers in 1987, saves the company \$150,000 annually. The Wet Side Economizer uses cold air rather than refrigeration to cool the manufacturing complex. This system reduces kwh consumption by 15.1 million, which translates into a 11,174-ton reduction in CO₂ emissions, a 121-ton reduction in SO₂ emissions, and a 53-ton cut in NO_x emissions. The system earned Micron a Certificate of Recognition for Energy Consciousness from the state of Idaho and an award for Energy Innovation from the federal Department of Energy in 1991.

AQUEOUS CLEANING

Micron's Custom Manufacturing Services group researched the possibility of switching from solvent-based CFC cleaners to aqueous (water only) cleaning in early 1990. The group eliminated all CFC-based solvents in October 1991 and discovered that the new aqueous cleaning process proved more effective and cheaper than the solvent-based process.

REFRIGERANTS

Micron's Plant Operations group has installed high-efficiency purge pumps that exceed EPA specifications on refrigeration units in order to eliminate the discharge of refrigerants into the atmosphere. In addition, portable refrigerant reclaim units are used to recover and recycle refrigerants during maintenance or when equipment is retired.

FIRE EXTINGUISHERS

Micron eliminated the use of all halon fire extinguishers in 1993. They were replaced with more environmentally safe units according to their application. The quick elimination of ozone-depleting chemicals such as halon saves the company money because the price of these chemicals goes up as manufacturers discontinue their production.

WATER TREATMENT FACILITY

During the past year, Micron has allocated \$10 million for the first phase of a new industrial waste water pretreatment facility. The facility is designed to reclaim process waste waters and reduce ground water usage by 50 percent in the first phase. The final \$5 million phase, scheduled for completion in 1997, will reduce ground water use by 80 percent.

RECYCLING

Several Micron teams have developed systems to recycle items for sale to outside customers or reuse within the manufacturing process. These items include sulfuric acid, gold, various solvents and alcohols, scrap metal, wire, aluminum and steel cans, buckets and barrels, pallets, plastic, and cardboard and paper products.

GLYCOL ETHER ELIMINATION

Micron has instituted a program to eliminate glycol ethers, which have been implicated as reproductive toxins.

ONGOING TEAM PROJECTS VOLATILE ORGANIC COMPOUNDS (VOCs)

The goal of this team project is to reduce VOC emissions by 90 percent within one year.

HAZARDOUS AIR POLLUTANTS

This project focuses on reducing the use of MEK, acetone, toluene and methanol by 90 percent by the spring of 1994.

HAZARDOUS WASTE REDUCTION

This ongoing team focuses on reducing all hazardous wastes. Chemical usage is screened and chemicals containing toxic substances are included on a "hit list." The team works to reduce or eliminate the use of these hit list chemicals. If the chemical cannot be immediately eliminated,

team members work with lab staff, plant operations, and production engineering to find substitutes for the chemicals that contain the toxic substances.

POLLUTION ABATEMENT

Micron is working with a start-up company on a new approach to abating organic compounds. Our chemistry group also continuously reviews existing abatement technologies.

ENVIRONMENTAL BENCHMARKING

The benchmarking team reviews environmental programs that are successful in other semiconductor facilities and develops a shared network of information.

SUPPLIER ASSISTANCE

Micron offers assistance to suppliers to help eliminate toxic substances in chemicals or products they provide. A Micron team is currently working with suppliers to eliminate perfluorinated compounds that contribute to global warming.

COMMUNITY ASSISTANCE

Micron volunteers lab resources and provides consultation to local companies and community organizations, such as the Peregrine Fund, to help resolve industrial hygiene and environmental issues. Micron team members are active in local environmental and safety organizations and in the Community Emergency Planning Committee. They also periodically host training classes (such as Hazardous Gas Bottle Handling and Disposal) for local professional organizations.

CUSTOMER SERVICE NOTE

ELECTRONIC DATA INTERCHANGE

INTRODUCTION

Electronic Data Interchange (EDI) has become an important data transmission element in today's marketplace. Micron is ready to serve your EDI needs and encourages customer participation.

STANDARDS SUPPORTED

X.12

Micron supports versions 002000 through 003020 for all implemented transaction sets. The addition of new versions is an automated process which drives off of the standard diskettes available through Data Interchange Standards Association.

EDIFACT

Micron supports EDIFACT under the 90.1 EDIFICE guidelines for the Purchase Order (PO), PO Acknowledgment, PO Change and PO Change Acknowledgment messages.

TRANSACTION SETS

Inbound

850 - PO
860 - PO Change

840 - Request For Quote (RFQ)
830 - Forecast
846 - Inventory Inquiry / Advice
867 - Product Transfer & Resale
844 - Product Transfer Account Adjustment (PTAA)
997 - Functional Acknowledgment

Outbound

855 - PO Acknowledgment
865 - PO Change Acknowledgment
843 - Response to RFQ

856 - Advanced Ship Notice
810 - Invoice

849 - Response to PTAA

VALUE ADDED NETWORKS

A T & T

A T & T allows our partners to transmit EDI documents via standard protocol or X.400 (e-mail protocol).

Advantis

Advantis is the result of a merger between the Sears and IBM networks.

TRANSMISSION TIMES

Transmission times are 2 a.m., 10 a.m., 1 p.m., 3 p.m. and 8 p.m. MST weekdays and 1 p.m. MST on weekends. Additional transmission times can be added easily as circumstances warrant.

MICRON EDI CONTACTS

EDI Project Leader	EDI Software Development
Becka Shirrod	Tony Holden
208-368-3338	208-368-3855

STEPS TO IMPLEMENTATION

The following are typical steps taken as Micron begins exchanging EDI data with a new trading partner:

- Micron receives an implementation guide from a trading partner
- Micron's EDI team contacts the trading partner's EDI coordinator to set up a trading partnership and coordinate the transmission and receipt of test documents
- Micron receives a test EDI document from the partner's VAN and responds with the necessary acknowledgments
- Once both parties agree everything is working properly, parallel testing with EDI and paper documents begins
- Micron insures an EDI agreement has been signed and returned to the trading partner
- Paper documents are replaced with EDI documents (full production).

CUSTOMER SERVICE NOTE

RETURN MATERIAL AUTHORIZATION (RMA) PROCEDURES

HOW TO RETURN PRODUCT TO MICRON

- Obtain an RMA number (see "How to Obtain an RMA" below).
- Package product taking all antistatic precautions.
- Write RMA number on outside of box for proper routing.
- Ship package prepaid to:
Micron Semiconductor, Inc.
Attn.: RMA Area
2805 East Columbia Road
Boise, ID 83706
- If RMA is being shipped from outside of the United States, please note that Boise, Idaho, is a customs port city; reference Port City Code 2907.

HOW TO OBTAIN AN RMA NONFAILURE-RELATED RETURNS:

- If you buy direct, contact your Micron sales rep at 1-208-368-3900.
- If you buy through a Micron rep, contact that rep.
- If you buy through Distribution, contact the distributor.

Provide the Following Information:

- Micron part number, including speed and package
- Reason for return
- One of the following: PO number, invoice number, or sales order number
- One of the following: replacement parts, credit only, or refund

FAILURE-RELATED RETURNS AND/OR APPLICATION PROBLEMS:

- Contact Micron Application Engineering Department at 1-208-368-3900

Provide the Following Information:

- Micron part number, including speed and package
- Type of failure
- Name of engineer who witnessed failure or requested failure analysis report
- One of the following: PO number, invoice number, or sales order number
- One of the following: replacement parts, credit only, or refund


FAILURE ANALYSIS STANDARDS FOR RETURN MATERIAL AUTHORIZATIONS:

- Upon receipt of an RMA for failure analysis, Micron's Quality Assurance Department will provide an initial response within 48 hours.
- Micron's Quality Assurance Department will issue a completed failure analysis report within three weeks of receiving an RMA.

MICRON ACCOUNTING PROCEDURES FOR RETURN MATERIAL AUTHORIZATIONS

- **Replacements:** Replacement parts are shipped after receipt of the RMA parts. The credit memo will be applied directly to the replacement invoice. A new invoice will be sent when the replacement amount is greater than the returned amount. If this is not compatible with your accounts payable procedures, please advise your sales rep upon RMA request.
- **Credit:** A credit memo is sent out for the amount of the return upon arrival of the RMA parts. This credit memo number should be referenced when sending in payment information if intended to be used.
- **Refund:** A check request is submitted to Micron Accounts Payable upon receipt of RMA parts. A refund check is sent upon completion of the check request approval process.

EXPANDED COMPONENT NUMBERING SYSTEM



AA – PRODUCT LINE IDENTIFIER

Micron Product MT

BB – PRODUCT FAMILY

DRAM 4
 DPDRAM (VRAM) 42
 TPDRAM 43
 SRAM 5
 Synchronous SRAM 58

CC – PROCESS TECHNOLOGY

CMOS C
 Low Voltage CMOS LC

DDDD – DEVICE NUMBER

(Can be modified to indicate variations)

DRAM Width, Density
 DPDRAM (VRAM) Width, Density
 TPDRAM Width, Density
 SRAM Total Bits, Width
 Synchronous SRAM Density, Width

E – DEVICE VERSIONS

(Alphabetic characters only; located between D and F when required.)


JEDEC Test Mode (4 Meg DRAM) J
 Errata on Base Part Q

FFF – PACKAGE CODES

PLASTIC

DIP Blank
 DIP (Wide Body) W
 ZIP Z
 LCC EJ
 SOP/SOIC SG
 QFP LG
 TSOP (Type II) TG
 TSOP (Reversed) RG
 TSOP (Longer) TL
 SOJ DJ
 SOJ (Reversed) DR
 SOJ (Longer) DL

EXPANDED COMPONENT NUMBERING SYSTEM (continued)



GG – ACCESS TIME

-5	5ns or 50ns
-6	6ns or 60ns
-7	7ns or 70ns
-8	8ns or 80ns
-10	10ns or 100ns
-12	12ns or 120ns
-15	15ns or 150ns
-17	17ns
-20	20ns
-25	25ns
-35	35ns
-45	45ns
-50 (SRAM only)	50ns
-53	53ns
-55	55ns
-70 (SRAM only)	70ns

ZZ ZZ – PROCESSING CODES

(Multiple processing codes are separated by a space and are listed in hierarchical order.)

Example:

A DRAM supporting low power, extended refresh (L); low voltage (V) and the industrial temperature range (IT) would be indicated as V L IT.


Interim	I
Low Voltage	V

ZZ ZZ – PROCESSING CODES (continued)

DRAMs	
Low Power (Extended Refresh)	L
Low Power (Self Refresh)	S
SRAMs	
Low Volt Data Retention	L
Low Power	P
Low Power, Low Volt Data Retention	LP
EPI Wafer	E
Commercial Testing	
0°C to +70°C	Blank
-40°C to +85°C	IT
-40°C to +125°C	AT
-55°C to +125°C	XT
Special Processing	
Engineering Sample	ES
Mechanical Sample	MS
Sample Kit*	SK
Tape-and-Reel*	TR
Bar Code*	BC

* Used in device order codes; this code is not marked on device.

NEW COMPONENT NUMBERING SYSTEM



AA – PRODUCT LINE IDENTIFIER

Micron Product MT

BB – PRODUCT FAMILY

DRAM 4
 DPDRAM (VRAM) 42
 TPDRAM 43
 Synchronous DRAM 48
 SRAM 5
 Synchronous SRAM 58

CC – PROCESS TECHNOLOGY

CMOS C
 Low Voltage CMOS LC
 BiCMOS B
 Low Voltage BiCMOS LB

DDDDDD – DEVICE NUMBER

Depth, Width

Example:
 1M16 = 1 megabit deep by 16 bits wide = 16 megabits of total memory.

No Letter Bits
 K Kilobits
 M Megabits
 G Gigabits


EE – DEVICE VERSIONS

(The first character is an alphabetic character only; the second character is a numeric character only.)
 Specified by individual data sheet.

FFF – PACKAGE CODES

Plastic
 DIP Blank
 DIP (Wide Body) W
 ZIP Z
 LCC EJ
 SOP/SOIC SG
 QFP LG
 TSOP (Type II) TG
 TSOP (Reversed) RG
 TSOP (Longer) TL
 SOJ DJ
 SOJ (Wide) DW
 SOJ (Reversed) DR
 SOJ (Longer) DL

NEW COMPONENT NUMBERING SYSTEM (continued)



GG - ACCESS TIME

-5	5ns or 50ns
-6	6ns or 60ns
-7	7ns or 70ns
-8	8ns or 80ns
-9	9ns or 90ns
-10	10ns or 100ns
-12	12ns or 120ns
-15	15ns or 150ns
-17	17ns
-20	20ns
-25	25ns
-35	35ns
-45	45ns
-53	53ns
-55	55ns

ZZ ZZ - PROCESSING CODES

(Multiple processing codes are separated by a space and are listed in hierarchical order.)

Example:

A DRAM supporting low power, extended refresh (L); low voltage (V) and the industrial temperature range (IT) would be indicated as V L IT.


Interim	I
Low Voltage	V

ZZ ZZ - PROCESSING CODES (continued)

DRAMs	
Low Power (Extended Refresh)	L
Low Power (Self Refresh)	S
SRAMs	
Low Volt Data Retention	L
Low Power	P
Low Volt Data Retention, Low Power	LP
EPI Wafer	E
Commercial Testing	
0°C to +70°C	Blank
-40°C to +85°C	IT
-40°C to +125°C	AT
-55°C to +125°C	XT
Special Processing	
Engineering Sample	ES
Mechanical Sample	MS
Sample Kit*	SK
Tape-and-Reel*	TR
Bar Code*	BC

* Used in device order codes; this code is not marked on device.

MODULE NUMBERING SYSTEM



AA – PRODUCT LINE IDENTIFIER

Micron Semiconductor Product MT

BB – NUMBER OF MEMORY COMPONENTS

C – PROCESS TECHNOLOGY

LOW VOLTAGE (3.3V) L

DDD – RAM FAMILY

DRAM D
 DRAM TSOP DT
 SRAM S
 SRAM TSOP ST
 SYNCHRONOUS SRAM SY
 SYNCHRONOUS SRAM TQFP SYT
 VRAM V

EEE – DEPTH

FFF – WIDTH

GG – DEVICE VERSIONS

Specified by individual data sheet (Synchronous SRAM only)

HH – PACKAGE CODE

Gold Plated SIMM/DIMM G
 ZIP Z
 SIP N
 SIMM/DIMM M
 Small Outline DIMM H
 Small Outline Gold DIMM HG
 Double-Sided SIMM (1 or 4 Meg x 36 Only) DM
 Double-Sided SIMM (Gold 1 or 4 Meg x 36 Only) DG

JJ – ACCESS TIME


-10 10ns or 100ns
 -12 12ns
 -15 15ns
 -17 17ns
 -20 20ns
 -25 25ns
 -35 35ns
 -6 60ns
 -7 70ns
 -8 80ns

KK – MODULE SPECIAL DESIGNATOR

SRAM
 2V data retention L
 Low Power P
 Low Power, 2V data retention LP
 DRAM
 Low Power (Extended Refresh) L
 ECC C
 Extended Data Out X
 Self Refresh S
 16 Meg DRAM 4,096 Refresh B

SALES INFORMATION

DRAM CARD NUMBERING SYSTEM



AA – Product Line Identifier

Micron Product MT

BB – NUMBER OF MEMORY COMPONENTS

CCCC – DRAM CARD DESIGNATOR AND PIN COUNT

88-Pin DRAM Card D88C

DD – DEPTH

EE – WIDTH

FF – SPECIAL DESIGNATOR

3.3 Volts V
Reduced length (2") H


G – ACCESS TIME

-5 50ns
-6 60ns
-7 70ns
-8 80ns

H – SPECIAL DESIGNATOR

Self Refresh S

DIE PRODUCT NUMBERING SYSTEM



AA – PRODUCT LINE IDENTIFIER

Component Product MT

BB – PRODUCT FAMILY

SRAM 5
DRAM 4
Synchronous SRAM 58
DPDRAM (VRAM) 42

CC – PROCESS TECHNOLOGY

CMOS C
Low Voltage CMOS LC

DDDDDD – DEVICE NUMBER

When no alpha character appears as part of this section, the section is defined as:

DRAM Width, Density
VRAM Width, Density
SRAM Total Bits, Width
Synchronous SRAM Depth, Width

When an alpha character occurs as part of this section, the section is defined as:

Depth, Width

Example:

1M16 = 1 megabit deep by 16 bits wide = 16 megabits of total memory.

No Letter Bits
K Kilobits
M Megabits
G Gigabits

EEEE – DIE DATA BASE REVISION

F – FORM

Die Form D
Wafer Form (6" Wafer) W

GG – TESTING LEVELS

Standard Probe (0° to 70°C) C1
Hot Speed Probe (0° to 70°C) C2
Known Good Die (0° to 70°C) C3

HH – ACCESS TIME

(Applicable for C2 and C3 only)

-5 5ns or 50ns
-6 6ns or 60ns
-7 7ns or 70ns
-8 8ns or 80ns
-9 9ns or 90ns
-10 10ns or 100ns
-12 12ns or 120ns
-15 15ns or 150ns
-17 17ns
-20 20ns
-25 25ns
-35 35ns
-45 45ns
-50 (SRAM only) 50ns

SALES INFORMATION

ORDER INFORMATION*

Each Micron component family is manufactured and quality controlled in the U.S.A. at our modern Boise, Idaho, facility employing Micron's low-power, high-performance CMOS silicon-gate process. Micron products are functionally equivalent to other manufacturers' products meeting JEDEC standards. Device functionality is consistently assured over a wider power supply, temperature range and refresh range than specified. Each unit receives continuous system-level testing during many hours of accelerated burn-in prior to final test and shipment. This testing is performed with Micron's exclusive AMBYX intelligent burn-in and test system.


Please contact the factory for technical, test and application assistance. Micron can also furnish the sales representative and distributor nearest you. Micron's policy is to offer prompt, accurate and courteous service while assuring reliability and quality.

Telephone: 208-368-3900
 Fax: 208-368-4431
 Micron DataFax: 208-368-5802
 Customer Comment Line:
 800-932-4992 (U.S.A.)
 01-208-368-3410 (Intl.)

ORDER EXAMPLES


DRAM

4 Meg x 1, 60ns in Plastic SOJ




DRAM MODULE

4 Meg x 32, 70ns in SIMM Module




SYNCHRONOUS DRAM

2 Meg x 8, 12ns in Plastic TSOP




MULTIPORT

256K x 8, 70ns in Plastic SOJ



DRAM CARD

1 Meg x 32, 70ns DRAM Card



*For more detailed information, refer to the product numbering charts on pages 8-9 through 8-15.

ALABAMA**Representative**

Southeast Technical Group
101 Washington, Suite 6
Huntsville, AL 35801
Phone - 205-534-2376
Fax - 205-534-2384

Distributors

Anthem Electronics Incorporated
Executive Office Center
600 Boulevard South, Suite 104H
Huntsville, AL 35802
Phone - 205-883-3519
Fax - 205-883-3532

Hamilton Hallmark
4890 University Square, Suite 1
Huntsville, AL 35816
Phone - 205-837-8700
Phone - 800-572-7236
Fax - 205-830-2565

Pioneer Technologies
4835 University Square, Suite 5
Huntsville, AL 35816
Phone - 205-837-9300
Fax - 205-837-9358

Wyle Laboratories
Tower Building, 2nd Floor
7800 Governors Drive West
Huntsville, AL 35807
Phone - 205-830-1119
Fax - 205-830-1520

ARIZONA**Representative**

Quatra Associates
4645 South Lakeshore Drive, Suite 1
Tempe, AZ 85282
Phone - 602-820-7050
Fax - 602-820-7054

Distributors

Anthem Electronics Incorporated
1555 10th Place, Suite 101
Tempe, AZ 85281
Phone - 602-966-6600
Fax - 602-966-4826

Hamilton Hallmark
4637 South 36th Place
Phoenix, AZ 85040
Phone - 602-437-1200
Phone - 800-352-8489
Fax - 602-437-2348

Wyle Laboratories
4141 E. Raymond Street, Suite 1
Phoenix, AZ 85040
Phone - 602-437-2088
Fax - 602-437-2124

ARKANSAS**Representative**

Nova Marketing Incorporated
8350 Meadow Road, Suite 174
Dallas, TX 75231
Phone - 214-265-4600
Fax - 214-265-4668

Distributors

Anthem Electronics Incorporated
651 N. Plano Road, Suite 401
Richardson, TX 75081
Phone - 214-238-7100
Fax - 214-238-0237

Hamilton Hallmark
7079 University Blvd.
Winter Park, FL 32792
Phone - 407-657-3300
Fax - 407-678-4414

Pioneer Electronics
13765 Beta Road
Dallas, TX 75244
Phone - 214-386-7300
Fax - 214-490-6419

Wyle Laboratories
1810 N. Greenville Avenue
Richardson, TX 75081
Phone - 214-235-9953
Fax - 214-644-5064

CALIFORNIA**Representatives (Northern California)**

Bay Area Electronics Sales, Inc.
2001 Gateway Place, Suite 315 W
San Jose, CA 95110
Phone - 408-452-8133
Fax - 408-452-8139

Bay Area Electronics Sales, Inc.
9119 Eden Oak Circle
Loomis, CA 95650
Phone - 916-652-6777
Fax - 916-652-5678

Representatives (Southern California)

Micron Sales Southwest, Inc.
5060 Shoreham Place, Suite 200
San Diego, CA 92122
Phone - 619-458-5859
Fax - 619-453-0034

Micron Sales Southwest, Inc.
5100 Campus Drive, Suite 200
Newport Beach, CA 92660
Phone - 714-724-8085
Fax - 714-724-0560

Distributors

Anthem Electronics Incorporated
1160 Ridder Park Drive
San Jose, CA 95131
Phone - 408-453-1200
Fax - 408-441-4500

Anthem Electronics Incorporated
9131 Oakdale Avenue
Chatsworth, CA 91311
Phone - 818-700-1000
Fax - 818-775-1302

Anthem Electronics Incorporated
1 Old Field Drive
East Irvine, CA 92718-2809
Phone - 714-768-4444
Fax - 714-768-6456

Anthem Electronics Incorporated
580 Menlo Drive, Suite 8
Rocklin, CA 95677
Phone - 916-624-9744
Fax - 916-624-9750

Anthem Electronics Incorporated
9369 Carroll Park Drive
San Diego, CA 92121
Phone - 619-453-9005
Fax - 619-546-7893

Hamilton Hallmark
3170 Pullman Street
Costa Mesa, CA 92626
Phone - 714-641-4100
Fax - 714-641-4122

Hamilton Hallmark
580 Menlo Drive, Suite 2
Rocklin, CA 95765
Phone - 916-624-9781
Fax - 916-961-0922

Hamilton Hallmark
4545 Viewridge Avenue
San Diego, CA 92123
Phone - 619-571-7540
Fax - 619-277-6136

Hamilton Hallmark
2105 Lundy Avenue
San Jose, CA 95131-1849
Phone - 408-435-3500
Fax - 408-435-3535

Hamilton Hallmark
21150 Califa Street
Woodland Hills, CA 91367
Phone - 818-594-0404
Fax - 818-594-8234

Pioneer Standard
4370 Lajolla Drive, 4th Floor
San Diego, CA 92122
Phone - 619-546-4706
Fax - 619-535-8154

Pioneer Technologies
134 Rio Robles
San Jose, CA 95134
Phone - 408-954-9100
Fax - 408-954-9113

Pioneer Standard
217 Technology Drive, Suite 110
Irvine, CA 92718
Phone - 714-753-5500
Fax - 714-753-5074

Wyle Laboratories
3000 Bowers Avenue
Santa Clara, CA 95051
Phone - 408-727-2500
Fax - 408-988-3479

Wyle Laboratories
17872 Cowan Avenue
Irvine, CA 92714
Phone - 714-863-9953
Fax - 714-863-0473

Wyle Laboratories
2951 Sunrise Blvd., Suite 175
Rancho Cordova, CA 95742
Phone - 916-638-5282
Fax - 916-638-1491

Wyle Laboratories
9525 Chesapeake Drive
San Diego, CA 92123
Phone - 619-565-9171
Fax - 619-565-0512

Wyle Laboratories
26010 Mureau Road, Suite 150
Calabasas, CA 91302
Phone - 818-880-9000
Fax - 818-880-5510

CANADA**Representatives**

Clark-Hurman Associates
20 Regan Road, Unit 14
Brampton, Ontario L7A 1C3
Phone - 905-840-6066
Fax - 905-840-6091

Clark-Hurman Associates
66 Colonnade Road, Suite 205
Nepean, Ontario K2E 7K7
Phone - 613-727-5626
Fax - 613-727-1707

Clark-Hurman Associates
4 Chester
Pointe Claire, Quebec H9R 4H7
Phone - 514-426-0453
Fax - 514-426-0455

Distributors

Hamilton Hallmark
8610 Commerce Court
Burnaby, BC V5A 4N6
Phone - 604-420-4101
Fax - 604-420-5376

Hamilton Hallmark
151 Superior Blvd., Unit 1-6
Mississauga, Ontario L5T 2L1
Phone - 416-564-6060
Fax - 416-564-6033

Hamilton Hallmark
190 Colonnade Road
Nepean, Ontario K2E 7J5
Phone - 613-226-1700
Fax - 613-226-1184

Hamilton Hallmark
Suite 600 7575 Transcanada Hwy.
Ville St. Laurent, Quebec H4T 1V6
Phone - 514-335-1000
Fax - 514-335-2481

COLORADO**Representative**

Wescom Marketing
4860 Ward Road
Wheatridge, CO 80033
Phone - 303-422-8957
Fax - 303-422-9892

Distributors

Anthem Electronics Incorporated
373 Inverness Drive
Englewood, CO 80112
Phone - 303-790-4500
Fax - 303-790-4532

Hamilton Hallmark
12503 E. Euclid Drive, Suite 20
Englewood, CO 80111
Phone - 303-790-1662
Fax - 303-790-4991

Wyle Laboratories
451 E. 124th Street
Thornton, CO 80241
Phone - 303-457-9953
Fax - 303-457-4831

CONNECTICUT**Representative**

Advanced Tech Sales Incorporated
Westview Office Park
Building 2, Suite 1C
850 N. Main Street Extension
Wallingford, CT 06492
Phone - 508-664-0888
Fax - 508-664-5503

Distributors

Anthem Electronics Incorporated
61 Mattatuck Heights
Waterbury, CT 06705
Phone - 203-575-1575
Fax - 203-596-3232

Hamilton Hallmark
125 Commerce Court, Unit 6
Cheshire, CT 06410
Phone - 203-271-2844
Fax - 203-272-1704

Pioneer Standard
#2 Trap Falls Road
Shelton, CT 06484
Phone - 203-929-5600
Fax - 203-929-9791

Wyle Laboratories
20 Chapin Road, Bldg. 1013
Pinebrook, NJ 07058
Phone - 201-882-8358
Phone - 800-862-9953
Fax - 201-882-9109

DELAWARE**Representative**

Omega Electronic Sales Incorporated
Four Neshaminy Interplex, Suite 101
Trevose, PA 19053
Phone - 215-244-4000
Fax - 215-244-4104

Distributors

Pioneer Technologies
500 Enterprise Road
Horsham, PA 19044
Phone - 215-674-4000
Fax - 215-674-3107

Wyle Laboratories
815 Eastgate Drive
Mt. Laurel, NJ 08054
Phone - 609-439-9110
Fax - 609-439-9020

DISTRICT OF COLUMBIA**Representative**

Electronic Engineering & Sales, Inc.
305 Kramer Road
Pasadena, MD 21122
Phone - 410-255-9686
Fax - 410-255-9688

Distributors

Anthem Electronics Incorporated
7168 A Columbia Gateway Drive
Columbia, MD 21046-2101
Phone - 301-995-6640
Fax - 301-381-4379

Hamilton Hallmark
10240 Old Columbia Road
Columbia, MD 21046
Phone - 410-988-9800
Fax - 410-381-2036

Pioneer Technologies
9100 Gaither Road
Gaithersburg, MD 20877
Phone - 301-921-0660
Fax - 301-921-3852

Wyle Laboratories
9101 Guilford Road, Suite 120
Columbia, MD 21046
Phone - 301-490-2170
Fax - 301-490-2190

FLORIDA**Representatives**

Photon Sales, Inc.
1600 Sarno Road, Suite 21
Melbourne, FL 32935
Phone - 407-259-8999
Fax - 407-259-1323

Photon Sales, Inc.
715 Florida Street
Orlando, FL 32806
Phone - 407-896-6064
Fax - 407-896-6197

Distributors

Anthem Electronics Incorporated
598 S. Northlake Blvd., Suite 1024
Altamonte Springs, FL 32701
Phone - 407-831-0007
Fax - 407-831-6990

Anthem Electronics Incorporated
5200 N.W. 33rd Avenue, Suite 206
Ft. Lauderdale, FL 33309
Phone - 305-484-0990
Fax - 305-484-0951

Chip Supply
7725 N. Orange Blossom Trail
Orlando, FL 32810-2696
Phone - 407-298-7100
Fax - 407-290-0164

Hamilton Hallmark
3350 NW 53rd Street, Suite 105-107
Ft. Lauderdale, FL 33309
Phone - 305-484-5482
Fax - 305-484-2995

Hamilton Hallmark
10491 72nd Street North
Largo, FL 34647
Phone - 813-541-7440
Phone - 800-282-9350
Fax - 813-544-4394

Hamilton Hallmark
7079 University Blvd.
Winter Park, FL 32792
Phone - 407-657-3300
Fax - 407-678-4414

Pioneer Technologies
337 South-North Lake, Suite 1000
Altamonte Springs, FL 32701
Phone - 407-834-9090
Fax - 407-834-0865

Pioneer Technologies
674 S. Military Trail
Deerfield Beach, FL 33442
Phone - 305-428-8877
Fax - 305-481-2950

Wyle Laboratories
1000 112th Circle North, Suite 800
St. Petersburg, FL 33716
Phone - 813-576-3004
Fax - 813-579-1518

Wyle Laboratories
600 W. Hillsboro, Suite 300
Deerfield Beach, FL 33441
Phone - 305-420-0500
Fax - 305-428-2134

GEORGIA**Representative**

Southeast Technical Group
3500 Parkway Lane, Suite 420
Norcross, GA 30092
Phone - 404-416-6336
Fax - 404-416-6433

Distributors

Hamilton Hallmark
3425 Corporate Way, Suite A and G
Duluth, GA 30136-2552
Phone - 404-623-4400
Fax - 404-476-8806

Pioneer Technologies
4250 C Rivergreen Parkway
Duluth, GA 30136
Phone - 404-623-1003
Fax - 404-623-0665

Wyle Laboratories
6025 The Corners Pkwy, Suite 111
Norcross, GA 30092
Phone - 404-441-9045
Fax - 404-441-9086

HAWAII**Representatives**

Bay Area Electronics Sales, Inc.
2001 Gateway Place, Suite 315
San Jose, CA 95110
Phone - 408-452-8133
Fax - 408-452-8139

Bay Area Electronics Sales, Inc.
5711 Reinhold Street
Fair Oaks, CA 95628
Phone - 916-863-0563
Fax - 916-863-0615

Distributors

Anthem Electronics Incorporated
1160 Ridder Park Drive
San Jose, CA 95131
Phone - 408-453-1200
Fax - 408-441-4500

Hamilton Hallmark
2105 Lundy Avenue
San Jose, CA 95131-1849
Phone - 408-435-3500
Fax - 408-435-3535

Wyle Laboratories
3000 Bowers Avenue
Santa Clara, CA 95051
Phone - 408-727-2500
Fax - 408-988-3479

IDAHO**Representative**

Contact Micron Semiconductor, Inc.
Component Sales
Phone - 208-368-3900
Fax - 208-368-3488
Micron DataFax - 208-368-5800

Distributors

Anthem Electronics Incorporated
1279 West 2200 South
Salt Lake City, UT 84119
Phone - 801-973-8555
Fax - 801-973-8909

Hamilton Hallmark
2105 Lundy Avenue
San Jose, CA 95131-1849
Phone - 408-435-3500
Fax - 408-435-3535

Wyle Laboratories
1325 West 2200 South, Suite E
Salt Lake City, UT 84119
Phone - 801-974-9953
Fax - 801-972-2524

ILLINOIS**Representatives**

Advanced Technical Sales (S. IL)
13755 St. Charles Rock Road
Bridgeton, MO 63044
Phone - 314-291-5003
Fax - 314-291-7958

Industrial Representatives, Inc. (N. IL)
8430 Gross Point Road
Skokie, IL 60077
Phone - 708-967-8430
Fax - 708-967-5903

Distributors

Anthem Electronics Incorporated
1300 Remington, Suite A
Schaumburg, IL 60173
Phone - 708-884-0200
Fax - 708-884-0480

Hamilton Hallmark
1130 Thorndale Avenue
Bensenville, IL 60106
Phone - 708-860-7780
Fax - 708-860-8530

Pioneer Standard
2171 Executive Drive, Suite 200
Addison, IL 60101
Phone - 708-495-9680
Fax - 708-495-9831

Wyle Laboratories
2055 Army Trail Road, Suite 140
Addison, IL 60101
Phone - 708-620-0969
Fax - 708-620-1610

INDIANA**Representatives**

Scott Electronics, Inc. (S. IN)
7321 Shadeland Station, Suite 256
Indianapolis, IN 46256
Phone - 317-841-0010
Fax - 317-841-0107

Scott Electronics, Inc. (N. IN)
Lima Valley Office Village
8109 Lima Road
Fort Wayne, IN 46818
Phone - 219-489-5690
Fax - 219-489-1842

Distributors

Hamilton Hallmark
4275 W. 96th Street
Indianapolis, IN 46268
Phone - 317-872-8875
Phone - 800-829-0146
Fax - 317-876-7165

Pioneer Standard
9350 N. Priority Way, West Drive
Indianapolis, IN 46240
Phone - 317-573-0880
Fax - 317-573-0979

IOWA**Representative**

Advanced Technical Sales
375 Collins Road N.E.
Cedar Rapids, IA 52402
Phone - 319-393-8280
Fax - 319-393-7258

Distributors

Anthem Electronics Incorporated
7690 Golden Triangle Drive
Eden Prairie, MN 55344
Phone - 612-944-5454
Fax - 612-944-3045

Hamilton Hallmark
1130 Thorndale Avenue
Bensenville, IL 60106
Phone - 708-860-7780
Fax - 708-860-8530

Pioneer Standard
7625 Golden Triangle Drive
Eden Prairie, MN 55344
Phone - 612-944-3355
Fax - 612-944-3794

Wyle Laboratories
1821 Walden Office Square, Suite 332
Schaumburg, IL 60173
Phone - 708-303-1040
Fax - 708-303-1055

KANSAS**Representative**

Advanced Technical Sales
601 N. Mur-Len, Suite 8
Olathe, KS 66062
Phone - 913-782-8702
Fax - 913-782-8641

Distributors

Hamilton Hallmark
10809 Lakeview Avenue
Lenexa, KS 66215
Phone - 913-888-4747
Phone - 800-332-4375
Fax - 913-888-0523
Fax - 800-255-6946

Pioneer Electronics
111 Westport Plaza, Suite 625
St. Louis, MO 63146
Phone - 314-542-3077
Fax - 314-542-3078

KENTUCKY**Representative**

Scott Electronics, Inc.
10901 Reed-Hartman Hwy., Suite 301
Cincinnati, OH 45242-2821
Phone - 513-791-2513
Fax - 513-791-8059

Distributors

Hamilton Hallmark
1847 Mercer Road, Suite G
Lexington, KY 40511
Phone - 800-327-4426 (IBM)
Phone - 800-525-0068 (DEC)

Pioneer Standard (W. KY)
9350 N. Priority Way, W. Drive
Indianapolis, IN 46240
Phone - 317-573-0880
Fax - 317-573-0979

Pioneer Standard (E. KY)
4433 Interpoint Blvd.
Dayton, OH 45424
Phone - 513-236-9900
Fax - 513-236-8133

LOUISIANA**Representative**

Nova Marketing Incorporated
8350 Meadow Road, Suite 174
Dallas, TX 75231
Phone - 214-265-4600
Fax - 214-265-4668

Distributors

Anthem Electronics
651 N. Plano Road, Suite 401
Richardson, TX 75081
Phone - 214-238-7100
Fax - 214-238-0237

Hamilton Hallmark
11420 Pagemill Road
Dallas, TX 75243
Phone - 214-553-4300
Fax - 214-553-4395

Pioneer Electronics
13765 Beta Road
Dallas, TX 75244
Phone - 214-386-7300
Fax - 214-490-6419

Wyle Laboratories
1810 N. Greenville Avenue
Richardson, TX 75081
Phone - 214-235-9953
Fax - 214-644-5064

MAINE**Representative**

Advanced Tech Sales Incorporated
348 Park Street, Suite 102
North Reading, MA 01864
Phone - 508-664-0888
Fax - 508-664-5503

Distributors

Anthem Electronics Incorporated
36 Jonspin Road
Wilmington, MA 01887
Phone - 508-657-5170
Fax - 508-657-6008

Hamilton Hallmark
10P Centennial Drive
Peabody, MA 01960
Phone - 508-532-9808
Fax - 508-532-9713

Pioneer Standard
44 Hartwell Avenue
Lexington, MA 02173
Phone - 617-861-9200
Fax - 617-863-1547

Wyle Laboratories
15 3rd Avenue
Burlington, MA 01803
Phone - 617-272-7300
Fax - 617-272-6809

MARYLAND**Representative**

Electronic Engineering & Sales, Inc.
305 Kramer Road
Pasadena, MD 21122
Phone - 410-255-9686
Fax - 410-255-9688

Distributors

Anthem Electronics Incorporated
7168 A Columbia Gateway Drive
Columbia, MD 21046-2101
Phone - 410-995-6640
Fax - 410-290-9862

Hamilton Hallmark
10240 Old Columbia Road
Columbia, MD 21046
Phone - 410-988-9800
Fax - 410-381-2036

Pioneer Technologies
9100 Gaither Road
Gaithersburg, MD 20877
Phone - 301-921-0660
Fax - 301-921-3852

Wyle Laboratories
7180 Columbia Gateway Drive, Suite 100
Columbia, MD 21046
Phone - 410-312-4844
Fax - 410-312-4953

MASSACHUSETTS**Representative**

Advanced Tech Sales, Inc.
348 Park Street, Suite 102
North Reading, MA 01864
Phone - 508-664-0888
Fax - 508-664-5503

Distributors

Anthem Electronics Incorporated
36 Jonspin Road
Wilmington, MA 01887
Phone - 508-657-5170
Fax - 508-657-6008

Hamilton Hallmark
10P Centennial Drive
Peabody, MA 01960
Phone - 508-532-9808
Fax - 508-532-9713

Pioneer Standard
44 Hartwell Avenue
Lexington, MA 02173
Phone - 617-861-9200
Fax - 617-863-1547

Wyle Laboratories
15 3rd Avenue
Burlington, MA 01803
Phone - 617-272-7300
Fax - 617-272-6809

MICHIGAN**Representative**

Rathsburg Associates Incorporated
41100 Bridge Street
Novi, MI 48375
Phone - 810-615-4000
Fax - 810-615-4001

Distributors

Hamilton Hallmark
41650 Gardenbrook Road, Suite 100
Novi, MI 49418
Phone - 313-347-4271
Fax - 313-347-4021

Hamilton Hallmark
44191 Plymouth Oaks Blvd. #1300
Plymouth, MI 48170
Phone - 313-416-5800
Phone - 800-767-9654
Fax - 313-416-5811

Pioneer Standard
4505 Broadmoor Avenue, S.E.
Grand Rapids, MI 49512
Phone - 616-698-1800
Fax - 616-698-1831

Pioneer Standard
44190 Plymouth Oaks Blvd.
Plymouth, MI 48170
Phone - 313-416-2157
Fax - 313-416-2415

Wyle Laboratories
W226 N555 Eastmound Drive
Waukesha, WI 53186
Phone - 414-521-9333
Fax - 414-521-9498

MINNESOTA**Representative**

High Technology Sales Associates
4801 W. 81st Street, Suite 115
Bloomington, MN 55437
Phone - 612-844-9933
Fax - 612-844-9930

Distributors

Anthem Electronics Incorporated
7646 Golden Triangle Drive, Suite 160
Eden Prairie, MN 55344
Phone - 612-944-5454
Fax - 612-944-3045

Hamilton Hallmark
9401 James Avenue South, Suite 140
Bloomington, MN 55431
Phone - 612-881-2600
Fax - 612-881-9461

Pioneer Standard
7625 Golden Triangle Drive
Eden Prairie, MN 55344
Phone - 612-944-3355
Fax - 612-944-3794

Wyle Laboratories
1325 East 79th Street, Suite 1
Bloomington, MN 55425
Phone - 612-853-2280
Fax - 612-853-2298

MISSISSIPPI**Representative**

Southeast Technical Group
Route 10, Box 368
Meridian, MS 39301
Phone - 601-485-7055
Fax - 601-485-7063

Distributors

Anthem Electronics
Executive Office Center
600 Boulevard South, Suite 104H
Huntsville, AL 35802
Phone - 205-883-3519
Fax - 205-883-3532

Hamilton Hallmark
7079 University Blvd.
Winter Park, FL 32792
Phone - 407-657-3300
Fax - 407-678-4414

Pioneer Technologies
4835 University Square, Suite 5
Huntsville, AL 35816
Phone - 205-837-9300
Fax - 205-837-9358

Wyle Laboratories
Tower Building, 2nd Floor
7800 Governors Drive West
Huntsville, AL 35807
Phone - 205-830-1119
Fax - 205-830-1520

MISSOURI**Representative**

Advanced Technical Sales
13755 St. Charles Rock Road
Bridgeton, MO 63044
Phone - 314-291-5003
Fax - 314-291-7958

Distributors

Hamilton Hallmark
3783 Rider Trail South
Earth City, MO 63045
Phone - 314-291-5350
Fax - 314-291-0362

Pioneer Standard
111 Westport Plaza, Suite 625
St. Louis, MO 63146
Phone - 314-542-3077
Fax - 314-542-3078

Wyle Laboratories
1821 Walden Office Square, Suite 332
Schaumburg, IL 60173
Phone - 708-303-1040
Fax - 708-303-1055

MONTANA**Representative**

Contact Micron Semiconductor, Inc.
Component Sales
Phone - 208-368-3900
Fax - 208-368-3488
Micron DataFax - 208-368-5800

Distributor

Hamilton Hallmark
2105 Lundy Avenue
San Jose, CA 95131-1849
Phone - 408-435-3500
Fax - 408-435-3535

NEBRASKA**Representative**

Advanced Technical Sales
601 North Mur-Len, Suite 8
Olathe, KS 66062
Phone - 913-782-8702
Fax - 913-782-8641

Distributors

Hamilton Hallmark
1130 Thorndale Avenue
Bensenville, IL 60106
Phone - 708-860-7780
Fax - 708-860-8530

Wyle Laboratories
451 E. 124th Street
Thornton, CO 80241
Phone - 303-457-9953
Fax - 303-457-4831

NEVADA**Representatives**

Bay Area Electronics Sales, Inc.
2001 Gateway Place, Suite 315 W.
San Jose, CA 95110
Phone - 408-452-8133
Fax - 408-452-8139

Quatra Associates (Clark County)
4645 S. Lakeshore Drive, Suite 1
Tempe, AZ 85282
Phone - 602-820-7050
Fax - 602-820-7054

Distributors

Anthem Electronics Incorporated
580 Menlo Drive, Suite 8
Rocklin, CA 95677
Phone - 916-624-9744
Fax - 916-624-9750

Hamilton Hallmark
2105 Lundy Avenue
San Jose, CA 95131-1849
Phone - 408-435-3500
Fax - 408-435-3535

Wyle Laboratories
2951 Sunrise Blvd., Suite 175
Rancho Cordova, CA 95742
Phone - 916-638-5282
Fax - 916-638-1491

NEW HAMPSHIRE**Representative**

Advanced Tech Sales Incorporated
348 Park Street, Suite 102
North Reading, MA 01864
Phone - 508-664-0888
Fax - 508-664-5503

Distributors

Anthem Electronics Incorporated
36 Jonspin Road
Wilmington, MA 01887
Phone - 508-657-5170
Fax - 508-657-6008

Hamilton Hallmark
10P Centennial Drive
Peabody, MA 01960
Phone - 508-532-9808
Fax - 508-532-9713

Pioneer Standard
44 Hartwell Avenue
Lexington, MA 02173
Phone - 617-861-9200
Fax - 617-863-1547

NEW JERSEY**Representatives**

Omega Electronic Sales Incorporated
Four Neshaminy Interplex, Suite 101
Trevose, PA 19053
Phone - 215-244-4000
Fax - 215-244-4104

Parallax, Inc.
734 Walt Whitman Road
Melville, NY 11747
Phone - 516-351-1000
Fax - 516-351-1606

Distributors

Anthem Electronics Incorporated
355 Business Center Drive
Horsham, PA 19044
Phone - 215-443-5150
Fax - 215-675-9875

Anthem Electronics Incorporated
26 Chapin Road, Unit K
Pine Brook, NJ 07058
Phone - 201-227-7960
Fax - 201-227-9246

Hamilton Hallmark
1 Keystone Avenue, Bldg. #36
Cherry Hill, NJ 08003
Phone - 609-424-0110
Fax - 609-751-2552

Hamilton Hallmark
10 Lanidex Plaza West
Parsippany, NJ 07054
Phone - 201-515-5300
Fax - 201-515-1601

Pioneer Standard
14A Madison Road
Fairfield, NJ 07006
Phone - 201-575-3510
Fax - 201-575-3454

Pioneer Technologies
500 Enterprise Road
Horsham, PA 19044
Phone - 215-674-4000
Fax - 215-674-3107

Wyle Laboratories
20 Chapin Road, Bldg. 1013
Pinebrook, NJ 07058
Phone - 201-882-8358
Phone - 800-862-9953
Fax - 201-882-9109

Wyle Laboratories
815 Eastgate Drive
Mt. Laurel, NJ 08054
Phone - 609-439-9110
Fax - 609-439-9020

NEW MEXICO**Representative**

Quatra Associates Incorporated
600 Autumnwood Place, S.E.
Albuquerque, NM 87123
Phone - 505-296-6781
Fax - 505-292-2092

Distributors

Anthem Electronics Incorporated
1555 W. 10th Place, Suite 101
Tempe, AZ 85281
Phone - 602-966-6600
Fax - 602-966-4826

Hamilton Hallmark
4637 South 36th Place
Phoenix, AZ 85040
Phone - 602-437-1200
Phone - 800-528-8471
Fax - 602-437-2348

Wyle Laboratories
4141 E. Raymond Street, Suite 1
Phoenix, AZ 85040
Phone - 602-437-2088
Fax - 602-437-2124

NEW YORK**Representatives**

Electra Sales Corporation
333 Metro Park, Suite M103
Rochester, NY 14623
Phone - 716-427-7860
Fax - 716-427-0614

Electra Sales Corporation
6700 Old Collamer Road
East Syracuse, NY 13057
Phone - 315-463-1248
Fax - 315-463-1717

Parallax, Inc.
734 Walt Whitman Road
Melville, NY 11747
Phone - 516-351-1000
Fax - 516-351-1606

Distributors

Anthem Electronics-Military
47 Mall Drive
Commack, NY 11725-5703
Phone - 516-864-6600
Fax - 516-493-2244

Anthem Electronics Incorporated
26 Chapin Road, Unit K
Pinebrook, NJ 07058
Phone - 201-227-7960
Fax - 201-227-9246

Hamilton Hallmark
3075 Veterans Memorial Hwy.
Ronkonkoma, NY 11779
Phone - 516-737-0600
Fax - 516-737-0838

Hamilton Hallmark
933A Motor Parkway
Hauppauge, NY 11788
Phone - 516-434-7470
Fax - 516-434-7491

Hamilton Hallmark
1057 East Henrietta Road
Rochester, NY 14623
Phone - 716-475-9130
Phone - 800-462-6440
Fax - 716-475-9119

Pioneer Standard
1249 Front Street, #201
Binghamton, NY 13905-1117
Phone - 607-722-9300
Fax - 607-722-9562

Pioneer Standard
14A Madison Road
Fairfield, NJ 07006
Phone - 201-575-3510
Fax - 201-575-3454

Pioneer Standard
840 Fairport Park
Fairport, NY 14450
Phone - 716-381-7070
Fax - 716-381-5955

Pioneer Standard
60 Crossways Park West
Woodbury, NY 11797
Phone - 516-921-8700
Fax - 516-921-2143

Wyle Laboratories
20 Chapin Road, Bldg. 1013
Pinebrook, NJ 07058
Phone - 201-882-8358
Phone - 800-862-9953
Fax - 201-882-9109

NORTH CAROLINA

Representative

Southeast Technical Group
1401 N. Arendell Avenue
Zebulon, NC 27597
Phone - 919-269-5589
Fax - 919-269-5670

Distributors

Hamilton Hallmark
5234 Green's Dairy Road
Raleigh, NC 27604
Phone - 919-872-0712
Fax - 919-878-8729

Pioneer Technologies
2200 Gateway Center Blvd., Suite 215
Morrisville, NC 27560
Phone - 919-460-1530
Fax - 919-460-1540

NORTH DAKOTA

Representative

High Technology Sales Associates
4801 W. 81st Street, Suite 115
Bloomington, MN 55437
Phone - 612-844-9933
Fax - 612-844-9930

Distributors

Anthem Electronics Incorporated
7646 Golden Triangle Drive, Suite 160
Eden Prairie, MN 55344
Phone - 612-944-5454
Fax - 612-944-3045

Hamilton Hallmark
9401 James Avenue South, Suite 140
Bloomington, MN 55431
Phone - 612-881-2600
Fax - 612-881-9461

Pioneer Standard
7625 Golden Triangle Drive
Eden Prairie, MN 55344
Phone - 612-944-3355
Fax - 612-944-3794

Wyle Laboratories
1325 E 79th Street, Suite 1
Bloomington, MN 55425
Phone - 612-853-2280
Fax - 612-853-2298

OHIO

Representatives

Scott Electronics, Inc.
30 Alpha Park
Cleveland, OH 44143-2240
Phone - 216-473-5050
Fax - 216-473-5055

Scott Electronics, Inc.
916 Eastwind Drive
Westerville, OH 43081-3379
Phone - 614-882-6100
Fax - 614-882-0900

Scott Electronics, Inc.
10901 Reed-Hartman Hwy., Suite 301
Cincinnati, OH 45242-2821
Phone - 513-791-2513
Fax - 513-791-8059

Distributors

Hamilton Hallmark
5821 Harper Road
Solon, OH 44139
Phone - 216-498-1100
Fax - 216-248-4803

Hamilton Hallmark
777 Dearborn Park Lane, Suite L
Worthington, OH 43085
Phone - 614-888-3313
Fax - 614-888-0767

Hamilton Hallmark
7760 Washington Village Drive
Dayton, OH 45459
Phone - 513-439-6735
Phone - 800-423-4688
Fax - 513-439-6711

Pioneer Standard
4800 E. 131st Street
Cleveland, OH 44105
Phone - 216-587-3600
Fax - 216-587-3906

Pioneer Standard
4433 Interpoint Blvd.
Dayton, OH 45424
Phone - 513-236-9900
Fax - 513-236-8133

Pioneer Standard
6421 E. Main Street, Suite 201
Reynoldsburg, OH 43608
Phone - 614-221-0043
Fax - 614-759-1955

Wyle Laboratories
1821 Walden Office Square, Suite 332
Schaumburg, IL 60173
Phone - 708-303-1040
Fax - 708-303-1055

OKLAHOMA

Representative

Nova Marketing Incorporated
8125D E. 51st Street, Suite 1339
Tulsa, OK 74145
Phone - 918-660-5105
Fax - 918-357-3450

Distributors

Hamilton Hallmark
5411 S. 125th East Avenue, Suite 305
Tulsa, OK 74146
Phone - 918-254-6110
Fax - 918-254-6207

Pioneer Standard
9717 E. 42nd Street, Suite 105
Tulsa, OK 74146
Phone - 918-665-7840
Fax - 918-665-1891

OREGON

Distributors

Anthem Electronics Incorporated
9090 S.W. Gemini Drive
Beaverton, OR 97005
Phone - 503-643-1114
Fax - 503-626-7928

Hamilton Hallmark
9750 S.W. Nimbus Avenue
Beaverton, OR 97005
Phone - 503-526-6200
Fax - 503-641-5939

Pioneer Technologies
8905 Nimbus Avenue S.E., Suite 160
Beaverton, OR 97005
Phone - 503-626-7300
Fax - 503-626-5300

Wyle Laboratories
9640 Sunshine Court, Suite 200, Bldg. G
Beaverton, OR 97005
Phone - 503-643-7900
Fax - 503-646-5466

PENNSYLVANIA

Representatives

Omega Electronic Sales Incorporated (E. PA)
Four Neshaminy Interplex, Suite 101
Trevose, PA 19053
Phone - 215-244-4000
Fax - 215-244-4104

Scott Electronics, Inc. (W. PA)
916 Eastwind Drive
Westerville, OH 43081-3379
Phone - 614-882-6100
Fax - 614-882-0900

Distributors

Anthem Electronics Incorporated
355 Business Center Drive
Horsham, PA 19044
Phone - 215-443-5150
Fax - 215-675-9875

Hamilton Hallmark (W. PA)
5821 Harper Road
Solon, OH 44139
Phone - 216-498-1100
Fax - 216-248-4803

Pioneer Technologies
500 Enterprise Road
Horsham, PA 19044
Phone - 215-674-4000
Fax - 215-674-3107

Pioneer Technologies (W. PA)
59 Kappa Drive
Pittsburgh, PA 15238
Phone - 412-782-2300
Fax - 412-963-8255

Wyle Laboratories
815 Eastgate Drive
Mt. Laurel, NJ 08054
Phone - 609-439-9110
Fax - 609-439-9020

PUERTO RICO

Representative

Photon Sales, Inc.
1600 Sarno Road, Suite 21
Melbourne, FL 32935
Phone - 407-259-8999
Fax - 407-259-1323

Distributors

Anthem Electronics
5200 N.W. 33rd Avenue, Suite 206
Ft. Lauderdale, FL 33309
Phone - 305-484-0900
Fax - 305-484-0951

Pioneer Technologies
674 S. Military Trail
Deerfield Beach, FL 33442
Phone - 305-428-8877
Fax - 305-481-2950

Wyle Laboratories
600 West Hillsboro, Suite 300
Deerfield Beach, FL 33441
Phone - 305-420-0500
Fax - 305-428-2134

RHODE ISLAND

Representative

Advanced Tech Sales Incorporated
348 Park Street, Suite 102
North Reading, MA 01864
Phone - 508-664-0888
Fax - 508-664-5503

Distributors

Anthem Electronics Incorporated
61 Mattatuck Heights
Waterbury, CT 06705
Phone - 203-575-1575
Fax - 203-596-3232

Hamilton Hallmark
125 Commerce Court, Unit 6
Cheshire, CT 06410
Phone - 203-271-2844
Fax - 203-272-1704

Pioneer Standard
112 Main Street
Norwalk, CT 06851
Phone - 203-853-1515
Fax - 203-838-9901

SOUTH CAROLINA

Representative

Southeast Technical Group
1401 N. Arendell Avenue
Zebulon, NC 27597
Phone - 919-269-5589
Fax - 919-269-5670

Distributors

Hamilton Hallmark
5234 Green's Dairy Road
Raleigh, NC 27604
Phone - 919-872-0712
Fax - 919-878-8729

Pioneer Technologies
9401 L. Southern Pine Blvd.
Charlotte, NC 28273
Phone - 704-526-8188
Fax - 704-522-8564

Pioneer Technologies
2810 Meridian Parkway, Suite 148
Durham, NC 27713
Phone - 919-544-5400
Fax - 919-544-5885

SOUTH DAKOTA

Representative

High Technology Sales Associates
4801 W. 81st Street, Suite 115
Bloomington, MN 55437
Phone - 612-844-9933
Fax - 612-844-9930

Distributors

Anthem Electronics Incorporated
7646 Golden Triangle Drive, Suite 160
Eden Prairie, MN 55344
Phone - 612-944-5454
Fax - 612-944-3045

Hamilton Hallmark
9401 James Avenue South, Suite 140
Bloomington, MN 55431
Phone - 612-881-2600
Fax - 612-881-9461

Pioneer Standard
7625 Golden Triangle Drive
Eden Prairie, MN 55344
Phone - 612-944-3355
Fax - 612-944-3794

Wyle Laboratories
1325 East 79th Street, Suite 1
Bloomington, MN 55425
Phone - 612-853-2280
Fax - 612-853-2298

TENNESSEE**Representative**

Southeast Technical Group
101 Washington, Suite 6
Huntsville, AL 35801
Phone - 205-534-2376
Fax - 205-534-2384

Distributors

Hamilton Hallmark
3425 Corporate Way, Suite A and G
Duluth, GA 30136-2552
Phone - 404-623-4400
Fax - 404-476-8806

Pioneer Technologies
4835 University Square, Suite 5
Huntsville, AL 35816
Phone - 205-837-9300
Fax - 205-837-9358

Wyle Laboratories
Tower Building, 2nd Floor
7800 Governors Drive West
Huntsville, AL 35807
Phone - 205-830-1119
Fax - 205-830-1520

TEXAS**Representatives**

Nova Marketing Incorporated
8350 Meadow Road, Suite 174
Dallas, TX 75231
Phone - 214-265-4600
Fax - 214-265-4668

Nova Marketing Incorporated
10701 Corporate Drive, Suite 140
Stafford, TX 77477
Phone - 713-240-6082
Fax - 713-240-6094

Nova Marketing Incorporated
8310 Capitol of Texas Hwy. North, Suite 180
Austin, TX 78731
Phone - 512-343-2321
Fax - 512-343-2487

Quatra Associates, Inc. (El Paso, TX)
600 Autumnwood Place, S.E.
Albuquerque, NM 87123
Phone - 505-296-6781
Fax - 505-292-2092

Distributors

Anthem Electronics Incorporated
651 N. Plano Road, Suite 401
Richardson, TX 75081
Phone - 214-238-7100
Fax - 214-238-0237

Hamilton Hallmark
12211 Technology Blvd.
Austin, TX 78727
Phone - 512-258-8848
Fax - 512-258-3777

Hamilton Hallmark
11420 Pagemill Road
Dallas, TX 75243
Phone - 214-553-4300
Fax - 214-553-4395

Hamilton Hallmark
8000 Westglen
Houston, TX 77063
Phone - 713-781-6100
Fax - 713-953-8420

Pioneer Standard
13765 Beta Drive
Dallas, TX 75244
Phone - 214-419-5503
Fax - 214-490-6419

Pioneer Standard
1826 Kramer Lane, Suite D
Austin, TX 78758
Phone - 512-835-4000
Fax - 512-835-9829

Pioneer Standard
10530 Rockley Road, Suite 100
Houston, TX 77099
Phone - 713-495-4700
Fax - 713-495-5642

Wyle Laboratories
4030 W. Braker Lane, Suite 420
Austin, TX 78759
Phone - 512-345-8853
Fax - 512-834-0981

Wyle Laboratories
1810 N. Greenville Avenue
Richardson, TX 75081
Phone - 214-235-9953
Fax - 214-644-5064

Wyle Laboratories
11001 S. Wilcrest, Suite 100
Houston, TX 77099
Phone - 713-879-9953
Fax - 713-879-6540

UTAH**Representative**

Wescom Marketing
3500 S. Main, Suite 100
Salt Lake City, UT 84115
Phone - 801-269-0419
Fax - 801-269-0665

Distributors

Anthem Electronics Incorporated
1279 West 2200 South
Salt Lake City, UT 84119
Phone - 801-973-8555
Fax - 801-973-8909

Hamilton Hallmark
1100 East 6600 South, Suite 120
Salt Lake City, UT 84121
Phone - 801-266-2022
Fax - 801-263-0104

Wyle Laboratories
1325 West 2200 South, Suite E
Salt Lake City, UT 84119
Phone - 801-974-9953
Fax - 801-972-2524

VERMONT**Representative**

Advanced Tech Sales Incorporated
348 Park Street, Suite 102
North Reading, MA 01864
Phone - 508-664-0888
Fax - 508-664-5503

Distributors

Anthem Electronics Incorporated
36 Jonspin Road
Wilmington, MA 01887
Phone - 508-657-5170
Fax - 508-657-6008

Hamilton Hallmark
10P Centennial Drive
Peabody, MA 01960
Phone - 508-532-9808
Fax - 508-532-9713

Pioneer Standard
44 Hartwell Avenue
Lexington, MA 02173
Phone - 617-861-9200
Fax - 617-863-1547

VIRGINIA**Representative**

Electronic Engineering & Sales, Inc.
305 Kramer Road
Pasadena, MD 21122
Phone - 410-255-9686
Fax - 410-255-9688

Distributors

Anthem Electronics Incorporated
7168 A Columbia Gateway Drive
Columbia, MD 21046-2101
Phone - 301-995-6640
Fax - 301-381-4379

Hamilton Hallmark
10240 Old Columbia Road
Columbia, MD 21046
Phone - 410-988-9800
Fax - 410-381-2036

Pioneer Technologies
9100 Gaither Drive
Gaithersburg, MD 20877
Phone - 301-921-0660
Fax - 301-921-3852

Wyle Laboratories
7180 Columbia Gateway Drive, Suite 100
Columbia, MD 21046
Phone - 410-312-4844
Fax - 410-312-4953

WASHINGTON**Distributors**

Anthem Electronics Incorporated
19017-120th Avenue N.E., Suite 102
Bothell, WA 98011
Phone - 206-483-1700
Fax - 206-486-0571

Hamilton Hallmark
8630 154th Avenue
Redmond, WA 98052
Phone - 206-881-6697
Fax - 206-867-0159

Pioneer Technologies
2800 156th Avenue S.E., Suite 100
Bellevue, WA 98007
Phone - 206-644-7500
Fax - 206-644-7300

Wyle Laboratories
15385 N.E. 90th Street
Redmond, WA 98052-3522
Phone - 206-881-1150
Phone - 800-248-9953
Fax - 206-881-1567

WEST VIRGINIA**Representative**

Scott Electronics, Inc.
916 Eastwind Drive
Westerville, OH 43081-3379
Phone - 614-882-6100
Fax - 614-882-0900

WISCONSIN**Representatives**

High Technology Sales Associates (W. WI)
4801 W. 81st Street, Suite 115
Bloomington, MN 55437
Phone - 612-844-9933
Fax - 612-844-9930

Industrial Representatives, Inc. (E. WI)
2831 N. Grandview, Suite 215
Pewaukee, WI 53072
Phone - 414-574-9393
Fax - 414-574-9394

Distributors

Anthem Electronics Incorporated
1300 Remington, Suite A
Schaumburg, IL 60173
Phone - 708-884-0200
Fax - 708-884-0480

Hamilton Hallmark
2440 S. 179th Street
New Berlin, WI 53146-2152
Phone - 414-797-7844
Fax - 414-797-9259

Pioneer Standard
120 Bishops Way, Suite 163
Brookfield, WI 53005
Phone - 414-784-3480
Fax - 414-784-8207

Wyle Laboratories
W226 N555 Eastmound Drive
Waukesha, WI 53186
Phone - 414-521-9333
Fax - 414-521-9498

WYOMING**Representative**

Contact Micron Semiconductor, Inc.
Component Sales
Phone - 208-368-3900
Fax - 208-368-3488
Micron DataFax - 208-368-5800

Distributors

Anthem Electronics Incorporated
373 Inverness Drive
Englewood, CO 80112
Phone - 303-790-4500
Fax - 303-790-4532

Wyle Laboratories
1325 West 2200 South, Suite E
Salt Lake City, UT 84119
Phone - 801-974-9953
Fax - 801-972-2524

AUSTRALIA**Representative**

Reptechnic Pty. Ltd.
3/36 Bydown Street
Neutral Bay, NSW 2089
Phone - 612-953-9844
Fax - 612-953-9683

AUSTRIA**Distributor**

EBV Elektronik GmbH
Diefenbachgasse 35/6
A-1150 Wien
Phone - 43-222-8-94-17-74
Fax - 43-222-8-94-17-75

BELGIUM**Representative**

Microtron
Generaal De Wittelaan 7
B-2800 Mechelen
Phone - 32-15-212223
Fax - 32-15-210069

Distributor

EBV Elektronik GmbH
Excelsiorlaan 35
B-1930 Zaventem
Phone - 32-2-7209936
Fax - 32-2-7208152

DENMARK**Representative & Distributor**

E.V. Johanssen Elektronik A/S
Titangade 15
DK-2200 Copenhagen N
Phone - 45-31-83-90-22
Fax - 45-31-83-92-22

FINLAND**Representative & Distributor**

Integrated Electronics Oy Ab
Turkhaudantie 1
P.O. Box 160
SF-0070 Helsinki
Phone - 358-0-351-3133
Fax - 358-0-351-3134

FRANCE**Representative**

Rep'Tronic S.A.
1 bis, rue Marcel Paul
Bâtiment A,
Z.I. de la Bonde
F-91300 Massy
Phone - 33-1-60-13-93-00
Fax - 33-1-60-13-91-98

Distributors

Avnet EMG SA
79, rue Pierre Semard
B.P. 90
F-92322 Chatillon, Cedex
Phone - 33-1-49-65-2600
Fax - 33-1-49-65-2769

EBV Elektronik
Parc Club de la Haute Maison
16, rue Galilée, Cité Descartes
77420 Champs-sur-Marne
Phone - 33-1-64-68-8609
Fax - 33-1-64-68-2767

Société Paris Sud Electronique
12, rue René-Cassin
Z.I. de la Bonde
F-91300 Massy
Phone - 33-1-69-20-6699
Fax - 33-1-69-20-7532

GERMANY**Sales & Customer Service Office**

Micron Semiconductor (Deutschland) GmbH
Sternstrasse 20
D-85609 Aschheim
Phone - 49-89-9030021
Fax - 49-89-9043114

Distributors

EBV Elektronik GmbH
Hans-Pinsel-Str. 4
D-85540 Haar b. München
Phone - 49-89-45610-0
Fax - 49-89-464488

MSC-Vertriebs GmbH
Industriestraße 16
D-76297 Stutensee
Phone - 49-72-49910-0
Fax - 49-72-497993

Metronik GmbH
Leonhardsweg 2
D-82008 Unterhaching b. München
Phone - 49-89-611108-0
Fax - 49-89-6116468

Neumüller-Fenner Elektronik GmbH

Mehlbeerenstr. 2
D-82024 Taufkirchen
Phone - 49-89-61208-0
Fax - 49-89-612268-0

HONG KONG**Sales & Customer Service Office****Representative**

Lestina International Ltd.
14/F, Park Tower
15 Austin Road
Tsimshatsui, Kowloon
Phone - 852-735-1736
Fax - 852-730-5260

INDIA**Distributor**

Silicon Electronics
1148 Sonora Court
Sunnyvale, CA 94086
Phone - 408-738-8235
Fax - 408-738-0698

INDONESIA**Representative**

Desner Electronics (FE) Pte. Ltd.
42 Mactaggart Road
#04-01 Mactaggart Bldg.
Singapore 1336
Phone - 65-285-1566
Fax - 65-284-9466

IRELAND**Representative**

New England Technical Sales
The Diamond,
Malahide,
Co. Dublin
Phone - 353-18-450635
Fax - 353-18-453625

Distributor

Macro Group
Burnham Lane
Slough
Berkshire SL1 6LN
Phone - 44-628-604383
Fax - 44-628-666873

ISRAEL**Representative & Distributor**

C.R.G. Electronics Ltd.
Industrial Park
P.O.B. 590
Carmiel 20101
Phone - 972-4-887-877
Fax - 972-4-887-588

ITALY**Representative**

Acis srl
via Alberto Mario, 26
Milano 20149
Phone - 39-2-4802-2522
Fax - 39-2-4801-2289

Distributors

Claitron SPA
Via Je Fulvio Testi 280
20126 Milano
Phone - 39-2-66-14-91
Fax - 39-2-66-10-56-66

EBV Elektronik
Sede di Milano
Via C. Frova, 34
I-20092 Cinisello Balsamo (MI)
Phone - 39-2-66-01-71-11
Fax - 39-2-66-01-7020

JAPAN**Distributors**

Internix Inc.
Shinjuku Hamada Bldg. 7-4-7
Nishi-Shinjuku, Shinjuku-ku
Tokyo 160
Phone - 81-3-3369-1105
Fax - 81-3-3363-8486

Macnica, Inc.
Hakusan High-Tech Park
I-22-2 Hakusan
Midori-ku, Yokohama City 226
Phone - 81-45-939-6140
Fax - 81-45-939-6141

Sanryo Electric Co. Ltd.
Import Promotion Division
I-1-10 Ueno
Taito-ku, Tokyo 110
Phone - 81-3-3837-6345
Fax - 81-3-3837-6379

KOREA**Representative**

I & C Microsystems Co. Ltd.
3rd Floor, Jung-Nam Bldg.
191-3 Po-E Dong
Kang-Nam Ku
Seoul
Phone - 822-577-9131
Fax - 822-577-9130

LUXEMBOURG**Distributor**

EBV Elektronik GmbH
Excelsiorlaan 35
B-1930 Zaventem
Belgium
Phone - 32-2 7209936
Fax - 32-2-7208152

MALAYSIA**Representatives**

Desner (Malaysia) Sdn. Bhd.
23 Jalan Sarikei
53000 Kuala Lumpur
Phone - 60-3-4211123
Fax - 60-3-4219923

Desner (Malaysia) Sdn. Bhd.
39 Persiaran Bukit Kecil 5
Taman Sri Nibong
11900 Bayan Lepas
Penang
Phone - 60-4-838352
Fax - 60-4-849370

THE NETHERLANDS**Representative**

Microtron
Beneluxweg 37
Postbus 4336
NL-4904 SJ Oosterhout
Phone - 31-162-060-308
Fax - 31-162-060-633

Distributor

EBV Elektronik GmbH
Planetenbaan 2
NL-3606 AK Maarssenbroek
Phone - 31 34 65-62353
Fax - 31 34 65-64277

NEW ZEALAND**Representative**

Reptechnic Pty. Ltd.
3/36 Bydown Street
Neutral Bay, NSW 2089
Australia
Phone - 612-953-9844
Fax - 612-953-9683

NORWAY**Representative & Distributor**

BIT Elektronik A/S
Smedsvingen 4
Postboks 194
1360 Nesbru
Phone - 47-66-981370
Fax - 47-66-981371

PHILLIPINES**Representative**

Desner Electronics (FE) Pte. Ltd.
42 Mactaggart Road
#04-01 Mactaggart Bldg.
Singapore 1336
Phone - 65-285-1566
Fax - 65-284-9466

PORTUGAL**Representative & Distributor**

ATD Electronica, Lda.
Quinta Grande, Lote 20 - R/C DTO.
Alfragide (Norte)
2700 Amadora
Phone - 351-1-4714182
Fax - 351-1-4715886

SINGAPORE**Sales & Customer Service Office**

MSI Asia Pacific Pte. Ltd.
#04-03 Leonie View
1 Leonie Hill
Singapore 0923
Phone - 65-735-9846
Fax - 65-735-9847

Representative

Desner Electronics (FE) Pte. Ltd.
42 Mactaggart Road
#04-01 Mactaggart Bldg.
Singapore 1336
Phone - 65-285-1566
Fax - 65-284-9466

SOUTH AFRICA**Distributor**

Computer Parts cc
CNR Athol and Louis Botha Avenue
Highlands North
Johannesburg 2192
Phone - 27-11-887-2438
Fax - 27-11-887-2514

SPAIN**Representative & Distributor**

ATD Electronica, S.A.
Avda. de la Industria, 32
Nave 17-2. B
28100 Alcobendas
Madrid
Phone - 341-661-6551
Fax - 341-661-6300

SWEDEN**Representative & Distributor**

IE Komponenter AB
Ulvsundavägen 106 C
Box 11 113
S-161 11 Bromma
Phone - 46-8-804685
Fax - 46-8-262286

SWITZERLAND**Distributors**

EBV Elektronik GmbH
Vorstadtstrasse 37
CH-8953 Dietikon
Phone - 41 1-7 40 10 90
Fax - 41 1-7 41 51 10

Fenner Elektronik AG
Gewerbstraße 10
CH-4450 Sissach
Phone - 41 6-1 97 50 00 0
Fax - 41 6-1 97 17 42 1

TAIWAN, R.O.C.**Representative**

ASEC International Corporation
4F, 223, Chung Yang Road
Nan Kang District
Taipei
Phone - 886-2-786-6677
Fax - 886-2-651-0600

THAILAND**Representative**

Desner Electronics (Thailand) Co. Ltd.
ITF Silom Palace Building
11th Floor, Room 160/128-129
Silom Road, Bangkok 10500
Phone - 662-2356492-5
Extension - 128-129
Fax - 662-2668040

UNITED KINGDOM**Sales & Customer Service Office**

Micron Europe Limited
Centennial Court
Easthampstead Road
Bracknell
Berkshire RG12 1JA
Phone - 44-344-360055
Fax - 44-344-869504

Representative

Cedar Technologies U.K. Ltd.
The Old Water Works
Howse Lane
Bicester
Oxfordshire OX6 8XF
Phone - 44-869-322-366
Fax - 44-869-322-377

Distributors

Bytech Electronics Ltd.
12 A Cedarwood
Chineham Business Park
Crockford Lane
Basingstoke
Hampshire RG24 OWD
Phone - 44-256-707-107
Fax - 44-256-707-162

Macro Group
Burnham Lane
Slough
Berkshire SL1 6LN
Phone - 44-628-604383
Fax - 44-628-666873

Thame Components Ltd.
Thame Park Road
Thame
Oxfordshire OX9 3UQ
Phone - 44-84-426-1188
Fax - 44-84-426-1681

NOTES

NOTES

DRAMs	1
SYNCHRONOUS DRAMs	2
DRAM MODULES	3
DRAM CARDS	4
TECHNICAL NOTES	5
PRODUCT RELIABILITY	6
PACKAGE INFORMATION	7
SALES INFORMATION	8

1 **DRAMs**

2 **SYNCHRONOUS DRAMs**

3 **DRAM MODULES**

4 **DRAM CARDS**

5 **TECHNICAL NOTES**

6 **PRODUCT RELIABILITY**

7 **PACKAGE INFORMATION**

8 **SALES INFORMATION**



Micron Semiconductor, Inc.
2805 East Columbia Road
Boise, Idaho 83706
Tel: 208-368-3900
Fax: 208-368-4431
Customer Comment Line:
U.S.A.: 800-932-4992
Intl.: 01-208-368-3410
Fax: 208-368-3342

MSI Asia Pacific Pte. Ltd.
#04-03 Leonie View
1 Leonie Hill
Singapore 0923
Tel: 65-735-9846
Fax: 65-735-9847

Micron Europe Limited
Centennial Court
Easthampstead Road
Bracknell
Berkshire RG12 1JA
United Kingdom
Tel: 44-344-360055
Fax: 44-344-869504

Micron Semiconductor
(Deutschland) GmbH
Sternstrasse 20
D-85609 Aschheim
Germany
Tel: 49-89-903-0021
Fax: 49-89-904-3114

MICRON
DataFax™
208-368-5800



MICRON
SEMICONDUCTOR, INC.