



MPC7450UM 2/2004 Rev. 3.1

MPC7450 RISC Microprocessor Family User's Manual

Devices Supported: MPC7447A

MPC7457

MPC7455

MPC7451

MPC7450

MPC7447

MPC7445

MPC7441

HOW TO REACH US:

USA/EUROPE/LOCATIONS NOT LISTED:

Motorola Literature Distribution P.O. Box 5405, Denver, Colorado 80217 1-480-768-2130 (800) 521-6274

JAPAN:

Motorola Japan Ltd. SPS, Technical Information Center 3-20-1, Minami-Azabu Minato-ku Tokyo 106-8573 Japan 81-3-3440-3569

ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd. Silicon Harbour Centre, 2 Dai King Street Tai Po Industrial Estate, Tai Po, N.T., Hong Kong 852-26668334

TECHNICAL INFORMATION CENTER:

(800) 521-6274

HOME PAGE:

www.motorola.com/semiconductors

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.



Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. The described product is a PowerPC microprocessor. The PowerPC name is a trademark of IBM Corp. and used under license. Il other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

MOTOROLA 3

Paragraph Number	Title	Page Number
	About This Book	
	Audience	xlv
	Organization	xlv
	Suggested Reading	
	General Information	
	Related Documentation	xlvii
	Conventions	xlviii
	Acronyms and Abbreviations	
	Terminology Conventions	lii
	Chapter 1 Overview	
1.1	MPC7451 Microprocessor Overview	1-1
1.1.1	MPC7441 Microprocessor Overview	1-5
1.1.2	MPC7450 Microprocessor Overview	1-5
1.1.3	MPC7455 Microprocessor Overview	1-5
1.1.4	MPC7445 Microprocessor Overview	1-5
1.1.5	MPC7447 Microprocessor Overview	1-6
1.1.6	MPC7457 Microprocessor Overview	1-6
1.1.7	MPC7447A Microprocessor Overview	1-6
1.2	MPC7451 Microprocessor Features	1-6
1.2.1	Overview of the MPC7451 Microprocessor Features	
1.2.2	Instruction Flow	
1.2.2.1	Instruction Queue and Dispatch Unit	1-13
1.2.2.2	Branch Processing Unit (BPU)	1-14
1.2.2.3	Completion Unit	1-15
1.2.2.4	Independent Execution Units	1-15
1.2.2.4.1	AltiVec Vector Permute Unit (VPU)	
1.2.2.4.2	AltiVec Vector Integer Unit 1 (VIU1)	
1.2.2.4.3	AltiVec Vector Integer Unit 2 (VIU2)	
1.2.2.4.4	AltiVec Vector Floating-point Unit (VFPU)	1-16
1.2.2.4.5	Integer Units (IUs)	
1.2.2.4.6	Floating-Point Unit (FPU)	1-16

Paragraph Number	I ITIA	Page nber
1.2.2.4.7	Load/Store Unit (LSU)	. 1-17
1.2.3	Memory Management Units (MMUs)	. 1-17
1.2.4	On-Chip L1 Instruction and Data Caches	. 1-18
1.2.5	L2 Cache Implementation	
1.2.6	L3 Cache Implementation	. 1-22
1.2.7	System Interface	. 1-23
1.2.8	MPC7451 Bus Operation Features	. 1-23
1.2.8.1	MPX Bus Features	. 1-24
1.2.8.2	60x Bus Features	. 1-25
1.2.9	Overview of System Interface Accesses	. 1-25
1.2.9.1	System Interface Operation	
1.2.9.2	Signal Groupings	. 1-27
1.2.9.3	MPX Bus Mode Functional Groupings	. 1-28
1.2.9.3.1	Clocking	. 1-30
1.2.10	Power Management	. 1-30
1.2.11	Thermal Management	. 1-31
1.2.12	Performance Monitor	
1.3	MPC7451 Microprocessor: Architectural Implementation	. 1-32
1.3.1	PowerPC Registers and Programming Model	. 1-33
1.3.2	Instruction Set	
1.3.2.1	PowerPC Instruction Set	. 1-44
1.3.2.2	AltiVec Instruction Set	. 1-45
1.3.2.3	MPC7451 Microprocessor Instruction Set	. 1-46
1.3.3	On-Chip Cache Implementation	. 1-47
1.3.3.1	PowerPC Cache Model	. 1-47
1.3.3.2	MPC7451 Microprocessor Cache Implementation	. 1-47
1.3.4	Exception Model	. 1-48
1.3.4.1	PowerPC Exception Model	. 1-48
1.3.4.2	MPC7451 Microprocessor Exceptions	. 1-49
1.3.5	Memory Management	. 1-51
1.3.5.1	PowerPC Memory Management Model	
1.3.5.2	MPC7451 Microprocessor Memory Management Implementation	. 1-52
1.3.6	Instruction Timing	
1.3.7	AltiVec Implementation	
1.4	Differences between MPC7451 and MPC7400/ MPC7410	. 1-58
1.5	Differences Between MPC7441/MPC7451 and MPC7445/MPC7455	. 1-61
1.6	Differences Between MPC7441/MPC7451 and MPC7447/MPC7457	. 1-62
1.7	Differences Between MPC7447 and the MPC7447A	. 1-63
1.8	User's Manual Revision History	. 1-65

Paragraph Number	Title	Page Number
	Chapter 2 Programming Model	
0.1		2.1
2.1	MPC7451 Processor Register Set	
2.1.1	Register Set Overview	
2.1.2	MPC7451 Register Set	
2.1.3	PowerPC Supervisor-Level Registers (OEA)	
2.1.3.1	Processor Version Register (PVR)	
2.1.3.2	Processor Identification Register (PIR)	
2.1.3.3	Machine State Register (MSR)	
2.1.3.4 2.1.3.5	Machine status save/restore registers (SRR0, SRR1)	
2.1.3.3	SDR1 Register	
2.1.4	PowerPC User-Level Registers (VEA)	
2.1.4.1	Time Base Registers (TBL, TBU)	
2.1.5.1	Hardware Implementation-Dependent Register 0 (HID0)	
2.1.5.1	Hardware Implementation-Dependent Register 0 (HID0)	
2.1.5.2.1	MPC7447A-Specific HID1 PLL Configuration Field	
2.1.5.3	Memory Subsystem Control Register (MSSCR0)	
2.1.5.4	Memory Subsystem Status Register (MSSSR0)	
2.1.5.5	Instruction and Data Cache Registers	
2.1.5.5.1	L2 Cache Control Register (L2CR)	
2.1.5.5.2	L3 Cache Control Register (L3CR)	
2.1.5.5.3	L3 Cache Output Hold Control Register (L3OHCR)—	2 01
	MPC7457-Specific	2-36
2.1.5.5.4	L3 Cache Input Timing Control (L3ITCR0)	
2.1.5.5.5	L3 Cache Input Timing Control (L3ITCR1)	
2.1.5.5.6	L3 Cache Input Timing Control (L3ITCR2)	
2.1.5.5.7	L3 Cache Input Timing Control (L3ITCR3)	
2.1.5.5.8	Instruction Cache and Interrupt Control Register (ICTRL)	
2.1.5.5.9	Load/Store Control Register (LDSTCR)	
2.1.5.5.10	L3 Private Memory Address Register (L3PM)	2-44
2.1.5.6	Instruction Address Breakpoint Register (IABR)	2-45
2.1.5.7	Memory Management Registers Used for Software Table Searching	g 2-45
2.1.5.7.1	TLB Miss Register (TLBMISS)	
2.1.5.7.2	Page Table Entry Registers (PTEHI and PTELO)	2-46
2.1.5.8	Thermal Management Register	2-47
2.1.5.8.1	Instruction Cache Throttling Control Register (ICTC)	2-48
2.1.5.9	Performance Monitor Registers	
2.1.5.9.1	Monitor Mode Control Register 0 (MMCR0)	
2.1.5.9.2	User Monitor Mode Control Register 0 (UMMCR0)	
2.1.5.9.3	Monitor Mode Control Register 1 (MMCR1)	
2.1.5.9.4	User Monitor Mode Control Register 1 (UMMCR1)	2-52

Paragraph Number	Title	Page Number
2.1.5.9.5	Monitor Mode Control Register 2 (MMCR2)	2-52
2.1.5.9.6	User Monitor Mode Control Register 2 (UMMCR2)	2-53
2.1.5.9.7	Breakpoint Address Mask Register (BAMR)	
2.1.5.9.8	Performance Monitor Counter Registers (PMC1–PMC6)	
2.1.5.9.9	User Performance Monitor Counter Registers (UPMC1–UPMC6	
2.1.5.9.10	Sampled Instruction Address Register (SIAR)	
2.1.5.9.11	User-Sampled Instruction Address Register (USIAR)	
2.1.5.9.12	Sampled Data Address Register (SDAR) and User-Sampled Dat	
	Register (USDAR)	2-56
2.1.6	Reset Settings	2-56
2.2	Operand Conventions	2-58
2.2.1	Floating-Point Execution Models—UISA	2-58
2.2.2	Data Organization in Memory and Data Transfers	2-59
2.2.3	Alignment and Misaligned Accesses	2-59
2.2.4	Floating-Point Operands	2-59
2.3	Instruction Set Summary	2-60
2.3.1	Classes of Instructions	2-61
2.3.1.1	Definition of Boundedly Undefined	2-62
2.3.1.2	Defined Instruction Class	2-62
2.3.1.3	Illegal Instruction Class	2-62
2.3.1.4	Reserved Instruction Class	2-63
2.3.2	Addressing Modes	2-64
2.3.2.1	Memory Addressing	2-64
2.3.2.2	Memory Operands	2-64
2.3.2.3	Effective Address Calculation	2-64
2.3.2.4	Synchronization	2-65
2.3.2.4.1	Context Synchronization	2-65
2.3.2.4.2	Execution Synchronization	2-68
2.3.2.4.3	Instruction-Related Exceptions	2-69
2.3.3	Instruction Set Overview	2-69
2.3.4	PowerPC UISA Instructions	2-70
2.3.4.1	Integer Instructions	2-70
2.3.4.1.1	Integer Arithmetic Instructions	2-70
2.3.4.1.2	Integer Compare Instructions	2-71
2.3.4.1.3	Integer Logical Instructions	
2.3.4.1.4	Integer Rotate and Shift Instructions	
2.3.4.2	Floating-Point Instructions	
2.3.4.2.1	Floating-Point Arithmetic Instructions	
2.3.4.2.2	Floating-Point Multiply-Add Instructions	
2.3.4.2.3	Floating-Point Rounding and Conversion Instructions	
2.3.4.2.4	Floating-Point Compare Instructions	
2.3.4.2.5	Floating-Point Status and Control Register Instructions	
2.3.4.2.6	Floating-Point Move Instructions	2-76

Paragraph Number	Title	Page Number
2.3.4.3	Load and Store Instructions	2-76
2.3.4.3.1	Self-Modifying Code	2-77
2.3.4.3.2	Integer Load and Store Address Generation	2-78
2.3.4.3.3	Register Indirect Integer Load Instructions	2-78
2.3.4.3.4	Integer Store Instructions	2-79
2.3.4.3.5	Integer Store Gathering	2-80
2.3.4.3.6	Integer Load and Store with Byte-Reverse Instructions	2-80
2.3.4.3.7	Integer Load and Store Multiple Instructions	2-81
2.3.4.3.8	Integer Load and Store String Instructions	2-81
2.3.4.3.9	Floating-Point Load and Store Address Generation	
2.3.4.3.10	Floating-Point Store Instructions	2-83
2.3.4.4	Branch and Flow Control Instructions	2-84
2.3.4.4.1	Branch Instruction Address Calculation	2-85
2.3.4.4.2	Branch Instructions	2-85
2.3.4.4.3	Condition Register Logical Instructions	2-86
2.3.4.4.4	Trap Instructions	2-86
2.3.4.5	System Linkage Instruction—UISA	2-86
2.3.4.6	Processor Control Instructions—UISA	2-87
2.3.4.6.1	Move to/from Condition Register Instructions	2-87
2.3.4.6.2	Move to/from Special-Purpose Register Instructions (UISA)	
2.3.4.7	Memory Synchronization Instructions—UISA	
2.3.5	PowerPC VEA Instructions	
2.3.5.1	Processor Control Instructions—VEA	2-90
2.3.5.2	Memory Synchronization Instructions—VEA	2-90
2.3.5.3	Memory Control Instructions—VEA	
2.3.5.3.1	User-Level Cache Instructions—VEA	2-91
2.3.5.4	Optional External Control Instructions	2-94
2.3.6	PowerPC OEA Instructions	2-95
2.3.6.1	System Linkage Instructions—OEA	2-95
2.3.6.2	Processor Control Instructions—OEA	2-95
2.3.6.3	Memory Control Instructions—OEA	2-99
2.3.6.3.1	Supervisor-Level Cache Management Instruction—(OEA)	2-100
2.3.6.3.2	Translation Lookaside Buffer Management Instructions—OEA	
2.3.7	Recommended Simplified Mnemonics	2-101
2.3.8	Implementation-Specific Instructions	2-101
2.4	AltiVec Instructions	2-104
2.5	AltiVec UISA Instructions	2-105
2.5.1	Vector Integer Instructions	2-105
2.5.1.1	Vector Integer Arithmetic Instructions	
2.5.1.2	Vector Integer Compare Instructions	
2.5.1.3	Vector Integer Logical Instructions	
2.5.1.4	Vector Integer Rotate and Shift Instructions	
2.5.2	Vector Floating-Point Instructions	

Paragraph Number	Title	Page Number
2.5.2.1	Vector Floating-Point Arithmetic Instructions	2-109
2.5.2.2	Vector Floating-Point Multiply-Add Instructions	2-110
2.5.2.3	Vector Floating-Point Rounding and Conversion Instructions	2-110
2.5.2.4	Vector Floating-Point Compare Instructions	2-111
2.5.2.5	Vector Floating-Point Estimate Instructions	2-111
2.5.3	Vector Load and Store Instructions	2-111
2.5.3.1	Vector Load Instructions	2-112
2.5.3.2	Vector Load Instructions Supporting Alignment	2-112
2.5.3.3	Vector Store Instructions	
2.5.4	Control Flow	2-113
2.5.5	Vector Permutation and Formatting Instructions	2-113
2.5.5.1	Vector Pack Instructions	
2.5.5.2	Vector Unpack Instructions	2-114
2.5.5.3	Vector Merge Instructions	
2.5.5.4	Vector Splat Instructions	
2.5.5.5	Vector Permute Instructions	
2.5.5.6	Vector Select Instruction	
2.5.5.7	Vector Shift Instructions	2-116
2.5.5.8	Vector Status and Control Register Instructions	
2.6	AltiVec VEA Instructions	
2.6.1	AltiVec Vector Memory Control Instructions—VEA	
2.6.2	AltiVec Instructions with Specific Implementations for the MPC74	
	Chapter 3	
	L1, L2, and L3 Cache Operation	
3.1	Overview	3-2
3.1.1	Block Diagram	3-5
3.1.2	Load/Store Unit (LSU)	3-7
3.1.2.1	Cacheable Loads and LSU	
3.1.2.2	LSU Store Queues	3-7
3.1.2.3	Store Gathering/Merging	
3.1.2.4	LSU Load Miss, Castout, and Push Queues	
3.1.3	Memory Subsystem Blocks	
3.1.3.1	L1 Service Queues	
3.1.3.2	L2 Cache Block	3-10
3.1.3.3	System Interface Block	3-11
3.1.4	L3 Cache Controller Block	
3.2	L1 Cache Organizations	
3.2.1	L1 Data Cache Organization	
3.2.2	L1 Instruction Cache Organization	
3.3	Memory and Cache Coherency	

Paragraph Number	Title	Page Number
3.3.1	Memory/Cache Access Attributes (WIMG Bits)	3-15
3.3.1.1	Coherency Paradoxes and WIMG	3-16
3.3.1.2	Out-of-Order Accesses to Guarded Memory	3-17
3.3.2	Coherency Support	3-18
3.3.2.1	Coherency Between L1, L2, and L3 Caches	3-18
3.3.2.1.1	Cache Closer to Core with Modified Data	3-19
3.3.2.1.2	Transient Data and Different Coherency States	3-19
3.3.2.2	Snoop Response	3-19
3.3.2.3	Intervention	3-20
3.3.2.4	Simplified Transaction Types	3-21
3.3.2.5	MESI State Transitions	3-21
3.3.2.5.1	MESI Protocol in MPX Bus Mode with Data Intervention Enable	ed 3-22
3.3.2.5.2	MESI Protocol in 60x Bus Mode and MPX Bus Mode (with Inte Disabled) 3-24	rvention
3.3.2.6	Reservation Snooping	3-27
3.3.3	Load/Store Operations and Architecture Implications	
3.3.3.1	Performed Loads and Store	
3.3.3.2	Sequential Consistency of Memory Accesses	
3.3.3.3	Load Ordering with Respect to Other Loads	
3.3.3.4	Store Ordering with Respect to Other Stores	
3.3.3.5	Enforcing Store Ordering with Respect to Loads	
3.3.3.6	Atomic Memory References	
3.4	L1 Cache Control	
3.4.1	Cache Control Parameters in HID0	
3.4.1.1	Enabling and Disabling the Data Cache	
3.4.1.2	Data Cache Locking with DLOCK	
3.4.1.3	Enabling and Disabling the Instruction Cache	
3.4.1.4	Instruction Cache Locking with ILOCK	
3.4.1.5	L1 Instruction and Data Cache Flash Invalidation	
3.4.2	Data Cache Way Locking Setting in LDSTCR	
3.4.3	Cache Control Parameters in ICTRL	
3.4.3.1	Instruction Cache Way Locking	
3.4.3.2	Enabling Instruction Cache Parity Checking	
3.4.3.3	Instruction and Data Cache Parity Error Reporting	
3.4.4	Cache Control Instructions	
3.4.4.1	Data Cache Block Touch (dcbt)	
3.4.4.2	Data Cache Block Touch for Store (dcbtst)	
3.4.4.3	Data Cache Block Zero (dcbz)	
3.4.4.4	Data Cache Block Store (dcbst)	
3.4.4.5	Data Cache Block Flush (dcbf)	
3.4.4.6	Data Cache Block Allocate (dcba)	
3.4.4.7	Data Cache Block Invalidate (dcbi)	
3.4.4.8	Instruction Cache Block Invalidate (icbi)	

Paragraph Number	Title	Page umber
3.5	L1 Cache Operation	3-41
3.5.1	Cache Miss and Reload Operations	
3.5.1.1	Data Cache Fills	3-41
3.5.1.2	Instruction Cache Fills	3-42
3.5.2	Cache Allocation on Misses	3-43
3.5.2.1	Instruction Access Allocation in L1 Cache	3-43
3.5.2.2	Data Access Allocation in L1Cache	3-43
3.5.3	Store Miss Merging	3-43
3.5.4	Store Hit to a Data Cache Block Marked Shared	3-44
3.5.5	Data Cache Block Push Operation	3-44
3.5.6	L1 Cache Block Replacement Selection	3-44
3.5.6.1	PLRU Replacement	3-44
3.5.6.2	PLRU Bit Updates	3-45
3.5.6.3	AltiVec LRU Instruction Support	3-46
3.5.6.4	Cache Locking and PLRU	
3.5.7	L1 Cache Invalidation and Flushing	
3.5.8	L1 Cache Operation Summary	3-48
3.6	L2 Cache	
3.6.1	L2 Cache Organization	
3.6.2	L2 Cache and Memory Coherency	
3.6.3	L2 Cache Control	
3.6.3.1	L2CR Parameters	3-54
3.6.3.1.1	Enabling the L2 Cache and L2 Initialization	3-54
3.6.3.1.2	Enabling L2 Parity Checking	3-54
3.6.3.1.3	L2 Instruction-Only and Data-Only Modes	
3.6.3.1.4	L2 Cache Invalidation	
3.6.3.1.5	Flushing of L1, L2, and L3 Caches	3-55
3.6.3.1.6	L2 Replacement Algorithm Selection	
3.6.3.2	L2 Prefetch Engines and MSSCR0	
3.6.3.3	L2 Parity Error Reporting and MSSSR0	3-57
3.6.3.4	Instruction Interactions with L2	3-57
3.6.4	L2 Cache Operation	3-58
3.6.4.1	L2 Cache Miss and Reload Operations	3-59
3.6.4.2	L2 Cache Allocation	
3.6.4.3	Store Data Merging and L2	3-60
3.6.4.4	L2 Cache Line Replacement Algorithms	3-60
3.6.4.5	L2 and L3 Operations Caused by L1 Requests	
3.7	L3 Cache Interface	3-67
3.7.1	L3 Cache Interface Overview	3-67
3.7.2	L3 Cache Organization	
3.7.3	L3 Cache Control Register (L3CR)	
3.7.3.1	Enabling the L3 Cache and L3 Initialization	
3.7.3.2	L3 Cache Size	

Paragraph Number	Title	Page Number
3.7.3.3	L3 Cache SRAM Types	3-70
3.7.3.4	L3 Cache Data-Only and Instruction-Only Modes	3-70
3.7.3.4.1	L3 Instruction-Only and Data-Only Operation	3-70
3.7.3.4.2	L3 Cache Locking Using L3CR[L3DO] and L3CR[L3IO]	3-70
3.7.3.5	L3 Cache Parity Checking and Generation	
3.7.3.6	L3 Cache Invalidation	3-72
3.7.3.7	L3 Cache Flushing	3-72
3.7.3.8	L3 Cache Clock and Timing Controls	
3.7.3.9	L3 Sample Point Configuration	
3.7.3.9.1	Pipeline Burst and Late-Write SRAM	3-74
3.7.3.9.2	MSUG2 DDR SRAM	
3.7.4	L3 Private Memory Address Register (L3PM)	3-76
3.7.5	L3 Parity Error Reporting and MSSSR0	3-77
3.7.6	Instruction Interactions with L3	3-77
3.7.7	L3 Cache Operation	3-78
3.7.7.1	L3 Cache Miss and Reload Operations	3-78
3.7.7.2	L3 Cache Allocation	3-79
3.7.7.3	CI and WT Accesses and L3	3-79
3.7.7.4	L3 Cache Replacement Selection	3-79
3.7.8	L3 Private Memory Operation	
3.7.8.1	Enabling and Initializing L3 Private Memory	3-81
3.7.8.1.1	Initializing the L3 Private Memory when Parity is Enabled	3-82
3.7.8.2	CI and WT Accesses Not Supported for Private Memory	
3.7.8.3	Castouts and Private Memory	
3.7.8.4	Snoop Hits and Private Memory	3-83
3.7.8.5	Private Memory and Instruction Interactions	3-84
3.7.9	L3 Cache SRAM Timing Examples	3-84
3.7.9.1	MSUG2 DDR Interface Timing	3-85
3.7.9.2	Late-Write SRAM Timing	3-87
3.7.9.3	Pipelined Burst SRAM	
3.8	System Bus Interface	
3.8.1	MPC7451 Caches and System Bus Transactions	3-90
3.8.2	Bus Operations Caused by Cache Control Instructions	3-92
3.8.3	Transfer Attributes	3-94
3.8.4	Snooping of External Transactions	3-96
3.8.4.1	Types of Transactions Snooped by MPC7451	
3.8.4.2	L1 Cache State Transitions and Bus Operations Due to Snoops	
3.8.4.3	L2 and L3 Operations Caused by External Snoops	3-100

Chapter 4 Exceptions 4.1 MPC7451 Microprocessor Exceptions 4.2 MPC7451 Exception Recognition and Priorities 4.3 Exception Processing 4.3.1 Enabling and Disabling Exceptions 4.3.2 Steps for Exception Processing	
 4.2 MPC7451 Exception Recognition and Priorities 4.3 Exception Processing 4.3.1 Enabling and Disabling Exceptions 4.3.2 Steps for Exception Processing 	
 4.3 Exception Processing 4.3.1 Enabling and Disabling Exceptions 4.3.2 Steps for Exception Processing 	
4.3.1 Enabling and Disabling Exceptions	4-13 4-13 4-14
4.3.2 Steps for Exception Processing	4-13 4-14
	4-14
4.3.3 Setting MSR[RI]	
4.3.4 Returning from an Exception Handler	4-14
4.4 Process Switching	
4.5 Data Stream Prefetching and Exceptions	4-15
4.6 Exception Definitions	
4.6.1 System Reset Exception (0x00100)	
4.6.2 Machine Check Exception (0x00200)	
4.6.2.1 Machine Check Exception Enabled (MSR[ME] = 1)	
4.6.2.2 Checkstop State (MSR[ME] = 0)	
4.6.3 DSI Exception (0x00300)	4-22
4.6.3.1 DSI Exception—Page Fault	4-22
4.6.3.2 DSI Exception—Data Address Breakpoint Facility	
4.6.4 ISI Exception (0x00400)	
4.6.5 External Interrupt Exception (0x00500)	
4.6.6 Alignment Exception (0x00600)	
4.6.7 Program Exception (0x00700)	
4.6.8 Floating-Point Unavailable Exception (0x00800)	
4.6.9 Decrementer Exception (0x00900)	
4.6.10 System Call Exception (0x00C00)	4-27
4.6.11 Trace Exception (0x00D00)	
4.6.12 Floating-Point Assist Exception (0x00E00)	
4.6.13 Performance Monitor Exception (0x00F00)	
4.6.14 AltiVec Unavailable Exception (0x00F20)	
4.6.15 TLB Miss Exceptions	
4.6.15.1 Instruction Table Miss Exception—ITLB Miss (0x01000)	4-31
4.6.15.2 Data Table Miss-On-Load Exception—DTLB Miss-On-Load (0 4-31)x01100)
4.6.15.3 Data Table Miss-On-Store Exception—DTLB Miss-On-Store (0	Ox01200)
4.6.16 Instruction Address Breakpoint Exception (0x01300)	4-32
4.6.17 System Management Interrupt Exception (0x01400)	
4.6.18 AltiVec Assist Exception (0x01600)	

Paragraph Number	Title	Page Number
	Chapter 5	
	Memory Management	
5.1	MMU Overview	5-2
5.1.1	Memory Addressing	5-5
5.1.2	MMU Organization	5-5
5.1.3	Address Translation Mechanisms	5-11
5.1.4	Memory Protection Facilities	5-14
5.1.5	Page History Information	
5.1.6	General Flow of MMU Address Translation	5-15
5.1.6.1	Real Addressing Mode and Block Address Translation Selection	5-15
5.1.6.2	Page Address Translation Selection	5-16
5.1.7	MMU Exceptions Summary	5-19
5.1.8	MMU Instructions and Register Summary	5-22
5.2	Real Addressing Mode	
5.2.1	Real Addressing Mode—32-Bit Addressing	5-25
5.2.2	Real Addressing Mode—Extended Addressing	
5.3	Block Address Translation	
5.3.1	BAT Register Implementation of BAT Array—Extended Addressing	
5.3.2	Block Physical Address Generation—Extended Addressing	
5.3.2.1	Block Physical Address Generation with an Extended BAT Block St	
5.3.3	Block Address Translation Summary—Extended Addressing	
5.4	Memory Segment Model	
5.4.1	Page Address Translation Overview	
5.4.1.1	Segment Descriptor Definitions	
5.4.1.2	Page Table Entry (PTE) Definition—Extended Addressing	
5.4.2	Page History Recording	
5.4.2.1	Referenced Bit	
5.4.2.2	Changed Bit	
5.4.2.3	Scenarios for Referenced and Changed Bit Recording	
5.4.3	Page Memory Protection	
5.4.4	TLB Description	
5.4.4.1	TLB Organization and Operation	
5.4.4.2	TLB Invalidation	
5.4.4.2.1	tlbie Instruction	
5.4.4.2.2	tlbsync Instruction	
5.4.4.2.3	Synchronization Requirements for tlbie and tlbsync	
5.4.5	Page Address Translation Summary—Extended Addressing	
5.5	Hashed Page Tables—Extended Addressing	
5.5.1	SDR1 Register Definition—Extended Addressing	
5.5.1.1	Page Table Size	
5.5.1.2	Page Table Hashing Functions	
5.5.1.3	Page Table Address Generation	5-55

Paragraph Number	Title	Page Number
5.5.1.4	Page Table Structure Example—Extended Addressing	5-58
5.5.1.5	PTEG Address Mapping Examples—Extended Addressing	5-59
5.5.2	Page Table Search Operations—Implementation	
5.5.2.1	Conditions for a Page Table Search Operation	5-62
5.5.2.2	AltiVec Line Fetch Skipping	5-62
5.5.2.3	Page Table Search Operation—Conceptual Flow	5-63
5.5.3	Page Table Updates	5-66
5.5.4	Segment Register Updates	5-67
5.5.5	Implementation-Specific Software Table Search Operation	5-67
5.5.5.1	Resources for Table Search Operations	5-68
5.5.5.1.1	TLB Miss Register (TLBMISS)	5-70
5.5.5.1.2	Page Table Entry Registers (PTEHI and PTELO)	5-71
5.5.5.1.3	Special Purpose Registers (4–7)	5-72
5.5.5.2	Example Software Table Search Operation	5-72
5.5.5.2.1	Flow for Example Exception Handlers	5-73
5.5.5.2.2	Code for Example Exception Handlers	5-79
	Chapter 6 Instruction Timing	
6.1	Terminology and Conventions	6-2
6.2	Instruction Timing Overview	
6.3	Timing Considerations	6-11
6.3.1	General Instruction Flow	6-12
6.3.2	Instruction Fetch Timing	6-17
6.3.2.1	Cache Arbitration	6-17
6.3.2.2	Cache Hit	6-17
6.3.2.3	Cache Miss	
6.3.2.4	L2 Cache Access Timing Considerations	
6.3.2.4.1	Instruction Cache and L2 Cache Hit	
6.3.2.4.2	Instruction Cache Miss/L3 Cache Hit	
6.3.3	Dispatch, Issue, and Completion Considerations	
6.3.3.1	Rename Register Operation	
6.3.3.2	Instruction Serialization	
6.4	Execution Unit Timings	6-29
6.4.1	Branch Processing Unit Execution Timing	
6.4.1.1	Branch Folding and Removal of Fall-Through Branch Instruction	s 6-29
6.4.1.2	Branch Instructions and Completion	
6.4.1.3	Branch Prediction and Resolution	
6.4.1.3.1	Static Branch Prediction	
6.4.1.3.2	Predicted Branch Timing Examples	
6.4.2	Integer Unit Execution Timing	6-36

Paragraph Number	I ITIA	Page mber
6.4.3	FPU Execution Timing	. 6-37
6.4.3.1	Effect of Floating-Point Exceptions on Performance	. 6-37
6.4.4	Load/Store Unit Execution Timing	. 6-37
6.4.4.1	Effect of Operand Placement on Performance	. 6-37
6.4.4.2	Store Gathering	. 6-39
6.4.4.3	AltiVec Instructions Executed by the LSU	
6.4.4.3.1	LRU Instructions	. 6-39
6.4.4.3.2	Transient Instructions	. 6-39
6.4.5	AltiVec Instructions	. 6-40
6.4.5.1	AltiVec Unit Execution Timing	. 6-40
6.4.5.1.1	AltiVec Permute Unit (VPU) Execution Timing	. 6-40
6.4.5.1.2	Vector Simple Integer Unit (VIU1) Execution Timing	. 6-40
6.4.5.1.3	Vector Complex Integer Unit (VIU2) Execution Timing	. 6-41
6.4.5.1.4	Vector Floating-Point Unit (VFPU) Execution Timing	. 6-41
6.5	Memory Performance Considerations	. 6-44
6.5.1	Caching and Memory Coherency	. 6-44
6.6	Instruction Latency Summary	. 6-44
6.7	Instruction Scheduling Guidelines	. 6-57
6.7.1	Fetch/Branch Considerations	. 6-58
6.7.1.1	Fetching Examples	. 6-58
6.7.1.1.1	Fetch Alignment Example	. 6-58
6.7.1.1.2	Branch-Taken Bubble Example	. 6-60
6.7.1.2	Branch Conditionals	. 6-61
6.7.1.2.1	Branch Mispredict Example	. 6-61
6.7.1.2.2	Branch Loop Example	. 6-61
6.7.1.3	Static versus Dynamic Prediction	. 6-63
6.7.1.4	Using the Link Stack for Branch Indirect	
6.7.1.4.1	Link Stack Example	. 6-64
6.7.1.4.2	Position-Independent Code Example	. 6-65
6.7.1.5	Branch Folding	. 6-66
6.7.2	Dispatch Unit Resource Requirements	. 6-67
6.7.2.1	Dispatch Groupings	
6.7.2.1.1	Dispatch Stall due to Rename Availability	. 6-67
6.7.2.2	Dispatching Load/Store Strings and Multiples	. 6-68
6.7.2.2.1	Example of Load/Store Multiple Micro Operation Generation	. 6-68
6.7.3	Issue Queue Resource Requirements	. 6-69
6.7.3.1	GPR Issue Queue (GIQ)	
6.7.3.2	Vector Issue Queue (VIQ)	. 6-70
6.7.3.3	Floating-Point Issue Queue (FIQ)	. 6-71
6.7.4	Completion Unit Resource Requirements	. 6-71
6.7.4.1	Completion Groupings	. 6-72
6.7.5	Serialization Effects	. 6-72
6.7.6	Execution Unit Considerations	. 6-72

Paragraph Number	Title	Page Number
6.7.6.1	IU1 Considerations	6-72
6.7.6.2	IU2 Considerations	6-73
6.7.6.3	FPU Considerations	6-74
6.7.6.4	Vector Unit Considerations	6-76
6.7.6.5	Load/Store Unit (LSU)	6-76
6.7.6.5.1	Load Hit Pipeline	6-78
6.7.6.5.2	Store Hit Pipeline	6-78
6.7.6.5.3	Load/Store Interaction	6-80
6.7.6.5.4	Misalignment Effects	6-80
6.7.6.5.5	Load Miss Pipeline	6-81
6.7.6.5.6	Store Miss Pipeline	
6.7.6.5.7	DST Instructions and the Vector Touch Engine (VTE)	6-86
6.7.7	Memory Subsystem Considerations	6-86
6.7.7.1	L2 Cache Effects	6-86
6.7.7.2	L3 Cache Effects	6-87
6.7.7.3	Hardware Prefetching	6-87
	Chapter 7 AltiVec Technology Implementation	
7.1	AltiVec Technology and the Programming Model	7-1
7.1.1	Register Set	7-2
7.1.1.1	Changes to the Condition Register	7-2
7.1.1.2	Addition to the Machine State Register	
7.1.1.3	Vector Registers (VRs)	7-2
7.1.1.4	Vector Status and Control Register (VSCR)	7-3
7.1.1.5	Vector Save/Restore Register (VRSAVE)	7-4
7.1.2	AltiVec Instruction Set	7-5
7.1.2.1	LRU Instructions	
7.1.2.2	Transient Instructions and Caches	7-5
7.1.2.3	Data Stream Touch Instructions	7-6
7.1.2.3.1	Stream Engine Tags	7-8
7.1.2.3.2	Speculative Execution and Pipeline Stalls	
	for Data Stream Instructions 7-8	
7.1.2.3.3	Static/Transient Data Stream Touch Instructions	7-9
7.1.2.3.4	Relationship with the sync/tblsync Instructions	7-9
7.1.2.3.5	Data Stream Termination	7-9
7.1.2.3.6	Line Fetch Skipping.	
7.1.2.3.7	Context Awareness and Stream Pausing	
7.1.2.3.8	Differences Between dst/dstt and dstst/dststt Instructions	7-11
7.1.2.4	dss and dssall Instructions	
7.1.2.5	Java Mode, NaNs, Denormalized Numbers, and Zeros	7-11

Paragraph Number	Title	Page Number
7.1.3	Differences between the MPC7400/MPC7410 and the MPC7451	7-15
7.1.3.1	Java and Non-Java Mode	7-15
7.1.3.2	AltiVec Instructions	7-15
7.1.3.3	AltiVec Instruction Sequencing	7-16
7.2	AltiVec Technology and the Cache Model	7-17
7.3	AltiVec and the Exception Model	7-18
7.4	AltiVec and the Memory Management Model	7-19
7.5	AltiVec Technology and Instruction Timing	7-19
	Chapter 8 Signal Descriptions	
8.1	Signal Groupings	8-1
8.1.1	Signal Summary	
8.1.2	Output Signal States During Reset	
8.2	MPX Bus Signal Configuration	
8.2.1	MPX/60x Bus Protocol Signal Compatibility	
8.2.2	MPX Bus Mode Signals	
8.2.3	60x Bus Signals Not in the MPC7451	8-7
8.2.3.1	Address Bus Busy and Data Bus Busy $(\overline{ABB}$ and $\overline{DBB})$	
8.2.3.2	Data Bus Write Only (DBWO)	8-7
8.2.3.3	Data Retry (DRTRY)	8-7
8.2.3.4	Extended Transfer Protocol (XATS)	8-7
8.2.3.5	Transfer Code (TC[0:1])	8-7
8.2.3.6	Cache Set Element (CSE[0:1])	8-7
8.2.3.7	Address Parity Error and Data Parity Error (APE, DPE)	8-7
8.2.4	MPX Bus Mode Functional Groupings	8-8
8.2.5	Address Bus Arbitration Signals	8-10
8.2.5.1	Bus Request (BR)—Output	
8.2.5.2	Bus Grant (BG)—Input	
8.2.6	Address Bus and Parity in MPX Bus Mode	
8.2.6.1	Address Bus (A[0:35])	
8.2.6.1.1	Address Bus (A[0:35])—Output	
8.2.6.1.2	Address Bus (A[0:35])—Input	
8.2.6.2	Address Bus Parity (AP[0:4])	
8.2.6.2.1	Address Bus Parity (AP[0:4])—Output	
8.2.6.2.2	Address Bus Parity (AP[0:4])—Input	
8.2.7	Address Transfer Attribute Signals in MPX Bus Mode	
8.2.7.1	Transfer Start (TS)	
8.2.7.1.1	Transfer Start (TS)—Output	
8.2.7.1.2	Transfer Start (TS)—Input	
8.2.7.2	Transfer Type (TT[0:4])	8-15

Paragraph Number	Title	Page Number
8.2.7.2.1	Transfer Type (TT[0:4])—Output	8-16
8.2.7.2.2	Transfer Type (TT[0:4])—Input	8-16
8.2.7.3	Transfer Burst (TBST)—Output	8-16
8.2.7.4	Transfer_Size (TSIZ[0:2])—Output	8-16
8.2.7.5	Global (GBL)	
8.2.7.5.1	Global (GBL)—Output	
8.2.7.5.2	Global (GBL)—Input	8-17
8.2.7.6	Write-Through (WT)—Output	8-17
8.2.7.7	Cache Inhibit (CI)—Output	8-18
8.2.8	MPX Address Transfer Termination Signals	8-18
8.2.8.1	Address Acknowledge (AACK)—Input	8-18
8.2.8.2	Address Retry (ARTRY)	
8.2.8.2.1	Address Retry (ARTRY)—Output	8-19
8.2.8.2.2	Address Retry (ARTRY)—Input	8-20
8.2.8.3	Shared (SHD0, SHD1) Signals	8-20
8.2.8.3.1	Shared (SHD0, SHD1)—Output	8-21
8.2.8.3.2	Shared (SHD0, SHD1)—Input	8-22
8.2.8.4	Snoop Hit (HIT)—Output	8-22
8.2.9	Data Bus Arbitration Signals	8-23
8.2.9.1	Data Bus Grant (DBG)—Input	8-23
8.2.9.2	Data Transaction Index (DTI[0:3])—Input	8-24
8.2.9.3	Data Ready (DRDY)—Output	8-24
8.2.10	Data Transfer Signals	8-25
8.2.10.1	Data Bus (D[0:63])	8-25
8.2.10.1.1	Data Bus (D[0:63])—Output	8-26
8.2.10.1.2	Data Bus (D[0:63])—Input	8-26
8.2.10.2	Data Bus Parity (DP[0:7])	8-26
8.2.10.2.1	Data Bus Parity (DP[0:7])—Output	8-26
8.2.10.2.2	Data Bus Parity (DP[0:7])—Input	8-27
8.2.11	Data Transfer Termination Signals	8-27
8.2.11.1	Transfer Acknowledge (TA)—Input	8-27
8.2.11.2	Transfer Error Acknowledge (TEA)—Input	8-28
8.3	60x Bus Signal Configuration	8-29
8.3.1	60x Bus Mode Functional Groupings	8-29
8.3.2	60x Address Bus Arbitration Signals	8-30
8.3.2.1	Bus Request (BR)—Output	8-31
8.3.2.2	Bus Grant (\overline{BG})—Input	8-31
8.3.3	Address Bus and Parity in 60x Bus Mode	
8.3.3.1	Address Bus (A[0:35])—Output	8-32
8.3.3.2	Address Bus (A[0:35])—Input	8-32
8.3.3.3	Address Parity (AP[0:4])—Output	
8.3.3.4	Address Parity (AP[0:4])—Input	8-32
8.3.4	Address Transfer Attribute Signals in 60x Bus Mode	8-32

Paragraph Number	Title	Page Number
8.3.4.1	Transfer Start (TS)	8-32
8.3.4.1.1	Transfer Start (TS)—Output	8-33
8.3.4.1.2	Transfer Start (TS)—Input	8-33
8.3.4.2	Transfer Type (TT[0:4])	8-33
8.3.4.2.1	Transfer Type (TT[0:4])—Output	8-33
8.3.4.2.2	Transfer Type (TT[0:4])—Input	8-33
8.3.4.3	Transfer Burst (TBST)—Output	8-34
8.3.4.4	Transfer Size (TSIZ[0:2])—Output	8-34
8.3.4.5	Global (GBL)	8-34
8.3.4.5.1	Global (GBL)—Output	8-34
8.3.4.5.2	Global (GBL)—Input	8-34
8.3.4.6	Write-Through (WT)—Output	8-35
8.3.4.7	Cache Inhibit (CI)—Output	8-35
8.3.5	60x Address Transfer Termination Signals	8-35
8.3.5.1	Address Acknowledge (AACK)—Input	8-35
8.3.5.2	Address Retry (ARTRY)	8-36
8.3.5.2.1	Address Retry (ARTRY)—Output	8-36
8.3.5.2.2	Address Retry (ARTRY)—Input	8-36
8.3.5.3	Shared (SHD0)	8-37
8.3.5.3.1	Shared (SHD0)—Output	8-37
8.3.5.3.2	Shared (SHD0)—Input	
8.3.6	Data Bus Arbitration Signals	8-37
8.3.6.1	Data Bus Grant (DBG)—Input	8-37
8.3.6.2	Data Transaction Index (DTI[0:3])—Input	8-38
8.3.7	Data Transfer Signals in 60x Bus Mode	8-38
8.3.7.1	Data Bus (D[0:63])	8-38
8.3.7.1.1	Data Bus (D[0:63])—Output	8-38
8.3.7.1.2	Data Bus (D[0:63])—Input	8-38
8.3.7.2	Data Bus Parity (DP[0:7])	
8.3.7.2.1	Data Bus Parity (DP[0:7])—Output	8-39
8.3.7.2.2	Data Bus Parity (DP[0:7])—Input	8-39
8.3.8	Data Transfer Termination Signals in 60x Bus Mode	8-39
8.3.8.1	Transfer Acknowledge (TA)—Input	8-39
8.3.8.2	Transfer Error Acknowledge (TEA)—Input	8-40
8.4	Non-Protocol Signal Descriptions	8-40
8.4.1	L3 Cache Address/Data	8-40
8.4.1.1	L3 Address (L3_ADDR[17:0])—Output	8-40
8.4.1.2	L3 Data (L3_DATA[0:63])	8-41
8.4.1.2.1	L3 Data (L3_DATA[0:63])—Output	8-41
8.4.1.2.2	L3 Data (L3_DATA[0:63])—Input	8-41
8.4.1.3	L3 Data Parity (L3_DP[0:7])	8-41
8.4.1.3.1	L3 Data Parity (L3_DP[0:7])—Output	
8.4.1.3.2	L3 Data Parity (L3_DP[0:7])—Input	8-42

Paragraph Number	Title	Page Number
8.4.2	L3 Cache Clock/Control	8-42
8.4.2.1	L3 Clock (L3_CLK[0:1])—Output	8-42
8.4.2.2	L3 Clock Synchronization (L3_ECHO_CLK[0:3])	8-42
8.4.2.2.1	L3 Clock Synchronization (L3_ECHO_CLK[1,3])—Output	
8.4.2.2.2	L3 Clock Synchronization (L3_ECHO_CLK[0:3])—Input	
8.4.2.3	L3 Control (L3_CNTRL[0:1])	8-43
8.4.2.3.1	L3 Control (L3_CNTL0)—Output	8-43
8.4.2.3.2	L3 Control (L3_CNTL1)—Output	
8.4.2.4	L3 Voltage Select (L3_VSEL)—Input	8-44
8.4.3	Interrupts/Reset Signals	8-45
8.4.3.1	Interrupt (INT)—Input	8-45
8.4.3.2	System Management Interrupt (SMI)—Input	8-45
8.4.3.3	Machine Check (MCP)—Input	8-45
8.4.3.4	Reset Signals	8-46
8.4.3.4.1	Soft Reset (SRESET)—Input	8-46
8.4.3.4.2	Hard Reset (HRESET)—Input	8-46
8.4.3.5	Checkstop Input (CKSTP_IN)—Input	8-47
8.4.3.6	Checkstop Output (CKSTP_OUT)—Output	
8.4.4	Processor Status/Control Signals	
8.4.4.1	Timebase Enable (TBEN)—Input	
8.4.4.2	Quiescent Request (QREQ)—Output	8-48
8.4.4.3	Quiescent Acknowledge (QACK)—Input	8-48
8.4.4.4	Bus Voltage Select (BVSEL)—Input	
8.4.4.5	Bus Mode Select (BMODE[0:1])	
8.4.4.5.1	Bus Selection Mode (BMODE0)—Input During HRESET	
8.4.4.5.2	Address Bus Driven Mode (BMODE0)—Input After HRESET	8-51
8.4.4.5.3	Bus Selection Mode (BMODE1)—Input During HRESET	
8.4.4.5.4	Bus Selection Mode (BMODE1)—Input After HRESET	8-52
8.4.4.6	Performance Monitor In (PMON_IN)—Input	8-53
8.4.4.7	Performance Monitor Out (PMON_OUT)—Output	8-53
8.4.5	Clock Control Signals	8-53
8.4.5.1	System Clock (SYSCLK)—Input	8-53
8.4.5.2	PLL Configuration (PLL_CFG[0:4])—Input	
8.4.5.3	Extension Qualifier (EXT_QUAL)—Input	
8.4.5.4	Clock Out (CLK_OUT)—Output	
8.4.6	IEEE 1149.1a-1993 (JTAG) Interface Description	
8.4.6.1	JTAG Test Clock (TCK)—Input	
8.4.6.2	JTAG Test Data Input (TDI)—Input	
8.4.6.3	JTAG Test Data Output (TDO)—Output	
8.4.6.4	JTAG Test Mode Select (TMS)—Input	
8.4.6.5	JTAG Test Reset (TRST)—Input	
8.4.7	Configuration Signals Sampled at Reset	
8.4.8	Power and Ground Signals	

Paragraph Number	Title Nu	Page mber
	Chapter 9	
	System Interface Operation	
9.1	MPC7451 System Interface Overview	9-1
9.1.1	MPC7451 Bus Operation Features	
9.1.1.1	MPX Bus Features	
9.1.1.2	60x Bus Features	9-2
9.1.2	Overview of System Interface Accesses	9-2
9.1.3	Summary of L1 Instruction and Data Cache Operation	9-5
9.1.4	L2 Cache Overview	
9.1.5	L3 Cache Overview	
9.1.6	Operation of the System Interface	9-7
9.1.7	Memory Subsystem Control Register (MSSCR0)	9-7
9.1.8	Memory Subsystem Status Register (MSSSR0)	9-8
9.1.9	Direct-Store Accesses Not Supported	
9.1.10	Common Timing Diagram Symbols	9-8
9.2	MPX Bus Protocol	9-9
9.2.1	MPX Bus Pipelining	9-10
9.3	MPX Bus Address Tenure	9-11
9.3.1	MPX Bus Address Bus Arbitration	9-11
9.3.1.1	Qualified Bus Grant in MPX Bus Mode	9-12
9.3.1.2	MPX Address Bus Parking	9-13
9.3.2	MPX Bus Address Transfer	9-15
9.3.2.1	Address Bus Driven Mode	9-16
9.3.2.2	Address Bus Streaming	9-16
9.3.2.3	Address Bus Parity	9-16
9.3.2.4	Address Transfer Attributes	9-17
9.3.2.4.1	Transfer Type (TT[0:4]) Signals	9-17
9.3.2.4.2	Transfer Size (TSIZ[0:2]) and Transfer Burst TBST Signals	9-19
9.3.2.4.3	Write-Through (WT), Cache Inhibit (CI), and Global (GBL) Signals	s. 9-20
9.3.2.5	Burst Ordering During Data Transfers	9-21
9.3.2.6	Effect of Alignment in Data Transfers	9-21
9.3.2.6.1	Misalignment Example	9-22
9.3.2.6.2	Alignment of External Control Instructions	9-23
9.3.3	MPX Bus Address Tenure Termination	
9.3.3.1	Address Retry Window and Qualified ARTRY	9-24
9.3.3.2	Snoop Copybacks and the Window-of-Opportunity	9-27
9.3.3.3	Shared (SHD0, SHD1) Signals in MPX Bus Mode	9-28
9.3.3.4	Hit (HIT) Signal and Data Intervention	9-29
9.4	MPX Bus Data Tenure	
9.4.1	MPX Bus Data Bus Arbitration	
9.4.1.1	Qualified Data Bus Grant in MPX Bus Mode	
9.4.2	MPX Bus Data Transfer	9-31

Paragraph Number	I ITIA	Page nber
9.4.2.1	Data Bus Parity	9-32
9.4.2.2	Earliest Transfer of Data	
9.4.2.2.1	Data Streaming in MPX Bus Mode	9-33
9.4.2.3	Data Tenure Reordering	9-33
9.4.2.4	MPX Bus Data Intervention	9-34
9.4.2.4.1	Data-Only Transaction Protocol	9-35
9.4.2.4.2	DRDY Timing	9-36
9.4.2.4.3	Pipelining of Data-Only Transactions	9-37
9.4.2.4.4	Retrying Data-Only Transactions	9-37
9.4.2.4.5	Ordering of Data-Only Transactions	9-38
9.4.2.4.6	Snarfing	9-39
9.4.3	MPX Bus Data Tenure Termination	9-39
9.4.3.1	Normal Single-Beat Transfer Termination	9-40
9.4.3.2	Normal Burst Transfer Termination	9-40
9.4.3.3	Data Transfer Termination Due to a Bus Error	9-41
9.5	60x Bus Protocol	9-42
9.5.1	60x Bus Pipelining	9-42
9.6	60x Bus Address Tenure	9-43
9.6.1	60x Bus Address Bus Arbitration	9-43
9.6.1.1	Qualified Bus Grant in 60x Bus Mode	9-43
9.6.1.2	60x Address Bus Parking	9-44
9.6.2	60x Bus Address Transfer	9-44
9.6.2.1	60x Address Bus Driven Mode	9-45
9.6.2.2	60x Address Bus Parity	9-45
9.6.2.3	60x Address Transfer Attributes	9-45
9.6.2.3.1	60x Transfer Size (TSIZ[0:2]) and Transfer Burst (TBST) Signals	9-45
9.6.2.4	Aligned and Misaligned Transfers	9-46
9.6.3	60x Bus Address Transfer Termination	9-46
9.6.3.1	Snoop Response and SHD Signal	9-47
9.7	60x Bus Data Tenure	9-47
9.7.1	60x Bus Data Bus Arbitration	
9.7.1.1	Qualified Data Bus Grant in 60x Bus Mode	9-47
9.7.2	60x Bus Data Transfers	
9.7.3	60x Bus Data Tenure Termination	9-48
9.8	60x Bus Timing Examples	
9.9	Reset, Interrupt, Checkstop, and Power Management Signal Interactions	9-54
9.9.1	Reset Inputs	9-54
9.9.2	External Interrupts	9-55
9.9.3	Checkstops	9-55
9.9.4	Power Management Signals	9-55
9.10	IEEE 1149.1a-1993 Compliant Interface	
9.10.1	JTAG/COP Interface	9-56

Paragraph Number	Title	Page Number
	Chapter 10 Power and Thermal Management	
10.1	Dynamic Power Management	10-1
10.2	Programmable Power Mode	10-1
10.2.1	Full-Power Mode	
10.2.2	Nap Mode	
10.2.2.1	Entering NAP Mode	
10.2.2.2	Exiting Nap Mode	
10.2.2.3	Snooping In Nap Mode (Doze)	
10.2.3	Sleep Mode	
10.2.3.1	Entering Sleep Mode	
10.2.3.2	Exiting Sleep Mode	
10.2.3.3	Deep Sleep Mode	
10.2.4	Power Management Software Considerations	
10.2.5	Dynamic Frequency Switching (DFS) in the MPC7447A	
10.2.5.1	Available Processor-to-Bus Ratios	
10.2.5.2	Snooping restrictions	10-7
10.2.5.3	Using the HID1[DFS1] bit to Set DFS Mode in	10.7
10.2	Conjunction Voltage Set Point	10-7
10.3	Instruction Cache Throttling	
10.4	MPC7447A Temperature Diode	10-9
	Chapter 11	
	Performance Monitor	
11.1	Overview	11-2
11.2	Performance Monitor Exception	11-3
11.2.1	Performance Monitor Signals	11-3
11.2.2	Using Timebase Event to Trigger or Freeze a Counter	
	or Generate an Exception	11-4
11.3	Performance Monitor Registers	11-4
11.3.1	Performance Monitor Special-Purpose Registers	11-4
11.3.2	Monitor Mode Control Register 0 (MMCR0)	11-5
11.3.2.1	User Monitor Mode Control Register 0 (UMMCR0)	
11.3.3	Monitor Mode Control Register 1 (MMCR1)	
11.3.3.1	User Monitor Mode Control Register 1 (UMMCR1)	
11.3.4	Monitor Mode Control Register 2 (MMCR2)	
11.3.4.1	User Monitor Mode Control Register 2 (UMMCR2)	
11.3.5	Breakpoint Address Mask Register (BAMR)	
11.3.6	Performance Monitor Counter Registers (PMC1–PMC6)	
11.3.6.1	User Performance Monitor Counter Registers (UPMC1–UPMC6	5) 11-12

Paragraph Number	Title	Page Number
11.3.7	Sampled Instruction Address Register (SIAR)	11-12
11.3.7.1	User Sampled Instruction Address Register (USIAR)	11-13
11.4	Event Counting	11-13
11.5	Event Selection	11-14
11.5.1	PMC1 Events	11-14
11.5.2	PMC2 Events	11-20
11.5.3	PMC3 Events	11-25
11.5.4	PMC4 Events	11-27
11.5.5	PMC5 Events	11-29
11.5.6	PMC6 Events	11-30
	Appendix A MPC7451 Instruction Set Listings	
A.1	Instructions Sorted by Mnemonic	A 1
	(Decimal and Hexadecimal)	
A.2	Instructions Sorted by Primary and Secondary Opcodes (Decimal armal)	na Hexadeci- A-12
A.3	Instructions Sorted by Mnemonic (Binary)	A-24
A.4	Instructions Sorted by Opcode (Binary)	A-35
A.5	Instructions Grouped by Functional Categories	A-46
A.6	Instructions Sorted by Form	A-61
A 7	Instruction Set Legend	A-77

Appendix B Instructions Not Implemented

Appendix C Special-Purpose Registers

Appendix D
User's Manual Revision History

FIGURES

Figure Numbe	r Title	Page Number
1-1	MPC7451 Microprocessor Block Diagram	1-5
1-1	L1 Cache Organization	
1-3	Alignment of Target Instructions in the BTIC	
1-4	L2 Cache Organization for MPC7451	
1-5	L2 Cache Organization for the MPC7447, MPC7457, and MPC7447A	
1-6	MPX Bus Signal Groups.	
1-7	Programming Model—MPC7441/MPC7451 Microprocessor Registers	
1-8	Programming Model—MPC7445, MPC7447, MPC7455, MPC7457,	
	and MPC7447A Microprocessor Registers	1-37
1-9	Pipelined Execution Unit	
1-10	Superscalar/Pipeline Diagram	
2-1	Programming Model— MPC7441/MPC7451 Microprocessor Registers	
2-2	Programming Model—MPC7445, MPC7447, MPC7455,	
	and MPC7457 Microprocessor Registers	2-4
2-3	Machine State Register (MSR)	
2-4	Machine Status Save/Restore Register 0 (SRR0)	2-15
2-5	Machine Status Save/Restore Register 1 (SRR1)	2-15
2-6	SDR1 Register Format—Extended Addressing	2-16
2-7	Hardware Implementation-Dependent Register 0 (HID0)	
	for the MPC7441 and the MPC7451	2-17
2-8	Hardware Implementation-Dependent Register 0 (HID0) for the	
	MPC7445 and the MPC7455	
2-9	Hardware Implementation-Dependent Register 1 (HID1)	
2-10	Memory Subsystem Control Register (MSSCR0)	
2-11	Memory Subsystem Status Register (MSSSR0)	
2-12	L2 Cache Control Register (L2CR)	
2-13	L3 Cache Control Register (L3CR) for the MPC7457	
2-14	L3 Cache Output Hold Control Register (L3OHCR) for the MPC7457	
2-15	L3 Cache Control Register (L3ITCR0) for the MPC7451 and MPC7455	
2-16	L3 Cache Control Register (L3ITCR0) for the MPC7457	
2-17	L3 Cache Control Register (L3ITCR1) for the MPC7457	
2-18	L3 Cache Control Register (L3ITCR2) for the MPC7457	
2-19	L3 Cache Control Register (L3ITCR3) for the MPC7457	
2-20	Instruction Cache and Interrupt Control Register (ICTRL)	
2-21	Load/Store Control Register (LDSTCR)	
2-22	L3 Private Memory Address Register (L3PM)	2-44

Figure Number		Page mber
2-23	Instruction Address Breakpoint Register	2-45
2-24	TLBMISS Register for MPC7451	2-46
2-25	PTEHI and PTELO Registers—Extended Addressing	2-46
2-26	Instruction Cache Throttling Control Register (ICTC)	2-48
2-27	Monitor Mode Control Register 0 (MMCR0)	2-49
2-28	Monitor Mode Control Register 1 (MMCR1)	2-52
2-29	Monitor Mode Control Register 2 (MMCR2)	2-53
2-30	Breakpoint Address Mask Register (BAMR)	2-53
2-31	Performance Monitor Counter Registers (PMC1–PMC6)	2-54
2-32	Sampled Instruction Address Registers (SIAR)	2-55
3-1	Cache/Memory Subsystem Integration	3-6
3-2	L1 Data Cache Organization	
3-3	L1 Instruction Cache Organization	3-14
3-4	Read Transaction—MPX Bus Mode, MSSCR0[EIDIS] = 0	3-22
3-5	RWITM and Flush Transactions—MPX Bus Mode, MSSCR0[EIDIS] = 0	3-22
3-6	Write Transaction—MPX Bus Mode, MSSCR0[EIDIS] = 0	3-23
3-7	Clean Transaction—MPX Bus Mode, MSSCR0[EIDIS] = 0	3-23
3-8	Kill Transaction—MPX Bus Mode, MSSCR0[EIDIS] = 0	3-24
3-9	Read Transaction—60x and MPX Bus Modes, MSSCR0[EIDIS] = 1	3-25
3-10	RWITM, Write, and Flush Transactions—60x and MPX Bus	
	Modes, MSSCR0[EIDIS] = 1	3-25
3-11	Clean Transaction—60x and MPX Bus Modes, MSSCR0[EIDIS] = 1	3-26
3-12	Kill Transaction—60x and MPX Bus Modes, MSSCR0[EIDIS] = 1	3-26
3-13	Read Transaction Snoop Hit on the Reservation Address Register	3-27
3-14	Reskill Transaction Snoop Hit on the Reservation Address Register	3-27
3-15	Other Transaction Snoop Hit on the Reservation Address Register	3-27
3-16	PLRU Replacement Algorithm	3-45
3-17	L2 Cache Organization for MPC7451	
3-18	L2 Cache Organization for the MPC7447 and MPC7457	3-53
3-19	Random Number Generator for L2 (and L3) Replacement Selection	
3-20	Example L3 Accumulator Sample Point Configuration for	
	PB2 and Late-write SRAM	3-75
3-21	Example L3 Accumulator Sample Point Configuration for MSUG2 DDR SRAM	3-76
3-22	Typical 1-Mbyte L3 Cache using MSUG2 DDR	
3-23	MSUG2 DDR Memory Access Example	
3-24	L3 Cache Configuration for Late-Write or PB2 SRAMs	
3-25	Late-Write SRAM Timing	
3-26	Pipeline Burst SRAM Timing	
3-27	Double-Word Address Ordering—Critical Double Word First	
4-1	Machine Status Save/Restore Register 0 (SRR0)	
4-2	Machine Status Save/Restore Register 1 (SRR1)	
4-3	Machine State Register (MSR)	
5-1	MMU Conceptual Block Diagram for a 32-bit Physical	

Figure Number	Title	Page Number
	Address (Not the MPC7451)	5-7
5-2	MPC7451 Microprocessor IMMU Block Diagram,	
	36-Bit Physical Addressing	5-8
5-3	MPC7451 Microprocessor DMMU Block Diagram,	
	36-Bit Physical Addressing	
5-4	MPC7445, MPC7447, MPC7455, and the MPC7457 Microprocessor DMM	IU Block
	Diagram with Extended Block Size and Additional BATs	
5-5	Address Translation Types for 32-Bit Physical Addressing	
5-6	Address Translation Types for 36-Bit Physical Addressing	
5-7	General Flow in Selection of which Address Translation to Use	
5-8	General Flow of Page Translation	5-18
5-9	Format of Upper BAT Register (BATU)—Extended Addressing for the	
	MPC7441 and the MPC7451	5-26
5-10	Format of Upper BAT Register (BATU)—Extended Block Size for the	
	MPC7445, MPC7447, MPC7455, or the MPC7457	
5-11	Format of Lower BAT Register (BATL)—Extended Addressing	
5-12	Block Physical Address Generation—Extended Addressing	5-31
5-13	Block Physical Address Generation—Extended Block Size	
	for a 36-bit Physical Address	
5-14	Block Address Translation Flow—Extended Addressing	5-34
5-15	Block Address Translation Flow—Extended Block Size for a 36-bit	
	Physical Address	5-35
5-16	Generation of Extended 36-bit Physical Address	
	for Page Address Translation	
5-17	Page Table Entry Format—Extended Addressing	
5-18	Segment Register and DTLB Organization	
5-19	tlbie Instruction Execution and Bus Snooping Flow	
5-20	tlbsync Instruction Execution and Bus Snooping Flow	
5-21	Page Address Translation Flow—TLB Hit—Extended Addressing	
5-22	SDR1 Register Format—Extended Addressing	
5-23	Hashing Functions for Page Table Entry Group Address	
5-24	PTEG Address Generation for a Page Table Search—Ext. Addressing	
5-25	Example Page Table Structure—Extended Addressing	
5-26	Example Primary PTEG Address Generation	
5-27	Example Secondary PTEG Address Generation	
5-28	Primary Page Table Search—Conceptual Flow	
5-29	Secondary Page Table Search Flow—Conceptual Flow	
5-30	Derivation of Key Bit for SRR1	
5-31	TLBMISS Register	
5-32	PTEHI and PTELO Registers—Extended Addressing	
5-33	Flow for Example Software Table Search Operation	
5-34	Flow for Generation of PTEG Address	
5-35	Check and Set R and C Bit Flow	3-/6

Figure Number	Title	Page Number
5-36	Page Fault Setup Flow	5-77
5-37	Setup for Protection Violation Exceptions	
6-1	Pipelined Execution Unit	
6-2	Superscalar/Pipeline Diagram	6-6
6-3	Stages and Events	6-10
6-4	MPC7451 Microprocessor Pipeline Stages	6-11
6-5	BTIC Organization	
6-6	Alignment of Target Instructions in the BTIC	6-14
6-7	Instruction Flow Diagram	6-16
6-8	Instruction Timing—Cache Hit	6-19
6-9	Instruction Timing—Cache Miss	6-22
6-10	Instruction Timing—Instruction Cache Miss/L2 Cache Hit	6-24
6-11	Instruction Timing—Instruction Cache Miss/L3 Cache Hit	6-26
6-12	Branch Folding	6-30
6-13	Removal of Fall-Through Branch Instruction	6-30
6-14	Branch Completion (LR/CTR Write-Back)	6-31
6-15	Branch Instruction Timing	6-35
6-16	Vector Floating-Point Compare Bypass Non-Blocking	6-42
6-17	Vector Float Compare Bypass Blocking	
6-18	LSU Block Diagram	
7-1	Vector Registers (VRs)	7-2
7-2	Vector Status and Control Register (VSCR)	7-3
7-3	Vector Save/Restore Register (VRSAVE)	7-4
8-1	MPX Bus Signal Groups	8-9
8-2	60x Bus Signal Groups	8-30
9-1	MPC7451 Microprocessor Block Diagram	9-4
9-2	Timing Diagram Legend	9-8
9-3	Overlapping Tenures on the MPC7451 Bus for Transfers	9-9
9-4	MPX Address Bus Arbitration—Non-Parked Case	9-13
9-5	MPX Address Bus Arbitration—Parked Case	9-13
9-6	Address Parking in MPX Bus Multiprocessor Systems	9-14
9-7	Address Bus Transfer	9-16
9-8	Overlapped ARTRY and TS (with a Delayed AACK) in MPX Bus Mode	9-26
9-9	Snooped Address Cycle with ARTRY	
9-10	SHD0 and SHD1 Negation Timing	9-29
9-11	Data Intervention for Read (Atomic) and RWITM (Atomic)	
	Using Data-Only Transfer Protocol	9-35
9-12	Data-Only Transaction for a Flush Operation	9-36
9-13	Pipelined Data-Only Transactions	
9-14	Retry Examples of Data-Only Transactions	
9-15	Normal Single-Beat Read Termination	
9-16	Normal Single-Beat Write Termination	9-40
9-17	Normal Burst Transaction	9-41

Figure Number	Title	Page Number
9-18	Read Burst with TA Wait States	9-41
9-19	60x Address Bus Arbitration–Non-Parked Case	9-44
9-20	60x Address Bus Arbitration–Parked-Case	9-44
9-21	Fastest Single-Beat Reads	9-49
9-22	Fastest Single-Beat Writes	9-50
9-23	Single-Beat Reads Showing Data-Delay Controls	9-51
9-24	Single-Beat Writes Showing Data Delay Controls	9-52
9-25	Burst Transfers with Data Delay Controls	9-53
9-26	Use of Transfer Error Acknowledge (TEA)	9-54
9-27	IEEE 1149.1a-1993 Compliant Boundary-Scan Interface	9-56
10-1	Power Management State Diagram	10-2
10-2	Instruction Cache Throttling Control Register (ICTC)	10-8
11-1	Monitor Mode Control Register 0 (MMCR0)	11-5
11-2	Monitor Mode Control Register 1 (MMCR1)	11-9
11-3	Monitor Mode Control Register 2 (MMCR2)	11-10
11-4	Breakpoint Address Mask Register (BAMR)	11-10
11-5	Performance Monitor Counter Registers (PMC1–PMC6)	11-11
11-6	Sampled Instruction Address Register (SIAR)	11-12
0-1	Format of Upper BAT Register (BATU)—Extended Addressing for the	
	MPC7441 and the MPC7451	D-2
0-2	Format of Upper BAT Register (BATU)—Extended Block Size for the	
	MPC7445, MPC7447, MPC7455, or the MPC7457	D-2
0-3	Format of Lower BAT Register (BATL)—Extended Addressing	D-2

Figure Page Number Title Page

Table Numbe	r Title	Page Number
		1.
i 	Acronyms and Abbreviated Terms	
ii iii	Terminology Conventions	
111	Instruction Field Conventions	
1-1	Register Summary for MPC7451	
1-2	MPC7451 Microprocessor Exception Classifications	
1-3	MPC7451 and MPC7400/MPC7410 Feature Comparison	
1-4	MPC7451 and MPC7455 Differences	
1-5	MPC7451 and MPC7455 Differences	
7	Microarchitecture Comparison	
2-1	Register Summary for the MPC7451	
2-1	Additional PVR Bits	
2-2	MSR Bit Settings	
2-3	IEEE Floating-Point Exception Mode Bits	
2-4	SDR1 Register Bit Settings—Extended Addressing	
2-6	HID0 Field Descriptions	
2-7	HID1 Field Descriptions	
2-8	HID1[BCLK] and HID1[ECLK] CLK_OUT Configuration	
2-9	MPC7447A HID1[15–19] Decode during Dynamic Frequency Switching	
2-10	MSSCR0 Field Descriptions	
2-11	MSSSR0 Field Descriptions	
2-12	L2CR Field Descriptions	
2-13	L3CR Field Descriptions	
2-14	L3OHCR Field Descriptions	
2-15	L3ITCR0 Field Descriptions for the MPC7451 and MPC7455	
2-16	L3ITCR0 Field Descriptions for the MPC7457	
2-17	L3ITCR1 Field Descriptions for the MPC7457	
2-18	L3ITCR2 Field Descriptions for the MPC7457	
2-19	L3ITCR3 Field Descriptions for the MPC7457	
2-20	ICTRL Field Descriptions	
2-21	LDSTCR Field Descriptions	
2-22	L3PM Field Descriptions	
2-23	Instruction Address Breakpoint Register Field Descriptions	
2-24	TLBMISS Register—Field and Bit Descriptions for the MPC7451	
2-25	PTEHI and PTELO Bit Definitions	
2-26	ICTC Field Descriptions	2-48

Table Numbe	r Title	Page Number
2-27	MMCR0 Field Descriptions	2-49
2-28	MMCR1 Field Descriptions	2-52
2-29	MMCR2 Field Descriptions	2-53
2-30	BAMR Field Descriptions	2-54
2-31	PMCn Field Descriptions	2-54
2-32	Settings Caused by Hard Reset (Used at Power-On)	2-56
2-33	Control Registers Synchronization Requirements	2-66
2-34	Integer Arithmetic Instructions	2-70
2-35	Integer Compare Instructions	2-71
2-36	Integer Logical Instructions	2-72
2-37	Integer Rotate Instructions	2-73
2-38	Integer Shift Instructions	2-73
2-39	Floating-Point Arithmetic Instructions	2-74
2-40	Floating-Point Multiply-Add Instructions	2-75
2-41	Floating-Point Rounding and Conversion Instructions	2-75
2-42	Floating-Point Compare Instructions	2-75
2-43	Floating-Point Status and Control Register Instructions	2-76
2-44	Floating-Point Move Instructions	2-76
2-45	Integer Load Instructions	2-79
2-46	Integer Store Instructions	2-80
2-47	Integer Load and Store with Byte-Reverse Instructions	2-81
2-48	Integer Load and Store Multiple Instructions	2-81
2-49	Integer Load and Store String Instructions	2-81
2-50	Floating-Point Load Instructions	2-82
2-51	Floating-Point Store Instructions	2-83
2-52	Store Floating-Point Single Behavior	2-83
2-53	Store Floating-Point Double Behavior	2-84
2-54	Branch Instructions	2-85
2-55	Condition Register Logical Instructions	2-86
2-56	Trap Instructions	2-86
2-57	System Linkage Instruction—UISA	2-87
2-58	Move to/from Condition Register Instructions	2-87
2-59	Move to/from Special-Purpose Register Instructions (UISA)	2-87
2-60	User-level PowerPC SPR Encodings	
2-61	User-level SPR Encodings for MPC7451-Defined Registers	2-88
2-62	Memory Synchronization Instructions—UISA	2-89
2-63	Move from Time Base Instruction	
2-64	Memory Synchronization Instructions—VEA	2-91
2-65	User-Level Cache Instructions	
2-66	External Control Instructions	2-94
2-67	System Linkage Instructions—OEA	2-95
2-68	Segment Register Manipulation Instructions (OEA)	2-95
2-69	Move to/from Machine State Register Instructions	

Table Numbe	r Title	Page Number
2-70	Move to/from Special-Purpose Register Instructions (OEA)	2-96
2-71	Supervisor-level PowerPC SPR Encodings	
2-72	Supervisor-level SPR Encodings	
for MPC	7451-Defined Registers2-98	
2-73	Supervisor-Level Cache Management Instruction	2-100
2-74	Translation Lookaside Buffer Management Instruction	2-100
2-75	Vector Integer Arithmetic Instructions	2-105
2-76	CR6 Field Bit Settings for Vector Integer Compare Instructions	2-107
2-77	Vector Integer Compare Instructions	2-108
2-78	Vector Integer Logical Instructions	2-108
2-79	Vector Integer Rotate Instructions	2-108
2-80	Vector Integer Shift Instructions	2-109
2-81	Vector Floating-Point Arithmetic Instructions	2-109
2-82	Vector Floating-Point Multiply-Add Instructions	2-110
2-83	Vector Floating-Point Rounding and Conversion Instructions	2-110
2-84	Vector Floating-Point Compare Instructions	2-111
2-85	Vector Floating-Point Estimate Instructions	2-111
2-86	Vector Integer Load Instructions	
2-87	Vector Load Instructions Supporting Alignment	2-112
2-88	Vector Integer Store Instructions	2-113
2-89	Vector Pack Instructions	
2-90	Vector Unpack Instructions	2-114
2-91	Vector Merge Instructions	2-115
2-92	Vector Splat Instructions	
2-93	Vector Permute Instruction	
2-94	Vector Select Instruction	
2-95	Vector Shift Instructions	
2-96	Move to/from VSCR Register Instructions	
2-97	AltiVec User-Level Cache Instructions	2-118
3-1	Data Cache Status Bits	10
3-2	Snoop Response Summary	
3-3	Snoop Intervention Summary	
3-4	Simplified Transaction Types	
3-5	Load and Store Ordering with WIMG Bit Settings	
3-6	L1 PLRU Replacement Way Selection	
3-7	PLRU Bit Update Rules	
3-8	PLRU Bit Update Rules for AltiVec LRU Instructions	
3-9	Definitions for L1 Cache-State Summary	
3-10	L1 Cache-State Transitions and MSS Requests	
3-11	L2 Cache Access Priorities	
3-12	Definitions for L2 and L3 Cache-State Summary	3-62
3-13	L2/L3 Cache State Transitions for Load, lwarx,	
Touch, a	and IFetches3-62	

Table Numbe	r Title	Page Number
3-14	L2/L3 Cache State Transitions for Store Touch Operations	3-63
3-15	L2/L3 Cache State Transitions for Store (and stwcx.) Operations	3-63
3-16	L2/L3 Cache State Transitions for Castout Operations	3-64
3-17	L2/L3 Cache State Transitions for L2 Castout Operations	3-65
3-18	L2/L3 Cache State Transitions for L3 Castout Operations	3-65
3-19	L2/L3 Cache State Transitions for dcbf Operations	
3-20	L2/L3 Cache State Transitions for dcbz Operations	3-65
3-21	L2/L3 Cache State Transitions for dcbst Operations	3-66
3-22	L2/L3 Cache State Transitions for Write with Clean Operations	3-66
3-23	L2/L3 Cache State Transitions for Remaining Instructions	3-67
3-24	L3 Cache Sizes and Data RAM Organizations for the MPC7451	3-70
3-25	L3 Data Parity Signal Assignments	
3-26	L3 Cache Access Priorities	
3-27	L3 Cache/Private Memory Configurations	3-80
3-28	Signal Function Changes for Late-Write and PB2 SRAMs	3-88
3-29	Bus Operations Caused by Cache Control Instructions (WIM = $xx1$)	3-93
3-30	Bus Operations Caused by Cache Control Instructions (WIM = $xx0$)	3-94
3-31	Address/Transfer Attributes Generated by the MPC7451	3-95
3-32	Snooped Bus Transaction Summary	3-97
3-33	Definitions of Snoop Type for L1 Cache/Snoop Summary	3-98
3-34	Definitions of Other Terms for L1 Cache/Snoop Summary	3-99
3-35	L1 Cache State Transitions Due to Snoops	3-99
3-36	Definitions for L2/L3 Cache/Snoop Summary	3-100
3-37	External Snoop Responses and L1, L2, and L3 Actions	3-101
4-1	MPC7451 Microprocessor Exception Classifications	4-3
4-2	Exceptions and Conditions	4-3
4-3	MPC7451 Exception Priorities	4-7
4-4	MSR Bit Settings	4-10
4-5	IEEE Floating-Point Exception Mode Bits	4-12
4-6	MSR Setting Due to Exception	4-16
4-7	System Reset Exception—Register Settings	4-18
4-8	Machine Check Enable Bits	4-19
4-9	Machine Check Exception—Register Settings	4-21
4-10	DSI Exception—Register Settings	4-23
4-11	External Interrupt Exception—Register Settings	4-25
4-12	Alignment Interrupt—Register Settings	
4-13	Performance Monitor Exception—Register Settings	4-29
4-14	TLB Miss Exceptions—Register Settings	4-30
4-15	Instruction Address Breakpoint Exception—Register Settings	4-32
4-16	System Management Interrupt Exception—Register Settings	4-33
4-17	AltiVec Assist Exception—Register Settings	4-34
5-1	MMU Features Summary	
5-2	Access Protection Options for Pages	5-14

Table Number	Title	Page Number
5-3	Translation Exception Conditions	5-20
5-4	Other MMU Exception Conditions	5-21
5-5	MPC7451 Microprocessor Instruction Summary—Control MMUs	5-22
5-6	MPC7451 Microprocessor MMU Registers	
5-7	BAT Registers—Field and Bit Descriptions for Extended Addressing	5-28
5-8	Upper BAT Register Block Size Mask Encoding	
5-9	Upper BAT Register Block Size Mask Encoding when the Extended Block S	Size is En-
abled (H	ID0[XBBSEN] = 1)5-32	
5-10	PTE Bit Definitions	
5-11	Table Search Operations to Update History Bits—TLB Hit Case	5-39
5-12	Model for Guaranteed R and C Bit Settings	
5-13	SDR1 Register Bit Settings—Extended Addressing	
5-14	Minimum Recommended Page Table Sizes—Extended Addressing	5-53
5-15	Implementation-Specific Resources for Software Table Search Operations	
5-16	Implementation-Specific SRR1 Bits	
5-17	TLBMISS Register—Field and Bit Descriptions	
5-18	PTEHI and PTELO Bit Definitions	
6-1	Performance Effects of Memory Operand Placement	
6-2	Branch Operation Execution Latencies	
6-3	System Operation Instruction Execution Latencies	
6-4	Condition Register Logical Execution Latencies	
6-5	Integer Unit Execution Latencies	
6-6	Floating-Point Unit (FPU) Execution Latencies	
6-7	Load/Store Unit (LSU) Instruction Latencies	
6-8	AltiVec Instruction Latencies	
6-9	Fetch Alignment Example	
6-10	Loop Example—Three Iterations	
6-11	Branch-Taken Bubble Example	
6-12	Eliminating the Branch-Taken Bubble	
6-13	Misprediction Example	
6-14	Three Iterations of Code Loop	
6-15	Code Loop Example Using CTR	
6-16	Link Stack Example	
6-17	Position-Independent Code Example	
6-18	Dispatch Stall Due to Rename Availability	
6-19	Load/Store Multiple Micro Operation Generation Example	
6-20	GIQ Timing Example	
6-21	VIQ Timing Example	
6-22	Serialization Example	
6-23	IU1 Timing Example	
6-24	FPU Timing Example	
6-25	FPSCR Rename Timing Example	
6-26	Vector Execution Latencies	6-76

Table Numbe	r Title	Page Number
6-27	Vector Unit Example	6-76
6-28	Load Hit Pipeline Example	6-78
6-29	Store Hit Pipeline Example	
6-30	Execution of Four stfd Instructions	6-79
6-31	Load/Store Interaction (Assuming Full Alias)	6-80
6-32	Misaligned Load/Store Detection	
6-33	Data Cache Miss, L2 Cache Hit Timing	6-81
6-34	Data Cache Miss, L2 Cache Miss, L3 Cache Hit Timing	6-82
6-35	Load Miss Line Alias Example	
6-36	Load Miss Line Alias Example With Reordered Code	6-83
6-37	Store Miss Pipeline Example	
6-38	Timing for Load Miss Line Alias Example	6-88
6-39	Hardware Prefetching Enable Example	
7-1	VSCR Field Descriptions	7-3
7-2	VRSAVE Bit Settings	
7-3	AltiVec User-Level Cache Instructions	7-6
7-4	Opcodes for dstx Instructions	7-8
7-5	DST[STRM] Description	
7-6	The dstx Stream Termination Conditions	
7-7	Denormalization for AltiVec Instructions	7-12
7-8	Vector Floating-Point Compare, Min, and Max	
in Non-J	ava Mode7-12	
7-9	Vector Floating-Point Compare, Min, and Max in Java Mode	
7-10	Round-to-Integer Instructions in Non-Java Mode	
7-11	Round-to-Integer Instructions in Java Mode	
7-12	AltiVec Implementation-specific Differences between the MPC7400/MPC	7410 and the
MPC745		
7-13	MPC7400/MPC7410 and MPC7451 AltiVec Instructions	
_	Different Execution Unit7-17	
	MPC7451 Signal Cross Reference	8-3
8-2	Output Signal States During System Reset	
8-3	Signal Compatibility Summary	
8-4	Address Parity Bit Assignments	
8-5	Data Bus Lane Assignments	
8-6	DP[0:7] Signal Assignments	
8-7	Function of L3_CNTL[0:1] Signal	
8-8	Signal Voltage Selections	
8-9	Signal Voltage Selections	
8-10	BMODE Configuration	
8-11	IEEE Interface Pin Descriptions	
8-12	MPC7451 Reset Configuration Signals	
9-1	Transfer Type Encodings for MPX Bus Mode	
9-2	TBST and TSIZ[0:2] Encodings in MPX Bus Mode	9-19

Table Numbe	er Title	Page Number
9-3	Burst Ordering	9-21
9-4	Aligned Data Transfers	9-22
9-5	Misaligned Data Transfers (Four-Byte Examples)	9-23
9-6	Correspondence of Data Parity Signals with Data Signals	9-32
9-7	TBST and TSIZ[0:2] Encodings in 60x Bus Mode	9-46
10-1	Power Management State Transitions	10-2
10-2	Required System AACK delay for Ratios < 5:1	10-6
10-3	ICTC Field Descriptions	10-8
11-1	Performance Monitor SPRs—Supervisor Level	
11-2	Performance Monitor SPRs—User Level (Read-Only)	11-5
11-3	MMCR0 Field Descriptions	
11-4	MMCR1 Field Descriptions	11-9
11-5	MMCR2 Field Descriptions	11-10
11-6	BAMR Field Descriptions	11-11
11-7	PMCn Field Descriptions	11-11
11-8	Monitorable States	11-13
11-9	PMC1 Events—MMCR0[PMC1SEL] Select Encodings	11-15
11-10	PMC2 Events—MMCR0[PMC2SEL] Select Encodings	11-20
11-11	PMC3 Events—MMCR1[PMC3SEL] Select Encodings	11-25
11-12	PMC4 Events—MMCR1[PMC4SEL] Select Encodings	11-27
11-13	PMC5 Events—MMCR1[PMC5SEL] Select Encodings	11-29
11-14	PMC6 Events—MMCR1[PMC6SEL] Select Encodings	11-30
A-1	Instructions by Mnemonic (Dec, Hex)	A-1
A-2	Instructions by Primary and Secondary Opcodes (Dec, Hex)	A-12
A-3	Instructions by Mnemonic (Bin)	A-24
A-4	Instructions by Primary and Secondary Opcode (Bin)	A-35
A-5	Integer Arithmetic Instructions	A-46
A-6	Integer Compare Instructions	A-46
A-7	Integer Logical Instructions	A-47
A-8	Integer Rotate Instructions	A-47
A-9	Integer Shift Instruction	A-48
A-10	Floating-Point Arithmetic Instructions	A-48
A-11	Floating-Point Multiply-Add Instructions	
A-12		ructionsA-49
A-13	Floating-Point Compare Instructions	A-49
A-14	Floating-Point Status and Control Register Instructions	A-50
A-15	Integer Load Instructions	A-50
A-16	Integer Store Instructions	A-51
A-17	Integer Load and Store with Byte Reverse Instructions	A-51
A-18	Integer Load and Store Multiple Instructions	A-51
A-19	Integer Load and Store String Instructions	A-51
A-20	Memory Synchronization Instructions	A-52
A-21	Floating-Point Load Instructions	A-52

Table Numbe	r Title	Page Number
A-22	Floating-Point Store Instructions	A-52
A-25	Condition Register Logical Instructions	A-53
A-26	System Linkage Instructions	
A-23	Floating-Point Move Instructions	A-53
A-24	Branch Instructions	A-53
A-27	Trap Instructions	A-54
A-28	Processor Control Instructions	A-54
A-29	Cache Management Instructions	A-54
A-30	Segment Register Manipulation Instructions	A-54
A-31	Lookaside Buffer Management Instructions	A-55
A-32	External Control Instructions	A-55
A-33	Vector Integer Arithmetic Instructions	A-55
A-34	Floating-Point Compare Instructions	
A-35	Floating-Point Estimate Instructions	A-58
A-36	Vector Load Instructions Supporting Alignment	
A-37	Integer Store Instructions	
A-38	Vector Pack Instructions	A-59
A-39	Vector Unpack Instructions	A-59
A-40	Vector Splat Instructions	A-59
A-41	Vector Permute Instruction	A-60
A-42	Vector Select Instruction	A-60
A-43	Vector Shift Instructions	A-60
A-44	Move to/from Condition Register Instructions	A-60
A-45	User-Level Cache Instructions	
A-46	I-Form	A-61
A-47	B-Form	A-61
A-48	SC-Form	A-61
A-49	D-Form	A-61
A-50	X-Form	A-63
A-51	XL-Form	A-67
A-52	XFX-Form	A-68
A-53	XFL-Form	A-68
A-54	XO-Form	A-68
A-55	A-Form	A-69
A-56	M-Form.	A-70
A-57	VA-Form	A-70
A-58	VX-Form	A-71
A-59	VXR-Form	A-76
A-60	PowerPC Instruction Set Legend	
B-1	32-Bit Instructions Not Implemented by the MPC7451	
C-1	User-level PowerPC SPR Encodings	
	Ordered by Decimal Value	C-1

Table Numbe	Title	Page Number
C-2	User-level PowerPC SPR Encodings	
	Ordered by Register Name	
D-1	Load and Store Ordering with WIMG Bit Settings	D-4
D-2	TAU References	D-6
D-3	Bus Operations Caused by Cache Control Instructions (WIM = $xx0$)	D-10

Table Page Number Title Page

About This Book

The primary objective of this user's manual is to describe the functionality of the MPC7451 for software and hardware developers. In addition, this manual supports the MPC7441, MPC7445, MPC7455, MPC7447, MPC7457, and the MPC7447A. This book is written from the perspective of the MPC7451, and unless otherwise noted, the information applies also to the MPC7441, MPC7445, MPC7447, MPC7450, MPC7455, MPC7457, and the MPC7447A. The MPC7451 has the same functionality as the MPC7450 and any differences in data regarding bus timing, signal behavior, and AC, DC, and thermal characteristics are in the hardware specifications. The differences between the various processors are summarized in Section 1.5, "Differences Between MPC7441/MPC7451 and MPC7445/MPC7455," Section 1.6, "Differences Between MPC7441/MPC7451 and MPC7447/MPC7457," and Section 1.7, "Differences Between MPC7447 and the MPC7447A." The MPC7451 is a PowerPCTM microprocessor.

This book is intended as a companion to the *Programming Environments Manual for 32-Bit Implementations of the PowerPC Architecture* (referred to as the *Programming Environments Manual*).

NOTE: About the Companion Programming Environments Manual

The MPC7450 RISC Microprocessor Family User's Manual, which describes MPC7451 features not defined by the architecture, is to be used with the Programming Environments Manual.

Because the PowerPC architecture definition is flexible to support a broad range of processors, the *Programming Environments Manual* describes generally those features common to these processors and indicates which features are optional or may be implemented differently in the design of each processor.

Note that the *Programming Environments Manual* describes features of the PowerPC architecture only for 32-bit implementations.

Contact your sales representative for a copy of the *Programming Environments Manual*.

This document and the *Programming Environments Manual* distinguish between the three levels, or programming environments, of the PowerPC architecture, which are as follows:

- PowerPC user instruction set architecture (UISA)—The UISA defines the level of the architecture to which user-level software should conform. The UISA defines the base user-level instruction set, user-level registers, data types, memory conventions, and the memory and programming models seen by application programmers.
- PowerPC virtual environment architecture (VEA)—The VEA, which is the smallest component of the PowerPC architecture, defines additional user-level functionality that falls outside typical user-level software requirements. The VEA describes the memory model for an environment in which multiple processors or other devices can access external memory and defines aspects of the cache model and cache control instructions from a user-level perspective. VEA resources are particularly useful for optimizing memory accesses and for managing resources in an environment in which other processors and other devices can access external memory.

Implementations that conform to the VEA also conform to the UISA but may not necessarily adhere to the OEA.

• PowerPC operating environment architecture (OEA)—The OEA defines supervisor-level resources typically required by an operating system. It defines the memory management model, supervisor-level registers, and the exception model. Implementations that conform to the OEA also conform to the UISA and VEA.

Note that some resources are defined more generally at one level in the architecture and more specifically at another. For example, conditions that cause a floating-point exception are defined by the UISA, but the exception mechanism itself is defined by the OEA.

Because it is important to distinguish between the levels of the architecture to ensure compatibility across multiple platforms, those distinctions are shown clearly throughout this book.

For ease in reference, topics in this book are presented in the same order as the *Programming Environments Manual*. Topics build upon one another, beginning with a description and complete summary of the MPC7451 programming model (registers and instructions) and progressing to more specific, architecture-based topics regarding the cache, exception, and memory management models. As such, chapters may include information from multiple levels of the architecture. For example, the discussion of the cache model uses information from both the VEA and the OEA.

- Additionally, the MPC7451 implements the AltiVec technology resources. There are two books that describe the AltiVec technology:
 - AltiVec Technology Programming Environments Manual (AltiVec PEM) is a reference guide for programmers. The AltiVec PEM uses a standardized format instruction to describe each instruction, showing syntax, instruction format, register

- translation language (RTL) code that describes how the instruction works, and a listing of which, if any, registers are affected. At the bottom of each instruction entry is a figure that shows the operations on elements within source operands and where the results of those operations are placed in the destination operand.
- AltiVec Technology Programming Interface Manual (AltiVec PIM) describes how programmers can access AltiVec functionality from programming languages such as C and C++. The AltiVec PIM describes the high-level language interface and application binary interface for System V and embedded applications for use with the AltiVec instruction set extension to the PowerPC architecture.

The PowerPC Architecture: A Specification for a New Family of RISC Processors defines the architecture from the perspective of the three programming environments and remains the defining document for the PowerPC architecture. For information on ordering Motorola documentation, see "Related Documentation," on page xlvii.

Information in this book is subject to change without notice, as described in the disclaimers on the title page of this book. As with any technical documentation, it is the readers' responsibility to be sure they are using the most recent version of the documentation.

To locate any published errata or updates for this document, refer to the world-wide web at http://www.motorola.com/semiconductors.

A list of the major differences between the MPC7450 RISC Microprocessor Family User's Manual Revision 1 and Revision 2 is provided in Appendix D, "User's Manual Revision History."

Audience

This manual is intended for system software and hardware developers and applications programmers who want to develop products for the MPC7441, MPC7445, MPC7447, MPC7450, MPC7451, MPC7455, MPC7457, and the MPC7447A. It is assumed that the reader understands operating systems, microprocessor system design, basic principles of RISC processing, and details of the PowerPC architecture.

Organization

Following is a summary and a brief description of the major sections of this manual:

• Chapter 1, "Overview," is useful for readers who want a general understanding of the features and functions of the PowerPC architecture and the MPC7451. This chapter describes the flexible nature of the PowerPC architecture definition and provides an overview of how the PowerPC architecture defines the register set, operand conventions, addressing modes, instruction set, cache model, exception model, and memory management model. The major differences between the

- MPC7451 and the MPC7455 are listed in Section 1.5, "Differences Between MPC7441/MPC7451 and MPC7445/MPC7455."
- Chapter 2, "Programming Model," is useful for software engineers who need to understand the MPC7451-specific registers, operand conventions, and details regarding how PowerPC instructions are implemented on the MPC7451. Instructions are organized by function.
- Chapter 3, "L1, L2, and L3 Cache Operation," discusses the cache and memory model as implemented on the MPC7451.
- Chapter 4, "Exceptions," describes the exception model defined in the OEA and the specific exception model implemented on the MPC7451.
- Chapter 5, "Memory Management," describes the MPC7451's implementation of the memory management unit specified by the OEA.
- Chapter 6, "Instruction Timing," provides information about latencies, interlocks, special situations, and various conditions to help make programming more efficient. This chapter is of special interest to software engineers and system designers.
- Chapter 7, "AltiVec Technology Implementation," summarizes the features and functionality provided by the implementation of the AltiVec technology.
- Chapter 8, "Signal Descriptions," provides descriptions of individual signals of the MPC7451.
- Chapter 9, "System Interface Operation," describes signal timings for various operations. It also provides information for interfacing to the MPC7451.
- Chapter 10, "Power and Thermal Management," provides information about power saving and thermal management for the MPC7451.
- Chapter 11, "Performance Monitor," describes the operation of the performance monitor diagnostic tool incorporated in the MPC7451.
- Appendix A, "MPC7451 Instruction Set Listings," lists all PowerPC instructions while indicating those instructions that are not implemented by the MPC7451; it also includes the instructions that are specific to the MPC7451. Instructions are grouped according to mnemonic, opcode, function, and form. Also included is a quick reference table that contains general information, such as the architecture level, privilege level, and form, and indicates if the instruction is 64-bit and optional.
- Appendix B, "Instructions Not Implemented," provides a list of the 32- and 64-bit PowerPC instructions not implemented in the MPC7451.
- Appendix C, "Special-Purpose Registers," lists all MPC7451 SPRs.
- Appendix D, "User's Manual Revision History," lists the major differences between Revision 0, Revision 1, and Revision 2 of the MPC7450 RISC Microprocessor User's Manual.
- This manual also includes a glossary and an index.

Suggested Reading

This section lists additional reading that provides background for the information in this manual as well as general information about the PowerPC architecture.

General Information

The following documentation, available through Morgan-Kaufmann Publishers, 340 Pine Street, Sixth Floor, San Francisco, CA, provides useful information about the PowerPC architecture and computer architecture in general:

- The PowerPC Architecture: A Specification for a New Family of RISC Processors, Second Edition, by International Business Machines, Inc.
 - For updates to the specification, see http://www.austin.ibm.com/tech/ppc-chg.html.
- PowerPC Microprocessor Common Hardware Reference Platform: A System Architecture, by Apple Computer, Inc., International Business Machines, Inc., and Motorola, Inc.
- Computer Architecture: A Quantitative Approach, Second Edition, by John L. Hennessy and David A. Patterson
- Computer Organization and Design: The Hardware/Software Interface, Second Edition, David A. Patterson and John L. Hennessy

Related Documentation

Motorola documentation is available from the sources listed on the back cover of this manual; the document order numbers are included in parentheses for ease in ordering:

- Programming Environments Manual for 32-Bit Implementations of the PowerPC Architecture (MPCFPE32B/AD)—Describes resources defined by the PowerPC architecture.
- User's manuals—These books provide details about individual implementations and are intended for use with the *Programming Environments Manual*.
- Addenda/errata to user's manuals—Because some processors have follow-on parts an addendum is provided that describes the additional features and functionality changes. These addenda are intended for use with the corresponding user's manuals.
- Hardware specifications—Hardware specifications provide specific data regarding bus timing, signal behavior, and AC, DC, and thermal characteristics, as well as other design considerations. Separate hardware specifications are provided for each part (MPC7441, MPC7445, MPC7447, MPC7450, MPC7451, MPC7455, MPC7457, and MPC7447A) described in this book (MPC7450 RISC Microprocessor Family User's Manual). Note that when referring to the MPC7451 RISC Microprocessor Hardware Specifications throughout this book, make sure to refer to the appropriate hardware specifications for the part being used.

- Technical summaries—Each device has a technical summary that provides an overview of its features. This document is roughly the equivalent to the overview (Chapter 1) of an implementation's user's manual.
- The Programmer's Reference Guide for the PowerPC Architecture: MPCPRG/D—This concise reference includes the register summary, memory control model, exception vectors, and the PowerPC instruction set.
- The Programmer's Pocket Reference Guide for the PowerPC Architecture: MPCPRGREF/D—This foldout card provides an overview of PowerPC registers, instructions, and exceptions for 32-bit implementations.
- Application notes—These short documents address specific design issues useful to programmers and engineers working with Motorola processors.

Additional literature is published as new processors become available. For a current list of documentation, refer to http://www.motorola.com/semiconductors.

Conventions

This document uses the following notational conventions:

cleared/set When a bit takes the value zero, it is said to be cleared; when it takes

a value of one, it is said to be set.

mnemonics Instruction mnemonics are shown in lowercase bold.

italics Italics indicate variable command parameters, for example, **bcctr**x.

Book titles in text are set in italics

Internal signals are set in italics, for example, qual BG

0x0 Prefix to denote hexadecimal number

ObO Prefix to denote binary number

rA, rB Instruction syntax used to identify a source GPR

rD Instruction syntax used to identify a destination GPR

frA, **fr**B, **fr**C Instruction syntax used to identify a source FPR

frD Instruction syntax used to identify a destination FPR

REG[FIELD] Abbreviations for registers are shown in uppercase text. Specific

bits, fields, or ranges appear in brackets. For example, MSR[LE] refers to the little-endian mode enable bit in the machine state

register.

x In some contexts, such as signal encodings, an unitalicized x

indicates a don't care.

x An italicized *x* indicates an alphanumeric variable.

An italicized *n* indicates an numeric variable. n

NOT logical operator AND logical operator &

OR logical operator

a

Indicates reserved bits or bit fields in a register. Although these bits 0000

can be written to as ones or zeros, they are always read as zeros.

Indicates functionality defined by the AltiVec technology.

Acronyms and Abbreviations

Table i contains acronyms and abbreviations that are used in this document.

Table i. . Acronyms and Abbreviated Terms

Term	Meaning
ALU	Arithmetic logic unit
BAT	Block address translation
BHT	Branch history table
BIST	Built-in self test
BIU	Bus interface unit
BPU	Branch processing unit
BSDL	Boundary-scan description language
BTIC	Branch target instruction cache
CMOS	Complementary metal-oxide semiconductor
COP	Common on-chip processor
CQ	Completion queue
CR	Condition register
CTR	Count register
DABR	Data address breakpoint register
DAR	Data address register
DBAT	Data BAT
DCMP	Data TLB compare
DEC	Decrementer register
DLL	Delay-locked loop
DMISS	Data TLB miss address
DMMU	Data MMU
DPM	Dynamic power management

Table i. . Acronyms and Abbreviated Terms (continued)

Term	Meaning
DSISR	Register used for determining the source of a DSI exception
DTLB	Data translation lookaside buffer
EA	Effective address
EAR	External access register
ECC	Error checking and correction
FIFO	First-in-first-out
FIQ	Floating-point register issue queue
FPR	Floating-point register
FPSCR	Floating-point status and control register
FPU	Floating-point unit
GIQ	General-purpose register issue queue
GPR	General-purpose register
HIDn	Hardware implementation-dependent register
IABR	Instruction address breakpoint register
IBAT	Instruction BAT
ICTC	Instruction cache throttling control register
IEEE	Institute for Electrical and Electronics Engineers
IMMU	Instruction MMU
IQ	Instruction queue
ITLB	Instruction translation lookaside buffer
IU	Integer unit
JTAG	Joint Test Action Group
L2	Secondary cache (level 2 cache)
L2CR	L2 cache control register
L3	Level 3 cache
LIFO	Last-in-first-out
LR	Link register
LRU	Least recently used
LSB	Least-significant byte
Isb	Least-significant bit
LSQ	Least-significant quad word
Isq	Least-significant quad word
LSU	Load/store unit

Table i. . Acronyms and Abbreviated Terms (continued)

Term	Meaning
MESI	Modified/exclusive/shared/invalid—cache coherency protocol
MMCR <i>n</i>	Monitor mode control registers
MMU	Memory management unit
MSB	Most-significant byte
msb	Most-significant bit
MSQ	Most-significant quad word
msq	Most-significant quad word
MSR	Machine state register
NaN	Not a number
No-op	No operation
OEA	Operating environment architecture
PEM	The Programming Environments Manual
PID	Processor identification tag
PIM	The Programming Interface Manual
PLL	Phase-locked loop
PLRU	Pseudo least recently used
PMC <i>n</i>	Performance monitor counter registers
POR	Power-on reset
POWER	Performance Optimized with Enhanced RISC architecture
PTE	Page table entry
PTEG	Page table entry group
PVR	Processor version register
RAW	Read-after-write
RISC	Reduced instruction set computing
RTL	Register transfer language
RWITM	Read with intent to modify
RWNITM	Read with no intent to modify
SDA	Sampled data address register
SDR1	Register that specifies the page table base address for virtual-to-physical address translation
SIA	Sampled instruction address register
SPR	Special-purpose register
SRn	Segment register
SRR0	Machine status save/restore register 0

Table i. . Acronyms and Abbreviated Terms (continued)

Term	Meaning
SRR1	Machine status save/restore register 1
SRU	System register unit
ТВ	Time base facility
TBL	Time base lower register
TBU	Time base upper register
TLB	Translation lookaside buffer
TTL	Transistor-to-transistor logic
UIMM	Unsigned immediate value
UISA	User instruction set architecture
UMMCR <i>n</i>	User monitor mode control registers
UPMC <i>n</i>	User performance monitor counter registers
USIA	User sampled instruction address register
VEA	Virtual environment architecture
VFPU	Vector floating-point unit
VIQ	Vector issue queue
VIU1	Vector instruction unit 1
VIU2	Vector instruction unit 2
VPN	Virtual page number
VPU	Vector permute unit
VSID	Virtual segment identification
VTQ	Vector touch queue
WAR	Write-after-read
WAW	Write-after-write
WIMG	Write-through/caching-inhibited/memory-coherency enforced/guarded bits
XATC	Extended address transfer code
XER	Register used for indicating conditions such as carries and overflows for integer operations

Terminology Conventions

Table ii describes terminology conventions used in this manual and the equivalent terminology used in the PowerPC architecture specification.

Table ii. . Terminology Conventions

The Architecture Specification	This Manual
Data storage interrupt (DSI)	DSI exception
Extended mnemonics	Simplified mnemonics
Fixed-point unit (FXU)	Integer unit (IU)
Instruction storage interrupt (ISI)	ISI exception
Interrupt	Exception
Privileged mode (or privileged state)	Supervisor-level privilege
Problem mode (or problem state)	User-level privilege
Real address	Physical address
Relocation	Translation
Storage (locations)	Memory
Storage (the act of)	Access
Store in	Write back
Store through	Write through

Table iii describes instruction field notation used in this manual.

Table iii. . Instruction Field Conventions

The Architecture Specification	Equivalent to:
BA, BB, BT	crbA, crbB, crbD (respectively)
BF, BFA	crfD, crfS (respectively)
D	d
DS	ds
FLM	FM
FRA, FRB, FRC, FRT, FRS	frA, frB, frC, frD, frS (respectively)
FXM	CRM
RA, RB, RT, RS	rA, rB, rD, rS (respectively)
SI	SIMM
U	IMM
UI	UIMM
/, //, ///	00 (shaded)

Chapter 1 Overview

This chapter provides an overview of the MPC7451 microprocessor features, including a block diagram showing the major functional components. It also provides information about how the MPC7451 implementation complies with the PowerPC and AltiVecTM architecture definitions. In addition, this manual supports the MPC7441, MPC7445, MPC7447, MPC7455, MPV7457, and the MPC7447A. Any differences between the other microprocessors, including the MPC7450, are noted in the user's manual. The MPC7451 has the same functionality as the MPC7450 and any differences in data regarding bus timing, signal behavior, and AC, DC, and thermal characteristics are detailed in the hardware specifications. The MPC7451 is a PowerPCTM microprocessor.

1.1 MPC7451 Microprocessor Overview

This section describes the features and general operation of the MPC7451 and provides a block diagram showing major functional units. The MPC7451 implements the PowerPC architecture and is a reduced instruction set computer (RISC) microprocessor. The MPC7451 consists of a processor core, 32-Kbyte separate L1 instruction and data caches, a 256-Kbyte L2 cache for the MPC7451 (512-Kbyte for MPC7457), and an internal L3 controller with tags that support a glueless backside L3 cache through a dedicated high-bandwidth interface. The core is a high-performance superscalar design supporting multiple execution units, including four independent units that execute AltiVec instructions.

The MPC7451 implements the 32-bit portion of the PowerPC architecture, which provides 32-bit effective addresses, integer data types of 8, 16, and 32 bits, and floating-point data types of 32 and 64 bits. The MPC7451 provides virtual memory support for up to 4 Petabytes (2⁵²) of virtual memory and real memory support for up to 64 Gigabytes (2³⁶) of physical memory.

The MPC7451 also implements the AltiVec instruction set architectural extension. The MPC7451 is a superscalar processor that can dispatch and complete three instructions simultaneously. It incorporates the following execution units:

- 64-bit floating-point unit (FPU)
- Branch processing unit (BPU)

MPC7451 Microprocessor Overview

• Load/store unit (LSU)

ഒ

- Four integer units (IUs):
 - Three shorter latency IUs (IU1a–IU1c)—execute all integer instructions except multiply, divide, and move to/from special-purpose register (SPR) instructions.
 - Longer latency IU (IU2)—executes miscellaneous instructions including condition register (CR) logical operations, integer multiplication and division instructions, and move to/from SPR instructions.
- Four vector units that support AltiVec instructions:
 - Vector permute unit (VPU)
 - Vector integer unit 1 (VIU1)—performs shorter latency integer calculations
 - Vector integer unit 2 (VIU2)—performs longer latency integer calculations
 - Vector floating-point unit (VFPU)

The ability to execute several instructions in parallel and the use of simple instructions with rapid execution times yield high efficiency and throughput for MPC7451-based systems. Most integer instructions (including VIU1 instructions) have a one-clock cycle execution latency.

Several execution units feature multiple-stage pipelines; that is, the tasks they perform are broken into subtasks executed in successive stages. Typically, instructions follow one another through the stages, so a four-stage unit can work on four instructions when its pipeline is full. So, although an instruction may have to pass through several stages, the execution unit can achieve a throughput of one instruction per clock cycle.

AltiVec computational instructions are executed in the four independent, pipelined AltiVec execution units. A maximum of two AltiVec instructions can be issued in order to any combination of AltiVec execution units per clock cycle. Moreover, the VIU2, VFPU, and VPU are pipelined, so they can operate on multiple instructions. The VPU has a two-stage pipeline; the VIU2 and VFPU each have four-stage pipelines. As many as 10 AltiVec instructions can be executing concurrently.

Note that for the MPC7451, double- and single-precision versions of floating-point instructions have the same latency. For example, a floating-point multiply-add instruction takes five cycles to execute, regardless of whether it is single- (**fmadds**) or double-precision (**fmadd**).

The MPC7451 has independent on-chip, 32-Kbyte, eight-way set-associative, physically addressed L1 (level-one) caches for instructions and data, and independent instruction and data memory management units (MMUs). Each MMU has a 128-entry, two-way set-associative translation lookaside buffer (DTLB and ITLB) that saves recently used page address translations. Block address translation is implemented with the four-entry instruction and data block address translation (IBAT and DBAT) arrays defined by the PowerPC architecture. During block translation, effective addresses are compared

simultaneously with all four BAT entries, as described in Chapter 5, "Memory Management." For information about the L1 caches, see Chapter 3, "L1, L2, and L3 Cache Operation."

The MPC7451's L2 cache is implemented with an on-chip, 256-Kbyte, eight-way set-associative physically addressed memory available for storing data, instructions, or both. For the MPC7447, MPC7457, and MPC7447A the L2 cache is 512-Kbyte. The L2 cache supports parity generation and checking for both tags and data. It responds with a nine-cycle load latency for an L1 miss that hits in L2. The L2 cache is fully pipelined for single-cycle throughput. For information about the L2 cache implementation, see Chapter 3, "L1, L2, and L3 Cache Operation."

The L3 cache is implemented with an on-chip, eight-way set-associative tag memory, and with external, synchronous SRAMs for storing data, instructions, or both. The external SRAMs are accessed through a dedicated L3 cache port that supports a single bank of 1 or 2 Mbytes of synchronous SRAMs for L3 cache data. The L3 data bus is 64-bits wide and provides multiple SRAM options as well as quick quad-word forwarding to reduce latency. Alternately, the L3 interface can be configured to use half or all of the SRAM area as a direct-mapped, private memory space. For information about the L3 cache implementation, see Chapter 3, "L1, L2, and L3 Cache Operation."

The MPC7451 has three power-saving modes, nap, sleep, and deep sleep, which progressively reduce power dissipation. When functional units are idle, a dynamic power management mode causes those units to enter a low-power mode automatically without affecting operational performance, software execution, or external hardware. Section 1.2.10, "Power Management," describes how the power management can be used to reduce power consumption when the processor, or portions of it, are idle. Section 1.2.11, "Thermal Management," describes how the instruction cache throttling mechanism reduces the instruction dispatch rate. The information in this section is described more fully in Chapter 10, "Power and Thermal Management."

The performance monitor facility provides the ability to monitor and count predefined events such as processor clocks, misses in the instruction cache, data cache, or L2 cache, types of instructions dispatched, mispredicted branches, and other occurrences. The count of such events (that may be an approximation) can be used to trigger the performance monitor exception. Section 1.2.12, "Performance Monitor," describes the operation of the performance monitor diagnostic tool. This functionality is fully described in Chapter 11, "Performance Monitor."

Figure 1-1 shows the parallel organization of the execution units (shaded in the diagram) and the instruction unit fetches, dispatches, and predicts branch instructions. Note that this is a conceptual model showing basic features rather than attempting to show how features are implemented physically.




Figure 1-1. MPC7451 Microprocessor Block Diagram

1.1.1 MPC7441 Microprocessor Overview

The MPC7441 is a lower-pin-count device that operates identically to the MPC7451, except that it does not support the L3 cache and the L3 cache interface. In the same way that the MPC7450 RISC Microprocessor Family User's Manual describes the functionality of the MPC7451, this document also describes the functionality of the MPC7441. All information herein applies to the MPC7441, except where otherwise noted (in particular, the L3 cache information does not apply to the MPC7441).

1.1.2 MPC7450 Microprocessor Overview

The functionality between the MPC7450 and the MPC7451 is the same. This document (MPC7450 RISC Microprocessor Family User's Manual) describes the functionality of the MPC7450 and any differences in data regarding bus timing, signal behavior, and AC, DC, and thermal characteristics are in the MPC7450 RISC Microprocessor Hardware Specification.

1.1.3 MPC7455 Microprocessor Overview

The MPC7455 operates similarly to the MPC7451. However, the following changes are visible to the programmer or system designer. These changes include:

- 4 IBAT and 4 DBAT additional registers
- Additional HID0 bits (HID0[HIGH_BAT_EN] and HID0[XBSEN]
- 4 more SPRG registers

The additional IBATs and DBATs provide mapping for more regions of memory. For more information on the new features see Section 5.3, "Block Address Translation."

The SPRGs provide additional registers to be used by system software for table software searching. If the SPRGs are not used for software table searches, they can be used by other supervisor programs.

1.1.4 MPC7445 Microprocessor Overview

The MPC7445 is a lower-pin-count device that operates identically to the MPC7455, except that it does not support the L3 cache and the L3 cache interface. In the same way that the MPC7450 RISC Microprocessor Family User's Manual describes the functionality of the MPC7455, this document also describes the functionality of the MPC7445. All information herein applies to the MPC7445, except where otherwise noted (in particular, the L3 cache information does not apply to the MPC7445).

1.1.5 MPC7447 Microprocessor Overview

The MPC7447 is a lower-pin-count device that operates identically to the MPC7457, except that it does not support the L3 cache and the L3 cache interface. In the same way that the MPC7450 RISC Microprocessor Family User's Manual describes the functionality of the MPC7457, this document also describes the functionality of the MPC7447. All information herein applies to the MPC7447, except where otherwise noted (in particular, the L3 cache information does not apply to the MPC7447).

1.1.6 MPC7457 Microprocessor Overview

The MPC7457 operates similarly to the MPC7455. However, the following changes are visible to the programmer or system designer. These changes include:

- Larger L2 Cache (512 Kbyte)
- Additional support for L3 Private Memory Size (4 Mbyte)
- An additional PLL Configuration Signal (PLL_CFG[4])
- An additional L3_ADDR Signal (L3_ADDR[18])
- Modifications to bits in the L3 Control Register (L3CR)

All information that applies to the MPC7455 also complies for the MPC7457, except where otherwise noted (in particular, the increased L2 cache and the additional L3 cache support is new for the MPC7457).

1.1.7 MPC7447A Microprocessor Overview

There are no microarchitectural differences between the MPC7447A and the MPC7447. The MPC7447A provides new functionality to reduce the power consumption on the microprocessor. The MPC7447A also added:

- Additional bits to the HID1 register for Dynamic Frequency Switching (DFS),
- Power
- Power sensing, and
- An internal temperature diode.

Except for the new features in the MPC7447A, the same functionality as the MPC7447 is provided.

1.2 MPC7451 Microprocessor Features

This section describes the features of the MPC7451. The interrelationships of these features are shown in Figure 1-1.

1.2.1 Overview of the MPC7451 Microprocessor Features

Major features of the MPC7451 are as follows:

- High-performance, superscalar microprocessor
 - As many as 4 instructions can be fetched from the instruction cache at a time
 - As many as 3 instructions can be dispatched to the issue queues at a time
 - As many as 12 instructions can be in the instruction queue (IQ)
 - As many as 16 instructions can be at some stage of execution simultaneously
 - Single-cycle execution for most instructions
 - One instruction per clock cycle throughput for most instructions
 - Seven-stage pipeline control
- Eleven independent execution units and three register files
 - Branch processing unit (BPU) features static and dynamic branch prediction
 - 128-entry (32-set, four-way set-associative) branch target instruction cache (BTIC), a cache of branch instructions that have been encountered in branch/loop code sequences. If a target instruction is in the BTIC, it is fetched into the instruction queue a cycle sooner than it can be made available from the instruction cache. Typically, a fetch that hits the BTIC provides the first four instructions in the target stream.
 - 2048-entry branch history table (BHT) with two bits per entry for four levels of prediction—not-taken, strongly not-taken, taken, strongly taken
 - Up to three outstanding speculative branches
 - Branch instructions that do not update the count register (CTR) or link register
 (LR) are often removed from the instruction stream.
 - 8-entry link register stack to predict the target address of Branch Conditional to Link Register (bclr) instructions.
 - Four integer units (IUs) that share 32 GPRs for integer operands
 - Three identical IUs (IU1a, IU1b, and IU1c) can execute all integer instructions except multiply, divide, and move to/from special-purpose register instructions.
 - IU2 executes miscellaneous instructions including the CR logical operations, integer multiplication and division instructions, and move to/from special-purpose register instructions.
 - 64-bit floating-point unit (FPU)
 - Five-stage FPU
 - Fully IEEE 754-1985-compliant FPU for both single- and double-precision operations

- Supports non-IEEE mode for time-critical operations
- Hardware support for denormalized numbers
- Thirty-two 64-bit FPRs for single- or double-precision operands
- Four vector units and 32-entry vector register file (VRs)
 - Vector permute unit (VPU)
 - Vector integer unit 1 (VIU1) handles short-latency AltiVec integer instructions, such as vector add instructions (vaddsbs, vaddshs, and vaddsws, for example)
 - Vector integer unit 2 (VIU2) handles longer-latency AltiVec integer instructions, such as vector multiply add instructions (vmhaddshs, vmhraddshs, and vmladduhm, for example).
 - Vector floating-point unit (VFPU)
- Three-stage load/store unit (LSU)
 - Supports integer, floating-point and vector instruction load/store traffic
 - Four-entry vector touch queue (VTQ) supports all four architected AltiVec data stream operations
 - Three-cycle GPR and AltiVec load latency (byte, half-word, word, vector)
 with 1 cycle throughput
 - Four-cycle FPR load latency (single, double) with 1 cycle throughput
 - No additional delay for misaligned access within double-word boundary
 - Dedicated adder calculates effective addresses (EAs)
 - Supports store gathering
 - Performs alignment, normalization, and precision conversion for floating-point data
 - Executes cache control and TLB instructions
 - Performs alignment, zero padding, and sign extension for integer data
 - Supports hits under misses (multiple outstanding misses)
 - Supports both big- and little-endian modes, including misaligned little-endian accesses
- Three issue queues FIQ, VIQ, and GIQ can accept as many as one, two, and three instructions, respectively, in a cycle. Instruction dispatch requires the following:
 - Instructions can be dispatched only from the three lowest IQ entries—IQ0, IQ1, and IQ2.
 - A maximum of three instructions can be dispatched to the issue queues per clock cycle.



- Space must be available in the CQ for an instruction to dispatch (this includes instructions that are assigned a space in the CQ but not in an issue queue).
- Rename buffers
 - 16 GPR rename buffers
 - 16 FPR rename buffers
 - 16 VR rename buffers
- Dispatch unit
 - The decode/dispatch stage fully decodes each instruction.
- Completion unit
 - The completion unit retires an instruction from the 16-entry completion queue (CQ) when all instructions ahead of it have been completed, the instruction has finished execution, and no exceptions are pending.
 - Guarantees sequential programming model (precise exception model)
 - Monitors all dispatched instructions and retires them in order
 - Tracks unresolved branches and flushes instructions after a mispredicted branch
 - Retires as many as three instructions per clock cycle
- L1 cache had the following characteristics:
 - Two separate 32-Kbyte instruction and data caches (Harvard architecture).
 - Instruction and data caches are eight-way set-associative.
 - Instruction and data caches have 32-byte cache blocks. A cache block is the block of memory that a coherency state describes—corresponds to a cache line for the L1 data cache.
 - Cache directories are physically addressed. The physical (real) address tag is stored in the cache directory.
 - The caches implement a pseudo least-recently-used (PLRU) replacement algorithm within each way.
 - Cache write-back or write-through operation programmable on a per-page or per-block basis
 - Instruction cache can provide four instructions per clock cycle; data cache can provide four words per clock cycle
 - Two-cycle latency and single-cycle throughput for instruction or data cache accesses.
 - Caches can be disabled in software
 - Caches can be locked in software
 - Supports a four-state modified/exclusive/shared/invalid (MESI) coherency protocol.

MPC7451 Microprocessor Features

 A single coherency status bit for each instruction cache block allows encoding for the following two possible states:

Invalid (INV) Valid (VAL)

 Two status bits (MESI[0-1]) for each data cache block allow encoding for coherency, as follows:

00 = invalid(I)

01 = shared(S)

10 = exclusive (E)

11 = modified (M)

- Separate copy of data cache tags for efficient snooping
- Both the L1 caches support parity generation and checking (enabled through bits in the ICTRL register) as follows:
 - Instruction cache—one parity bit per instruction
 - Data cache—one parity bit per byte of data
- No snooping of instruction cache except for **icbi** instruction
- The caches implement a pseudo least-recently-used (PLRU) replacement algorithm within each way.
- Data cache supports AltiVec LRU and transient instructions, as described in Section 1.3.2.2. "AltiVec Instruction Set."
- Critical double- and/or quad-word forwarding is performed as needed. Critical quad-word forwarding is used for AltiVec loads and instruction fetches. Other accesses use critical double-word forwarding.
- On-chip Level 2 (L2) cache has the following features:
 - Integrated 256-Kbyte, eight-way set-associative unified instruction and data cache for the MPC7451 (512-Kbyte for the MPC7447, MPC7457, and MPC7447A).
 - Fully pipelined to provide 32 bytes per clock cycle to the L1 caches.
 - Total latency of nine processor cycles for L1 data cache miss that hits in the L2.
 - Uses one of two random replacement algorithms (selectable through L2CR).
 - Cache write-back or write-through operation programmable on a per-page or per-block basis
 - Organized as 32 bytes/block and 2 blocks (sectors)/line (a cache block is the block of memory that a coherency state describes).
 - Supports parity generation and checking for both tags and data (enabled through L2CR).

- Level 3 (L3) cache interface (not supported on the MPC7441, MPC7445, MPC7447, and MPC7447A)
 - Provides critical double-word forwarding to the requesting unit
 - On-chip tags support 1Mbyte or 2 Mbytes of external SRAM that is eight-way set-associative
 - Maintains instructions, data, or both instructions and data (selectable through L3CR)
 - Cache write-back or write-through operation programmable on a per-page or per-block basis
 - Organized as 64 bytes/line configured as 2 blocks (sectors) with separate status bits per line for 1-Mbyte configuration.
 - Organized as 128 bytes/line configured as 4 blocks (sectors) with separate status bits per line for 2-Mbyte configuration.
 - 1 Mbyte, 2 Mbytes, or 4Mbytes (4 Mbytes is only for the MPC7457) of the L3 SRAM can be designated as private memory.
 - Supports same four-state (MESI) coherency protocol as L1 and L2 caches.
 - Supports parity generation and checking for both tags and data (enabled through L3CR).
 - Same choice of two random replacement algorithms used by L2 cache (selectable through L3CR).
 - Configurable core-to-L3 frequency divisors
 - 64-bit external L3 data bus sustains 64 bits per L3 clock cycle
 - Supports MSUG2 dual data rate (DDR) synchronous burst SRAMs, PB2 pipelined synchronous burst SRAMs, and pipelined (register-register) late-write synchronous burst SRAMs
- Separate memory management units (MMUs) for instructions and data
 - 52-bit virtual address; 32- or 36-bit physical address
 - Address translation for 4-Kbyte pages, variable-sized blocks, and 256-Mbyte segments
 - Memory programmable as write-back/write-through, caching-inhibited/caching-allowed, and memory coherency enforced/memory coherency not enforced on a page or block basis
 - Separate IBATs and DBATs (four each) also defined as SPRs
 - Separate instruction and data translation lookaside buffers (TLBs)
 - Both TLBs are 128-entry, two-way set-associative, and use LRU replacement algorithm

MPC7451 Microprocessor Features

 TLBs are hardware- or software-reloadable (that is, on a TLB miss a page table search is performed in hardware or by system software)

• Efficient data flow

- Although the VR/LSU interface is 128 bits, the L1/L2/L3 bus interface allows up to 256 bits.
- The L1 data cache is fully pipelined to provide 128 bits/cycle to or from the VRs
- L2 cache is fully pipelined to provide 256 bits per processor clock cycle to the L1 cache.
- As many as eight outstanding, out-of-order cache misses are allowed between the L1 data cache and L2/L3 bus.
- As many as 16 out-of-order transactions can be present on the MPX bus
- Store merging for multiple store misses to the same line. Only coherency action taken (address-only) for store misses merged to all 32 bytes of a cache block (no data tenure needed).
- Three-entry finished store queue and five-entry completed store queue between the LSU and the L1 data cache
- Separate additional queues for efficient buffering of outbound data (such as castouts and write-through stores) from the L1 data cache and L2 cache
- Multiprocessing support features include the following:
 - Hardware-enforced, MESI cache coherency protocols for data cache
 - Load/store with reservation instruction pair for atomic memory references, semaphores, and other multiprocessor operations

• Power and thermal management

- The following three power-saving modes are available to the system:
 - Nap—Instruction fetching is halted. Only those clocks for the time base, decrementer, and JTAG logic remain running. The part goes into the doze state to snoop memory operations on the bus and then back to nap using a QREQ/QACK processor-system handshake protocol.
 - Sleep—Power consumption is further reduced by disabling bus snooping, leaving only the PLL in a locked and running state. All internal functional units are disabled.
 - Deep sleep—When the part is in the sleep state, the system can disable the PLL. The system can then disable the SYSCLK source for greater system power savings. Power-on reset procedures for restarting and relocking the PLL must be followed upon exiting the deep sleep state.
- Instruction cache throttling provides control of instruction fetching to limit device temperature.

- Performance monitor can be used to help debug system designs and improve software efficiency.
- In-system testability and debugging features through JTAG boundary-scan capability
- Reliability and serviceability
 - Parity checking on system bus and L3 cache bus
 - Parity checking on L1, L2, and L3 cache arrays

1.2.2 Instruction Flow

As shown in Figure 1-1, the MPC7451 instruction unit provides centralized control of instruction flow to the execution units. The instruction unit contains a sequential fetcher, 12-entry instruction queue (IQ), dispatch unit, and branch processing unit (BPU). It determines the address of the next instruction to be fetched based on information from the sequential fetcher and from the BPU.

See Chapter 6, "Instruction Timing," for a detailed discussion of instruction timing.

The sequential fetcher loads instructions from the instruction cache into the instruction queue. The BPU extracts branch instructions from the sequential fetcher. Branch instructions that cannot be resolved immediately are predicted using either the MPC7451-specific dynamic branch prediction or the architecture-defined static branch prediction.

Branch instructions that do not affect the LR or CTR are often removed from the instruction stream. Section 6.4.1.1, "Branch Folding and Removal of Fall-Through Branch Instructions," describes when a branch can be removed from the instruction stream.

Instructions dispatched beyond a predicted branch do not complete execution until the branch is resolved, preserving the programming model of sequential execution. If branch prediction is incorrect, the instruction unit flushes all predicted path instructions, and instructions are fetched from the correct path.

1.2.2.1 Instruction Queue and Dispatch Unit

The instruction queue (IQ), shown in Figure 1-1, holds as many as 12 instructions and loads as many as 4 instructions from the instruction cache during a single processor clock cycle.

The fetcher attempts to initiate a new fetch every cycle. The two fetch stages are pipelined, so as many as four instructions can arrive to the IQ every cycle. All instructions except branch ($\mathbf{b}x$), Return from Exception (\mathbf{rfi}), System Call (\mathbf{sc}), Instruction Synchronize (\mathbf{isync}), and no-op instructions are dispatched to their respective issue queues from the bottom three positions in the instruction queue (IQ0–IQ2) at a maximum rate of three instructions per clock cycle. Reservation stations are provided for the three IU1s, IU2, FPU,

LSU, VPU, VIU2, VIU1, and VFPU. The dispatch unit checks for source and destination register dependencies, determines whether a position is available in the CQ, and inhibits subsequent instruction dispatching as required.

Branch instruction can be detected, decoded, and predicted from entries IQ0–IQ7. See Section 6.3.3, "Dispatch, Issue, and Completion Considerations."

1.2.2.2 Branch Processing Unit (BPU)

The BPU receives branch instructions from the IQ and executes them early in the pipeline, achieving the effect of a zero-cycle branch in some cases.

Branches with no outstanding dependencies (CR, LR, or CTR unresolved) can be processed and resolved immediately. For branches in which only the direction is unresolved due to a CR or CTR dependency, the branch path is predicted using either architecture-defined static branch prediction or MPC7451-specific dynamic branch prediction. Dynamic branch prediction is enabled if HID0[BHT] is set. For **bclr** branches where the target address is unresolved due to a LR dependency, the branch target can be predicted using the hardware link stack. Link stack prediction is enabled if HID0[LRSTK] is set.

When a prediction is made, instruction fetching, dispatching, and execution continue from the predicted path, but instructions cannot complete and write back results to architected registers until the prediction is determined to be correct (resolved). When a prediction is incorrect, the instructions from the incorrect path are flushed from the processor and processing begins from the correct path.

Dynamic prediction is implemented using a 2048-entry branch history table (BHT), a cache that provides two bits per entry that together indicate four levels of prediction for a branch instruction—not-taken, strongly not-taken, taken, strongly taken. When dynamic branch prediction is disabled, the BPU uses a bit in the instruction encoding to predict the direction of the conditional branch. Therefore, when an unresolved conditional branch instruction is encountered, the MPC7451 executes instructions from the predicted target stream although the results are not committed to architected registers until the conditional branch is resolved. Unresolved branches are held in a three-entry branch queue. When the branch queue is full, no further conditional branches can be processed until one of the conditions in the branch queue is resolved.

When a branch is taken or predicted as taken, instructions from the untaken path must be flushed and the target instruction stream must be fetched into the IQ. The BTIC is a 128-entry, four-way set associative cache that contains the most recently used branch target instructions (up to four instructions per entry) for **b** and **bc** branches. When a taken branch instruction of this type hits in the BTIC, the instructions arrive in the IQ two clock cycles later, a clock cycle sooner than they would arrive from the instruction cache. Additional instructions arrive from the instruction cache in the next clock cycle. The BTIC reduces the

number of missed opportunities to dispatch instructions and gives the processor a one-cycle head start on processing the target stream.

The BPU contains an adder to compute branch target addresses and three user-accessible registers—the link register (LR), the count register (CTR), and the condition register (CR). The BPU calculates the return pointer for subroutine calls and saves it in the LR for certain types of branch instructions. The LR also contains the branch target address for Branch Conditional to Link Register (**bclr**x) instructions. The CTR contains the branch target address for Branch Conditional to Count Register (**bcctr**x) instructions. Because the LR and CTR are SPRs, their contents can be copied to or from any GPR. Also, because the BPU uses dedicated registers rather than GPRs or FPRs, execution of branch instructions is largely independent from execution of integer and floating-point instructions.

1.2.2.3 Completion Unit

The completion unit operates closely with the instruction unit. Instructions are fetched and dispatched in program order. At the point of dispatch, the program order is maintained by assigning each dispatched instruction a successive entry in the 16-entry CQ. The completion unit tracks instructions from dispatch through execution and retires them in program order from the three bottom CQ entries (CQ0–CQ2).

Instructions cannot be dispatched to an execution unit unless there is a CQ vacancy.

Branch instructions that do not update the CTR or LR are often removed from the instruction stream. Those that are removed do not take a CQ entry. Branches that are not removed from the instruction stream follow the same dispatch and completion procedures as non-branch instructions but are not dispatched to an issue queue.

Completing an instruction commits execution results to architected registers (GPRs, FPRs, VRs, LR, and CTR). In-order completion ensures the correct architectural state when the MPC7451 must recover from a mispredicted branch or any exception. An instruction is retired as it is removed from the CQ.

For a more detailed discussion of instruction completion, see Section 6.3.3, "Dispatch, Issue, and Completion Considerations."

1.2.2.4 Independent Execution Units

In addition to the BPU, the MPC7451 provides the ten execution units described in the following sections.

1.2.2.4.1 AltiVec Vector Permute Unit (VPU)

a

The VPU execute permutation instructions such as pack, unpack, merge, splat, and permute on vector operands.

1.2.2.4.2 AltiVec Vector Integer Unit 1 (VIU1)

The VIU1 executes simple vector integer computational instructions, such as addition, subtraction, maximum and minimum comparisons, averaging, rotation, shifting, comparisons, and Boolean operations.

a 1.2.2.4.3 AltiVec Vector Integer Unit 2 (VIU2)

The VIU2 executes longer-latency vector integer instructions, such as multiplication, multiplication/addition, and sum-across with saturation.

1.2.2.4.4 AltiVec Vector Floating-point Unit (VFPU)

The VFPU executes all vector floating-point instructions.

A maximum of two AltiVec instructions can be issued in order to any combination of AltiVec execution units per clock cycle. Moreover, the VIU2, VFPU, and VPU are pipelined, so they can operate on multiple instructions.

1.2.2.4.5 Integer Units (IUs)

The integer units (three IU1s and IU2) are shown in Figure 1-1. The IU1s execute shorter latency integer instructions, that is, all integer instructions except multiply, divide, and move to/from special-purpose register instructions. IU2 executes integer instructions with latencies of 3 cycles or more.

IU2 has a 32-bit integer multiplier/divider and a unit for executing CR logical operations and move to/from SPR instructions. The multiplier supports early exit for operations that do not require full 32 * 32-bit multiplication.

1.2.2.4.6 Floating-Point Unit (FPU)

The FPU, shown in Figure 1-1, is designed such that double-precision operations require only a single pass, with a latency of five cycles. As instructions are dispatched to the FPUs reservation station, source operand data can be accessed from the FPRs or from the FPR rename buffers. Results in turn are written to the rename buffers and are made available to subsequent instructions. Instructions start execution from the bottom reservation station only and execute in program order.

The FPU contains a single-precision multiply-add array and the floating-point status and control register (FPSCR). The multiply-add array allows the MPC7451 to efficiently implement multiply and multiply-add operations. The FPU is pipelined so that one single-or double-precision instruction can be issued per clock cycle.

Note that an execution bubble occurs after four consecutive, independent floating-point arithmetic instructions execute to allow for a normalization special case. Thirty-two 64-bit floating-point registers are provided to support floating-point operations. Stalls due to

contention for FPRs are minimized by automatic allocation of the 16 floating-point rename registers. The MPC7451 writes the contents of the rename registers to the appropriate FPR when floating-point instructions are retired by the completion unit.

The MPC7451 supports all IEEE 754 floating-point data types (normalized, denormalized, NaN, zero, and infinity) in hardware, eliminating the latency incurred by software exception routines.

1.2.2.4.7 Load/Store Unit (LSU)

The LSU executes all load and store instructions as well as the AltiVec LRU and transient instructions and provides the data transfer interface between the GPRs, FPRs, VRs, and the cache/memory subsystem. The LSU also calculates effective addresses and aligns data.

Load and store instructions are issued and translated in program order; however, some memory accesses can occur out of order. Synchronizing instructions can be used to enforce strict ordering. When there are no data dependencies and the guarded bit for the page or block is cleared, a maximum of one out-of-order cacheable load operation can execute per clock cycle from the perspective of the LSU. Loads to FPRs require a four-cycle total latency. Data returned from the cache is held in a rename register until the completion logic commits the value to a GPR, FPR, or VR. Stores cannot be executed out of order and are held in the store queue until the completion logic signals that the store operation is to be completed to memory. The MPC7451 executes store instructions with a maximum throughput of one per clock cycle and a three-cycle total latency to the data cache. The time required to perform the load or store operation depends on the processor:bus clock ratio and whether the operation involves the on-chip caches, the L3 cache, system memory, or an I/O device.

1.2.3 Memory Management Units (MMUs)

The MPC7451's MMUs support up to 4 Petabytes (2⁵²) of virtual memory and 64 Gigabytes (2³⁶) of physical memory for instructions and data. The MMUs control access privileges for these spaces on block and page granularities. Referenced and changed status is maintained by the processor for each page to support demand-paged virtual memory systems. The memory management units are contained within the load/store unit.

The LSU calculates effective addresses for data loads and stores; the instruction unit calculates effective addresses for instruction fetching. The MMU translates the effective address to determine the correct physical address for the memory access.

The MPC7451 supports the following types of memory translation:

• Real addressing mode—In this mode, translation is disabled by clearing bits in the machine state register (MSR): MSR[IR] for instruction fetching or MSR[DR] for data accesses. When address translation is disabled, the physical address is identical to the effective address. When extended addressing is disabled (HID0[XAEN] = 0)

- a 32-bit physical address is used, PA[4–35]. For more details see Section 5.1.3, "Address Translation Mechanisms."
- Page address translation—translates the page frame address for a 4-Kbyte page size
- Block address translation—translates the base address for blocks (128 Kbytes to 256 Mbytes) (MPC7441, MPC7451) or 4 GBytes (MPC7445, MPC7447, MPC7455, MPC7457, MPC7447A).

If translation is enabled, the appropriate MMU translates the higher-order bits of the effective address into physical address bits. Lower-order address bits are untranslated and so are the same for both logical and physical addresses. These bits are directed to the on-chip caches where they form the index into the eight-way set-associative tag array. After translating the address, the MMU passes the higher-order physical address bits to the cache and the cache lookup completes. For caching-inhibited accesses or accesses that miss in the cache, the untranslated lower-order address bits are concatenated with the translated higher-order address bits; the resulting 32- or 36-bit physical address is used by the memory subsystem and the bus interface unit, which accesses external memory.

The TLBs store page address translations for recent memory accesses. For each access, an effective address is presented for page and block translation simultaneously. If a translation is found in both the TLB and the BAT array, the block address translation in the BAT array is used. Usually the translation is in a TLB and the physical address is readily available to the on-chip cache. When a page address translation is not in a TLB, hardware or system software searches for one in the page table following the model defined by the PowerPC architecture.

Instruction and data TLBs provide address translation in parallel with the on-chip cache access, incurring no additional time penalty in the event of a TLB hit. The MPC7451 instruction and data TLBs are 128-entry, two-way set-associative caches that contain address translations. The MPC7451 can initiate a hardware or system software search of the page tables in memory on a TLB miss.

1.2.4 On-Chip L1 Instruction and Data Caches

The MPC7451 implements separate L1 instruction and data caches. Each cache is 32-Kbyte eight-way set-associative. As defined by the PowerPC architecture, they are physically indexed. Each cache block contains eight contiguous words from memory that are loaded from an eight-word boundary (that is, bits EA[27–31] are zeros); thus, a cache block never crosses a page boundary. An entire cache block can be updated by a four-beat burst load across a 64-bit system bus. Misaligned accesses across a page boundary can incur a performance penalty. The data cache is a nonblocking, write-back cache with hardware support for reloading on cache misses. The critical double word is transferred on the first beat and is forwarded to the requesting unit, minimizing stalls due to load delays. For vector loads, the critical quad word is handled similarly but is transferred on the second beat. The cache being loaded is not blocked to internal accesses while the load completes.

The MPC7451 L1 cache organization is shown in Figure 1-2.




Figure 1-2. L1 Cache Organization

The instruction cache provides up to four instructions per clock cycle to the instruction queue. The instruction cache can be invalidated entirely or on a cache-block basis. It is invalidated and disabled by setting HID0[ICFI] and then clearing HID0[ICE]. The instruction cache can be locked by setting HID0[ILOCK]. The instruction cache supports only the valid/invalid states.

The data cache provides four words per clock cycle to the LSU. Like the instruction cache, the data cache can be invalidated all at once or on a per-cache-block basis. The data cache can be invalidated and disabled by setting HID0[DCFI] and then clearing HID0[DCE]. The data cache can be locked by setting HID0[DLOCK]. The data cache tags are dual-ported, so a load or store can occur simultaneously with a snoop.

The MPC7451 also implements a 128-entry (32-set, four-way set-associative) branch target instruction cache (BTIC). The BTIC is a cache of branch instructions that have been encountered in branch/loop code sequences. If the target instruction is in the BTIC, it is fetched into the instruction queue a cycle sooner than it can be made available from the instruction cache. Typically, the BTIC contains the first four instructions in the target stream.

The BTIC can be disabled and invalidated through software. As with other aspects of MPC7451 instruction timing, BTIC operation is optimized for cache-line alignment. If the

MPC7451 Microprocessor Features

first target instruction is one of the first five instructions in the cache block, the BTIC entry holds four instructions. If the first target instruction is the last instruction before the cache block boundary, it is the only instruction in the corresponding BTIC entry. If the next-to-last instruction in a cache block is the target, the BTIC entry holds two valid target instructions, as shown in Figure 1-3.




Figure 1-3. Alignment of Target Instructions in the BTIC

BTIC ways are updated using a FIFO algorithm.

For more information and timing examples showing cache hit and cache miss latencies, see Section 6.3.2, "Instruction Fetch Timing."

1.2.5 L2 Cache Implementation

The L2 cache is a unified cache that receives memory requests from both the L1 instruction and data caches independently. The integrated L2 cache on the MPC7451 is a unified (containing both instructions and data) 256 Kbyte on-chip cache. For the MPC7447, MPC7457, and the MPC7447A, the L2 cache has been increased to 512-Kbyte on-chip cache. It is eight-way set-associative and organized with 32-byte blocks and two blocks/line.

Each line consists of 64 bytes of data organized as two blocks (also called sectors). Although all 16 words in a cache line share the same address tag, each block maintains the three separate status bits for the 8 words of the cache block, the unit of memory at which coherency is maintained. Thus, each cache line can contain 16 contiguous words from memory that are read or written as 8-word operations.

The MPC7451 integrated L2 cache organization is shown in Figure 1-4.




Figure 1-4. L2 Cache Organization for MPC7451




Figure 1-5. L2 Cache Organization for the MPC7447, MPC7457, and MPC7447A

The L2 cache controller contains the L2 cache control register (L2CR), which:

includes bits for enabling parity checking on the L2

MPC7451 Microprocessor Features

- provides for instruction-only and data-only modes
- provides hardware flushing for the L2
- selects between two available replacement algorithms for the L2 cache.

The L2 implements the MESI cache coherency protocol using three status bits per sector.

Requests from the L1 cache generally result from instruction misses, data load or store misses, write-through operations, or cache management instructions. Requests from the L1 cache are compared against the L2 tags and serviced by the L2 cache if they hit; if they miss in the L2 cache, they are forwarded to the L3 cache.

The L2 cache tags are fully pipelined and non-blocking for efficient operation. Thus the L2 cache can be accessed internally while a load for a miss is pending (allowing hits under misses). A reload for a cache miss is treated as a normal access and blocks other accesses for only one cycle.

For more information, see Chapter 3, "L1, L2, and L3 Cache Operation."

1.2.6 L3 Cache Implementation

The unified L3 cache receives memory requests from L1 and L2 instruction and data caches independently. The L3 cache interface is implemented with an on-chip, two-way set associative tag memory with 2,048 (2K) tags per way and a dedicated interface with support for up to 2 Mbyte of external synchronous SRAMs. Note that the L3 cache is not supported on the MPC7441 and the MPC7445.

Tags are sectored to support either two or four cache blocks per tag entry, depending on the L2 cache size. Each sector (32-byte cache block) in the L3 cache has three status bits that are used to implement the MESI cache coherency protocol. Accesses to the L3 cache can be designated as write-back or write-through and the L3 maintains cache coherency through snooping.

The L3 interface can be configured to use 1 or 2 Mbytes of the SRAM area as a private memory space. The MPC7457 can support 1,2, or 4 Mbytes of private memory. Accesses to private memory does not propagate to the system bus. The MPC7451 can also be configured to use 1 Mbyte of SRAM as L3 cache and a second Mbyte as private memory. Also, in this case, private memory accesses do not propagate to the L3 cache or to the external system bus.

The private memory space provides a low-latency, high-bandwidth area for critical data or instructions. Accesses to the private memory space do not propagate to the L3 cache nor are they visible to the external system bus. The private memory space is also not snooped, so the coherency of its contents must be maintained by software or not at all. For more information, see Chapter 3, "L1, L2, and L3 Cache Operation."

The L3 cache control register (L3CR) provides control of L3 cache configuration and interface timing. The L3 private memory control register (L3PM) configures the private memory feature.

The L3 cache interface provides two clock outputs that allow the clock inputs of the SRAMs to be driven at select frequency divisions of the processor core frequency. For the MPC7457, the L3 cache interface provides two sets of two differential clock outputs.

Requests from the L3 cache generally result from instruction misses, data load or store misses, write-through operations, or cache management instructions. Requests from the L1 and L2 cache are compared against the L3 tags and serviced by the L3 cache if they hit; if they miss in the L3 cache, they are forwarded to the bus interface.

1.2.7 System Interface

The MPC7451 supports two interface protocols—MPX bus protocol and a subset of the 60x bus protocol. Note that although this protocol is implemented by the MPC603e, MPC604e, MPC740, and MPC750 processors, it is referred to as the 60x bus interface. The MPX bus protocol is derived from the 60x bus protocol. The MPX bus interface includes several additional features that provide higher memory bandwidth than the 60x bus and more efficient use of the system bus in a multiprocessing environment. Because the MPC7451's performance is optimized for the MPX bus, its use is recommended over the 60x bus.

The MPC7451 bus interface includes a 64-bit data bus with 8 bits of data parity, a 36-bit address bus with 5 bits of address parity, and additional control signals to allow for unique system level optimizations.

The bus interface protocol is configured using the BMODE0 configuration signal at reset. If BMODE0 is asserted at the negation of HRESET, the MPC7451 uses the MPX bus protocol; if BMODE0 is negated during the negation of HRESET, the MPC7451 uses a limited subset of the 60x bus protocol. Note that the inverse state of BMODE[0:1] at the negation of HRESET is saved in MSSCR0[BMODE].

1.2.8 MPC7451 Bus Operation Features

The MPC7451 has a separate address and data bus, each with its own set of arbitration and control signals. This allows for decoupling the data tenure from the address tenure of a transaction and provides for a wide range of system-bus implementations including:

- Nonpipelined bus operation
- Pipelined bus operation
- Split transaction operation

MPC7451 Microprocessor Features

The MPC7451 supports only the normal memory-mapped address segments defined in the PowerPC architecture. Access to direct store segments results in a DSI exception.

1.2.8.1 MPX Bus Features

The MPX bus has the following features:

- Extended 36-bit address bus plus 5 bits of odd parity (41 bits total)
- 64-bit data bus plus 8 bits of odd parity (72 bits total); a 32-bit data bus mode is not supported
- Support for a four-state (MESI) cache coherence protocol
- On-chip snooping to maintain L1 data cache, L2, and L3 cache coherency for multiprocessing applications and DMA environments
- Support for address-only transfers (useful for a variety of broadcast operations in multiprocessor applications)
- Address pipelining
- Support for up to 16 out-of-order transactions using 4 data transaction index (DTI[0:3]) signals
- Full data streaming
- Support for data intervention in multiprocessor systems

1.2.8.2 60x Bus Features

The following list summarizes the 60x bus interface features:

- Extended 36-bit address bus plus 5 bits of odd parity (41 bits total)
- 64-bit data bus plus 8 bits of odd parity (72 bits total); a 32-bit data bus mode is not supported
- Support for a four-state (MESI) cache coherence protocol
- On-chip snooping to maintain L1 data cache, L2, and L3 cache coherency for multiprocessing applications and DMA environments
- Support for address-only transfers (useful for a variety of broadcast operations in multiprocessor applications)
- Address pipelining
- Support for up to 16 outstanding transactions. No reordering is supported.

1.2.9 Overview of System Interface Accesses

The system interface includes address register queues, prioritization logic, and a bus control unit. The system interface latches snoop addresses for snooping in the L1 data, L2, and L3 caches, the memory hierarchy address register queues, and the reservation controlled by the Load Word and Reserve Indexed (**lwarx**) and Store Word Conditional Indexed (**stwcx.**) instructions. Accesses are prioritized with load operations preceding store operations. Note that the L3 cache interface is not supported on the MPC7441 and the MPC7445.

Instructions are automatically fetched from the memory system into the instruction unit where they are issued to the execution units at a peak rate of three instructions per clock cycle. Conversely, load and store instructions explicitly specify the movement of operands to and from the integer, floating-point, and AltiVec register files and the memory system.

When the MPC7451 encounters an instruction or data access, it calculates the effective address and uses the lower-order address bits to check for a hit in the on-chip, 32-Kbyte L1 instruction and data caches. During L1 cache lookup, the instruction and data memory management units (MMUs) use the higher-order address bits to calculate the virtual address, from which they calculate the physical (real) address. The physical address bits are then compared with the corresponding cache tag bits to determine if a cache hit occurred in the L1 instruction or data cache. If the access misses in the corresponding cache, the transaction is sent to L1 load miss queue or the L1 store miss queue. L1 load miss queue transactions are sent to the internal 256-Kbyte L2 cache (512-Kbyte for MPC7447, MPC7457, and MPC7447A) and L3 cache controller simultaneously. Store miss queue transactions are queued up in the L2 cache controller and sent to the L3 cache if necessary. If no match is found in the L2 or L3 cache tags, the physical address is used to access system memory.

MPC7451 Microprocessor Features

In addition to loads, stores, and instruction fetches, the MPC7451 performs hardware table search operations following TLB misses; L1, L2, and L3 cache castout operations; and cache-line snoop push operations when a modified cache line detects a snoop hit from another bus master.

1.2.9.1 System Interface Operation

The primary activity of the MPC7451 system interface is transferring data and instructions between the processor and system memory. There are three types of transfer accesses:

- Single-beat transfers—These memory accesses allow transfer sizes of 1, 2, 3, 4, or 8 bytes in one bus clock cycle. Single-beat transactions are caused by uncacheable read and write operations that access memory directly (that is, when caching is disabled), cache-inhibited accesses, and stores in write-through mode.
- Two-beat burst (16-byte) data transfers—Generated to support caching-inhibited or write-through AltiVec loads and stores (only generated in MPX bus mode) and for caching-inhibited instruction fetches in MPX mode.
- Four-beat burst (32-byte) data transfers—Initiated when an entire cache block is transferred into or out of the internal caches. Because the first-level caches on the MPC7451 are write-back caches, burst-read memory operations are the most common memory accesses, followed by burst-write memory operations, and single-beat (caching-inhibited or write-through) memory read and write operations.

Memory accesses can occur in single-beat (1, 2, 3, 4, and 8 bytes), double-beat (16 bytes), and four-beat (32 bytes) burst data transfers. For memory accesses, the address and data buses are independent to support pipelining and split transactions. The bus interface can pipeline as many as 16 transactions and, in MPX bus mode, supports full out-of-order split-bus transactions. The MPC7451 bursts out of reset in MPX bus mode, fetching eight instructions on the MPX bus at a time.

Access to the system interface is granted through an external arbitration mechanism that allows devices to compete for bus mastership. This arbitration mechanism is flexible, allowing the MPC7451 to be integrated into systems that implement various fairness and bus-parking procedures to avoid arbitration overhead.

Typically, memory accesses are weakly ordered to maximize the efficiency of the bus without sacrificing coherency of the data. The MPC7451 allows load operations to bypass store operations (except when a dependency exists). Because the processor can dynamically optimize run-time ordering of load/store traffic, overall performance is improved.

Note that the synchronize (**sync**) and enforce in-order execution of I/O (**eieio**) instructions can be used to enforce strong ordering.

The system interface is synchronous. All MPC7451 inputs are sampled and all outputs are driven on the rising edge of the bus clock cycle. The MPC7451 RISC Microprocessor

Hardware Specifications gives timing information. The system interface is specific for each microprocessor that implements the PowerPC architecture.

1.2.9.2 Signal Groupings

Signals are provided for implementing the bus protocol, clocking, and control of the L3 caches, as well as separate L3 address and data buses. Test and control signals provide diagnostics for selected internal circuits.

The MPC7451 MPX and 60x bus interface protocol signals are grouped as follows:

- Address arbitration—The MPC7451 uses these signals to arbitrate for address bus mastership.
- Address transfer start—These signals indicate that a bus master has begun a transaction on the address bus.
- Address transfer—These signals include the address bus and address parity signals. They are used to transfer the address and to ensure the integrity of the transfer.
- Transfer attribute—These signals provide information about the type of transfer, such as the transfer size and whether the transaction is bursted, write-through, or cache-inhibited.
- Address transfer termination—These signals are used to acknowledge the end of the address phase of the transaction. They also indicate whether a condition exists that requires the address phase to be repeated.
- Data arbitration—The MPC7451 uses these signals to arbitrate for data bus mastership.
- Data transfer—These signals, which consist of the data bus and data parity signals, are used to transfer the data and to ensure the integrity of the transfer.
- Data transfer termination—Data termination signals are required after each data beat in a data transfer. In a single-beat transaction, data termination signals also indicate the end of the tenure. In burst accesses, data termination signals apply to individual beats and indicate the end of the tenure only after the final data beat. Data termination signals also indicate whether a condition exists that requires the data phase to be repeated.

Many other MPC7451 signals control and affect other aspects of the device, aside from the bus protocol. They are as follows:

- L3 cache address/data—The MPC7451 has separate address and data buses for accessing the L3 cache. Note that the L3 cache interface is not supported by the MPC7441 and the MPC7445.
- L3 cache clock/control—These signals provide clocking and control for the L3 cache. Note that the L3 cache interface is not supported by the MPC7441 and the MPC7445.

MPC7451 Microprocessor Features


- Interrupts/resets—These signals include the external interrupt signal, checkstop signals, and both soft reset and hard reset signals. They are used to interrupt and, under various conditions, to reset the processor.
- Processor status and control—These signals enable the time-base facility and are used to select the bus mode and control sleep mode.
- Clock control—These signals determine the system clock frequency. They are also used to synchronize multiprocessor systems.
- Test interface—The JTAG (IEEE 1149.1a-1993) interface and the common on-chip processor (COP) unit provide a serial interface to the system for performing board-level boundary-scan interconnect tests.
- Voltage selection—These signal control the electrical characteristics of the I/O circuitry of the device as appropriate to support various signalling levels.

NOTE

Active-low signals are shown with overbars. For example, \overline{ARTRY} (address retry) and \overline{TS} (transfer start). Active-low signals are referred to as asserted (active) when they are low and negated when they are high. Signals that are not active low, such as AP[0:4] (address bus parity signals) and TT[0:4] (transfer type signals) are referred to as asserted when they are high and negated when they are low.

1.2.9.3 MPX Bus Mode Functional Groupings

Figure 1-6 illustrates the MPC7451's signal configuration in MPX bus mode, showing how the signals are grouped. A pinout diagram and tables showing pin numbers are included in the MPC7451 RISC Microprocessor Hardware Specifications. Note that the left side of the figure depicts the signals that implement the MPX bus protocol and the right side of the figure shows the remaining signals on the MPC7451 (not part of the bus protocol).



¹ For the MPC7457, there are 19 L3_ADDR signals, (L3_ADDR[0:18])

Figure 1-6. MPX Bus Signal Groups

² For the MPC7447 and MPC7457, there are 5 PLL_CFG signals, (PLL_CFG[0:4])

³ MPC7447A-specific

Signal functionality is described in detail in Chapter 8, "Signal Descriptions," and Chapter 9, "System Interface Operation."

1.2.9.3.1 Clocking

For functional operation, the MPC7451 uses a single clock input signal, SYSCLK, from which clocking is derived for the processor core, the L3 interface, and the MPX bus interface. Additionally, internal clock information is made available at the pins to support debug and development.

The MPC7451's clocking structure supports a wide range of processor-to-bus clock ratios. The internal processor core clock is synchronized to SYSCLK with the aid of a VCO-based PLL. The PLL_CFG[0:3] signals (for the MPC7447, MPC7457, and MPC7447A, PLL_CFG[0:4]) are used to program the internal clock rate to a multiple of SYSCLK as defined in the *MPC7451 RISC Microprocessor Hardware Specifications*. The bus clock is maintained at the same frequency as SYSCLK. SYSCLK does not need to be a 50% duty-cycle signal.

The MPC7451 generates the clock for the external L3 synchronous data RAMs. The clock frequency for the RAMs is divided down from (and phase-locked to) the MPC7451 core clock frequency using a divisor selected through L3CR[L3CLK].

1.2.10 Power Management

The MPC7451 is designed for low-power operation. It provides both automatic and program-controlled power reduction modes. If an MPC7451 functional unit is idle, it automatically goes into a low-power mode. This mode does not affect operational performance. Dynamic power management automatically supplies or withholds power to execution units individually, based upon the contents of the instruction stream. The operation of dynamic power management is transparent to software or any external hardware.

The following three programmable power modes are available to the system:

- Nap—Instruction fetching is halted. Only those clocks for time base, decrementer, and JTAG logic remain running. The MPC7451 goes into the doze state to snoop memory operations on the bus and then back to nap using a QREQ/QACK processor-system handshake protocol.
- Sleep—Power consumption is further reduced by disabling bus snooping, leaving only the PLL in a locked and running state. All internal functional units are disabled.
- Deep sleep—When the MPC7451 is in sleep mode, the system can disable the PLL.
 The system can then disable the SYSCLK source for greater system power savings.
 Power-on reset procedures for restarting and relocking the PLL must be followed upon exiting deep sleep.

Chapter 10, "Power and Thermal Management," describes power saving modes for the MPC7451.

1.2.11 Thermal Management

The MPC7451 provides an instruction cache throttling mechanism to effectively reduce the instruction execution rate without the complexity and overhead of dynamic clock control. When used with the dynamic power management, instruction cache throttling provides the system designer with a flexible way to control device temperature while allowing the processor to continue operating. For thermal management, the MPC7451 provides a supervisor-level instruction cache throttling control register (ICTC). Chapter 10, "Power and Thermal Management," provides information about how to configure the ICTC register for the MPC7451.

1.2.12 Performance Monitor

The MPC7451 incorporates a performance monitor facility that system designers can use to help bring up, debug, and optimize software performance. The performance monitor counts events during execution of instructions related to dispatch, execution, completion, and memory accesses.

The performance monitor incorporates several registers that can be read and written to by supervisor-level software. User-level versions of these registers provide read-only access for user-level applications. These registers are described in Section 1.3.1, "PowerPC Registers and Programming Model." Performance monitor control registers, MMCR0, MMCR1, and MMCR2 can be used to specify which events are to be counted and the conditions for which a performance monitoring exception is taken. Additionally, the sampled instruction address register, SIAR (USIAR), holds the address of the first instruction to complete after the counter overflowed.

Attempting to write to a user-level read-only performance monitor register causes a program exception, regardless of the MSR[PR] setting.

When a performance monitor exception occurs, program execution continues from vector offset 0x00F00.

Chapter 11, "Performance Monitor," describes the operation of the performance monitor diagnostic tool incorporated in the MPC7451.

1.3 MPC7451 Microprocessor: Architectural Implementation

The PowerPC architecture consists of three layers. Adherence to the PowerPC architecture can be described in terms of which of the following levels of the architecture is implemented:

- PowerPC user instruction set architecture (UISA)—Defines the base user-level instruction set, user-level registers, data types, floating-point exception model, memory models for a uniprocessor environment, and programming model for a uniprocessor environment.
- PowerPC virtual environment architecture (VEA)—Describes the memory model for a multiprocessor environment, defines cache control instructions, and describes other aspects of virtual environments. Implementations that conform to the VEA also adhere to the UISA, but may not necessarily adhere to the OEA.
- PowerPC operating environment architecture (OEA)—Defines the memory management model, supervisor-level registers, synchronization requirements, and the exception model. Implementations that conform to the OEA also adhere to the UISA and the VEA.

The MPC7451 implementation supports the three levels of the architecture described above. For more information about the PowerPC architecture, see *PowerPC Microprocessor Family: The Programming Environments*. Specific MPC7451 features are listed in Section 1.2, "MPC7451 Microprocessor Features."

This section describes the PowerPC architecture in general, and specific details about the implementation of the MPC7451 as a low-power, 32-bit device that implements this architecture. The structure of this section follows the user's manual organization; each subsection provides an overview of that chapter.

- Programming Model," describes the registers for the operating environment architecture common among processors of this family and describes the programming model. It also describes the registers that are unique to the MPC7451. Instruction set and addressing modes—Section 1.3.2, "Instruction Set," describes the PowerPC instruction set and addressing modes for the PowerPC operating environment architecture, and defines and describes the PowerPC instructions implemented in the MPC7451. The information in this section is described more fully in Chapter 2, "Programming Model."
- Cache implementation—Section 1.3.3, "On-Chip Cache Implementation," describes the cache model that is defined generally by the virtual environment architecture. It also provides specific details about the MPC7451 cache implementation. The information in this section is described more fully in Chapter 3, "L1, L2, and L3 Cache Operation."

- Exception model—Section 1.3.4, "Exception Model," describes the exception model of the PowerPC operating environment architecture and the differences in the MPC7451 exception model. The information in this section is described more fully in Chapter 4, "Exceptions."
- Memory management—Section 1.3.5, "Memory Management," describes generally the conventions for memory management. This section also describes the MPC7451's implementation of the 32-bit PowerPC memory management specification. The information in this section is described more fully in Chapter 5, "Memory Management."
- Instruction timing—Section 1.3.6, "Instruction Timing," provides a general description of the instruction timing provided by the superscalar, parallel execution supported by the PowerPC architecture and the MPC7451. The information in this section is described more fully in Chapter 6, "Instruction Timing."
- AltiVec implementation—Section 1.3.7, "AltiVec Implementation," points out that the MPC7451 implements AltiVec registers, instructions, and exceptions as described in the *AltiVec Technology Programming Environments Manual*. Chapter 7, "AltiVec Technology Implementation," provides complete details.

1.3.1 PowerPC Registers and Programming Model

The PowerPC architecture defines register-to-register operations for most computational instructions. Source operands for these instructions are accessed from the registers or are provided as immediate values embedded in the instruction opcode. The three-register instruction format allows specification of a target register distinct from the two source operands. Load and store instructions transfer data between registers and memory.

The PowerPC architecture also defines two levels of privilege—supervisor mode of operation (typically used by the operating system) and user mode of operation (used by the application software). The programming models incorporate 32 GPRs, 32 FPRs, SPRs, and several miscellaneous registers. The AltiVec extensions to the PowerPC architecture augment the programming model with 32 VRs, one status and control register, and one save and restore register. Each processor that implements the PowerPC architecture also has a unique set of implementation-specific registers to support functionality that may not be defined by the PowerPC architecture.

Having access to privileged instructions, registers, and other resources allows the operating system to control the application environment (providing virtual memory and protecting operating-system and critical machine resources). Instructions that control the state of the processor, the address translation mechanism, and supervisor registers can be executed only when the processor is operating in supervisor mode.

Figure 1-7 shows all the MPC7451 registers available at the user and supervisor level. The numbers to the right of the SPRs indicate the number that is used in the syntax of the

MPC7451 Microprocessor: Architectural Implementation

instruction operands to access the register. For more information, see Chapter 2, "Programming Model."

The OEA defines numerous SPRs that serve a variety of functions, such as providing controls, indicating status, configuring the processor, and performing special operations. During normal execution, a program can access the registers shown in Figure 1-7, depending on the program's access privilege (supervisor or user, determined by the privilege-level bit, MSR[PR]). GPRs, FPRs, and VRs are accessed through operands that are part of the instructions. Access to registers can be explicit (that is, through the use of specific instructions for that purpose such as Move to Special-Purpose Register (**mtspr**) and Move from Special-Purpose Register (**mtspr**) instructions) or implicit, as the part of the execution of an instruction.

Figure 1-7 shows the MPC7441 and MPC7451 register set.

SUF	PERVISOR MODEL—	OEA	
USER MODEL—VEA	Conf	iguration Registers	
Time Base Facility (For Reading)	Hardware Implementation	Processor Version Register	Machine State Register MSR
TBL TBR 268 TBU TBR 269	Registers ¹ HIDO SPR 1008	PVR SPR 287	Processor ID Register ²
USER MODEL—UISA	HID0 SPR 1008 HID1 SPR 1009		PIR SPR 1023
Count Register General-Purpose	Memory	Management Registe	ers
CTR SPR 9 Registers	Instruction BAT	Data BAT	Segment Registers
XER GPR0	Registers	Registers	SR0
XER SPR 1 GPR1	IBATOU SPR 528	DBATOU SPR 536	SR1
Link Register	IBATOL SPR 529	DBATOL SPR 537	
LR SPR 8 GPR31	IBAT1U SPR 530	DBAT1U SPR 538	•
Performance	IBAT1L SPR 531	DBAT1L SPR 539	SR15
Monitor Registers Floating-Point	IBAT2U SPR 532	DBAT2U SPR 540	PTE High/Low
Performance Counters ¹ Registers	IBAT2L SPR 533 IBAT3U SPR 534	DBAT2L SPR 541 DBAT3U SPR 542	Registers 1
UPMC1 SPR 937	IBAT3L SPR 535	DBAT3U SPR 542 DBAT3L SPR 543	PTEHI SPR 981
UPMC2 SPR 938 FPR1	IDATOL STR 333	DDATOL SERVICE	PTELO SPR 982
UPMC3 SPR 941	SDR1		TLB Miss Register ¹
UPMC4 SPR 942 FPR31	SDR1 SPR 25		TLBMISS SPR 980
UPMC5 SPR 929	Event	ion Handling Degists	
UPMC6 SPR 930 Condition	Ехсері	ion Handling Registe	ers
Sampled Instruction Register	SPRGs	Data Address	Save and Restore
Address ¹ CR	SPRG0 SPR 272	Register	Registers
USIAR SPR 939 Floating-Point	SPRG1 SPR 273	DAR SPR 19	SRR0 SPR 26
Monitor Control Status and UMMCRO SPR 936 Control Register	SPRG2 SPR 274	DSISR	SRR1 SPR 27
Similar of the second	SPRG3 SPR 275	DSISR SPR 18	
UMMCR1 SPR 940 FPSCR UMMCR2 SPR 928	Cache	e / Memory Subsyster	m Registers ¹
AltiVec Registers	Load/Store	Instruction Cache/	L3 Private
Vector Save/Restore	Control Register 1	Interrupt Control Register ¹	
Register ³ VR0	LDSTCR SPR 1016	ICTRL SPR 1011	L3PM SPR 983
VRSAVE SPR 256 VR1	Memory Subsystem	1	L3 Cache Control Register 5
Vector Status and Control Register 3	Status Control Registers MSSCR0 SPR 1014		L3CR SPR 1018
Control Register ³ VSCR VR31	MSSCR0 SPR 1014 MSSSR0 SPR 1015		L3 Cache Input Timing
VSCR	W1555K0 51 K 1018	JI K 1017	Control Registers 6
			L3ITCR0 SPR 984
Thermal Management Register		mance Monitor Regis	ters
Instruction Cache Throttling	Performance Counters ²	Monitor Control	Breakpoint Address
Control Register ¹	PMC1 SPR 953	Registers	Mask Register 1
ICTC SPR 1019	PMC2 SPR 954	MMCR0 ² SPR 952	BAMR SPR 951
	PMC3 SPR 957 PMC4 SPR 958	MMCR1 ² SPR 956	Sampled Instruction
MPC7441/ MPC7451-specific register may not be supported	PMC4 SPR 958 PMC5 SPR 945	MMCR2 ¹ SPR 944	Address Register 4
on other processors that implement the PowerPC architecture. Register defined as optional in the PowerPC architecture.	PMC6 SPR 946		SIAR SPR 955
Register defined by the AltiVec technology.	1 11100		
⁴ L2CR2 is not implemented on the MPC7451.	Misce	ellaneous Registers	Data Adda
⁵ MPC7451-specific only register, not supported on the	Time Base	Instruction Address	Data Address Breakpoint Register ²
MPC7441	(For Writing)	Breakpoint Register ¹	DABR SPR 1013
⁶ MPC7451-specific only register	TBL SPR 284	IABR SPR 1010	
	TBU SPR 285	Decrementer	External Access Register ²
		DEC SPR 22	EAR SPR 282
			L/III 31 IX 202

Figure 1-7. Programming Model—MPC7441/MPC7451 Microprocessor Registers

SUPERVISOR MODEL—OEA Configuration Registers USER MODEL—UISA Hardware **Processor Version** Machine State Register Implementation Register Time Base Facility (For Reading) **MSR** Registers 1 **PVR SPR 287** TBR 268 TBU **TBR 269** TBL Processor ID Register 2 **SPR 1008** HID0 SPR 1023 PIR USER MODEL—UISA **SPR 1009** HID1 Memory Management Registers **Count Register General-Purpose** Instruction BAT Data BAT **Segment Registers** Registers CTR SPR 9 Registers Registers SR0 GPR0 **XER** IBAT0U **SPR 528** DBAT0U **SPR 536** SR1 GPR1 SPR 1 XER IBAT0L **SPR 529** DBAT0L **SPR 537** : Link Register : **SPR 530** IBAT1U DBAT1U **SPR 538** LR SPR 8 IBAT1L SPR 531 DBAT1L SR15 **SPR 539** GPR31 Performance Monitor IBAT2U **SPR 532** DBAT2U **SPR 540** PTE High/Low Registers **Performance Counters**¹ Floating-Point IBAT2L **SPR 533** DBAT2L SPR 541 Registers 1 Registers **SPR 937** IBAT3U **SPR 534** DBAT3U **SPR 542** UPMC1 PTEHI SPR 981 FPR0 IBAT3L **SPR 535** DBAT3L **SPR 938 SPR 543** UPMC2 SPR 982 **PTELO** FPR1 **SPR 560** DBAT4U ¹ IBAT4U ¹ **SPR 941 SPR 568** UPMC3 TLB Miss Register¹ IBAT4L ¹ **SPR 561** DBAT4L ¹ : SPR 569 UPMC4 SPR 942 TLBMISS SPR 980 IBAT5U 1 **SPR 562** DBAT5U ¹ SPR 570 UPMC5 SPR 929 FPR31 IBAT5L 1 **SPR 563** DBAT5L 1 SPR 571 SDR1 UPMC6 **SPR 930** Condition **SPR 564** IBAT6U 1 DBAT6U 1 SPR 572 SDR1 SPR 25 Sampled Instruction Register IBAT6L 1 **SPR 565** DBAT6L 1 SPR 574 Cache/Memory Address1 IBAT7U ¹ DBAT7U ¹ CR **SPR 566** DBAT7L 1 SPR 575 Subsystem Registers **USIAR** SPR 939 IBAT7L ¹ **SPR 567** Monitor Control¹ Floating-Point **Memory Subsystem Exception Handling Registers** Status and UMMCR0 SPR 936 Status Control Registers 1 **Control Register SPRGs Data Address** UMMCR1 SPR 940 MSSCR0 **SPR 1014** Register **FPSCR** SPRG0 SPR 272 UMMCR2 SPR 928 MSSSR0 **SPR 1015** DAR **SPR 19** SPRG1 SPR 273 oad/Store **DSISR** SPRG2 **SPR 274** Control Register 1 AltiVec Registers SPRG3 **SPR 275** DSISR **SPR 18** LDSTCR SPR 1016 **SPR 276** SPRG4¹ Save and Restore Vector Registers 3 **Vector Save/Restore** Instruction Cache/ SPRG5¹ SPR 277 Registers Register 3 Interrupt Control Register VR0 SPRG6¹ SPR 278 VRSAVE SPR 256 SRR0 **SPR 26** VR1 ICTRL SPR 1011 Vector Status and Control Register 3 SPRG7 ¹ SPR 279 SRR1 **SPR 27** L2 Cache : Performance Monitor Registers Control Register¹ VR31 **VSCR** Performance Counters 2 Breakpoint Address L2CR SPR 1017 L3 Private Memory SPR 953 Mask Register¹ PMC1 SPR 951 Address Register BAMR PMC2 **SPR 954** PMC3 SPR 957 Monitor Control L3PM SPR 983 SPR 958 Registers Thermal Management Register PMC4 L3 Cache SPR 952 SPR 945 MMCR0² Control Register 4 Instruction Cache Throttling PMC5 **SPR 956** SPR 946 MMCR1² Control Register 1 PMC6 L3CR SPR 1018 **SPR 944** MMCR2¹ Sampled Instruction L3 Cache Input Timing ICTC SPR 1019 Address Register 2 **Control Registers** ¹ MPC7445-, MPC7447-, MPC7455-, MPC7457-, and SIAR SPR 955 L3 Cache Output Hold L3ITCR0 4 SPR 984 MPC7447A-specific register may not be supported on other Control Register 5 L3ITCR1⁵ SPR 1001 processors that implement the PowerPC architecture. L3OHCR SPR 1000 ² Register defined as optional in the PowerPC architecture. L3ITCR2⁵ SPR 1002 L3ITCR3⁵ ³ Register defined by the AltiVec technology. SPR 1003 Miscellaneous Registers ⁴ MPC7455- and MPC7457-specific register, not supported on **Time Base Instruction Address Data Address** the MPC7445, MPC7447, and MPC7447A Breakpoint Register 1 Breakpoint Register 2 (For Writing) .5 MPC7457-specific register, not supported on the MPC7441, **SPR 284** IABR SPR 1010 DABR SPR 1013

Figure 1-8 shows the MPC7445, MPC7455, MPC7447, MPC7457, and MPC7447A register set.

Figure 1-8. Programming Model—MPC7445, MPC7447, MPC7455, MPC7457, and MPC7447A Microprocessor Registers

SPR 285 Decrementer

DEC

SPR 22

External Access Register 2

SPR 282

EAR

MPC7445, MPC7447, MPC7447A, MPC7451, and MPC7455

Some registers can be accessed both explicitly and implicitly. In the MPC7451, all SPRs are 32 bits wide. Table 1-1 describes registers implemented by the MPC7451.

Table 1-1. Register Summary for MPC7451

Name	SPR	Description			
	UISA Registers				
CR	_	Condition register. The 32-bit CR consists of eight 4-bit fields, CR0–CR7, that reflect results of certain arithmetic operations and provide a mechanism for testing and branching.	PEM		
CTR	9	Count register. Holds a loop count that can be decremented during execution of appropriately coded branch instructions. The CTR can also provide the branch target address for the Branch Conditional to Count Register (bcctrx) instruction.	PEM		
FPR0- FPR31	_	Floating-point registers (FPRn). The 32 FPRs serve as the data source or destination for all floating-point instructions.	PEM		
FPSCR	_	Floating-point status and control register. Contains floating-point exception signal bits, exception summary bits, exception enable bits, and rounding control bits for compliance with the IEEE 754 standard.	PEM		
GPR0– GPR31	_	General-purpose registers (GPRn). The thirty-two GPRs serve as data source or destination registers for integer instructions and provide data for generating addresses.	PEM		
LR	8	Link register. Provides the branch target address for the Branch Conditional to Link Register (bclr x) instruction, and can be used to hold the logical address of the instruction that follows a branch and link instruction, typically used for linking to subroutines.	PEM		
UMMCR0 ¹ UMMCR1 ¹ UMMCR2 ¹	936, 940, 928	User monitor mode control registers (UMMCRn). Used to enable various performance monitor exception functions. UMMCRs provide user-level read access to MMCR registers.	2.1.5.9 & 11.3.2.1, 2.1.5.9.4 & 11.3.3.1, 2.1.5.9.6 & 11.3.4.1		
UPMC1- UPMC6 ¹	937, 938 941, 942 929, 930	User performance monitor counter registers (UPMCn). Used to record the number of times a certain event has occurred. UPMCs provide user-level read access to PMC registers.	2.1.5.9.9, 11.3.6.1		
USIAR ¹	939	User sampled instruction address register. Contains the effective address of an instruction executing at or around the time that the processor signals the performance monitor exception condition. USIAR provides user-level read access to the SIAR.	2.1.5.9.11, 11.3.7.1		
VR0-VR31 ²	_	Vector registers (VRn). Data source and destination registers for all AltiVec instructions.	7.1.1.4		
VRSAVE ²	256	Vector save/restore register. Defined by the AltiVec technology to assist application and operating system software in saving and restoring the architectural state across process context-switched events. The register is maintained only by software to track live or dead information on each AltiVec register.	7.1.1.5		





Table 1-1. Register Summary for MPC7451 (continued)

Name	SPR	Description	Reference / Section
VSCR ²	_	Vector status and control register. A 32-bit vector register that is read and written in a manner similar to the FPSCR.	7.1.1.4
XER	1	Indicates overflows and carries for integer operations. Implementation Note—To emulate the POWER architecture Iscbx instruction, XER[16–23] are be read with mfspr[XER] and written with mtspr[XER].	PEM
		VEA	
TBL, TBU (For Reading)	TBR 268, TBR 269	Time base facility. Consists of two 32-bit registers, time base lower and upper registers (TBL/TBU). TBL (TBR 268) and TBU (TBR 269) can only be read from and not written to.TBU and TBL can be read with the move from time base register (mftb) instruction. Implementation Note—Reading from SPR 284 or 285 using the mftb instruction causes an illegal instruction exception.	PEM 2.1.4.1 2.3.5.1
		OEA	
BAMR ^{1, 3}	951	Breakpoint address mask register. Used in conjunction with the events that monitor IABR hits.	2.1.5.9.7, 11.3.5
DABR ^{4, 5}	1013	Data address breakpoint register. Optional register implemented in the MPC7451 and is used to cause a breakpoint exception if a specified data address is encountered.	PEM
DAR	19	Data address register. After a DSI or alignment exception, DAR is set to the effective address (EA) generated by the faulting instruction.	PEM
DEC	22	Decrementer register. A 32-bit decrementer counter used with the decrementer exception. Implementation Note—In the MPC7451, DEC is decremented and the time base increments at 1/4 of the system bus clock frequency.	PEM
DSISR	18	DSI source register. Defines the cause of DSI and alignment exceptions.	PEM
EAR ^{6, 7}	282	External access register. Used with eciwx and ecowx . Note that the EAR and the eciwx and ecowx instructions are optional in the PowerPC architecture.	PEM
HID0 ^{1, 7} HID1 ^{1, 8}	1008, 1009	Hardware implementation-dependent registers. Control various functions, such as the power management features, and locking, enabling, and invalidating the instruction and data caches. The HID1 includes bits that reflects the state of PLL_CFG[0:3] (for the MPC7447, MPC7457, and MPC7447A, PLL_CFG[0:4]) clock signals and control other bus-related functions.	2.1.5.1, 2.1.5.2
IABR ^{1, 9}	1010	Instruction address breakpoint register. Used to cause a breakpoint exception if a specified instruction address is encountered.	2.1.5.6

a

Table 1-1. Register Summary for MPC7451 (continued)

Name	SPR	Description	Reference / Section
IBATOU/L 10 IBAT1U/L 10 IBAT2U/L 10 IBAT3U/L 10 IBAT3U/L 10, 11 IBAT5U/L 10, 11 IBAT6U/L 10, 11 IBAT7U/L 10, 11 IBAT7U/L 12 DBAT1U/L 12 DBAT2U/L 12 DBAT3U/L 12 DBAT4U/L 11, 12 DBAT5U/L 11, 12 DBAT5U/L 11, 12 DBAT7U/L 11, 12 DBAT7U/L 11, 12	528, 529 530, 531 532, 533 534, 535 560, 561 562, 563 564, 565 566, 567 536, 537 538, 539 540, 541 542, 543 568, 569, 570, 571 572, 573 574, 575	Block-address translation (BAT) registers. The PowerPC OEA includes an array of block address translation registers that can be used to specify four blocks of instruction space and four blocks of data space. The BAT registers are implemented in pairs: four pairs of instruction BATs (IBAT0U–IBAT3U and IBAT0L–IBAT3L) and four pairs of data BATs (DBAT0U–DBAT3U and DBAT0L–DBAT3L). Sixteen additional BAT registers have been added for the MPC7455. These registers are enabled by setting HID0[HIGH_BAT_EN]. When HID0[HIGH_BAT_EN] = 1, the 16 additional BAT registers, organized as four pairs of instruction BAT registers(IBAT4U–IBAT7U paired with IBAT4L–IBAT7L) and four pairs of data BAT registers (DBAT4U–DBAT7U paired with DBAT4L–DBAT7L) are available. Thus, the MPC7455 can define a total of 16 blocks implemented as 32 BAT registers. Because BAT upper and lower words are loaded separately, software must ensure that BAT translations are correct during the time that both BAT entries are being loaded. The MPC7451 implements IBAT[G]; however, attempting to execute code from an IBAT area with G = 1 causes an ISI exception.	PEM, 5.1.3
ICTC ¹	1019	Instruction cache throttling control register. Has bits for enabling instruction cache throttling and for controlling the interval at which instructions are fetched. This controls overall junction temperature.	2.1.5.8, 10.3
ICTRL 1, 7	1011	Instruction cache and interrupt control register. Used in configuring interrupts and error reporting for the instruction and data caches.	2.1.5.5.8
L2CR ¹	1017	L2 cache control register. Includes bits for enabling parity checking, setting the L2 cache size, and flushing and invalidating the L2 cache.	2.1.5.5.1
L3CR ¹³	1018	L3 cache control register. Includes bits for enabling parity checking, setting the L3-to-processor clock ratio, and identifying the type of RAM used for the L3 cache implementation.	2.1.5.5.2
L3ITCR0 ¹³ L3ITCR1 ¹⁴ L3ITCR2 ¹⁴ L3ITCR3 ¹⁴	984 1001 1002 1003	L3 cache input timing control register. Includes bits for controlling the input AC timing of the L3 cache interface.	2.1.5.5.4 2.1.5.5.5 2.1.5.5.6 2.1.5.5.7
L3OHCR ¹⁴	1000	L3 cache output hold control register. Includes bits for controlling the output AC timing of the L3 cache interface of the MPC7457.	2.1.5.5.3
L3PM ^{13, 15}	983	The L3 private memory register. Configures the base address of the range of addresses that the L3 uses as private memory (not cache).	2.1.5.5.10
LDSTCR 1, 16	1016	Load/store control register. Controls data L1 cache way-locking.	2.1.5.5.9
MMCR0 ⁴ , MMCR1 ⁴ , MMCR2 ¹	952, 956, 944	Monitor mode control registers (MMCRn). Enable various performance monitor exception functions. UMMCR0–UMMCR2 provide user-level read access to these registers.	2.1.5.9.1, 11.3.2 2.1.5.9.3, 11.3.3 2.1.5.9.5, 11.3.4

Table 1-1. Register Summary for MPC7451 (continued)

Name	SPR			Reference / Section	
MSR ⁷	_	can b read I conte Excep option Note interre	Machine state register. Defines the processor state. The MSR can be modified by the mtmsr , sc , and rfi instructions. It can be read by the mfmsr instruction. When an exception is taken, MSR contents are saved to SRR1. See Section 4.2, "MPC7451 Exception Recognition and Priorities." The following bits are optional in the PowerPC architecture. Note that setting MSR[EE] masks decrementer and external interrupt exceptions and MPC7451-specific system management, and performance monitor exceptions.		PEM, 2.1.3.3, 4.3
		Bit	Name	Description	
		6	VEC	AltiVec available. MPC7451 and AltiVec technology specific; optional to the PowerPC architecture. 0 AltiVec technology is disabled. 1 AltiVec technology is enabled. Note: When a non-stream AltiVec instruction accesses VRs or the VSCR when VEC = 0 an AltiVec unavailable exception is generated. This does not occur for data streaming instructions (dst(t), dstst(t), and dss); the VRs and the VSCR are available to data streaming instructions even if VEC = 0. VRSAVE can be accessed even if VECb = 0.	
		13	POW	Power management enable. MPC7451-specific and optional to the PowerPC architecture. 0 Power management is disabled. 1 Power management is enabled. The processor can enter a power-saving mode determined by HID0[NAP,SLEEP] when additional conditions are met. See Table 2-6.	
		29	PMM	Performance monitor marked mode. MPC7451-specific and optional to the PowerPC architecture. See Chapter 11, "Performance Monitor." 0 Process is not a marked process. 1 Process is a marked process.	
MSSCR0 1, 17	1014			ystem control register. Used to configure and aspects of the memory subsystem.	2.1.5.3
MSSSR0 ¹	1015	Memory subsystem status register. Used to configure and operate the parity functions in the L2 and L3 caches for the MPC7451.		2.1.5.4	
PIR	1023	Processor identification register. Provided for system use. MPC7451 does not change PIR contents.		PEM	
PMC1- PMC6 ⁴	953, 954 957, 958 945, 946	the n	Performance monitor counter registers (PMCn). Used to record the number of times a certain event has occurred. UPMCs provide user-level read access to these registers.		2.1.5.9.8, 11.3.6

a

Table 1-1. Register Summary for MPC7451 (continued)

Name	SPR	Description	Reference / Section
PTEHI, PTELO	981, 982	The PTEHI and PTELO registers are used by the tlbId and tlbIi instructions to create a TLB entry. When software table searching is enabled (HID0[STEN] = 1), and a TLB miss exception occurs, the bits of the page table entry (PTE) for this access are located by software and saved in the PTE registers.	2.1.5.7.2, 5.5.5.1.2
PVR	287	Processor version register. Read-only register that identifies the version (model) and revision level of the processor.	PEM, 2.1.4.1
SDAR, USDAR	_	Sampled data address register. The MPC7451 does not implement the optional registers (SDAR or the user-level, read-only USDAR register) defined by the PowerPC architecture. Note that in previous processors the SDA and USDA registers could be written to by boot code without causing an exception, this is not the case in the MPC7451. A mtspr or mfspr SDAR or USDAR instruction causes a program exception.	2.1.5.9.12
SDR1 ¹⁸	25	Sample data register. Specifies the base address of the page table entry group (PTEG) address used in virtual-to-physical address translation. Implementation Note—The SDR1 register has been modified (with the SDR1[HTABEXT] and SDR1[HTMEXT] fields) for the MPC7451 to support the extended 36-bit physical address (when HID0[XAEN] = 1]).	PEM, 2.1.3.5, 5.5.1
SIAR ⁴	955	Sampled instruction address register. Contains the effective address of an instruction executing at or around the time that the processor signals the performance monitor exception condition. USIAR provides user-level read access to the SIAR.	2.1.5.9.11 11.3.7
SPRG0-	272–275	SPRGn. Provided for operating system use.	PEM,
SPRG3 SPRG4– SPRG7 ¹¹	276-279	The SPRG4–7 provide additional registers to be used by system software for software table searching.	5.5.5.1.3
SR0- SR15 ¹⁹	_	Segment registers (SRn). Note that the MPC7451 implements separate instruction and data MMUs. It associates architecture-defined SRs with the data MMU. It reflects SRs values in separate, shadow SRs in the instruction MMU.	PEM
SRR0, SRR1	26, 27	Machine status save/restore registers (SRRn). Used to save the address of the instruction at which execution continues when rfi executes at the end of an exception handler routine. SRR1 is used to save machine status on exceptions and to restore machine status when rfi executes. Implementation Note—When a machine check exception occurs, the MPC7451 sets one or more error bits in SRR1. Refer to the individual exceptions for individual SRR1 bit settings.	PEM, 2.1.3.4 4.3

Table 1-1. Register Summary for MPC7451 (continued)

Name	SPR	Description	Reference / Section
TBL, TBU (For Writing)	284, 285	Time base. A 64-bit structure (two 32-bit registers) that maintains the time of day and operating interval timers. The TB consists of two registers—time base upper (TBU) and time base lower (TBL). The time base registers can be written to only by supervisor-level software. TBL (SPR 284) and TBU (SPR 285) can only be written to and not read from. TBL and TBU can be written to, with the move to special purpose register (mtspr) instruction. Implementation Note—Reading from SPR 284 or 285 causes an illegal instruction exception.	PEM 2.1.4.1 2.3.4.7
TLBMISS ¹	980	The TLBMISS register is automatically loaded when software searching is enabled (HID0[STEN] = 1) and a TLB miss exception occurs. Its contents are used by the TLB miss exception handlers (the software table search routines) to start the search process.	2.1.5.7.1 5.5.5.1.1

MPC7441-, MPC7445-, MPC7451-, MPC7455-specific register may not be supported on other processors that implement the PowerPC architecture.

- ⁵ A dssall and sync must precede the mtspr and then a sync and a context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the register.
- ⁶ A dssall and sync must precede the mtspr and then a sync and a context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing register.
- ⁷ For specific synchronization requirements on the register see Table 2-33.
- ⁸ A sync and context synchronizing instruction must follow a mtspr.
- 9 A context synchronizing instruction must follow a mtspr.
- ¹⁰ A context synchronizing instruction must follow a mtspr.
- ¹¹ MPC7445- and MPC7455-specific register.
- ¹² A dssall and sync must precede a mtspr and then a sync and context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the register.
- ¹³ MPC7451- and MPC7455-specific, not supported on the MPC7441 and MPC7445
- ¹⁴ MPC7457-specific, not supported on the MPC7441, MPC7445, MPC7447, MPC7447A, MPC7451, and MPC7455
- ¹⁵ A sync must precede a mtspr instruction and then a sync and context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the register.
- ¹⁶ A dssall and sync must precede a mtspr and then a sync and context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the register.
- ¹⁷ A dssall and sync must precede a mtspr instruction and then a sync and context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the register.
- ¹⁸ A dssall and sync must precede a mtspr and then a sync and context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the register.

² Register is defined by the AltiVec technology.

³ A context synchronizing instruction must follow the mtspr.

⁴ Defined as optional register in the PowerPC architecture.

MPC7451 Microprocessor: Architectural Implementation

1.3.2 Instruction Set

All PowerPC instructions are encoded as single-word (32-bit) opcodes. Instruction formats are consistent among all instruction types, permitting efficient decoding to occur in parallel with operand accesses. This fixed instruction length and consistent format greatly simplifies instruction pipelining.

For more information, see Chapter 2, "Programming Model."

1.3.2.1 PowerPC Instruction Set

The PowerPC instructions are divided into the following categories:

- Integer instructions—These include computational and logical instructions.
 - Integer arithmetic instructions
 - Integer compare instructions
 - Integer logical instructions
 - Integer rotate and shift instructions
- Floating-point instructions—These include floating-point computational instructions, as well as instructions that affect the FPSCR.
 - Floating-point arithmetic instructions
 - Floating-point multiply/add instructions
 - Floating-point rounding and conversion instructions
 - Floating-point compare instructions
 - Floating-point status and control instructions
- Load and store instructions—These include integer and floating-point load and store instructions.
 - Integer load and store instructions
 - Integer load and store multiple instructions
 - Floating-point load and store
 - Primitives used to construct atomic memory operations (lwarx and stwcx. instructions)
- Flow control instructions—These include branching instructions, condition register logical instructions, trap instructions, and other instructions that affect the instruction flow.
 - Branch and trap instructions

¹⁹ A dssall and sync must precede a mtsr or mtsrin instruction and then a sync and context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the register.

- Condition register logical instructions
- Processor control instructions—These instructions are used for synchronizing memory accesses and management of caches, TLBs, and the segment registers.
 - Move to/from SPR instructions
 - Move to/from MSR
 - Synchronize
 - Instruction synchronize
 - Order loads and stores
- Memory control instructions—These instructions provide control of caches, TLBs, and SRs.
 - Supervisor-level cache management instructions
 - User-level cache instructions
 - Segment register manipulation instructions
 - Translation lookaside buffer management instructions

This grouping does not indicate the execution unit that executes a particular instruction or group of instructions.

Integer instructions operate on byte, half-word, and word operands. Floating-point instructions operate on single-precision (one word) and double-precision (one double word) floating-point operands. The PowerPC architecture uses instructions that are four bytes long and word-aligned. It provides for byte, half-word, and word operand loads and stores between memory and a set of 32 GPRs. It also provides for word and double-word operand loads and stores between memory and a set of 32 floating-point registers (FPRs).

Computational instructions do not modify memory. To use a memory operand in a computation and then modify the same or another memory location, the memory contents must be loaded into a register, modified, and then written back to the target location with distinct instructions.

Processors that implement the PowerPC architecture follow the program flow when they are in the normal execution state. However, the flow of instructions can be interrupted directly by the execution of an instruction or by an asynchronous event. Either kind of exception may cause one of several components of the system software to be invoked.

Effective address computations for both data and instruction accesses use 32-bit unsigned binary arithmetic. A carry from bit 0 is ignored in 32-bit implementations.

1.3.2.2 AltiVec Instruction Set

The AltiVec instructions are divided into the following categories:

MPC7451 Microprocessor: Architectural Implementation

- Vector integer arithmetic instructions—These include arithmetic, logical, compare, rotate, and shift instructions.
- Vector floating-point arithmetic instructions—These include floating-point arithmetic instructions, as well as a discussion on floating-point modes.
- Vector load and store instructions—These include load and store instructions for vector registers. The AltiVec technology defines LRU and transient type instructions that can be used to optimize memory accesses.
 - LRU instructions. The AltiVec architecture specifies that the lvxl and stvxl instructions differ from other AltiVec load and store instructions in that they leave cache entries in a least-recently-used (LRU) state instead of a most-recently-used state.
 - Transient instructions. The AltiVec architecture describes a difference between static and transient memory accesses. A static memory access should have some reasonable degree of locality and be referenced several times or reused over some reasonably long period of time. A transient memory reference has poor locality and is likely to be referenced a very few times or over a very short period of time.

The following instructions are interpreted to be transient:

- dstt and dststt (transient forms of the two data stream touch instructions)
- lvxl and stvxl
- Vector permutation and formatting instructions—These include pack, unpack, merge, splat, permute, select, and shift instructions, described in Section 2.5.5, "Vector Permutation and Formatting Instructions."
- Processor control instructions—These instructions are used to read and write from the AltiVec Status and Control Register., described in Section 2.3.4.6, "Processor Control Instructions—UISA."
- Memory control instructions—These instructions are used for managing of caches (user level and supervisor level), described in Section 2.3.5.3, "Memory Control Instructions—VEA."

1.3.2.3 MPC7451 Microprocessor Instruction Set

The MPC7451 instruction set is defined as follows:

- The MPC7451 provides hardware support for all 32-bit PowerPC instructions.
- The MPC7451 implements the following instructions optional to the PowerPC architecture:
 - External Control In Word Indexed (**eciwx**)
 - External Control Out Word Indexed (**ecowx**)
 - Data Cache Block Allocate (**dcba**)

- Floating Select (**fsel**)
- Floating Reciprocal Estimate Single-Precision (**fres**)
- Floating Reciprocal Square Root Estimate (**frsqrte**)
- Store Floating-Point as Integer Word (stfiwx)
- Load Data TLB Entry (tlbld)
- Load Instruction TLB Entry (tlbli)

1.3.3 On-Chip Cache Implementation

The following subsections describe the PowerPC architecture's treatment of cache in general, and the MPC7451-specific implementation, respectively. A detailed description of the MPC7451 cache implementation is provided in Chapter 3, "L1, L2, and L3 Cache Operation."

1.3.3.1 PowerPC Cache Model

The PowerPC architecture does not define hardware aspects of cache implementations. For example, processors that implement the PowerPC architecture can have unified caches, separate L1 instruction and data caches (Harvard architecture), or no cache at all. These microprocessors control the following memory access modes on a page or block basis:

- Write-back/write-through mode
- Caching-inhibited/caching-allowed mode
- Memory coherency required/memory coherency not required mode

The caches are physically addressed, and the data cache can operate in either write-back or write-through mode as specified by the PowerPC architecture.

The PowerPC architecture defines the term 'cache block' as the cacheable unit. The VEA and OEA define cache management instructions a programmer can use to affect cache contents.

1.3.3.2 MPC7451 Microprocessor Cache Implementation

The MPC7451 cache implementation is described in Section 1.2.4, "On-Chip L1 Instruction and Data Caches," Section 1.2.5, "L2 Cache Implementation," and Section 1.2.6, "L3 Cache Implementation." The BPU also contains a 128-entry BTIC that provides immediate access to cached target instructions. For more information, see Section 1.2.2.2, "Branch Processing Unit (BPU)."

1.3.4 Exception Model

The following sections describe the PowerPC exception model and the MPC7451 implementation. A detailed description of the MPC7451 exception model is provided in Chapter 4, "Exceptions."

1.3.4.1 PowerPC Exception Model

The OEA portion of the PowerPC architecture defines the mechanism by which processors that implement the PowerPC architecture invoke exceptions. Exception conditions may be defined at other levels of the architecture. For example, the UISA defines conditions that may cause floating-point exceptions; the OEA defines the mechanism by which the exception is taken.

The PowerPC exception mechanism allows the processor to change to supervisor state as a result of unusual conditions arising in the execution of instructions and from external signals, bus errors, or various internal conditions. When exceptions occur, information about the state of the processor is saved to certain registers and the processor begins execution at an address (exception vector) predetermined for each exception. Processing of exceptions begins in supervisor mode.

Although multiple exception conditions can map to a single exception vector, often a more specific condition may be determined by examining a register associated with the exception—for example, the DSISR and the floating-point status and control register (FPSCR). Also, software can explicitly enable or disable some exception conditions.

The PowerPC architecture requires that exceptions be taken in program order; therefore, although a particular implementation may recognize exception conditions out of order, they are handled strictly in order with respect to the instruction stream. When an instruction-caused exception is recognized, any unexecuted instructions that appear earlier in the instruction stream, including any that have not yet entered the execute state, are required to complete before the exception is taken. In addition, if a single instruction encounters multiple exception conditions, those exceptions are taken and handled sequentially. Likewise, exceptions that are asynchronous and precise are recognized when they occur, but are not handled until all instructions currently in the execute stage successfully complete execution and report their results.

To prevent loss of state information, exception handlers must save the information stored in the machine status save/restore registers, SRR0 and SRR1, soon after the exception is taken to prevent this information from being lost due to another exception event. Because exceptions can occur while an exception handler routine is executing, multiple exceptions can become nested. It is the exception handler's responsibility to save the necessary state information if control is to return to the excepting program.

In many cases, after the exception handler handles an exception, there is an attempt to execute the instruction that caused the exception. Instruction execution continues until the

next exception condition is encountered. Recognizing and handling exception conditions sequentially guarantees that the machine state is recoverable and processing can resume without losing instruction results.

The following terms are used to describe the stages of exception processing: recognition, taken, and handling.

- Recognition—Exception recognition occurs when the condition that can cause an exception is identified by the processor.
- Taken—An exception is said to be taken when control of instruction execution is passed to the exception handler; that is, the context is saved and the instruction at the appropriate vector offset is fetched and the exception handler routine begins executing in supervisor mode.
- Handling—Exception handling is performed by the software at the appropriate vector offset. Exception handling is begun in supervisor mode.

The term 'interrupt' is used to describe the external interrupt, the system management interrupt, and sometimes the asynchronous exceptions. Note that the PowerPC architecture uses the word 'exception' to refer to IEEE-defined floating-point exception conditions that may cause a program exception to be taken; see Section 4.6.7, "Program Exception (0x00700)." The occurrence of these IEEE exceptions may or may not cause an exception to be taken. IEEE-defined exceptions are referred to as IEEE floating-point exceptions or floating-point exceptions.

1.3.4.2 MPC7451 Microprocessor Exceptions

As specified by the PowerPC architecture, exceptions can be either precise or imprecise and either synchronous or asynchronous. Asynchronous exceptions are caused by events external to the processor's execution; synchronous exceptions are caused by instructions.

The types of exceptions are shown in Table 1-2. Note that all exceptions except for the performance monitor, AltiVec unavailable, instruction address breakpoint, system management, AltiVec assist, and the three software table search exceptions are described in Chapter 6, "Exceptions," in *The Programming Environments Manual*.

Synchronous/Asynchronous	Precise/Imprecise	Exception Types
Asynchronous, nonmaskable	Imprecise	System reset, machine check
Asynchronous, maskable	Precise	External interrupt, system management interrupt, decrementer exception, performance monitor exception
Synchronous	Precise	Instruction-caused exceptions

Table 1-2. MPC7451 Microprocessor Exception Classifications

The exception classifications are discussed in greater detail in Section 4.2, "MPC7451 Exception Recognition and Priorities." For a better understanding of how the MPC7451

implements precise exceptions, see Chapter 6, "Instruction Timing." Table 1-3 lists the exceptions implemented in the MPC7451, and conditions that cause them. Table 1-3 also notes the MPC7451-specific exceptions.

The three software table search exceptions support software page table searching and are enabled by setting HID0[STEN]. See Section 4.6.15, "TLB Miss Exceptions," and Chapter 5, "Memory Management."

Table 1-3. Exceptions and Conditions

Exception Type	Vector Offset	Causing Conditions
Reserved	0x00000	_
System reset	0x00100	Assertion of either HRESET or SRESET or at power-on reset
Machine check	0x00200	Assertion of TEA during a data bus transaction, assertion of MCP, an address bus parity error on MPX bus, a data bus parity error on MPXbus, an L1 instruction cache error, and L1 data cache error, a memory subsystem detected error including the following: • L2 data parity error • L2 cache tag parity error • L3 SRAM error • L3 tag parity errors. MSR[ME] must be set.
DSI	0x00300	 As specified in the PowerPC architecture. Also includes the following: A hardware table search due to a TLB miss on load, store, or cache operations results in a page fault. Any load or store to a direct-store segment (SR[T] = 1). A Iwarx or stwcx. instruction to memory with cache-inhibited or write-through memory/cache access attributes.
ISI	0x00400	As specified in the PowerPC architecture
External interrupt	0x00500	MSR[EE] = 1 and INT is asserted
Alignment	0x00600	 A floating-point load/store, stmw, stwcx., Imw, Iwarx, eciwx, or ecowx instruction operand is not word-aligned. A multiple/string load/store operation is attempted in little-endian mode An operand of a dcbz instruction is on a page that is write-through or cache-inhibited for a virtual mode access. An attempt to execute a dcbz instruction occurs when the cache is disabled or locked.
Program	0x00700	As specified in the PowerPC architecture
Floating-point unavailable	0x00800	As specified in the PowerPC architecture
Decrementer	0x00900	As defined by the PowerPC architecture, when the msb of the DEC register changes from 0 to 1 and MSR[EE] = 1.
Reserved	0x00A00-00BFF	_
System call	0x00C00	Execution of the System Call (sc) instruction
Trace	0x00D00	MSR[SE] =1 or a branch instruction is completing and MSR[BE] =1. The MPC7451 operates as specified in the OEA by taking this exception on an isync .

Table 1-3. Exceptions and Conditions (continued)

Exception Type	Vector Offset	Causing Conditions
Reserved	0x00E00	The MPC7451 does not generate an exception to this vector. Other processors that implement the PowerPC architecture may use this vector for floating-point assist exceptions.
Reserved	0x00E10-00EFF	_
Performance monitor	0x00F00	The limit specified in PMC n is met and MMCR0[ENINT] = 1 (MPC7451-specific)
AltiVec unavailable	0x00F20	Occurs due to an attempt to execute any non-streaming AltiVec instruction when MSR[VEC] = 0. This exception is not taken for data streaming instructions (dstx, dss, or dssall). (MPC7451-specific)
ITLB miss	0x01000	An instruction translation miss exception is caused when HID0[STEN] = 1 and the effective address for an instruction fetch cannot be translated by the ITLB (MPC7451-specific).
DTLB miss-on-load	0x01100	A data load translation miss exception is caused when HID0[STEN] = 1 and the effective address for a data load operation cannot be translated by the DTLB (MPC7451-specific).
DTLB miss-on-store	0x01200	A data store translation miss exception is caused when HID0[STEN] = 1 and the effective address for a data store operation cannot be translated by the DTLB, or when a DTLB hit occurs, and the changed bit in the PTE must be set due to a data store operation (MPC7451-specific).
Instruction address breakpoint	0x01300	IABR[0–29] matches EA[0–29] of the next instruction to complete and IABR[BE] = 1 (MPC7451-specific).
System management interrupt	0x01400	MSR[EE] = 1 and SMI is asserted (MPC7451-specific).
Reserved	0x01500-015FF	_
AltiVec assist	0x01600	This MPC7451-specific exception supports denormalization detection in Java mode as specified in the <i>AltiVec Technology Programming Environments Manual.</i>
Reserved	0x01700-02FFF	

1.3.5 Memory Management

The following subsections describe the memory management features of the PowerPC architecture, and the MPC7451 implementation, respectively.

1.3.5.1 PowerPC Memory Management Model

The primary function of the MMU in a processor that implement the PowerPC architecture is the translation of logical (effective) addresses to physical addresses (referred to as real addresses in the architecture specification) for memory accesses and I/O accesses (I/O accesses are assumed to be memory-mapped). In addition, the MMU provides access

a



protection on a segment, block, or page basis. Note that the MPC7451 does not implement the optional direct-store facility.

Two general types of memory accesses generated by processors that implement the PowerPC architecture require address translation—instruction accesses and data accesses generated by load and store instructions. In addition, the addresses specified by cache instructions and the optional external control instructions also require translation. Generally, the address translation mechanism is defined in terms of the segment descriptors and page tables that the processors use to locate the effective-to-physical address mapping for memory accesses. The segment information translates the effective address to an interim virtual address, and the page table information translates the virtual address to a physical address.

The segment descriptors, used to generate the interim virtual addresses, are stored as on-chip segment registers on 32-bit implementations (such as the MPC7451). In addition, two translation lookaside buffers (TLBs) are implemented on the MPC7451 to keep recently used page address translations on-chip. Although the PowerPC OEA describes one MMU (conceptually), the MPC7451 hardware maintains separate TLBs and table search resources for instruction and data accesses that can be performed independently (and simultaneously). Therefore, the MPC7451 is described as having two MMUs, one for instruction accesses (IMMU) and one for data accesses (DMMU).

The block address translation (BAT) mechanism is a software-controlled array that stores the available block address translations on-chip. BAT array entries are implemented as pairs of BAT registers that are accessible as supervisor special-purpose registers (SPRs). There are separate instruction and data BAT mechanisms. In the MPC7451, they reside in the instruction and data MMUs, respectively.

The MMUs, together with the exception processing mechanism, provide the necessary support for the operating system to implement a paged virtual memory environment and for enforcing protection of designated memory areas. Section 4.3, "Exception Processing," describes how the MSR controls critical MMU functionality.

1.3.5.2 MPC7451 Microprocessor Memory Management Implementation

The MPC7451 implements separate MMUs for instructions and data. It maintains a copy of the segment registers in the instruction MMU; however, read and write accesses to the segment registers (**mfsr** and **mtsr**) are handled through the segment registers in the data MMU. The MPC7451 MMU is described in Section 1.2.3, "Memory Management Units (MMUs)."

The MPC7451 implements the memory management specification of the PowerPC OEA for 32-bit implementations but adds capability for supporting 36-bit physical addressing. Thus, it provides 4 Gbytes of physical address space accessible to supervisor and user

programs, with a 4-Kbyte page size and 256-Mbyte segment size. In addition, the MPC7451 MMUs use an interim virtual address (52 bits) and hashed page tables in the generation of 32- or 36-bit physical addresses (depending on the setting of HID0[XAEN]). Processors that implement the PowerPC architecture also have a BAT mechanism for mapping large blocks of memory. Block range from 128 Kbytes to 256 Mbytes and are software programmable.

The MPC7451 provides table search operations performed in hardware. The 52-bit virtual address is formed and the MMU attempts to fetch the PTE that contains the physical address from the appropriate TLB on-chip. If the translation is not found in either the BAT array or in a TLB (that is, a TLB miss occurs), the hardware performs a table search operation (using a hashing function) to search for the PTE. Hardware table searching is the default mode for the MPC7451; however, if HID0[STEN] = 1, a software table search is performed.

The MPC7451 also provides support for table search operations performed in software (if HID0[STEN] is set). In this case, the TLBMISS register saves the effective address of the access that requires a software table search. The PTEHI and PTELO registers and the **tlbli** and **tlbld** instructions are used in reloading the TLBs during a software table search operation. The following exceptions support software table searching if HID0[STEN] is set and a TLB miss occurs:

- For an instruction fetch, an ITLB miss exception.
- For a data load, an DTLB miss-on-load exception.
- For a data store, an DTLB miss-on-store exception.

The MPC7451 implements the optional TLB invalidate entry (**tlbie**) and TLB synchronize (**tlbsync**) instructions that can be used to invalidate TLB entries. For more information on the **tlbie** and **tlbsync** instructions, see Section 5.4.4.2, "TLB Invalidation."

1.3.6 Instruction Timing

This section describes how the MPC7451 microprocessor performs operations defined by instructions and how it reports the results of instruction execution. The MPC7451 design minimizes average instruction execution latency, which is the number of clock cycles it takes to fetch, decode, dispatch, issue, and execute instructions and make results available for subsequent instructions. Some instructions, such as loads and stores, access memory and require additional clock cycles between the execute phase and the write-back phase. Latencies depend on whether an access is to cacheable or noncacheable memory, whether it hits in the L1, L2, or L3 cache, whether a cache access generates a write back to memory, whether the access causes a snoop hit from another device that generates additional activity, and other conditions that affect memory accesses.

To improve throughput, the MPC7451 implements pipelining, superscalar instruction issue, branch folding, removal of fall-through branches, three-level speculative branch handling, and multiple execution units that operate independently and in parallel.

MPC7451 Microprocessor: Architectural Implementation

As an instruction passes from stage to stage, the subsequent instruction can follow through the stages as the preceding instruction vacates them, allowing several instructions to be processed simultaneously. Although it may take several cycles for an instruction to pass through all the stages, when the pipeline is full, one instruction can complete its work on every clock cycle. Figure 1-9 represents a generic four-stage pipelined execution unit, which when filled has a throughput of one instruction per clock cycle.




Figure 1-9. Pipelined Execution Unit

Figure 1-10 shows the entire path that instructions take through the fetch1, fetch2, decode/dispatch, execute, issue, complete, and write-back stages, which is considered the MPC7451's master pipeline. The FPU, LSU, IU2, VIU2, VFPU, and VPU are multiple-stage pipelines.

The MPC7451 contains the following execution units:

- Branch processing unit (BPU)
- Three integer unit 1s (IU1a, IU1b, and IU1c)—execute all integer instructions except multiply, divide, and move to/from SPR instructions.
- Integer unit 2 (IU2)—executes miscellaneous instructions including the CR logical operations, integer multiplication and division instructions, and move to/from special-purpose register instructions
- 64-bit floating-point unit (FPU)
- Load/store unit (LSU)
- The AltiVec unit contains the following four independent execution units for vector computations; the latencies are shown in Table 7-12
- AltiVec permute unit (VPU)
 - AltiVec integer unit 1 (VIU1)
 - Vector integer unit 2 (VIU2)

— Vector floating-point unit (VFPU)

A maximum of two AltiVec instructions can be issued in order to any combination of AltiVec execution units per clock cycle. Moreover, the VIU2, VFPU, and VPU are pipelined, so they can operate on multiple instructions.

The MPC7451 can complete as many as three instructions on each clock cycle. In general, the MPC7451 processes instructions in seven stages—fetch1, fetch2, decode/dispatch, issue, execute, complete, and writeback as shown in Figure 1-10. Note that the pipeline example in Figure 6-1 is similar to the four-stage VFPU pipeline in Figure 1-10.




Figure 1-10. Superscalar/Pipeline Diagram

The instruction pipeline stages are described as follows:

MPC7451 Microprocessor: Architectural Implementation

- Instruction fetch—Includes the clock cycles necessary to request an instruction and the time the memory system takes to respond to the request. Instructions retrieved are latched into the instruction queue (IQ) for subsequent consideration by the dispatcher.
 - Instruction fetch timing depends on many variables, such as whether an instruction is in the branch target instruction cache (BTIC), the on-chip instruction cache, or the L2 or L3 cache. Those factors increase when it is necessary to fetch instructions from system memory and include the processor-to-bus clock ratio, the amount of bus traffic, and whether any cache coherency operations are required.
- The decode/dispatch stage fully decodes each instruction; most instructions are dispatched to the issue queues (branch, **isync**, **rfi**, and **sc** instructions do not go to issue queues).
- The three issue queues, FIQ, VIQ, and GIQ, can accept as many as one, two, and three instructions, respectively, in a cycle. Instruction dispatch requires the following:
 - Instructions are dispatched only from the three lowest IQ entries—IQ0, IQ1, and IQ2.
 - A maximum of three instructions can be dispatched to the issue queues per clock cycle.
 - Space must be available in the CQ for an instruction to dispatch (this includes instructions that are assigned a space in the CQ but not an issue queue).
- The issue stage reads source operands from rename registers and register files and determines when instructions are latched into the execution unit reservation stations. The GIQ, FIQ, and VIQ (AltiVec) issue queues have the following similarities:
 - Operand lookup in the GPRs, FPRs, and VRs, and their rename registers.
 - Issue queues issue instructions to the proper execution units.
 - Each issue queue holds twice as many instructions as can be dispatched to it in one cycle; the GIQ has six entries, the VIQ has four, and the FIQ has two.

The three issue queues are described as follows:

- The GIQ accepts as many as three instructions from the dispatch unit each cycle. IU1, IU2, and all LSU instructions (including floating-point and AltiVec loads and stores) are dispatched to the GIQ.
- Instructions can be issued out-of-order from the bottom three GIQ entries (GIQ2–GIQ0). An instruction in GIQ1 destined for an IU1 does not have to wait for an instruction in GIQ0 that is stalled behind a long-latency integer divide instruction in the IU2.
- The VIQ accepts as many as two instructions from the dispatch unit each cycle. All AltiVec instructions (other than load, store, and vector touch instructions) are dispatched to the VIQ. As many as two instructions can be issued to the four

AltiVec execution units, but unlike the GIQ, instructions in the VIQ cannot be issued out of order.

- The FIQ can accept one instruction from the dispatch unit per clock cycle. It looks at the first instruction in its queue and determines if the instruction can be issued to the FPU in this cycle.
- The execute stage accepts instructions from its issue queue when the appropriate reservation stations are not busy. In this stage, the operands assigned to the execution stage from the issue stage are latched.

The execution unit executes the instruction (perhaps over multiple cycles), writes results on its result bus, and notifies the CQ when the instruction finishes. The execution unit reports any exceptions to the completion stage. Instruction-generated exceptions are not taken until the excepting instruction is next to retire.

Most integer instructions have a 1-cycle latency, so results of these instructions are available 1 clock cycle after an instruction enters the execution unit. The FPU, LSU, IU2, VIU2, VFPU, and VPU units are pipelined, as shown in Figure 7-3.

Note that AltiVec computational instructions are executed in the four independent, pipelined AltiVec execution units. The VPU has a two-stage pipeline, the VIU1 has a one-stage pipeline, and the VIU2 and VFPU have four-stage pipelines. As many as 10 AltiVec instructions can be executing concurrently.

• The complete and write-back stages maintain the correct architectural machine state and commit results to the architected registers in the proper order. If completion logic detects an instruction containing an exception status, all following instructions are cancelled, their execution results in rename buffers are discarded, and the correct instruction stream is fetched.

The complete stage ends when the instruction is retired. Three instructions can be retired per clock cycle. If no dependencies exist, as many as three instructions are retired in program order. Section 6.7.4, "Completion Unit Resource Requirements," describes completion dependencies.

The write-back stage occurs in the clock cycle after the instruction is retired.

1.3.7 AltiVec Implementation

The MPC7451 implements the AltiVec registers and instruction set as they are described by the *AltiVec Technology Programming Environments Manual*. Two additional implementation specific exceptions have been added; they are as follows:

- The AltiVec assist exception which is used in handling denormalized numbers in Java mode.
- An alignment exception for cache-inhibited AltiVec loads and stores and write-through stores that execute when in 60x bus mode



Both exceptions are described fully in Chapter 4, "Exceptions." Also, the default setting for VSCR[NJ] bit has changed from being non-Java compliant (VSCR[NJ] = 1) in the MPC7400/7410 to having a default setting of Java-compliant (VSCR[NJ] = 0) in the MPC7451. The AltiVec implementation is described fully in Chapter 7, "AltiVec Technology Implementation."

1.4 Differences between MPC7451 and MPC7400/ MPC7410

Table 1-4 compares the key features of the MPC7451 with the earlier MPC7400/MPC7410. To achieve a higher frequency, the number of logic levels per clock cycle is reduced. In addition, the pipeline of the MPC7451 is extended (compared to the MPC7400), while maintaining the same level of performance (in terms of number of instructions executed per clock cycle. Table 1-4 shows these differences.

Table 1-4. MPC7451 and MPC7400/MPC7410 Feature Comparison

Microarchitectural Feature	MPC7451	MPC7400/MPC7410					
Basic Pipeline Functions							
Logic inversions per cycle	18	28					
Pipeline stages up to execute	5	3					
Total pipeline stages (minimum)	7	4					
Pipeline maximum instruction throughput	3 + branch	2 + branch					
Pipel	ine Resources						
Instruction queue size	12	6					
Completion queue size	16	8					
Renames (GPR, FPR, VR)	16, 16, 16	6, 6, 6					
Maximum E	xecution Throughput						
Short-latency integer units (IU1s)	3	2					
Vector units	2 (any 2 of 4 units)	2 (permute/integer)					
Floating-point unit	1	1					
Out-of-Order Windo	ow Size in Execution Queues						
Short-latency integer units	1 entry * 3 queues	1 entry * 2 queues					
Vector units	In order, 4 queues	In order, 2 queues					
Floating-point unit	In order	In order					

Table 1-4. MPC7451 and MPC7400/MPC7410 Feature Comparison (continued)

Microarchitectural Feature	MPC7451	MPC7400/MPC7410				
Branch Processing Resources						
Prediction structures	BTIC, BHT, link stack	BTIC, BHT				
BTIC size, associativity	128-entry, 4-way	64-entry, 4-way				
BHT size	2K-entry	512-entry				
Link stack depth	8	none				
Unresolved branches supported	3	2				
Branch taken penalty (BTIC hit)	1	0				
Minimum misprediction penalty	6	4				
Execution Unit Timings (I	_atency-Throughput)					
Aligned load (integer, float, vector)	3-1, 4-1, 3-1	2-1, 2-1, 2-1				
Misaligned load (integer, float, vector)	4-2, 5-2, 4-2	3-2, 3-2, 3-2				
L1 miss, L2 hit latency	9—data access 13—instruction access	9 (11) 1				
IU1s (adds, subs, shifts, rotates, compares, logicals)	1-1	1-1				
Integer multiply (32 * 8, 32 * 16, 32 * 32)	3-1, 3-1, 4-2	2-1, 3-2, 5-4				
Scalar floating-point	5-1	3-1				
VIU1 (vector integer unit 1—shorter latency vector integer)	1-1	1-1				
VIU2 (vector integer unit 2—longer latency vector integer)	4-1	3-1				
VFPU (vector floating-point)	4-1	4-1				
VPU (vector permute)	2-1	1-1				
MMU:	S	•				
MMUs (instruction and data)	128-entry, 2-way	128-entry, 2-way				
Table search mechanism	Hardware and software	Hardware				
L1 Instruction Cache/Da	ate Cache Features					
Size	32K/32K	32K/32K				
Associativity	8-way	8-way				
Locking granularity/style	4-Kbyte/way	Full cache				
Parity on instruction cache	Word	None				
Parity on data cache	Byte	None				
Number of data cache misses (load/store)	5/1	8 (any combination)				
Data stream touch engines	4 streams	4 streams				

Table 1-4. MPC7451 and MPC7400/MPC7410 Feature Comparison (continued)

Microarchitectural Feature	MPC7451	MPC7400/MPC7410				
On-Chip L2 Cache Features						
Cache level	L2	Tags and controller only				
Size/associativity	256-Kbytes/8-way	(see off-chip cache support below)				
Access width	256 bits					
Number of 32-byte sectors/line	2					
Parity	Byte					
Off-	Chip Cache Support	•				
Cache level	L3	L2				
On-chip tag logical size	1 Mbyte, 2 Mbytes	512 Kbytes, 1 Mbyte, 2 Mbytes				
Associativity	8-way	2-way				
Number of 32-byte sectors/line	2, 4	1, 2, 4				
Off-chip data SRAM support	MSUG2 DDR, LW, PB2	LW, PB2, PB3				
Data path width	64	64				
Private memory SRAM sizes	1 Mbyte, 2 Mbytes	512 Kbyte, 1 Mbyte, 2 Mbytes				
Parity	Byte	Byte				

¹ Numbers in parentheses are for 2:1 SRAM.

1.5 Differences Between MPC7441/MPC7451 and MPC7445/MPC7455

Table 1-4 compares the key differences between the MPC7451 and the MPC7455. The table provides the section number where the details of the differences are discussed. Differences between the two processors are defined through-out the manual. Table 1-4 provides a high-level overview to the differences. Table 1-4 shows these differences.

Table 1-5. MPC7451 and MPC7455 Differences

Microarchitectural Feature	MPC7441/MPC7451 MPC7445/MPC7455		Section
Block address translation (BAT) registers —Maps regions of memory	16 BAT registers	32 BATs —8 additional instruction and 8 data BAT registers IBAT4U IBAT4L IBAT5U IBAT5L IBAT6U IBAT7L IBAT7L DBAT4U DBAT4L DBAT5U DBAT5U DBAT5U DBAT5U DBAT5U DBAT6U DBAT6U DBAT6U DBAT7U DBAT7U DBAT7U DBAT7U DBAT7U	1.1.3 5.3.1
SPRGs —Used by system software for software table searches	4 SPRs	8 SPRs —4 additional SPRs registers SPRG4–SPRG7	5.5.5.1.3
Additional HID0 bits		HID0[HIGH_BAT_EN] = 1, enables additional BATs	5.3.1
	Block size range = 128 Kbytes to 256 Mbytes	HID0[XBSEN] = 1, increases block size, Block size range = 128 Kbytes to 4 Gbytes	5.3.2.1

1.6 Differences Between MPC7441/MPC7451 and MPC7447/MPC7457

Table 1-4 compares the key differences between the MPC7451 and the MPC7455. The table provides the section number where the details of the differences are discussed. Differences between the two processors are defined through-out the manual. Table 1-4 provides a high-level overview of the differences. Table 1-4 shows these differences.

Table 1-6. MPC7451 and MPC7457 Differences

Microarchitectural Feature	MPC7441/MPC7451	MPC7447/MPC7457	Section			
L2 Cache						
Cache level	L2	L2	3.6			
Size/associativity	256-Kbyte/8-way	512-Kbyte/8-way	3.6.1			
Access width	256 bits	256 bits	3.6			
Number of 32-byte sectors/ line	2	2	3.6			
Parity	Byte	Byte	3.6.3.1.2			
	Off-Chip Cache	Support ¹				
Cache level	L3	L3	3.7			
On-chip tag logical size	1 Mbyte, 2 Mbytes	1 Mbyte, 2 Mbytes, 4Mbytes	3.7.3.2			
Associativity	8-way	8-way	3.7			
Number of 32 byte sectors/line	2	2	3.7			
Off-chip data SRAM support	MSUG2 DDR, LW, PB2	MSUG2 DDR, LW, PB2	3.7.3.9			
Data path width	64 bits	64 bits				
Private memory SRAM sizes	1 Mbyte, 2 Mbyte	1 Mbyte, 2 Mbyte, 4 Mbyte	3.7.3.2			
Parity	Byte	Byte	3.7.3.5			
L3 Bus Ratios	2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1	2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1, 6.5:1, 7:1, 7.5:1, 8:1	2.1.5.5.2			
Signals						
L3 Address Signals	L3_ADDR[0:17]	L3_ADDR[0:18]	8.4.1.1			
PLL Configuration Signals	PLL_CFG[0:3]	PLL_CFG[0:4]	2.1.5.2			

Table 1-6. MPC7451 and MPC7457 Differences

Microarchitectural Feature MPC7441/MPC745		MPC7447/MPC7457	Section
	System Inte	erface	
System Bus Multipliers	2, 2.5, 3, 3.5, 4, 4.5, 5, 5.5, 6, 6.5, 7, 7.5, 8	2, 5, 5.5, 6, 6.5, 7, 7.5, 8, 8.5, 9, 9.5, 10, 10.5, 11, 11.5, 12, 12.5, 13, 13.5, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 28, 32	2.1.5.2

¹ L3 cache interface is not supported on the MPC7441 and MPC7447

1.7 Differences Between MPC7447 and the MPC7447A

Table 7 compares the key features of the MPC7447A with the key features of the earlier MPC7445 and MPC7447. All are based on the MPC7450 RISC microprocessor and are very similar architecturally. The MPC7447A is identical to the MPC7447 but includes the DFS and temperature diode features.

Table 7. Microarchitecture Comparison

Microarchitectural Specs	MPC7447A	MPC7447	Section	
Basic Pipeline Functions				
Logic inversions per cycle 18				
Pipeline stages up to execute	5	5		
Total pipeline stages (minimum)	7	,		
Pipeline maximum instruction throughput	3 + bı	anch		
Pipeline Resources			6.3	
Instruction buffer size	1:	2		
Completion buffer size	1	16		
Renames (integer, float, vector)	16, 1	16, 16, 16		
Maximum Execution Throu	ghput		6.4	
SFX	3	3		
Vector	2 (any 2 d	of 4 units)		
Scalar floating-point	1	1		
Out-of-Order Window Size in Execution Queues				
SFX integer units	1 entry ×	3 queues		
Vector units	In order,	In order, 4 queues		
Scalar floating-point unit	In o	rder		

Table 7. Microarchitecture Comparison (continued)

Microarchitectural Specs	MPC7447A	MPC7447	Section	
Branch Processing Resources				
Prediction structures	BTIC, BHT	BTIC, BHT, link stack		
BTIC size, associativity	128-entr	128-entry, 4-way		
BHT size	2K-e	entry		
Link stack depth	8	3		
Unresolved branches supported	3	3		
Branch taken penalty (BTIC hit)	1			
Minimum misprediction penalty	6	3		
Execution Unit Timings (Late	ncy-Throughput)		6.4	
Aligned load (integer, float, vector)	3-1, 4-	1, 3-1		
Misaligned load (integer, float, vector)	4-2, 5-	2, 4-2		
L1 miss, L2 hit latency	9 data/13 i	nstruction		
SFX (aDd Sub, Shift, Rot, Cmp, logicals)	1-	1		
Integer multiply (32 \times 8, 32 \times 16, 32 \times 32)	3-1, 3-	3-1, 3-1, 4-2		
Scalar float	5-	5-1		
VSFX (vector simple)	1-	1-1		
VCFX (vector complex)	4-	4-1		
VFPU (vector float)	4-	4-1		
VPER (vector permute)	2-	1		
MMUs				
TLBs (instruction and data)	128-entr	y, 2-way	5.1	
Tablewalk mechanism	Hardware -	+ software	5.5.2	
Instruction BATs/Data BATs	8/8	8/8	5.3	
L1 I Cache/D Cache F	Features		3.2	
Size	32K/	32K/32K		
Associativity	8-w	8-way		
Locking granularity	Wa	Way		
Parity on I cache	Wo	Word		
Parity on D cache	Ву	Byte		
Number of D cache misses (load/store)	5/	5/1		
Data stream touch engines	4 stre	eams		
On-Chip Cache Fe	atures			

Table 7. Microarchitecture Comparison (continued)

Microarchitectural Specs	MPC7447A MPC7447		Section	
Cache level	L	L2		
Size/associativity	512-Kby			
Access width	256			
Number of 32-byte sectors/line	2			
Parity	Ву			
Thermal Control				
Dynamic frequency switching (DFS)	Yes No		10.2.5	
Thermal diode	Yes No		10.4	

1.8 User's Manual Revision History

A list of the major differences between revisions of the MPC7450 RISC Microprocessor Family User's Manual, is provided in Appendix D, "User's Manual Revision History."

User's Manual Revision History

Chapter 2 Programming Model

This chapter describes the MPC7451 programming model, emphasizing those features specific to the MPC7451 processor and summarizing those that are common to processors that implement the PowerPC architecture. It consists of three major sections, which describe the following:

- Registers implemented in the MPC7451
- Operand conventions
- The MPC7451 instruction set

For detailed information about architecture-defined features, see the *Programming Environments Manual* and the *AltiVec Technology Programming Environments Manual*.

AltiVec Technology and the Programming Model

AltiVec programming model features are described as follows:

a

• Thirty-four additional registers—32 VRs, VRSAVE, and VSCR. See Section 7.1, "AltiVec Technology and the Programming Model."

2.1 MPC7451 Processor Register Set

This section describes the registers implemented in the MPC7451. It includes an overview of registers defined by the PowerPC architecture and the AltiVec technology, highlighting differences in how these registers are implemented in the MPC7451, and a detailed description of MPC7451-specific registers. Full descriptions of the architecture-defined register set are provided in Chapter 2, "PowerPC Register Set," in *The Programming Environments Manual* and Chapter 2, "AltiVec Register Set," in the *AltiVec Technology Programming Environments Manual* (PEM).

Registers are defined at all three levels of the PowerPC architecture—user instruction set architecture (UISA), virtual environment architecture (VEA), and operating environment architecture (OEA). The PowerPC architecture defines register-to-register operations for all computational instructions. Source data for these instructions is accessed from the on-chip registers or is provided as immediate values embedded in the opcode. The three-register instruction format allows specification of a target register distinct from the two source registers, thus preserving the original data for use by other instructions and

MPC7451 Processor Register Set

reducing the number of instructions required for certain operations. Data is transferred between memory and registers with explicit load and store instructions only.

2.1.1 Register Set Overview

Figure 2-1 shows the MPC7441 and MPC7451 register set.

	SUPERVISOR I	MODEL—(DEA	
USER MODEL—VEA		Confi	guration Registers	
Time Base Facility (For Reading)	Hardware Implementation	on	Processor Version Register	Machine State Register MSR
	R 269 Registers ¹ HID0	SPR 1008	PVR SPR 287	Processor ID Register ²
USER MODEL—UISA	HID1	SPR 1009		PIR SPR 1023
Count Register General-Pr	ictore	•	Management Registe	ers
XER GPR	Registers		Data BAT Registers	Segment Registers SR0
XER SPR 1 GPR	I IBATOU	SPR 528	DBATOU SPR 536	SR1
Link Register	IBAT0L	SPR 529	DBAT0L SPR 537	•
LR SPR 8 GPR	1 IBAT1U	SPR 530	DBAT1U SPR 538	
Performance	IBAT1L	SPR 531	DBAT1L SPR 539	SR15
Monitor Registers Floating	Point IBAT2U IBAT2L	SPR 532 SPR 533	DBAT2U SPR 540 DBAT2L SPR 541	PTE High/Low
Performance Counters ¹ Reg	isters IBAT2L	SPR 533 SPR 534	DBAT3U SPR 542	Registers 1
UPMC1 SPR 937 FPR) IBAT3I	SPR 535	DBAT3L SPR 543	PTEHI SPR 981 PTELO SPR 982
UPMC2 SPR 938 FPR			of Roll	
UPMC3 SPR 941	SDR1	000 05		TLB Miss Register 1
UPMC4 SPR 942 FPR3	SDR1	SPR 25		TLBMISS SPR 980
UPMC5 SPR 929		Excenti	ion Handling Registe	rs
De VIVICO SER 930	dition space	LXCCP		
Sampled Instruction	SPRGS	=	Data Address	Save and Restore Registers
Address	SPRG0	SPR 272	Register DAR SPR 19	SRR0 SPR 26
Tiod(iii	·	SPR 273	DSISR SPR 19	SRR1 SPR 27
UMMCRO SPR 936 Control R		SPR 274 SPR 275	DSISR SPR 18	0
UMMCR1 SPR 940 FPSC	- 0	JI IX 273	DOION OF NO	
UMMCR2 SPR 928		Cache	e / Memory Subsyster	n Registers ¹
AltiVec Registers	Load/Store Control Reg	ictor 1	Instruction Cache/	L3 Private Memory Register ⁵
Vector Save/Restore Vector Reg	I DCTCD	SPR 1016	Interrupt Control Register ¹ ICTRL SPR 1011	L3PM SPR 983
Register ³ VRO VRSAVE SPR 256 VR	Memory Sub		ICIRL SPR 1011	
Vistor Clater and		rol Registers	1 L2 Cache	L3 Cache Control Register ⁵
Control Register 3	MSSCR0	SPR 1014	_	L3CR SPR 1018
VSCR VR3	MSSSR0	SPR 1015	L2CR SPR 1017	
			· · · · · · · · · · · · · · · · · · ·	Control Registers ⁶
				L3ITCR0 SPR 984
Thermal Management Register			mance Monitor Regis	ters
Instruction Cache Throttling	Performance		Monitor Control	Breakpoint Address
Control Register ¹	PMC1	SPR 953	Registers	Mask Register ¹
ICTC SPR 1019	PMC2	SPR 954	MMCR0 ² SPR 952	BAMR SPR 951
	PMC3	SPR 957	MMCR1 ² SPR 956	Sampled Instruction
¹ MPC7441/ MPC7451-specific register may not be s		SPR 958 SPR 945	MMCR2 ¹ SPR 944	Address Register ⁴
on other processors that implement the PowerPC at Register defined as optional in the PowerPC archite		SPR 945 SPR 946		SIAR SPR 955
Register defined by the AltiVec technology.	i iviou	J. 11 740		
⁴ L2CR2 is not implemented on the MPC7451.		Misce	Ilaneous Registers	D . A.I.
⁵ MPC7451-specific only register, not supported on tl	e Time Base		Instruction Address	Data Address Breakpoint Register ²
MPC7441	(For Writing)		Breakpoint Register ¹	DABR SPR 1013
⁶ MPC7451-specific only register	TBL	SPR 284	IABR SPR 1010	
	TBU	SPR 285	Decrementer	External Access Register ²
			DEC SPR 22	EAR SPR 282
\				

Figure 2-1. Programming Model— MPC7441/MPC7451 Microprocessor Registers

Figure 2-6 shows the MPC7445, MPC7447, MPC7455, and MPC7457 register set.

SUPERVISOR MODEL—OEA						
USER MODEL—UISA	Config	uration Reg				
	Hardware		Processor	Version	Machine Stat	e Register
Time Base Facility (For Reading)	Implementate Registers 1	lion	Register	CDD 007	MSR	
TBL TBR 268 TBU TBR 269	HID0	SPR 1008	PVR	SPR 287	Processor II	D Register 2
USER MODEL—UISA	HID1	SPR 1009			PIR	SPR 1023
1/	11151		Managemer	nt Register	'S	
Count Register General-Purpose CTR SPR 9 Registers	Instruction E	-	Data BAT	ii riogioioi	Segment Re	aisters
	Registers		Registers		SR0	
I AER	IBAT0U	SPR 528	DBAT0U	SPR 536	SR1	
XER OIK I	IBAT0L	SPR 529	DBAT0L	SPR 537	•	
Link Register	IBAT1U	SPR 530	DBAT1U	SPR 538	:	
Performance Monitor GPR31	IBAT1L	SPR 531	DBAT1L	SPR 539	SR15	
Registers Floating-Point	IBAT2U	SPR 532	DBAT2U	SPR 540	PTE High/Lo	w
Performance Counters Registers	IBAT2L	SPR 533	DBAT2L	SPR 541	Registers 1	
UPMC1 SPR 937 FPR0	IBAT3U	SPR 534	DBAT3U	SPR 542	PTEHI	SPR 981
SPR 938 FPR1	IBAT3L	SPR 535	DBAT3L	SPR 543	PTELO	SPR 982
UPMC3 SPR 941	IBAT4U ¹	SPR 560 SPR 561	DBAT4U ¹	SPR 568	TLB Miss R	egister ¹
UPMC4 SPR 942	IBAT4L 1	SPR 561	DBAT4L 1	SPR 569	TLBMISS	SPR 980
UPMC5 SPR 929 FPR31	IBAT5U 1	SPR 563	DBAT5U 1	SPR 570 SPR 571		
UPMC6 SPR 930 Condition	IBAT6U 1	SPR 564	DBAT6U 1	SPR 571	SDR1	000 05
Sampled Instruction Register	IBAT6L 1	SPR 565	DBAT6L 1	CDD E72	SDR1	SPR 25
CB	IBAT7U ¹	SPR 566	DBAT7U ¹	CDD 574	Cache/Memo	ry
USIAR SPR 939	IBAT7L ¹	SPR 567	DBAT7L ¹	SPR 575	Subsystem F	Registers
Monitor Control ¹ Floating-Point Status and	Excent	3	ing Registe		lemory Subsy	stem
Control Register	SPRGs	on nanan	Data Addre	S	tatus Control	Registers 1
UMMCR1 SPR 940		CDD 272	Register	33	MSSCR0 S	SPR 1014
UMMCR2 SPR 928 FPSCR	SPRG0	SPR 272 SPR 273	DAR	SPR 19	MSSSR0 S	SPR 1015
	SPRG1 SPRG2	SPR 273 SPR 274	DSISR		Load/Store	
AltiVec Registers	SPRG3	SPR 274	DSISR	SPR 18	Control Regis	
	SPRG4 ¹	SPR 276	Save and R		LDSTCR	SPR 1016
Vector Save/Restore Vector Registers 3 Register 3 VR0	SPRG5 ¹	SPR 277	Registers	Ir	struction Cac	
	SPRG6 ¹	SPR 278	SRR0	SPR 26	terrupt Contro	•
Vester Status and		SPR 279	SRR1	SPR 27		SPR 1011
Control Register 3		ļ			L2 Cache	·1
VSCR VR31	Performance		nitor Regist		Control Regis	
		in the second se	Mask Regi			SPR 1017
//	PMC1	SPR 953 SPR 954	BAMR	SPR 051	L3 Private Me Address Regi	mory ster ⁴
	PMC2		Monitor Cont			
Thermal Management Register	PMC3 PMC4	SPR 957 I				SPR 983
	PMC5			SPR 952	L3 Cache Control Regis	tor ⁴
Instruction Cache Throttling Control Register 1	PMC6	SPR 946	IVIIVICIA	SPR 956		
	Sampled In	-	MMCR2 ¹	SPR 944		SPR 1018
ICTC SPR 1019	Address Re		WIWIOTCE		L3 Cache Input	
¹ MPC7445-, MPC7447-, MPC7455-, and MPC7457-specific	SIAR	ī .	L3 Cache Outp	ut Hold	Control Register	'S
register may not be supported on other processors that	JIAN		Control Registe		L3ITCR0 ⁴	SPR 984
implement the PowerPC architecture.			L3OHCR	SPR 1000	L3ITCR1 ⁵	SPR 1001
² Register defined as optional in the PowerPC architecture.			LUCITOR	J 11 1000	L3ITCR2 ⁵	SPR 1002
³ Register defined by the AltiVec technology.		Misco	ellaneous R	enisters	L3ITCR3 ⁵	SPR 1003
⁴ MPC7455- and MPC7457-specific register, not supported on	Time Base		truction Add		a Address	
the MPC7445 and MPC7447	(For Writin	g) Bre	akpoint Reg		akpoint Regis	ter ²
.5 MPC7457-specific register	TBL S	PR 284				1013
		PR 285 Dec			ernal Access	
				R 22		282

Figure 2-2. Programming Model—MPC7445, MPC7447, MPC7455, and MPC7457 Microprocessor Registers

The number to the right of the special-purpose registers (SPRs) is the number used in the syntax of the instruction operands to access the register (for example, the number used to access the XER register is SPR 1). These registers can be accessed using **mtspr** and **mfspr**. Note that not all registers in Figure 2-1 are SPRs, for example VSCR and VRs are AltiVec registers and do not have an SPR number.

2.1.2 MPC7451 Register Set

Table 2-1 summarizes the registers implemented in the MPC7451.

Table 2-1. Register Summary for the MPC7451

Name	SPR	Description	Reference / Section			
	UISA Registers					
CR	_	Condition register. The 32-bit CR consists of eight 4-bit fields, CR0–CR7, that reflect results of certain arithmetic operations and provide a mechanism for testing and branching.	PEM			
CTR	9	Count register. Holds a loop count that can be decremented during execution of appropriately coded branch instructions. The CTR can also provide the branch target address for the Branch Conditional to Count Register (bcctrx) instruction.	PEM			
FPR0- FPR31	_	Floating-point registers (FPR <i>n</i>). The 32 FPRs serve as the data source or destination for all floating-point instructions.	PEM			
FPSCR	_	Floating-point status and control register. Contains floating-point exception signal bits, exception summary bits, exception enable bits, and rounding control bits for compliance with the IEEE 754 standard.	PEM			
GPR0- GPR31	_	General-purpose registers (GPR <i>n</i>). The thirty-two GPRs serve as data source or destination registers for integer instructions and provide data for generating addresses.	PEM			
LR	8	Link register. Provides the branch target address for the Branch Conditional to Link Register (bclr x) instruction, and can be used to hold the logical address of the instruction that follows a branch and link instruction, typically used for linking to subroutines.	PEM			
UMMCR0 ¹ UMMCR1 ¹ UMMCR2 ¹	936 940 928	User monitor mode control registers (UMMCRn). Used to enable various performance monitor exception functions. UMMCRs provide user-level read access to MMCR registers.	2.1.5.9 & 11.3.2.1, 2.1.5.9.4 & 11.3.3.1, 2.1.5.9.6 & 11.3.4.1			
UPMC1- UPMC6 ¹	937, 938 941, 942 929, 930	User performance monitor counter registers (UPMCn). Used to record the number of times a certain event has occurred. UPMCs provide user-level read access to PMC registers.	2.1.5.9.9, 11.3.6.1			
USIAR ¹	939	User sampled instruction address register. Contains the effective address of an instruction executing at or around the time that the processor signals the performance monitor exception condition. USIAR provides user-level read access to the SIAR.	2.1.5.9.11, 11.3.7.1			

Table 2-1. Register Summary for the MPC7451 (continued)

	Name	SPR	Description	Reference / Section
)	VR0-VR31 ²	_	Vector registers (VRn). Data source and destination registers for all AltiVec instructions.	7.1.1.4
	VRSAVE ²	256	Vector save/restore register. Defined by the AltiVec technology to assist application and operating system software in saving and restoring the architectural state across process context-switched events. The register is maintained only by software to track live or dead information on each AltiVec register.	7.1.1.5
)	VSCR ²	_	Vector status and control register. A 32-bit vector register that is read and written in a manner similar to the FPSCR.	7.1.1.4
	XER	1	Indicates overflows and carries for integer operations. Implementation Note—To emulate the POWER architecture Iscbx instruction, XER[16–23] are be read with mfspr[XER] and written with mtspr[XER].	PEM
		П	VEA	
	TBL, TBU (For Reading)	TBR 268 TBR 269	Time base facility. Consists of two 32-bit registers, time base lower and upper registers (TBL/TBU). TBL (TBR 268) and TBU (TBR 269) can only be read from and not written to.TBU and TBL can be read with the move from time base register (mftb) instruction. Implementation Note—Reading from SPR 284 or 285 using the mftb instruction causes an illegal instruction exception.	PEM 2.1.4.1 2.3.5.1
		I	OEA	
	BAMR ^{1, 3}	951	Breakpoint address mask register. Used in conjunction with the events that monitor IABR hits.	2.1.5.9.7, 11.3.5
	DABR ^{4, 5}	1013	Data address breakpoint register. Optional register implemented in the MPC7451 and is used to cause a breakpoint exception if a specified data address is encountered.	PEM
	DAR	19	Data address register. After a DSI or alignment exception, DAR is set to the effective address (EA) generated by the faulting instruction.	PEM
	DEC	22	Decrementer register. A 32-bit decrementer counter used with the decrementer exception. Implementation Note—In the MPC7451, DEC is decremented and the time base increments at 1/4 of the system bus clock frequency.	PEM
	DSISR	18	DSI source register. Defines the cause of DSI and alignment exceptions.	PEM
	EAR ^{6, 7}	282	External access register. Used with eciwx and ecowx . Note that the EAR and the eciwx and ecowx instructions are optional in the PowerPC architecture.	PEM
	HID0 ^{1, 7} HID1 ^{1, 8}	1008, 1009	Hardware implementation-dependent registers. Control various functions, such as the power management features, and locking, enabling, and invalidating the instruction and data caches. The HID1 includes bits that reflects the state of PLL_CFG[0:4] clock signals and control other bus-related functions.	2.1.5.1, 2.1.5.2

Table 2-1. Register Summary for the MPC7451 (continued)

Name	SPR	Description	Reference / Section
IABR ^{1, 9}	1010	Instruction address breakpoint register. Used to cause a breakpoint exception if a specified instruction address is encountered.	2.1.5.6
IBATOU/L 10 IBAT1U/L 10 IBAT2U/L 10 IBAT3U/L 10 IBAT3U/L 10, 11 IBAT5U/L 10, 11 IBAT5U/L 10, 11 IBAT6U/L 10, 11 IBAT7U/L 10, 11 DBAT0U/L 12 DBAT1U/L 12 DBAT2U/L 12 DBAT3U/L 12 DBAT4U/L 11, 12 DBAT5U/L 11, 12 DBAT6U/L 11, 12 DBAT7U/L 11, 12	528, 529 530, 531 532, 533 534, 535 560, 561 562, 563 564, 565 566, 567 536, 537 538, 539 540, 541 542, 543 568, 569 570, 571 572, 573 574, 575	Block-address translation (BAT) registers. The PowerPC OEA includes an array of block address translation registers that can be used to specify four blocks of instruction space and four blocks of data space. The BAT registers are implemented in pairs: four pairs of instruction BATs (IBAT0U–IBAT3U and IBAT0L–IBAT3L) and four pairs of data BATs (DBAT0U–DBAT3U and DBAT0L–DBAT3L). Sixteen additional BAT registers have been added for the MPC7455. These registers are enabled by setting HID0[HIGH_BAT_EN]. When HID0[HIGH_BAT_EN] = 1, the 16 additional BAT registers, organized as four pairs of instruction BAT registers(IBAT4U–IBAT7U paired with IBAT4L–IBAT7L) and four pairs of data BAT registers (DBAT4U–DBAT7U paired with DBAT4L–DBAT7L) are available. Thus, the MPC7455 can define a total of 16 blocks implemented as 32 BAT registers. Because BAT upper and lower words are loaded separately, software must ensure that BAT translations are correct during the time that both BAT entries are being loaded. The MPC7451 implements IBAT[G]; however, attempting to execute code from an IBAT area with G = 1 causes an ISI exception.	PEM, 5.1.3
ICTC ¹	1019	Instruction cache throttling control register. Has bits for enabling instruction cache throttling and for controlling the interval at which instructions are fetched. This controls overall junction temperature.	2.1.5.8, 10.3
ICTRL 1, 7	1011	Instruction cache and interrupt control register. Used in configuring interrupts and error reporting for the instruction and data caches.	2.1.5.5.8
L2CR ¹	1017	L2 cache control register. Includes bits for enabling parity checking, setting the L2 cache size, and flushing and invalidating the L2 cache.	2.1.5.5.1
L3CR ¹³	1018	L3 cache control register. Includes bits for enabling parity checking, setting the L3-to-processor clock ratio, and identifying the type of RAM used for the L3 cache implementation.	2.1.5.5.2
L3ITCR0 ¹³ L3ITCR1 ¹⁴ L3ITCR2 ¹⁴ L3ITCR3 ¹⁴	984 1001 1002 1003	L3 cache input timing control register. Includes bits for controlling the input AC timing of the L3 cache interface.	2.1.5.5.4 2.1.5.5.5 2.1.5.5.6 2.1.5.5.7
L3OHCR ¹⁴	1000	L3 cache output hold control register. Includes bits for controlling the output AC timing of the L3 cache interface of the MPC7457.	2.1.5.5.3
L3PM ^{13, 15}	983	The L3 private memory register. Configures the base address of the range of addresses that the L3 uses as private memory (not cache).	2.1.5.5.10
LDSTCR 1, 16	1016	Load/store control register. Controls data L1 cache way-locking.	2.1.5.5.9

Table 2-1. Register Summary for the MPC7451 (continued)

Name	SPR			Description	Reference / Section
MMCR0 ⁴ MMCR1 ⁴ MMCR2 ¹	952 956 944	perfo	rmance	control registers (MMCRn). Enable various monitor exception functions. UMMCR0–UMMCR2 evel read access to these registers.	2.1.5.9.1, 11.3.2 2.1.5.9.3, 11.3.3 2.1.5.9.5, 11.3.4
MSR ⁷	_	can b read l conte Proce archit Note intern	e modificity the ments are seessing." The ecture that setture to the content of	e register. Defines the processor state. The MSR ed by the mtmsr, sc, and rfi instructions. It can be fmsr instruction. When an exception is taken, MSR saved to SRR1. See Section 4.3, "Exception The following bits are optional in the PowerPC ing MSR[EE] masks decrementer and external ptions and MPC7451-specific system and performance monitor exceptions.	PEM, 2.1.3.3, 4.3
		Bit	Name	Description	
		6	VEC	AltiVec available. MPC7451 and AltiVec technology specific; optional to the PowerPC architecture. 0 AltiVec technology is disabled. 1 AltiVec technology is enabled. Note: When a non-stream AltiVec instruction accesses VRs or the VSCR when VEC = 0 an AltiVec unavailable exception is generated. This does not occur for data streaming instructions (dst(t), dstst(t), and dss); the VRs and the VSCR are available to data streaming instructions even if VEC = 0. VRSAVE can be accessed even if VECb = 0.	
		13	POW	Power management enable. MPC7451-specific and optional to the PowerPC architecture. 0 Power management is disabled. 1 Power management is enabled. The processor can enter a power-saving mode determined by HID0[NAP,SLEEP] when additional conditions are met. See Table 2-6.	
		29	PMM	Performance monitor marked mode. MPC7451-specific and optional to the PowerPC architecture. See Chapter 11, "Performance Monitor." 0 Process is not a marked process. 1 Process is a marked process.	
MSSCR0 1, 17	1014			ystem control register. Used to configure and aspects of the memory subsystem.	2.1.5.3
MSSSR0 ¹	1015		ite the pa	ystem status register. Used to configure and arity functions in the L2 and L3 caches for the	2.1.5.4
PIR	1023			ntification register. Provided for system use. All 32 can be written to with the mtspr instruction.	PEM 2.1.3.2



Table 2-1. Register Summary for the MPC7451 (continued)

Name	SPR	Description	Reference / Section
PMC1- PMC6 ⁴	953, 954 957, 958 945, 946	Performance monitor counter registers (PMCn). Used to record the number of times a certain event has occurred. UPMCs provide user-level read access to these registers.	2.1.5.9.8, 11.3.6
PTEHI, PTELO	981, 982	The PTEHI and PTELO registers are used by the tlbid and tlbli instructions to create a TLB entry. When software table searching is enabled (HID0[STEN] = 1), and a TLB miss exception occurs, the bits of the page table entry (PTE) for this access are located by software and saved in the PTE registers.	2.1.5.7.2, 5.5.5.1.2
PVR	287	Processor version register. Read-only register that identifies the version (model) and revision level of the processor.	PEM, 2.1.3.1
SDAR, USDAR	_	Sampled data address register. The MPC7451 does not implement the optional registers (SDAR or the user-level, read-only USDAR register) defined by the PowerPC architecture. Note that in previous processors the SDA and USDA registers could be written to by boot code without causing an exception, this is not the case in the MPC7451. A mtspr or mfspr SDAR or USDAR instruction causes a program exception.	2.1.5.9.12
SDR1 ¹⁸	25	Sample data register. Specifies the base address of the page table entry group (PTEG) address used in virtual-to-physical address translation. Implementation Note —The SDR1 register has been modified (with the SDR1[HTABEXT] and SDR1[HTMEXT] fields) for the MPC7451 to support the extended 36-bit physical address (when HID0[XAEN] = 1]).	PEM, 2.1.3.5, 5.5.1
SIAR ⁴	955	Sampled instruction address register. Contains the effective address of an instruction executing at or around the time that the processor signals the performance monitor exception condition. USIAR provides user-level read access to the SIAR.	2.1.5.9.11 11.3.7
SPRG0- SPRG3	272–275	SPRGn. Provided for operating system use.	PEM,
SPRG4- SPRG7 ¹¹	276-279	The SPRG4–7 provide additional registers to be used by system software for software table searching.	5.5.5.1.3
SR0- SR15 ¹⁹	_	Segment registers (SRn). Note that the MPC7451 implements separate instruction and data MMUs. It associates architecture-defined SRs with the data MMU. It reflects SRs values in separate, shadow SRs in the instruction MMU.	PEM
SRR0 SRR1	26 27	Machine status save/restore registers (SRRn). Used to save the address of the instruction at which execution continues when rfi executes at the end of an exception handler routine. SRR1 is used to save machine status on exceptions and to restore machine status when rfi executes. Implementation Note—When a machine check exception occurs, the MPC7451 sets one or more error bits in SRR1. Refer to the individual exceptions for individual SRR1 bit settings.	PEM, 2.1.3.4, 4.3

Name	SPR	Description	Reference / Section
TBL TBU (For Writing)	284 285	Time base. A 64-bit structure (two 32-bit registers) that maintains the time of day and operating interval timers. The TB consists of two registers—time base upper (TBU) and time base lower (TBL). The time base registers can be written to only by supervisor-level software. TBL (SPR 284) and TBU (SPR 285) can only be written to and not read from. TBL and TBU can be written to, with the move to special purpose register (mtspr) instruction. Implementation Note—Reading from SPR 284 or 285 causes an illegal instruction exception.	PEM 2.1.4.1 2.3.5.1
TLBMISS ¹	980	The TLBMISS register is automatically loaded when software searching is enabled (HID0[STEN] = 1) and a TLB miss exception occurs. Its contents are used by the TLB miss exception handlers (the software table search routines) to start the search process.	2.1.5.7.1 5.5.5.1.1

¹ MPC7441-, MPC7445-, MPC7447- MPC7451-, MPC7455-MPC7457-specific register may not be supported on other processors that implement the PowerPC architecture.

² Register is defined by the AltiVec technology.

³ A context synchronizing instruction must follow the mtspr.

⁴ Defined as optional register in the PowerPC architecture.

A dssall and sync must precede the mtspr and then a sync and a context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the register.

⁶ A dssall and sync must precede the mtspr and then a sync and a context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing register.

⁷ For specific synchronization requirements on the register see Table 2-33.

⁸ A sync and context synchronizing instruction must follow a mtspr.

⁹ A context synchronizing instruction must follow a mtspr.

¹⁰ A context synchronizing instruction must follow a mtspr.

¹¹ MPC7445-, MPC7447-, MPC7455-, and MPC7457-specific register.

¹² A dssall and sync must precede the mtspr and then a sync and a context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the register.

¹³ MPC7451-, MPC7455-, MPC7457-specific, not supported on the MPC7441, MPC7445, and MPC7447

¹⁴ MPC7457-specific, not supported on the MPC7441, MPC7445, MPC7447, MPC7451, and MPC7455

¹⁵ A sync must precede a mtspr instruction and then a sync and context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the register.

¹⁶ A dssall and sync must precede a mtspr and then a sync and context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the register.

¹⁷ A dssall and sync must precede a mtspr instruction and then a sync and context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the register.

¹⁸ A dssall and sync must precede a mtspr and then a sync and context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the register.

The PowerPC UISA registers are user-level. General-purpose registers (GPRs), floating-point registers (FPRs) and vector registers (VRs) are accessed through instruction operands. Access to registers can be explicit (by using instructions for that purpose such as Move to Special-Purpose Register (**mtspr**) and Move from Special-Purpose Register (**mfspr**) instructions) or implicit as part of the execution of an instruction. Some registers are accessed both explicitly and implicitly.

 Implementation Note—The MPC7451 fully decodes the SPR field of the instruction. If the SPR specified is undefined, an illegal instruction program exception occurs.

2.1.3 PowerPC Supervisor-Level Registers (OEA)

The OEA defines the registers an operating system uses for memory management, configuration, exception handling, and other operating system functions and they are summarized in Table 2-1. The following supervisor-level register defined by the PowerPC architecture contains additional implementation-specific information for the MPC7451.

2.1.3.1 Processor Version Register (PVR)

For more information, see "Processor Version Register (PVR)," in Chapter 2, "PowerPC Register Set," of *The Programming Environments Manual*.

Implementation Note—The processor version number is 0x8000,0x8001, 0x8002, 0x8003, for the MPC7451, MPC7455, MPC7457, and MPC7447A respectively. The processor revision level starts at 0x0200 for the MPC7451 and 0x0100 for the MPC7455 and MPC7457. The revision level is updated for each silicon revision. Table 2-2 describes the MPC7451 PVR bits that are not required by the PowerPC architecture.

Bits	Name	Description
0–15	Type	Processor type
16–19	Tech	Processor technology
20–23	Major	Major revision number
24–31	Minor	Minor revision number

Table 2-2. Additional PVR Bits

2.1.3.2 Processor Identification Register (PIR)

For more information, see "Processor Identification Register (PIR)," in Chapter 2, "PowerPC Register Set," of *The Programming Environments Manual*.

¹⁹ A dssall and sync must precede a mtsr or mtsrin instruction and then a sync and context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the register.

Implementation Note—The MPC7451 provides write access to the PIR with **mtspr** using SPR 1023.

2.1.3.3 Machine State Register (MSR)

The MSR defines the state of the processor. When an exception occurs, MSR bits, as described in Table 2-3 are altered as determined by the exceptions. The MSR can also be modified by the **mtmsr**, **sc**, and **rfi** instructions. It can be read by the **mfmsr** instruction.

The MPC7451's MSR is shown in Figure 2-3.




Figure 2-3. Machine State Register (MSR)

The MSR bits are defined in Table 2-3.

Table 2-3. MSR Bit Settings






Table 2-3. MSR Bit Settings (continued)

Bit(s)	Name	Description
18	FP ²	Floating-point available 0 The processor prevents dispatch of floating-point instructions, including floating-point loads, stores, and moves. 1 The processor can execute floating-point instructions and can take floating-point enabled program exceptions.
19	ME	Machine check enable 0 Machine check exceptions are disabled. 1 Machine check exceptions are enabled.
20	FE0 ²	IEEE floating-point exception mode 0 (see Table 2-4)
21	SE	Single-step trace enable 0 The processor executes instructions normally. 1 The processor generates a single-step trace exception upon the successful execution of every instruction except rfi and sc. Successful execution means that the instruction caused no other exception.
22	BE	Branch trace enable 0 The processor executes branch instructions normally. 1 The processor generates a branch type trace exception when a branch instruction executes successfully.
23	FE1 ²	IEEE floating-point exception mode 1 (see Table 2-4)
24	_	Reserved. This bit corresponds to the AL bit of the POWER architecture.
25	IP	Exception prefix. The setting of this bit specifies whether an exception vector offset is prepended with Fs or 0s. In the following description, <i>nnnnn</i> is the offset of the exception. 0 Exceptions are vectored to the physical address 0x000 <i>n_nnnn</i> . 1 Exceptions are vectored to the physical address 0xFFF <i>n_nnnn</i> .
26	IR ⁵	Instruction address translation 0 Instruction address translation is disabled. 1 Instruction address translation is enabled. For more information see Chapter 5, "Memory Management."
27	DR ⁴	Data address translation 0 Data address translation is disabled. 1 Data address translation is enabled. For more information see Chapter 5, "Memory Management."
28	_	Reserved
29	PMM ¹	Performance monitor marked mode 0 Process is not a marked process. 1 Process is a marked process. This bit can be set when statistics need to be gathered on a specific (marked) process. The statistics will only be gathered when the marked process is executing. MPC7451–specific; defined as optional by the PowerPC architecture. For more information about the performance monitor marked mode bit, see Section 11.4, "Event Counting."
30	RI	Indicates whether system reset or machine check exception is recoverable. 0 Exception is not recoverable. 1 Exception is recoverable. The RI bit indicates whether from the perspective of the processor, it is safe to continue (that is, processor state data such as that saved to SRR0 is valid), but it does not guarantee that the interrupted process is recoverable.

Table 2-3. MSR Bit Settings (continued)

Bit(s)	Name	Description	
31	LE ⁶	Little-endian mode enable 0 The processor runs in big-endian mode. 1 The processor runs in little-endian mode.	

¹ Optional to the PowerPC architecture

Note that setting MSR[EE] masks not only the architecture-defined external interrupt and decrementer exceptions but also the MPC7451-specific system management, and performance monitor exceptions.

The IEEE floating-point exception mode bits (FE0 and FE1) together define whether floating-point exceptions are handled precisely, imprecisely, or whether they are taken at all. As shown in Table 2-4, if either FE0 or FE1 are set, the MPC7451 treats exceptions as precise. MSR bits are guaranteed to be written to SRR1 when the first instruction of the exception handler is encountered. For further details, see Chapter 2, "PowerPC Register Set" and Chapter 6, "Exceptions," of the *Programming Environments Manual*.

Table 2-4. IEEE Floating-Point Exception Mode Bits

FE0	FE1	Mode
0	0	Floating-point exceptions disabled
0	1	Imprecise nonrecoverable. For this setting, the MPC7451 operates in floating-point precise mode.
1	0	Imprecise recoverable. For this setting, the MPC7451 operates in floating-point precise mode.
1	1	Floating-point precise mode

2.1.3.4 Machine status save/restore registers (SRR0, SRR1)

When an exception is taken, the processor uses SRR0 and SRR1 to save the contents of the MSR for the current context and to identify where instruction execution should resume after the exception is handled.

When an exception occurs, the address saved in SRR0 helps determine where instruction processing should resume when the exception handler returns control to the interrupted process. Depending on the exception, this may be the address in SRR0 or at the next address

² A context synchronizing instruction must follow a mtmsr instruction.

³ A dssall and sync must precede a mtmsr instruction and then a context synchronizing instruction must follow.

⁴ A dssall and sync must precede a mtmsr and then a sync and context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the MSR[DR] or MSR[PR] bit.

⁵ A context synchronizing instruction must follow a mtmsr. When changing the MSR[IR] bit the context synchronizing instruction must reside at both the untranslated and the translated address following the mtmsr.

⁶ A dssall and sync must precede an rfi to guarantee a solid context boundary. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the MSR[LE] bit.

in the program flow. All instructions in the program flow preceding this one will have completed execution and no subsequent instruction will have begun execution. This may be the address of the instruction that caused the exception or the next one (as in the case of a system call or trace exception). The SRR0 register is shown in Figure 2-4.




Figure 2-4. Machine Status Save/Restore Register 0 (SRR0)

SRR1 is used to save machine status (selected MSR bits and possibly other status bits) on exceptions and to restore those values when an **rfi** instruction is executed. SRR1 is shown in Figure 2-5.




Figure 2-5. Machine Status Save/Restore Register 1 (SRR1)

Typically, when an exception occurs, SRR1[0–15] are loaded with exception-specific information and MSR[16–31] are placed into the corresponding bit positions of SRR1. For most exceptions, SRR1[0–5] and SRR1[7–15] are cleared, and MSR[6, 16–31] are placed into the corresponding bit positions of SRR1. Table 2-3 provides a summary of the SRR1 bit settings when a machine check exception occurs. For a specific exception's SRR1 bit settings, see Section 4.6, "Exception Definitions."

2.1.3.5 SDR1 Register

The SDR1 register specifies the page table entry group (PTEG) address used in virtual-to-physical address translation. See "SDR1," in Chapter 2, "PowerPC Register Set," of *The Programming Environments Manual* for the description with a 32-bit physical address. The SDR1 register has been modified for the MPC7451 to support the extended 36-bit physical address (when HID0[XAEN] = 1]). See Section 5.5.1, "SDR1 Register Definition—Extended Addressing," for details on how SDR1 is modified to support a 36-bit physical address.

Implementation Note—SDR1[HTABEXT] and SDR1[HTMEXT] fields have been added to support extended addressing. Section 5.5.1, "SDR1 Register Definition—Extended Addressing" describes in detail the differences when generating a 36-bit PTEG address. Figure 2-6 shows the format of the modified SDR1.




Figure 2-6. SDR1 Register Format—Extended Addressing

Bit settings for the SDR1 register are described in Table 2-5.

Table 2-5. SDR1 Register Bit Settings—Extended Addressing

Bits	Name	Description
0–15	HTABORG	Physical base address of page table phphlf HID0[XAEN] = 1, field contains physical address [4–19] phphlf HID0[XAEN] = 0, field contains physical address [0–15]
16–18	HTABEXT	Extension bits for physical base address of page table pbpblf HID0[XAEN] = 1, field contains physical address [1–3] pbpblf HID0[XAEN] = 0, field is reserved
19–22	HTMEXT	Hash table mask extension bits ppppplf HID0[XAEN] = 1, field contains hash table mask [0–3] ppppplf HID0[XAEN] = 0, field is reserved
23–31	HTABMASK	Mask for page table address bbbbbblf HID0[XAEN] = 1, field contains hash table mask [4–12] bbbbbblf HID0[XAEN] = 0, field contains hash table mask [0–7]

SDR1 can be accessed with **mtspr** and **mfspr** using SPR 25. For synchronization requirements on the register see Section 2.3.2.4, "Synchronization."

2.1.4 PowerPC User-Level Registers (VEA)

The PowerPC VEA defines the time base facility (TB), which consists of two 32-bit registers—time base upper (TBU) and time base lower (TBL).

2.1.4.1 Time Base Registers (TBL, TBU)

The time base registers can be written only by supervisor-level instructions but can be read by both user- and supervisor-level software. The time base registers have two different addresses. TBU and TBL can be read from the TBR 268 and 269 respectively with the move from time base register (**mftb**) instruction. TBU and TBL can be written to TBR 284 and 285 respectively with the move to special purpose register (**mtspr**) instruction. Reading from SPR 284 or 285 causes an illegal instruction exception. For more information, see "PowerPC VEA Register Set—Time Base," in Chapter 2, "PowerPC Register Set," of *The Programming Environments Manual*.

2.1.5 MPC7451-Specific Register Descriptions

The PowerPC architecture allows for implementation-specific SPRs. This section describes registers that are defined for the MPC7451 but are not included in the PowerPC architecture. Note that in the MPC7451, these registers are all supervisor-level registers. All the registers described in the *AltiVec Technology Programming Environments Manual* are implemented in MPC7451. See Chapter 2, "AltiVec Register Set," in the *AltiVec Technology Programming Environments Manual* for details about these registers.

Note that while it is not guaranteed that the implementation of MPC7451-specific registers is consistent among processors that implement the PowerPC architecture, other processors can implement similar or identical registers.

The registers in the following subsections are presented in the order of the chapters in this book. First, the processor control registers are described followed by the cache control registers. Then the implementation-specific registers for exception processing and memory management are presented, followed by the thermal management register. Finally the performance monitor registers are presented.

2.1.5.1 Hardware Implementation-Dependent Register 0 (HID0)

The hardware implementation-dependent register 0 (HID0) controls the state of several functions within the MPC7451. The HID0 register for the MPC7441 and the MPC7451 is shown in Figure 2-7.




Figure 2-7. Hardware Implementation-Dependent Register 0 (HID0) for the MPC7441 and the MPC7451

The HID0 register for the MPC7445 and the MPC7455 is shown in Figure 2-8.




Figure 2-8. Hardware Implementation-Dependent Register 0 (HID0) for the MPC7445 and the MPC7455

The HID0 bits are described in Table 2-6.

Table 2-6. HID0 Field Descriptions

Bits	Name	Description
0–4	_	Reserved. Defined as HID0[0]: EMCP, HID0[2]: EBA, HID0[3]: EBD, HID0[4]: BCLK on some earlier processors. Read as 0b1000_0.
5	TBEN ¹	Time base enable. Note that this bit must be set and the TBEN signal must be asserted to enable the time base and decrementer.
6		Reserved. Defined as ECLK on some earlier processors.
7	STEN ²	Software table search enable. When a TLB miss occurs, the MPC7451 takes one of three TLB miss exceptions so that software can search the page tables for the desired PTE. See Section 4.6.15, "TLB Miss Exceptions," for details on the MPC7451 facilities for software table searching. 0 Hardware table search enabled 1 Software tables search enabled
8	_	Reserved for the MPC7441 and the MPC7451. Defined as DOZE on some earlier processors. The MPC7451 does not require a HID0 bit for DOZE mode, but rather is supported through a QREQ/QACK processor-system handshake protocol. Refer to Section 10.2, "Programmable Power Mode," for further details.
	HIGH_BAT_EN ³	Additional BATs enabled for the MPC7445, MPC7447, MPC7455, and the MPC7457. 0 Additional 4 IBATs (4–7) and 4 DBATs (4–7) disabled 1 Additional 4 IBATs (4–7) and 4 DBATs (4–7) enabled The additional BATs provide for more mapping of memory with the block address translation method.
9	NAP ¹	Nap mode enable. Operates in conjunction with MSR[POW]. 0 Nap mode disabled. 1 Nap mode enabled. Nap mode is invoked by setting MSR[POW] while this bit is set. In nap mode, the PLL and the time base remain active. Note that if both NAP and SLEEP are set, the MPC7451 ignores the SLEEP bit.

Table 2-6. HID0 Field Descriptions (continued)

Bits	Name	Description
10	SLEEP ¹	Sleep mode enable. Operates in conjunction with MSR[POW]. O Sleep mode disabled. Sleep mode enabled. Sleep mode is invoked by setting MSR[POW] while this bit is set. QREQ is asserted to indicate that the processor is ready to enter sleep mode. If the system logic determines that the processor can enter sleep mode, the quiesce acknowledge signal, QACK, is asserted back to the processor. When the QACK signal assertion is detected, the processor enters sleep mode after several processor clocks. At this point, the system logic can turn off the PLL by first configuring PLL_CFG[0:3] (for the MPC7447 and MPC7457, PLL_CFG[0:4]) to PLL bypass mode, and then disabling SYSCLK.
11	DPM ¹	Dynamic power management enable 0 Dynamic power management is disabled. 1 Functional units enter a low-power mode automatically if the unit is idle. This does not affect operational performance and is transparent to software or any external hardware.
12		Reserved. For test use; software should not set this bit.
13	BHTCLR ⁴	Clear branch history table 0 The MPC7451 clears this bit one cycle after it is set. 1 Setting BHTCLR bit initializes all entries in BHT to weakly, not taken whether or not the BHT is enabled by HID0[BHT]. However, for correct results, the BHT should be disabled (HID0[BHT] = 0) before setting BHTCLR. Setting BHTCLR causes the branch unit to be busy for 64 cycles while the initialization process is completed.
14	XAEN ⁵	 Extended addressing enabled 0 Extended addressing is disabled; the 4 most significant bits of the 36-bit physical address are cleared and a 32-bit physical address is used. 1 Extended addressing is enabled;, the 32-bit effective address is translated to a 36-bit physical address. If HID0[XAEN] is changed (cleared or set), the BATs and TLBs must be invalidated first.
15	NHR ¹	Not hard reset (software-use only). Helps software distinguish a hard reset from a soft reset. O A hard reset occurred if software had previously set this bit. A hard reset has not occurred. If software sets this bit after a hard reset, when a reset occurs and this bit remains set, software knows it was a soft reset. The MPC7451 never writes this bit unless executing an mtspr(HID0).
16	ICE ⁶	Instruction cache enable O The instruction cache is neither accessed nor updated. All pages are accessed as if they were marked cache-inhibited (WIM = x1x). Potential cache accesses from the bus (snoop and cache operations) are ignored. In the disabled state for the L1 caches, the cache tag state bits are ignored and all accesses are propagated to the L2 cache, L3 cache, or bus as burst transactions. For those transactions, CI is asserted regardless of address translation. ICE is zero at power-up. 1 The instruction cache is enabled. Note that HID0[ICFI] must be set at the same time that this bit is set.

Table 2-6. HID0 Field Descriptions (continued)

Bits	Name	Description
17	DCE ²	Data cache enable 0 The data cache is neither accessed nor updated. All pages are accessed as if they were marked cache-inhibited (WIM = x1x). Potential cache accesses from the bus (snoop and cache operations) are ignored. In the disabled state for the L1 caches, the cache tag state bits are ignored and all accesses are propagated to the L2 cache, L3 cache, or bus as cache-inhibited. For those transactions, CI is asserted regardless of address translation.DCE is zero at power-up. 1 The data cache is enabled.Note that HID0[DCFI] must be set at the same time that this bit is set.
18	ILOCK ⁷	Instruction cache lock Normal operation All of the ways of the instruction cache are locked. A locked cache supplies data normally on a read hit. On a miss, the access is treated the same as if the instruction cache was disabled. Thus, the bus request is a 32-byte burst read, but the cache is not loaded with data. The data is reloaded into the L2 and L3, unless the L2CR[L2DO] and L3CR[L3DO] bits are set, respectively. Note that setting this bit has the same effect as setting ICTRL[ICWL] to all ones. However, when this bit is set, ICTRL[ICWL] is ignored. Chapter 3, "L1, L2, and L3 Cache Operation," gives further details.
19	DLOCK ²	Data cache lock Normal operation All the ways of the data cache are locked. A locked cache supplies data normally on a read hit but is treated as a cache-inhibited transaction on a miss. On a miss, a load transaction still reads a full cache line from the L2, L3, or bus but does not reload that line into the L1. Any store miss is treated like a write-through store and the transaction occurs on the bus with the WT signal asserted. A snoop hit to a locked L1 data cache operates as if the cache were not locked. A cache block invalidated by a snoop remains invalid until the cache is unlocked. Note that setting this bit has the same effect as setting LDSTCR[DCWL] to all ones. However, when this bit is set, LDSTCR[DCWL] is ignored. Refer to Chapter 3, "L1, L2, and L3 Cache Operation," for further details. To prevent locking during a cache access, a sync instruction must precede the setting of DLOCK and a sync must follow.
20	ICFI ⁶	Instruction cache flash invalidate 0 The instruction cache is not invalidated. The bit is cleared when the invalidation operation begins (the next cycle after the write operation to the register). The instruction cache must be enabled for the invalidation to occur. 1 An invalidate operation is issued that marks the state of each instruction cache block as invalid. Cache access is blocked during this time. Setting ICFI clears all the valid bits of the blocks and sets the PLRU bits to point to way L0 of each set. When the L1 flash invalidate bits are set through an mtspr operation, the hardware automatically clears these bits in the next cycle (provided that the corresponding cache enable bits are set in HID0). Note, in the MPC603 and MPC603e processors, the proper use of the ICFI and DCFI bits was to set them and clear them in two consecutive mtspr operations. Software that already has this sequence of operations does not need to be changed to run on the MPC7451.

Table 2-6. HID0 Field Descriptions (continued)

Bits	Name	Description
21	DCFI ²	Data cache flash invalidate 0 The data cache is not invalidated. The bit is cleared when the invalidation operation begins (the next cycle after the write operation to the register). 1 An invalidate operation is issued that marks the state of each data cache block as invalid without writing back modified cache blocks to memory. Cache access is blocked during this time. Bus accesses to the cache are signaled as a miss during invalidate-all operations. Setting DCFI clears all the valid bits of the blocks and the PLRU bits to point to way L0 of each set. When the L1 flash invalidate bits are set through an mtspr operation, the hardware automatically clears these bits in the next cycle. Note that setting DCFI invalidates the data cache regardless of whether it is enabled. Note, in the MPC603e processors, the proper use of the ICFI and DCFI bits was to set them and clear them in two consecutive mtspr operations. Software that already has this sequence of operations does not need to be changed to run on the MPC7451.
22	SPD ¹	Speculative data cache and instruction cache access disable 0 Speculative bus accesses to nonguarded space (G = 0) from both the instruction and data caches is enabled. 1 Speculative bus accesses to nonguarded space in both caches is disabled. Thus, setting this bit prevents L1 data cache misses from going to the memory subsystem until the instruction that caused the miss is next to complete. The HID0[SPD] bit also prevents instruction cache misses from going to the memory subsystem until there are no unresolved branches. For more information on this bit and its effect on re-ordering of loads and stores, see Section 3.3.3.5, "Enforcing Store Ordering with Respect to Loads."
23	_	Reserved. Defined as IFTT or IFEM on some earlier processors.
	XBSEN	Extended BAT Block Size Enable. 0 Disables IBATnU[XBL] & DBATnU[XBL] bits and clears these bits to zero. 1 Enables IBATnU[XBL] & DBATnU[XBL] bits BATnU[1518] become the 4 MSBs of the extended 15 bit BL field (BATnU[15–29]). This allows for extended BAT block sizes of 512MB, 1 GB, 2GB, and 4 GB. If HID0[XBBSEN] is set at startup and then cleared after startup, the XBL bits will not clear but stay the same as they were set at startup. HID0[XBSEN] should be set once at startup and once set should not be cleared. WhenHID0[XBSEN] is set at startup, and then HID0[XBSEN] is cleared, the IBATnU[XBL] & DBATnU[XBL] bits are not cleared but stay the same as what was set at startup. If backwards compatibility with previous processors is a concern, then HID0[XBSEN] should stay cleared so that the XBL bits are treated as 0's. This allows the BAT translation to have a maximum block length of 256MB.
24	SGE ⁸	Store gathering enable 0 Store gathering is disabled. 1 Integer store gathering is performed as described in 3.1.2.3, "Store Gathering/Merging," and Section 6.4.4.2, "Store Gathering."
25	_	Reserved. Defined as DCFA on some earlier processors.
26	BTIC ¹	Branch target instruction cache enable. Used to enable use of the 128-entry branch instruction cache. 0 The BTIC contents are invalidated and the BTIC behaves as if it were empty. New entries cannot be added until the BTIC is enabled. 1 The BTIC is enabled and new entries can be added. The BTIC is flushed by context synchronization, which is required after a move to HIDO. Thus if the synchronization rules are followed, modifying this BTIC bit implicitly flushes the BTIC. See Chapter 6, "Instruction Timing," for further details.

Table 2-6. HID0 Field Descriptions (continued)

Bits	Name	Description
27	LRSTK ¹	Link register stack enable 0 Link register prediction is disabled. 1 Allows bcIr and bcIrI instructions to predict the branch target address using the link register stack which can accelerate returns from subroutines. See Chapter 6, "Instruction Timing," for further details.
28	FOLD ¹	Branch folding enable 0 Branch folding is disabled. All branches are dispatched to the completion buffer. 1 Branch folding is enabled, allowing branches to be folded out of the instruction prefetch stream before dispatch. The MPC7451 attempts to fold branches that do not modify the link and or count register. Note that if a branch is one of the three instruction buffers that are candidates for dispatch the cycle after it is processed, it cannot be folded it was not taken. See Chapter 6, "Instruction Timing," for further details.
29	BHT ¹	Branch history table enable 0 BHT disabled. The MPC7451 uses static branch prediction as defined by the PowerPC architecture (UISA) for those branch instructions the BHT would have otherwise used to predict (that is, those that use the CR or CTR mechanism to determine direction). For more information on static branch prediction, see "Conditional Branch Control," in Chapter 4 of the <i>Programming Environments Manual</i> . 1 Allows the use of the dynamic prediction 2048-entry branch history table (BHT). The BHT is disabled at power-on reset. All entries are set to weakly, not-taken.
30	NOPDST ²	No-op dst, dstt, dstst, and dststt instructions 0 The dst, dstt, dstst, and dststt instructions are enabled. 1 The dst, dstt, dstst, and dststt instructions are no-oped globally, and all previously executed dst streams are cancelled.
31	NOPTI ⁸	No-op the data cache touch instructions 0 The dcbt and dcbtst instructions are enabled. 1 The dcbt and dcbtst instructions are no-oped globally.

¹ A context synchronizing instruction must follow the mtspr.

- ⁴ A context synchronizing instruction must precede a mtspr and a branch instruction should follow. The branch instruction may be either conditional or unconditional. It ensures that all subsequent branch instructions see the newly initialized BHT values. For correct results, the BHT should be disabled (HID0[BHT] = 0) before setting BHTCLR.
- A dssall and sync must precede a mtspr and then a sync and a context-synchronizing instruction must follow. Alteration of HID0[XAEN] must be done with caches and translation disabled. The caches and TLBs must be flushed before they are re-enabled after the XAEN bit is altered. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the HID0[XAEN] bit.
- ⁶ A context synchronizing instruction must immediately follow a mtspr. A mtspr instruction for HIDO should not modify either of these bits at the same time it modifies another bit that requires additional synchronization.
- ⁷ A context synchronizing instruction must precede and follow a mtspr.
- ⁸ A mtspr must follow a sync and a context synchronizing instruction.


² A dssall and sync must precede a mtspr and then a sync and context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the HID0[DCF] or HID0[DCFI] bit.

³ MPC7445- and MPC7455-specific bit.

HID0 can be accessed with **mtspr** and **mfspr** using SPR 1008. All **mtspr** instructions should be followed by a context synchronization instruction such as **isync**, for specific details see Section 2.3.2.4, "Synchronization."

2.1.5.2 Hardware Implementation-Dependent Register 1 (HID1)

The hardware implementation-dependent register 1 (HID1) reflects the state of the PLL_CFG[0:4] signals and controls other functions. The HID1 bits are shown in Figure 2-9.



¹ MPC7447A-Specific, the bit is reserved in the MPC7447

Figure 2-9. Hardware Implementation-Dependent Register 1 (HID1)

The HID1 bits are described in Table 2-7.

Table 2-7. HID1 Field Descriptions (continued)

Bits ¹	Name	Description
0	EMCP	Machine check signal enable Machine check is disabled. Machine check input signal (MCP) is enabled to cause machine check errors or checkstops
1	_	Reserved
2	EBA	Enable/disable 60x/MPX bus address bus parity checking. 0 Address bus parity checking is disabled. 1 Allows an address bus parity error to cause a checkstop if MSR[ME] = 0 or a machine check exception if MSR[ME] = 1. Clearing EBA and EBD allows the processor to operate with memory subsystems that do not generate parity. The MPC7451 always generates parity regardless of whether checking is enable or disabled.
3	EBD	Enable/disable MPX/60x bus data parity checking. Data parity checking is disabled. Allows a data bus parity error to cause a checkstop if MSR[ME] = 0 or a machine check exception if MSR[ME] = 1. Clearing EBA and EBD allows the processor to operate with memory subsystems that do not generate parity. The MPC7451 always generates parity regardless of whether checking is enable or disabled.
4	BCLK	CLK_OUT output enable and clock type selection. Used in conjunction with HID1[ECLK] and the HRESET signal to configure CLK_OUT. See Table 2-8.
5	_	Reserved

MPC7451 Processor Register Set

Bits ¹	Name	Description
6	ECLK	CLK_OUT output enable and clock type selection. Used in conjunction with HID1[BCLK] and the HRESET signal to configure CLK_OUT. See Table 2-8.
7	PAR	Disable precharge for ARTRY, SHD0, and SHD1 pins. 0 ARTRY, SHD0, and SHD1 signals are driven high when negated. 1 ARTRY, SHD0, and SHD1 signals are not driven high when negated. Thus, the system must restore these signals to the high state on negation.
8	_	Reserved.
9 2	DFS1	Dynamic Frequency Switching (DFS) Divide-by-two mode. 0 DFS Divide-by-two mode is disabled. 1 DFS Divide-by-two mode is enabled. When both DFS0 and DFS1 bits are set, divide by four mode is selected. Note that the divisors are only applicable to the processor-to-system ratio chosen at reset by the external PLL_CFG pins. If the HID1 settings select a ratio that is not supported (see the MPC7447A Hardware Specification for supported ratios), then
10–14		the setting of the HID1[DFS1] bit is ignored. Reserved
_		
15	PC0	PLL configuration bit 0 (read-only). Reflects the state of PLL_CFG[0].
16	PC1	PLL configuration bit 1 (read-only). Reflects the state of PLL_CFG[1].
17	PC2	PLL configuration bit 2 (read-only). Reflects the state of PLL_CFG[2].
18	PC3	PLL configuration bit 3 (read-only). Reflects the state of PLL_CFG[3].
19	PC4	PLL configuration bit 4 (read-only). Reflects the state of PLL_CFG[4].
20	SYNCBE	Address broadcast enable for sync , eieio 0 Address broadcasting of sync , and eieio is disabled. 1 Address broadcasting of sync , and eieio is enabled. Note this bit must be set in MP systems and systems that reorder stores.
21	ABE	 Address broadcast enable for dcbf, dcbst, dcbi, icbi, tlbie, and tlbsync. Address broadcasting of dcbf, dcbst, dcbi, icbi, tlbie, and tlbsync is disabled. Note that when HID1[ABE] is cleared this does not exclude all cache operations from the bus, just icbi, tlbie, and tlbsync. Address broadcasting for cache control operations (dcbf, dcbst, dcbi, icbi) and TLB control operations (tlbie and tlbsync) is enabled. Note that whether the broadcast occurs depends on the setting of the M bit of WIMG and whether the access causes a hit to modified memory. See Section 3.8.2, "Bus Operations Caused by Cache Control Instructions," for more information on broadcast operations. The ABE bit must be set for MP systems.
22–31	_	Reserved. Read as 0b00_1000_0000.

A sync and context synchronizing instruction must follow a mtspr.

² MPC7447A-specific bit, reserved on MPC7451

NOTE

The required software sequence for setting or clearing the HID1[DFS1] bit is as follows:

```
sync
mtspr HID1
sync
isync
```

Table 2-8 shows how HID1[BCLK], HID1[ECLK], and HRESET are used to configure CLK_OUT. See Section 8.4.6.3, "JTAG Test Data Output (TDO)—Output," for more information.

HRESET	HID1[ECLK]	HID1[BCLK]	CLK_OUT
Asserted	x	х	High impedance
Negated	0	0	Zero
Negated	0	1	Bus/2
	4	0	
Negated	1	0	Core
Negated	1	1	Core/2

Table 2-8. HID1[BCLK] and HID1[ECLK] CLK_OUT Configuration

HID1 can be accessed with **mtspr** and **mfspr** using SPR 1009. All **mtspr** instructions should be followed by a **sync** and context synchronization instruction for specific details see Section 2.3.2.4, "Synchronization."

2.1.5.2.1 MPC7447A-Specific HID1 PLL Configuration Field

The PLL configuration field (HID1[15–19] bits) will dynamically update upon the selection of a DFS divisor mode to reflect the new ratio. The ratios:

- 2.5:1.
- 3.5:1, and
- 4.5:1,

that are not selectable on the MPC7447A at hard reset via the PLL_CFG pins, share PLL configuration field encodings with

- 8.5:1
- 13.5:1
- 9.5:1 respectively.

These settings can be correctly decoded by including the HID1[DFS1] bit in the decode. See Table 2-9 below for details on decoding the HID1[15–19] and the HID1[DFS1] setting.

Table 2-9. MPC7447A HID1[15–19] Decode during Dynamic Frequency Switching

HID1[15–19] PLL Configuration Field Value	HID1[DFS1]	Original Processor Core : System Bus Ratio	Current Processor Core : System Bus Ratio
0b01100	0	8.8	5:1
	1	5:1	2.5:1
0b11100	0	13.	5:1
	1	7:1	3.5:1
0b01110	0	9.5	5:1
	1	9:1	4.5:1

HID1 can be accessed with **mtspr** and **mfspr** using SPR 1009. All **mtspr** instructions should be followed by a **sync** and context synchronization instruction.

2.1.5.3 Memory Subsystem Control Register (MSSCR0)

The memory subsystem control register (MSSCR0), shown in Figure 2-10, is used to configure and operate the memory subsystem for the MPC7451. It is accessed as SPR 1014. The MSSCR0 is initialized to all 0s except for the read-only bits.

Because MSSCR0 alters how the MPC7451 responds to snoop requests, it is important that changes to the value of MSSCR0 are handled correctly.




Figure 2-10. Memory Subsystem Control Register (MSSCR0)

Table 2-10 describes MSSCR0 fields.

Table 2-10. MSSCR0 Field Descriptions

Bits	Name	Function
0–2	_	Reserved
3–5	DTQ	DTQ size. Determines the maximum number of outstanding data bus transactions that the MPC7451 can support. See Chapter 9, "System Interface Operation," for more information. The DTQ bit values are as follows: 000 8 Entries 001 16 Entries 010 2 Entries 011 3 Entries 100 4 Entries 110 5 Entries 111 7 Entries
6	_	Reserved
7	EIDIS	Disable external intervention in MPX bus mode 0 External interventions occur. 1 The MPC7451 performs external pushes instead of external interventions. External interventions are disabled.
8–9	_	Reserved
10	L3TCEXT	L3 turn around clockcount extension (MPC7457-Specific) 0 Used with MSSCR0[L3TC] to determine the L3 turnaround clock count. See L3CR[L3TC] field description. 1 Used with MSSCR0[L3TC] to determine the L3 turnaround clock count. See MSSCR0[L3TC] field description. Note, that the MSSCR0[10] bit is reserved on the MPC7451 and is used as an L3 turnaround clock count only on the MPC7457.
11	ABD	Address bus driven mode 0 Address bus driven mode disabled 1 Address bus driven mode enabled The read-only bit reflects the state of the BMODE0 signal after HRSET negation and indicates whether the processor is address bus driven mode. See Section 9.3.2.1, "Address Bus Driven Mode," for more information.
12	L3TCEN	L3 turnaround clock enable 0 L3 turnaround clock disabled. 1 L3 turnaround clock is enabled. See Chapter 3, "L1, L2, and L3 Cache Operation," for more information.
13–14	L3TC	L3 turnaround clock count. The following bit values determine the number of cycles the L3 waits between read and write transactions if L3TCEN is set. The following values are correct for the MPC7451. Note that only for the MPC7457, the following values are correct when MSSCR0[L3TCEXT] = 0: 00

Table 2-10. MSSCR0 Field Descriptions (continued)

Bits	Name	Function
15	_	Reserved.
16–17	BMODE	Bus mode (read-only). Reflects the inverse of the voltage levels on BMODE[0:1] while HRESET is asserted. Indicates whether the system interface uses the 60x or MPX bus protocol as described in Chapter 9, "System Interface Operation." 00 60x bus mode 01 Reserved 10 MPX bus mode 11 Reserved Note that the value on BMODE[0:1] after reset negates determines other values of MSSCR0 as follows: BMODE0 (post reset) → MSSCR0[ABD] BMODE1 (post reset) → MSSCR0[ID]
18–25	_	Reserved. Normally cleared, used in debug, writing nonzero values may cause boundedly undefined results.
26	ID	Processor identification. Sets the processor ID to either processor 0 or 1. Determined by the inverse of the voltage levels on BMODE1 while HRESET is negated. 0 BMODE1 negated after HRESET negated 1 BMODE1 asserted after HRESET negated In a multiprocessor system, one processor can be assigned by the BMODE1 as processor 0 and all other processor can be assigned as processor 1. Then software can find processor 0 and use it to re-identify the other processors by writing unique values to the PIR of the other CPUs.
27–29	_	Reserved. Read as zeroes.
30–31	L2PFE	L2 prefetching enabled. The following values determine the number of L2 prefetch engines enabled as follows: 00 L2 prefetching disabled, no prefetch engines 01One prefetch engine enabled 10 Two prefetch engines enabled 11 Three prefetch engines enabled These bits enable alternate sector prefetching in the 2-sectored L2 cache; up to 3 outstanding prefetch engines may be active.

2.1.5.4 Memory Subsystem Status Register (MSSSR0)

The memory subsystem status register (MSSSR0), shown in Figure 2-11, is used to report parity in the L2 and L3 caches of the MPC7451. It is accessed as SPR 1015. The MSSSR0 is initialized to all 0s except for the read-only bits.




Figure 2-11. Memory Subsystem Status Register (MSSSR0)

Table 2-11 describes MSSSR0 fields.

Table 2-11. MSSSR0 Field Descriptions

Bits	Name	Description
0–12	_	Reserved. Normally cleared, used in debug, writing nonzero values may cause boundedly undefined results.
13	L2TAG	L2 tag parity error 0 L2 tag parity error not detected. 1 L2 tag parity error detected.
14	L2DAT	L2 data parity error 0 L2 data parity error not detected. 1 L2 data parity error detected.
15	L3TAG	L3 tag parity error 0 L3 tag parity error not detected. 1 L3 tag parity error detected.
16	L3DAT	L3 data parity error 0 L3 data parity error not detected. 1 L3 data parity error detected.
17	APE	Address bus parity error O Address bus parity error not detected. Address bus parity error detected.
18	DPE	Data bus parity error 0 Data bus parity error not detected. 1 Data bus parity error detected.
19	TEA	Bus transfer error acknowledge 0 TEA not detected as asserted. 1 TEA detected as asserted.
20–31	_	Reserved

2.1.5.5 Instruction and Data Cache Registers

There are several registers used for configuring and controlling the various L1, L2, and L3 caches. Along with the cache registers (L2CR, L3CR, ICTRL, LDSTCR, and L3PM), HID0 is used in configuring the caches. Details of how the various cache registers are used is discussed below. See the Chapter 3, "L1, L2, and L3 Cache Operation," for further details on configuring the cache.

2.1.5.5.1 L2 Cache Control Register (L2CR)

The L2 cache control register (L2CR), shown in Figure 2-12, is a supervisor-level, implementation-specific SPR used to configure and operate the L2 cache. It is cleared by a hard reset or power-on reset.




Figure 2-12. L2 Cache Control Register (L2CR)

The L2 cache interface is described in Chapter 3, "L1, L2, and L3 Cache Operation." The L2CR bits are described in Table 2-12.

Table 2-12. L2CR Field Descriptions

Bits	Name	Description
0	L2E	L2 cache enable 0 L2 cache operation (including snooping) disabled 1 L2 cache operation (including snooping) enabled The L2 cache operation is enabled starting with the next transaction the L2 cache unit receives. Before enabling the L2 cache, all other L2CR bits must be set appropriately. The L2 cache may need to be invalidated globally.
1	L2PE	L2 data parity checking enable 0 L2 tag and data parity disabled 1 L2 tag and data parity enabled Enables or disables the checking of L2 tag and data parity.
2–3	_	Reserved Must be set by software during initialization to ob00.
4–9	_	Reserved
10	L2I	L2 global invalidate 0 L2 cache not invalidated globally 1 L2 cache invalidated globally Invalidates the L2 cache globally by clearing the L2 status bits. This bit must not be set while the L2 cache is enabled. Note that L2I is automatically cleared when the global invalidate completes.
11	L2IO	L2 instruction-only mode 0 Instruction-only operation in the L2 cache disabled 1 Instruction-only operation in the L2 cache enabled Enables instruction-only operation in the L2 cache. For this operation, only instruction accesses cause new entries to be allocated in the L2 cache. Data addresses already in the cache still hit for the L1 data cache. When both L2CR[L2DO] and L2CR[L2IO] are set, the L2 cache is effectively locked.
12	L3OH0	L3 output hold 0. These bits configure output hold time for address, data, and control signals driven by the MPC7455 to the L3 data RAMs. They should generally be set according to the SRAM's input hold time requirements. See the MPC7455 Hardware Specification for specific output hold times.
13–14	_	Reserved

Bits	Name	Description
15	L2DO	L2 data-only mode 0 Data-only operation in the L2 cache disabled 1 Data-only operation in the L2 cache enabled Enables data-only operation in the L2 cache. When this bit is set, only data accesses can be cached in the L2 cache. Instruction accesses are serviced for instruction addresses already in the L2 cache; however, the L2 cache is not reloaded for L1 instruction cache misses. Note that setting both L2CR[L2D] and L2CR[L2IO] effectively locks the L2 cache.
16–18	_	Reserved
19	L2REP	L2 replacement algorithm 0 When this bit is cleared, the default replacement algorithm is used 1 When this bit is set, the secondary replacement algorithm is used See Section 3.6.4.4, "L2 Cache Line Replacement Algorithms," for more information.
20	L2HWF	L2 hardware flush disabled 1 L2 hardware flush enabled When L2CR[L2HWF] is set, the L2 begins a flush by starting with way 0. Each modified block (sector) is cast out as it is flushed. After the first line in the first way is flushed, the next way (same index) is flushed. When all ways for a given index have been flushed, the index is incremented and same process occurs for line 1, etc. During a hardware flush, the L2 services both read hits and bus snooping. The hardware flush completes when all blocks in the L2 have a status of invalid. At this time, the processor automatically clears L2CR[L2HWF]. However, even though the hardware flush is considered complete, there may still be outstanding castouts queued in the L2SQ that need to be performed to the L3 and outstanding castouts in the BSQ waiting to be performed to the system interface. See Section 3.6.3.1.5, "Flushing of L1, L2, and L3 Caches," for more information.
21–31	_	Reserved

The L2CR register can be accessed with the **mtspr** and **mfspr** instructions using SPR 1017.

2.1.5.5.2 L3 Cache Control Register (L3CR)

The L3 cache control register (L3CR), shown in Figure 2-20, is a supervisor-level, implementation-specific SPR used to configure and operate the L3 cache. All L3CR bits are cleared by a hard reset or power-on reset.




Figure 2-13. L3 Cache Control Register (L3CR) for the MPC7457

MPC7451 Processor Register Set

The L3 cache interface is described in Chapter 3, "L1, L2, and L3 Cache Operation." The L3CR bits are described in Table 2-13.

Table 2-13. L3CR Field Descriptions

Bits	Name	Description
0	L3E	L3 enable 0 L3 cache operation (including snooping) disabled 1 L3 cache operation (including snooping) enabled Enables or disables L3 cache operation (including snooping) starting with the next transaction the L3 cache unit receives. Before enabling the L3 cache, the L3 clock must be configured through L3CR[L3CLK], and the L3CR[L3CLKEN] (see the MPC7451 Hardware Specifications for further details). Also, all other L3CR bits must be set appropriately. The L3 cache may need to be invalidated globally before the L3 cache is enabled.
1	L3PE	L3 data parity checking enable 0 L3 odd data parity checking disabled 1 L3 odd data parity checking enabled Enables odd parity checking for the L3 data RAM interface and on-chip tags. When L3PE is set, it allows a data parity error on the L3 interface or a parity error in the on-chip L3 tags to cause a checkstop if MSR[ME] = 0 or a machine check exception if MSR[ME] = 1. The MPC7451 always generates L3 data parity.
2	L3APE	L3 address parity checking enable 0 L3 address parity checking disabled 1 L3 address parity checking enabled If L3CR[L3PE] = 1. enables odd parity checking for the L3 address bus interface and on-chip tags. The address parity is merged with the data parity on the L3 data parity interface pins. An address parity error on the L3 address bus will cause a checkstop if MSR[ME] = 0 or a machine check exception if MSR[ME] = 1. The MPC7451 only generates L3 address parity if L3CR[L3APE] = 1 and L3CR[L3PE] = 1.
3	L3SIZ	L3 size Should be set according to the size of the L3 cache as follows: 0 1 Mbyte 1 2 Mbyte
4	L3CLKEN	Enables the L3_CLK[0:1] signals 0 L3 clocks disabled 1 L3 clocks enabled A minimum of 100 MPC7451 clock cycles must transpire between the clearing and setting of this bit.
5	_	Reserved. Must be set by software during initialization (see Section 3.7.3.1, "Enabling the L3 Cache and L3 Initialization," for details on when to set this bit).

Table 2-13. L3CR Field Descriptions (continued)

Bits	Name	Description
6-8	L3CLK	L3 clock ratio (core-to-L3 frequency divider). Specifies the ratio between the core clock frequency and the frequency at which the L3 SRAM interface operates. See the <i>MPC7451 Hardware Specifications</i> for further details. The resulting L3 clock frequency cannot be slower than the clock frequency of the 60x/MPX bus interface. The following ratios are correct for the MPC7451: Note that for the MPC7457, the following ratios are correct when L3CR[L3CLKEXT] = 0: 000 ÷ 6 001 Reserved 100 ÷ 2 101 ÷ 2.5 100 ÷ 3 101 ÷ 3.5 110 ÷ 4 111 ÷ 5 Also note that for the MPC7457, the following ratios are correct when L3CR[L3CLKEXT] = 1. These ratios are not used on the MPC7451. 000 ÷ 7 001 ÷ 8 010 ÷ 4.5 011 ÷ 5.5 100 ÷ 6.5 101 ÷ 7.5 110 Reserved Note these bits should only be changed after at least 100 MPC7451 clock cycles have transpired after L3CLKEN has been cleared.
9	L3IO	L3 instruction-only mode 0 Instruction-only operation in the L3 cache disabled 1 Instruction-only operation in the L3 cache enabled Enables instruction-only operation in the L3 cache. When this bit is set, only instruction accesses can be cached in the L3 cache. Data addresses already in the cache will still hit for the L3 data cache. When both L3CR[L3DO] and L3CR[L3IO] are set, the L3 cache is effectively locked.
10	L3CLKEXT	L3 Clock Ratio Extension (MPC7457-Specific) 0 Used with L3CR[L3CLK] to determine the clock ratio encodings. See L3CR[L3CLK] field description. 1 Used with L3CR[L3CLK] to determine the other clock ratio encodings. See L3CR[L3CLK] field description. Note, that the L3CR[10] bit is reserved on the MPC7451 and is used as an L3 clock ratio extension only on the MPC7457.
11	L3CKSPEXT	L3 Clock Sample Point Extension (MPC7457-Specific) 0 Used with L3CR[L3CKSP] to determine the clock ratio encodings. See L3CR[L3CKSP] field description. 1 Used with L3CR[L3CKSP] to determine the other clock ratio encodings. See L3CR[L3CKSP] field description. Note, that the L3CR[11] bit is reserved on the MPC7451 and is used as an L3 clock sample point extension only on the MPC7457.
12	_	Reserved

Table 2-13. L3CR Field Descriptions (continued)

Bits	Name	Description
12	L3OH1	MPC7455: L3 output hold 1. These bits configure output hold time for address, data, and control signals driven by the MPC7455 to the L3 data RAMs. They should generally be set according to the SRAM's input hold time requirements. See the MPC7455 Hardware Specification for specific output hold times. All others: Reserved
13	L3SPO	L3 sample point override
		Use the control of the control
14–15	L3CKSP	L3 clock sample point. Specifies in which L3 clock cycle the L3 accumulator samples data from the receive latches. See Section 3.7.3.8, "L3 Cache Clock and Timing Controls," and the MPC7451 Hardware Specifications for further clarification.
		The following values are correct for the MPC7451. Note that only for the MPC7457, the following values are correct when L3CR[L3CKSPEXT] = 0: 00
16–18	L3PSP	L3 P-clock sample point. Specify the processor clock cycle in which the L3 accumulator samples data from the receive latches. See Section 3.7.3.8, "L3 Cache Clock and Timing Controls," and the MPC7451 Hardware Specifications for further clarification. 000 0 clocks 001 1 clock 010 2 clocks 011 3 clocks 100 4 clocks 110 Reserved on the MPC7451. For the MPC7457, it is 6 clocks. 111 Reserved on the MPC7451. For the MPC7457, it is 7 clocks.
19	L3REP	L3 replacement algorithm 0 When this bit is cleared, the default replacement algorithm is used 1 When this bit is set, the secondary replacement algorithm (3-bit running free counter) is used. For details on the replacement algorithm, see Section 3.7.7.4, "L3 Cache Replacement Selection."

Table 2-13. L3CR Field Descriptions (continued)

L3HWF L3 hardware flush 0 L3 hardware flush disabled 1 L3 hardware flush disabled When L3CR[L3HWF] is set, the L3 begins a flush by starting with way 0. Each modified (sector) is cast out as it is flushed. After the first line in the first way is flushed, the next (same index) is flushed. When all ways for a given index have been flushed, the index i incremented and same process occurs for line 1, etc. During a hardware flush, the L3 services both read hits and bus snooping. The hardware flush completes when all blocks in the L3 have a status of invalid. At this the processor automatically clears L3CR[L3HWF]. However, even though the hardware f considered complete, there may still be outstanding castouts queued in the BSQ waiting performed to the system interface. See Section 3.6.3.1.5, "Flushing of L1, L2, and L3 Caches," for more information. L3 global invalidate 0 Do not globally invalidate the L3 1 Globally invalidate the L3 1 navalidates the L3 cache globally by clearing the L3 status bits. This bit must not be set the L3 cache is enabled. Note that L3I is automatically cleared when the global invalidate completes. L3 SRAM type. Configures the L3 SRAM interface for the type of synchronous SRAMs • MSUG dual data rate SRAMs that provide data synchronous to the L3_ECHO_CLK is signals to the MPC7451 and on each clock edge • Late-write SRAMs which are required by the MPC7451 to be of the pipelined (register-register) configurations • Pipeline burst SRAMs, referred to as PB2-type SRAMs For burst RAM selections, the MPC7451 does not use the burst feature of the SRAM; it	time, lush is to be
L3I L3 global invalidate 0 Do not globally invalidate the L3 1 Globally invalidate the L3 Invalidates the L3 cache globally by clearing the L3 status bits. This bit must not be set the L3 cache is enabled. Note that L3I is automatically cleared when the global invalidate completes. L3RT L3 SRAM type. Configures the L3 SRAM interface for the type of synchronous SRAMs • MSUG dual data rate SRAMs that provide data synchronous to the L3_ECHO_CLK is signals to the MPC7451 and on each clock edge • Late-write SRAMs which are required by the MPC7451 to be of the pipelined (register-register) configurations • Pipeline burst SRAMs, referred to as PB2-type SRAMs	e used:
 MSUG dual data rate SRAMs that provide data synchronous to the L3_ECHO_CLK is signals to the MPC7451 and on each clock edge Late-write SRAMs which are required by the MPC7451 to be of the pipelined (register-register) configurations Pipeline burst SRAMs, referred to as PB2-type SRAMs 	
generates an address for each access. 00 MSUG2 DDR SRAM 01 Pipelined (register-register) synchronous late-write SRAM 10 Reserved 11 PB2 SRAM	
L3 non-integer ratios clock adjustment for the SRAM. When this bit is set, the AC timing L3_CLK[0:1] is changed. 0 L3 SRAM clock timing is unchanged (default). 1 The L3_CLK[0:1] signals occur earlier relative to the MPC7451 driving the L3 address control and data buses in non-integer L3 clock ratios. Because of the way that the L3_CL signals are internally derived, these signals may be driven slightly later (one-eight of a clock) with non-integer clock ratios than they would normally be with an integer L3 clock. This can potentially cause AC hold timing problems on the L3 interface if the timing marginal very small. This signal corrects for this phenomenon by causing the MPC7451 to drive to L3_CLK[0:1] signals one-quarter of a core clock earlier at the expense of AC setup timinal See the MPC7451 Hardware Specifications for further clarification.	s, K[0:1] ore ratio. ns are he
L3 data-only mode 0 Data-only operation in the L3cache disabled 1 Data-only operation in the L3 cache enabled Enables data-only operation in the L3 cache. When this bit is set, only data accesses cacached in the L3 cache. Instruction cache operations are serviced for instruction address already in the L3 cache; however, the L3 cache is not reloaded for instruction cache mis	ses
Note that setting both L3CR[L3DO] and L3CR[L3IO] effectively locks the L3 cache.	İ

Table 2-13. L3CR Field Descriptions (continued)

Bits	Name	Description
29	PMEN	Private memory enable 0 Private memory disabled 1 Private memory enabled When this bit is set, the MPC7451 does not manage the coherency of the contents of private memory. Thus, the software must manage addresses mapped to this range very carefully.
30–31	PMSIZ	Private memory size For the MPC7451, L3CR[31] is used: 0 1 MB 1 2 MB Note that L3CR[30] bit is reserved on the MPC7451 and MPC7455. For the MPC7457, L3CR[30—31] is used: 00 1 MB 01 2 MB 10 4 MB 11 Reserved

The L3CR register can be accessed with the **mtspr** and **mfspr** instructions using SPR 1018.

2.1.5.5.3 L3 Cache Output Hold Control Register (L3OHCR)—MPC7457-Specific

The L3 cache output hold control register (L3OHCR), shown in Figure 2-20, is a supervisor-level, implementation-specific SPR used to control the output AC timing of the L3 cache interface of the MPC7457. All L3OHCR bits are cleared by a hard reset or power-on reset. For more information, see the *MPC7457 Hardware Specification*.

	L3A0	ЭН	L3C	LK0	_OF	L3C	CLK1	_OH	L	3D(OH0	L3	pdi	нрв	L3D	OH	16	L3	DOI	H24	L3	DOI	H32	L3I	OOH	1 40	L3	DOI	1 48	L3I	DOF	156
Ī	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

Figure 2-14. L3 Cache Output Hold Control Register (L3OHCR) for the MPC7457

The L3 cache interface is described in Chapter 3, "L1, L2, and L3 Cache Operation." The L3OHCR bits are described in Table 2-14.

Table 2-14. L3OHCR Field Descriptions

Bits	Name	Description
0-1	L3AOH	L3 address output hold. These bits configure output hold time for address and control signals driven by the MPC7457 to the L3 data RAMs. They should generally be set according to the SRAM's input hold time requirements. See the MPC7457 Hardware Specification for specific output hold times.
2-4	L3CLK0_OH	L3_CLK0 output hold. These bits configure output hold time for L3_CLK0 signal driven by the MPC7457 to the L3 data RAMs. They should generally be set according to the SRAM's input hold time requirements. See the MPC7457 Hardware Specification for specific output hold times.

Table 2-14. L3OHCR Field Descriptions (continued)

Bits	Name	Description
5-7	L3CLK1_OH	L3_CLK1 output hold. These bits configure output hold time for L3_CLK1 signal driven by the MPC7457 to the L3 data RAMs. They should generally be set according to the SRAM's input hold time requirements. See the MPC7457 Hardware Specification for specific output hold times.
8-10	L3DOH0	L3_DATA[00:07]/L3_DP[0] output hold. These bits configure output hold time for L3_DATA[00:07] and L3_DP[0] signals driven by the MPC7457 to the L3 data RAMs. They should generally be set according to the SRAM's input hold time requirements. See the MPC7457 Hardware Specification for specific output hold times.
11-13	L3DOH8	L3_DATA[08:15]/L3_DP[1] output hold. These bits configure output hold time for L3_DATA[8:15] and L3_DP[1] signals driven by the MPC7457 to the L3 data RAMs. They should generally be set according to the SRAM's input hold time requirements. See the MPC7457 Hardware Specification for specific output hold times.
14-16	L3DOH16	L3_DATA[16:23]/L3_DP[2] output hold. These bits configure output hold time for L3_DATA[16:23] and L3_DP[2] signals driven by the MPC7457 to the L3 data RAMs. They should generally be set according to the SRAM's input hold time requirements. See the MPC7457 Hardware Specification for specific output hold times.
17-19	L3DOH24	L3_DATA[24:31]/L3_DP[3] output hold. These bits configure output hold time for L3_DATA[24:31] and L3_DP[3] signals driven by the MPC7457 to the L3 data RAMs. They should generally be set according to the SRAM's input hold time requirements. See the MPC7457 Hardware Specification for specific output hold times.
20-22	L3DOH32	L3_DATA[32:39]/L3_DP[4] output hold. These bits configure output hold time for L3_DATA[32:39] and L3_DP[4] signals driven by the MPC7457 to the L3 data RAMs. They should generally be set according to the SRAM's input hold time requirements. See the MPC7457 Hardware Specification for specific output hold times.
23-25	L3DOH40	L3_DATA[40:47]/L3_DP[5] output hold. These bits configure output hold time for L3_DATA[40:47] and L3_DP[5] signals driven by the MPC7457 to the L3 data RAMs. They should generally be set according to the SRAM's input hold time requirements. See the MPC7457 Hardware Specification for specific output hold times.
26-28	L3DOH48	L3_DATA[48:55]/L3_DP[6] output hold. These bits configure output hold time for L3_DATA[48:55] and L3_DP[6] signals driven by the MPC7457 to the L3 data RAMs. They should generally be set according to the SRAM's input hold time requirements. See the MPC7457 Hardware Specification for specific output hold times.
29-31	L3DOH56	L3_DATA[56:63]/L3_DP[7] output hold. These bits configure output hold time for L3_DATA[56:63] and L3_DP[7]signals driven by the MPC7457 to the L3 data RAMs. They should generally be set according to the SRAM's input hold time requirements. See the MPC7457 Hardware Specification for specific output hold times.

The L3OHCR register is specific to the MPC7457 and can be accessed with the **mtspr** and **mfspr** instructions using SPR 1000.

2.1.5.5.4 L3 Cache Input Timing Control (L3ITCR0)

The L3 cache input timing control register (L3ITCR0), shown in Figure 2-15, is a supervisor-level, implementation-specific SPR used to control the input AC timing of the L3 cache interface of the MPC7451. For the MPC7457, the L3ITCR0, shown in Figure 2-16, is used to control the input AC timing of L3_DATA[0:15] and L3_DP[0:1]

MPC7451 Processor Register Set

signals of the L3 cache interface. All L3ITCR0 bits are cleared by a hard reset or power-on reset and configured when the L3 clock is enabled. Note: This register is intended for factory use. Writing to this register will override the default input AC timing of the L3 cache interface and may cause improper operation of the L3 cache.




Figure 2-15. L3 Cache Control Register (L3ITCR0) for the MPC7451 and MPC7455




Figure 2-16. L3 Cache Control Register (L3ITCR0) for the MPC7457

The L3 cache interface is described in Chapter 3, "L1, L2, and L3 Cache Operation." The L3ITCR0 bits for the MPC7451 and MPC7455 are described in Table 2-15.

Table 2-15. L3ITCR0 Field Descriptions for the MPC7451 and MPC7455

Bits	Name	Description
0-22	L3DC0	L3 delay count. These bits contain a delay counter value used to internally align the L3_ECHO_CLK inputs to data being returned from the SRAM.
23	L3DCDIS0	L3 delay counter disable. Setting this bit disables the automic delay count configuration. Always read as 0.
24	L3DCO0	L3 delay counter override. Setting this bit overrides the automatic configuration value of the delay count. Always read as 0.
25-31		Reserved.

The L3ITCR0 bits for the MPC7457 are described in Table 2-16.

Bits Name Description 0-29 L3DC0 L3 delay count. These bits contain a delay counter value used to internally align the L3_ECHO_CLK0 input to data being returned on L3_DATA[0:15] and L3_DP[0:1] from the SRAM. 30 L3DCDIS0 L3 delay counter disable. Setting this bit disables the automic delay count configuration. Always read as 0. 31 L3DCO0 L3 delay counter override. Setting this bit overrides the automatic configuration value of the delay count. Always read as 0.

Table 2-16. L3ITCR0 Field Descriptions for the MPC7457

The L3ITCR0 register can be accessed with the **mtspr** and **mfspr** instructions using SPR 984.

2.1.5.5.5 L3 Cache Input Timing Control (L3ITCR1)

The L3 cache input timing control register (L3ITCR1), shown in Figure 2-20, is a supervisor-level, implementation-specific SPR used to control the input AC timing of L3_DATA[16:31] and L3_DP[2:3] signals of the L3 cache interface of the MPC7457. All L3ITCR1 bits are cleared by a hard reset or power-on reset and configured when the L3 is enabled. Note: This register is intended for factory use. Writing to this register will override the default input AC timing of the L3 cache interface and may cause improper operation of the L3 cache.




Figure 2-17. L3 Cache Control Register (L3ITCR1) for the MPC7457

The L3 cache interface is described in Chapter 3, "L1, L2, and L3 Cache Operation." The L3ITCR0 bits for the MPC7457 are described in Table 2-17.

Table 2-17. L3ITCR1 Field Descriptions for the MPC7457

Bits	Name	Description
0-22	L3DC1	L3 delay count. These bits contain a delay counter value used to internally align the L3_ECHO_CLK inputs to data being returned from the SRAM.
23	L3DCDIS1	L3 delay counter disable. Setting this bit disables the automic delay count configuration. Always read as 0.

Table 2-17. L3ITCR1 Field Descriptions for the MPC7457 (continued)

Bits	Name	Description
24	L3DCO1	L3 delay counter override. Setting this bit overrides the automatic configuration value of the delay count. Always read as 0.
25-31		Reserved.

The L3CR register can be accessed with the **mtspr** and **mfspr** instructions using SPR 1001.

2.1.5.5.6 L3 Cache Input Timing Control (L3ITCR2)

The L3 cache input timing control register (L3ITCR2), shown in Figure 2-18, is a supervisor-level, implementation-specific SPR used to control the input AC timing of L3_DATA[32:47] and L3_DP[4:5] signals of the L3 cache interface of the MPC7457. All L3ITCR2 bits are cleared by a hard reset or power-on reset and configured when the L3 is enabled. Note: This register is intended for factory use. Writing to this register will override the default input AC timing of the L3 cache interface and may cause improper operation of the L3 cache.




Figure 2-18. L3 Cache Control Register (L3ITCR2) for the MPC7457

The L3 cache interface is described in Chapter 3, "L1, L2, and L3 Cache Operation." The L3ITCR2 bits for the MPC7457 are described in Table 2-17.

Table 2-18. L3ITCR2 Field Descriptions for the MPC7457

Bits	Name	Description
0-22	L3DC2	L3 delay count. These bits contain a delay counter value used to internally align the L3_ECHO_CLK inputs to data being returned from the SRAM.
23	L3DCDIS2	L3 delay counter disable. Setting this bit disables the automic delay count configuration. Always read as 0.
24	L3DCO2	L3 delay counter override. Setting this bit overrides the automatic configuration value of the delay count. Always read as 0.
25-31		Reserved.

The L3ITCR2 register can be accessed with the **mtspr** and **mfspr** instructions using SPR 1002.

2.1.5.5.7 L3 Cache Input Timing Control (L3ITCR3)

The L3 cache input timing control register (L3ITCR3), shown in Figure 2-19, is a supervisor-level, implementation-specific SPR used to control the input AC timing of L3_DATA[48:63] and L3_DP[6:7] signals of the L3 cache interface of the MPC7457. All L3ITCR3 bits are cleared by a hard reset or power-on reset and configured when the L3 is enabled. Note: This register is intended for factory use. Writing to this register will override the default input AC timing of the L3 cache interface and may cause improper operation of the L3 cache.




Figure 2-19. L3 Cache Control Register (L3ITCR3) for the MPC7457

The L3 cache interface is described in Chapter 3, "L1, L2, and L3 Cache Operation." The L3ITCR3 bits for the MPC7457 are described in Table 2-19.

Bits Name Description L3 delay count. These bits contain a delay counter value used to internally align the 0-22 L3DC3 L3_ECHO_CLK inputs to data being returned from the SRAM. 23 L3DCDIS3 L3 delay counter disable. Setting this bit disables the automic delay count configuration. Always read as 0. L3DCO3 L3 delay counter override. Setting this bit overrides the automatic configuration value of the 24 delay count. Always read as 0. 25-31 Reserved.

Table 2-19. L3ITCR3 Field Descriptions for the MPC7457

The L3CR register can be accessed with the **mtspr** and **mfspr** instructions using SPR 1003.

2.1.5.5.8 Instruction Cache and Interrupt Control Register (ICTRL)

The instruction cache and interrupt control register (ICTRL), shown in Figure 2-20, is used in configuring interrupts and error reporting for the instruction and data caches. It is accessed as SPR 1011. Control and access to the ICTRL is through the privileged **mtspr/mfspr** instructions.




Figure 2-20. Instruction Cache and Interrupt Control Register (ICTRL)

Table 2-20 describes the bit fields for the ICTRL register.

Table 2-20. ICTRL Field Descriptions

Bits	Name	Description
0	CIRQ	CPU interrupt request 0 No processor interrupt request forwarded to exception handling. If software clears the CIRQ bit, it does not cancel a previously sent interrupt request. 1 Processor interrupt request sent to the exception mechanism. This interrupt request is combined with the external interrupt request (assertion of INT). When external interrupts are enabled with the MSR[EE] bit and either this bit is set or INT is asserted, the MPC7451 takes the external interrupt exception. If there is more than one interrupt request pending (CIRQ and INT is asserted), only one interrupt is taken. When the external interrupt exception is taken, the ICTRL[CIRQ] bit is automatically cleared. Note that this mechanism allows a processor to interrupt itself. If software leaves CIRQ set while waiting for the interrupt to be taken, it can poll CIRQ to determine when the interrupt has been taken.
1–3	_	Reserved
4	EIEC ¹	Instruction cache parity error enable 0 When the bit is cleared, any parity error in the L1 instruction cache is masked and does not cause machine checks or checkstop 1 Enables instruction cache parity errors. When an instruction cache parity error occurs, a machine check exception is taken if MSR[ME] = 1. When this condition occurs, SRR1[1] is set. For details on the machine check exception see Section 4.6.2, "Machine Check Exception (0x00200)."
5	EDCE ²	Data cache parity error enable 0 When the bit is cleared, any parity error in the L1 data cache is masked and does not cause machine checks or checkstop 1 Enables data cache parity errors. When a data cache parity error occurs, a machine check exception is taken if MSR[ME] = 1. When this condition occurs, SRR1[2] is set. For details on the machine check exception see Section 4.6.2, "Machine Check Exception (0x00200)."
6–8	_	Reserved. Normally cleared, used in debug, writing nonzero values may cause boundedly undefined results.

Table 2-20. ICTRL Field Descriptions (continued)

Bits	Name	Description
9–22	_	Reserved. Read as zeroes and ignores writes.
23	EICP	Enable instruction cache parity checking 0 Instruction cache parity disabled 1 When the EICP bit is set, the parity of any instructions fetched from the L1 instruction cache is checked. Any errors found are reported as instruction cache parity errors in SRR1. If EICE is also set, these instruction cache errors cause a machine check or checkstop. If either EICP or EICE is cleared, instruction cache parity is ignored. Note that when parity checking and error reporting are both enabled, errors are reported even on speculative fetches that are never actually executed. Correct instruction cache parity is always loaded into the L1 instruction cache regardless of whether checking is enabled or not.
24–31	ICWL ¹	Instruction cache way lock 0 Instruction cache way lock disabled. 1 Instruction cache way lock enabled. Each bit in ICWL corresponds to a way of the L1 instruction cache. Setting a bit locks the corresponding way in the instruction cache. Setting all 8 bits of ICWL is equivalent to locking the entire instruction cache. When all 8 ICWL bits are set, MPC7451 behaves the same as when HID0[ILOCK] is set. See Section 2.1.5.1, "Hardware Implementation-Dependent Register 0 (HID0) for details. See Chapter 3, "L1, L2, and L3 Cache Operation," for suggestions on how to keep the PLRU replacement algorithm symmetrical, and for synchronization requirements for modifying ICWL.

¹ A context synchronizing instruction must precede and follow a mtspr.

ICTRL can be accessed with the **mtspr** and **mfspr** instructions using SPR 1011.

2.1.5.5.9 Load/Store Control Register (LDSTCR)

The load/store control register (LDSTCR) provides a way to lock the ways for the L1 data cache. The LDSTCR is shown in Figure 2-26.




Figure 2-21. Load/Store Control Register (LDSTCR)

Table 2-26 describes the bit fields for the LDSTCR register.

² A dssall and sync must precede a mtspr and then a sync and context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the ICTRL[EDCE] bit.

Table 2-21. LDSTCR Field Descriptions

Bits	Name	Description
0–23	_	Reserved. Writing nonzero values may cause boundedly undefined results.
24–31	DCWL	Data cache way lock 0 Each cleared bit corresponds to a way not being locked in the L1 data cache. 1 Each set bit locks the corresponding way in the L1data cache. When DCWL[24–31] are all set, it is equivalent to locking the entire L1 data cache and the MPC7451 behaves the same as if HID0[DLOCK] is set. "Chapter 3, "L1, L2, and L3 Cache Operation," describes how to keep the PLRU replacement algorithm symmetrical and for more information on synchronization requirements with LDSTCR.

The LDSTCR register can be accessed with the **mtspr** and **mfspr** instructions using SPR 1016. For synchronization requirements on the register see Section 2.3.2.4, "Synchronization."

2.1.5.5.10 L3 Private Memory Address Register (L3PM)

The L3 private address register (L3PM), shown in Figure 2-22, is a supervisor-level, implementation-specific SPR used to configure the base address of the range of addresses that defines the L3 private memory space. It is cleared by a hard reset or power-on reset.

Note that the L3CR[PMEN] and L3CR[PMSIZ] bits control aspects of the MPC7451 private memory feature. Refer to Section 3.7.8, "L3 Private Memory Operation," for more details on the L3 private memory.





Figure 2-22. L3 Private Memory Address Register (L3PM)

The L3PM bits are described in Table 2-22.

Table 2-22. L3PM Field Descriptions

Bits	Name	Description
0–15	L3PMADDR	L3 base address of L3 private memory. L3PMADDR contain the base address of the range of addresses used in the L3 private memory. Specific bits of the L3PM[L3PMADDR] field are used based on the memory size as follows: 1MB L3PM[0–15] 2MB L3PM[0–14]
16–31	_	Reserved

The L3PM register can be accessed with the **mtspr** and **mfspr** instructions using SPR 983. For synchronization requirements on the register see Section 2.3.2.4, "Synchronization."

2.1.5.6 Instruction Address Breakpoint Register (IABR)

The instruction address breakpoint register (IABR), shown in Table 2-23, supports the instruction address breakpoint exception. When this exception is enabled, instruction fetch addresses are compared with an effective address stored in the IABR. If the word specified in the IABR is fetched, the instruction breakpoint handler is invoked. The instruction that triggers the breakpoint does not execute before the handler is invoked. For more information, see Section 4.6.16, "Instruction Address Breakpoint Exception (0x01300)." The IABR can be accessed with **mtspr** and **mfspr** using the SPR 1010. The MPC7451 requires that an **mtspr**[IABR] be followed by a context synchronizing instruction. The MPC7451 may not generate a breakpoint response for that context synchronizing instruction if the breakpoint was enabled by **mtspr**[IABR] immediately preceding it. The MPC7451 can not block a breakpoint response on the context synchronizing instruction if the breakpoint was disabled by **mtspr**[IABR] immediately preceding it. For more information on synchronization see Section 2.3.2.4.1, "Context Synchronization."



Figure 2-23. Instruction Address Breakpoint Register

The IABR bits are described in Table 2-23.

Table 2-23. Instruction Address Breakpoint Register Field Descriptions

Bits ¹	Name	Description
0–29	Address	Word instruction breakpoint address to be compared with EA[0–29] of the next instruction.
30	BE	Breakpoint enabled. Setting this bit enables breakpoint address checking.
31	TE	Translation Enable IABR[TE] must equal MSR[IR] in order for a match to be signalled. When IABR[TE] and MSR[IR] = 0 or when IABR[TE] and MSR[IR] = 1, then a match is signalled.

¹ A context synchronizing instruction must follow a mtspr.

2.1.5.7 Memory Management Registers Used for Software Table Searching

This section describes the registers used by the MPC7451 when software searching is enabled (HID0[STEN] = 1) and a TLB miss exception occurs. Software table searching is described in detail in Chapter 5, "Memory Management."

2.1.5.7.1 TLB Miss Register (TLBMISS)

The TLBMISS register is automatically loaded by the MPC7451 when software searching is enabled (HID0[STEN] = 1) and a TLB miss exception occurs. Its contents are used by the TLB miss exception handlers (the software table search routines) to start the search

MPC7451 Processor Register Set

process. Note that the MPC7451 always loads a big-endian address into the TLBMISS register. This register is read-only. The TLBMISS register has the format shown in Figure 2-24 for the MPC7451.



Figure 2-24. TLBMISS Register for MPC7451

Table 2-24 described the bits in the TLBMISS register.

Table 2-24. TLBMISS Register—Field and Bit Descriptions for the MPC7451

Bits	Name	Description
0–30	PAGE	Effective page address Stores EA[0–30] of the access that caused the TLB Miss exception.
31	LRU	Least recently used way of the addressed TLB set The LRU bit can be loaded into bit 31 of r B, prior to execution of tlbli or tlbld to select the way to be replaced for a TLB miss. However, this value should be inverted in r B prior to execution of tlbli or tlbld for a TLB miss exception caused by the need to update the C-bit.

TLBMISS can be accessed with **mtspr** and **mfspr** using SPR 980.

2.1.5.7.2 Page Table Entry Registers (PTEHI and PTELO)

The PTEHI and PTELO registers are used by the **tlbld** and **tlbli** instructions to create a TLB entry. When software table searching is enabled (HID0[STEN] = 1), and a TLB miss exception occurs, the bits of the page table entry (PTE) for this access are located by software and saved in the PTE registers. Figure 2-25 shows the format for two supervisor registers, PTEHI and PTELO, respectively.




Figure 2-25. PTEHI and PTELO Registers—Extended Addressing

Note that the contents of PTEHI are automatically loaded when any of the three software table search exceptions is taken. PTELO is loaded by the software table search routines (the

TLB miss exception handlers) based on the valid PTE located in the page tables prior to execution of **tlbli** or **tlbld** instruction.

Table 2-25 lists the corresponding bit definitions for the PTEHI and PTELO registers.

Table 2-25. PTEHI and PTELO Bit Definitions

Register	Bit	Name	Description
PTEHI	0	V	Entry valid (V = 1) or invalid (V = 0). Always set by the processor on a TLB miss exception.
	1–24	VSID	Virtual segment ID. The corresponding SR[VSID] field is copied to this field.
	25	_	Reserved. Corresponds to the hash function identifier in PTE.
	26–31	API	Abbreviated page index. TLB miss exceptions will set this field with bits from TLBMISS[4–9] which are bits from the effective address for the access that caused the software table search operation. The tlbId and tlbIi instructions will ignore the API bits in PTEHI register and get the API from instruction's operand, r B. However, for future compatibility, the API in r B should match the PTEHI[API].
PTELO	0–19	RPN	Physical page number
	20–22	XPN	Extended page number The XPN field provides the physical address bits, PA[0–2].
	23	_	Reserved
	24	С	Changed bit
	25–28	WIMG	Memory / cache control bits
	29	Х	Extended page number The X field provides the physical address bit 3, PA[3].
	30–31	PP	Page protection bits

Note that PTELO[23] corresponds to the reference bit in a PTE. The reference bit is not stored in the page tables, so this bit is ignored in the PTELO register. All the other bits in PTELO correspond to the bits in the low word of the PTE. When extended addressing is not enabled, (HID0[XAEN] = 0), the software must clear the PTELO[XPI] and PTELO[X] bits; otherwise whatever values are in the fields become the four most significant bits of the physical address. **Note:** The PTEHI register is accessed with **mtspr** and **mfspr** as SPR 981 and PTELO is accessed as SPR 982.

2.1.5.8 Thermal Management Register

The MPC7451 provides an instruction cache throttling mechanism to effectively reduce the instruction execution rate without the complexity and overhead of dynamic clock control. When used with the dynamic power management, instruction cache throttling provides the system designer with a flexible way to control device temperature while allowing the processor to continue operating.

2.1.5.8.1 Instruction Cache Throttling Control Register (ICTC)

Reducing the rate of instruction fetching can control junction temperature without the complexity and overhead of dynamic clock control. System software can control instruction forwarding by writing a nonzero value to the ICTC register, a supervisor-level register shown in Figure 2-26. The overall junction temperature reduction comes from the dynamic power management of each functional unit when the MPC7451 is idle in between instruction fetches. Phase-locked loop (PLL) and delay-locked loop (DLL) configurations are unchanged.




Figure 2-26. Instruction Cache Throttling Control Register (ICTC)

Table 2-26 describes the bit fields for the ICTC register.

Bits	Name	Description
0–22	_	Reserved. The bits should be cleared.
23–30	INTERVAL	Instruction forwarding interval expressed in processor clocks. When throttling is enabled, the interval field specifies the minimum number of cycles between instructions being dispatched. (MPC7451 dispatches one instruction every INTERVAL cycle.) The minimum interval for throttling control is two cycles. 0x00, 0x01, 0x02 One instruction dispatches every 2 processor clocks. 0x03 One instruction dispatches every 3 processor clocks 0xFF One instruction dispatches every 255 processor clocks.
31	E	Enable instruction throttling 0 Instructions dispatch normally. 1 Only one instruction dispatches every INTERVAL cycles.

Table 2-26. ICTC Field Descriptions

Instruction cache throttling is enabled by setting ICTC[E] and writing the instruction forwarding interval into ICTC[INTERVAL]. Note when instruction cache throttling is enabled to reduce overall junction temperature, the performance does degrade. A context synchronizing instruction should be executed after a move to the ICTC register to ensure that it has taken effect. Enabling, disabling, and changing the instruction forwarding interval affect instruction forwarding immediately.

The ICTC register can be accessed with the **mtspr** and **mfspr** instructions using SPR 1019.

2.1.5.9 Performance Monitor Registers

This section describes the registers used by the performance monitor, which is described in Chapter 11, "Performance Monitor."

2.1.5.9.1 Monitor Mode Control Register 0 (MMCR0)

The monitor mode control register 0 (MMCR0), shown in Figure 2-27, is a 32-bit SPR provided to specify events to be counted and recorded. If the state of MSR[PR] and MSR[PMM] matches a state specified in MMCR0, then counting is enabled see Section 11.4, "Event Counting," for further details. The MMCR0 can be accessed only in supervisor mode. User-level software can read the contents of MMCR0 by issuing an **mfspr** instruction to UMMCR0, described in Section 2.1.5.9.2, "User Monitor Mode Control Register 0 (UMMCR0)."




Figure 2-27. Monitor Mode Control Register 0 (MMCR0)

This register is automatically cleared at power-up. Reading this register does not change its contents. Table 2-27 describes MMCR0 fields.

Table 2 211 Milliotte Flora Decemptions			
Bits	Name	Description	
0	FC	Freeze counters 0 The PMCs are incremented (if permitted by other MMCR bits). 1 The PMCs are not incremented (performance monitor counting is disabled). The processor sets this bit when an enabled condition or event occurs and MMCR0[FCECE] = 1. Note that SIAR is not updated if performance monitor counting is disabled.	
1	FCS	Freeze counters in supervisor mode 0 The PMCs are incremented (if permitted by other MMCR bits). 1 The PMCs are not incremented if MSR[PR] = 0.	
2	FCP	Freeze counters in user mode 0 The PMCs are incremented (if permitted by other MMCR bits). 1 The PMCs are not incremented if MSR[PR] = 1.	
3	FCM1	Freeze counters while mark = 1 0 The PMCs are incremented (if permitted by other MMCR bits). 1 The PMCs are not incremented if MSR[PMM] = 1.	
4	FCM0	Freeze counters while mark = 0 0 The PMCs are incremented (if permitted by other MMCR bits). 1 The PMCs are not incremented if MSR[PMM] = 0.	
5	PMXE	Performance monitor exception enable 0 Performance monitor exceptions are disabled. 1 Performance monitor exceptions are enabled until a performance monitor exception occurs, at which time MMCR0[PMXE] is cleared.	

Table 2-27. MMCR0 Field Descriptions

occurred.

Software can clear PMXE to prevent performance monitor exceptions. Software can also set PMXE and then poll it to determine whether an enabled condition or event

Table 2-27. MMCR0 Field Descriptions (continued)

Bits	Name	Description
6	FCECE	Freeze counters on enabled condition or event The PMCs are incremented (if permitted by other MMCR bits). The PMCs are incremented (if permitted by other MMCR bits) until an enabled condition or event occurs when MMCR0[TRIGGER] = 0, at which time MMCR0[FC] is set. If the enabled condition or event occurs when MMCR0[TRIGGER] = 1, FCECE is treated as if it were 0. The use of the trigger and freeze counter conditions depends on the enabled conditions and events described in Section 11.2, "Performance Monitor Exception."
7–8	TBSEL	Time base selector. Selects the time base bit that can cause a time base transition event (the event occurs when the selected bit changes from 0 to 1). 00 TBL[31] 01 TBL[23] 10 TBL[19] 11 TBL[15] Time base transition events can be used to periodically collect information about processor activity. In multiprocessor systems in which the TB registers are synchronized among processors, time base transition events can be used to correlate the performance monitor data obtained by the several processors. For this use, software must specify the same TBSEL value for all the processors in the system. Because the time-base frequency is implementation-dependent, software should invoke a system service program to obtain the frequency before choosing a value for TBSEL.
9	TBEE	Time base event enable 0 Time-base transition events are disabled. 1 Time-base transition events are enabled. A time-base transition is signaled to the performance monitor if the TB bit specified in MMCR0[TBSEL] changes from 0 to 1. Time-base transition events can be used to freeze the counters (MMCR0[FCECE]), trigger the counters (MMCR0[TRIGGER]), or signal an exception (MMCR0[PMXE]). Changing the bits specified in MMCR0[TBSEL] while MMCR0[TBEE] is enabled may cause a false 0 to 1 transition that signals the specified action (freeze, trigger, or exception) to occur immediately.
10–15	THRESHOLD	Threshold. Contains a threshold value between 0 to 63. Two types of thresholds can be counted. The first type counts any event that lasts longer than the threshold value and uses MMCR2[THRESHMULT] to scale the threshold value by 2 or 32. The second type counts only the events that exceed the threshold value. This type does not use MMCR2[THRESHMULT] to scale the threshold value. By varying the threshold value, software can obtain a profile of the characteristics of the events subject to the threshold. For example, if PMC1 counts cache misses for which the duration exceeds the threshold value, software can obtain the distribution of cache miss durations for a given program by monitoring the program repeatedly using a different threshold value each time.
16	PMC1CE	PMC1 condition enable. Controls whether counter negative conditions due to a negative value in PMC1 are enabled. 0 Counter negative conditions for PMC1 are disabled. 1 Counter negative conditions for PMC1 are enabled. These events can be used to freeze the counters (MMCR0[FCECE]), trigger the counters (MMCR0[TRIGGER]), or signal an exception (MMCR0[PMXE]).

Table 2-27. MMCR0 Field Descriptions (continued)

Bits	Name	Description
17	PMC <i>n</i> CE	PMCn condition enable. Controls whether counter negative conditions due to a negative value in any PMCn (that is, in any PMC except PMC1) are enabled. O Counter negative conditions for all PMCns are disabled. Counter negative conditions for all PMCns are enabled. These events can be used to freeze the counters (MMCR0[FCECE]), trigger the counters (MMCR0[TRIGGER]), or signal an exception (MMCR0[PMXE]).
18	TRIGGER	Trigger Trigger The PMCs are incremented (if permitted by other MMCR bits). PMC1 is incremented (if permitted by other MMCR bits). The PMCns are not incremented until PMC1 is negative or an enabled timebase or event occurs, at which time the PMCns resume incrementing (if permitted by other MMCR bits) and MMCR0[TRIGGER] is cleared. The description of FCECE explains the interaction between TRIGGER and FCECE. Uses of TRIGGER include the following: Resume counting in the PMCns when PMC1 becomes negative without causing a performance monitor exception. Then freeze all PMCs (and optionally cause a performance monitor exception) when a PMCn becomes negative. The PMCns then reflect the events that occurred after PMC1 became negative and before PMCn becomes negative. This use requires the following MMCR0 bit settings. TRIGGER = 1 -PMC1CE = 0 -PMCnCE = 1 -PMXE = 1 (if a performance monitor exception is desired) Resume counting in the PMCns when PMC1 becomes negative, and cause a performance monitor exception without freezing any PMCs. The PMCns then reflect the events that occurred between the time PMC1 became negative and the time the interrupt handler reads them. This use requires the following MMCR0 bit settings. -TRIGGER = 1 -PMC1CE = 0 -PMC1CE = 1 -PMC1CE = 0 -PCECE = 0 -PMXE = 1 The use of the trigger and freeze counter conditions depends on the enabled conditions and events described in Section 11.2, "Performance Monitor Exception."
19–25	PMC1SEL	PMC1 selector. Contains a code (one of at most 128 values) that identifies the event to be counted in PMC1. See Table 11-9.
26–31	PMC2SEL	PMC2 selector. Contains a code (one of at most 64 values) that identifies the event to be counted in PMC2. See Table 11-10.

MMCR0 can be accessed with mtspr and mfspr using SPR 952.

2.1.5.9.2 User Monitor Mode Control Register 0 (UMMCR0)

The contents of MMCR0 are reflected to UMMCR0, which can be read by user-level software. MMCR0 can be accessed with **mfspr** using SPR 936.

2.1.5.9.3 Monitor Mode Control Register 1 (MMCR1)

The monitor mode control register 1 (MMCR1) functions as an event selector for performance monitor counter registers 3, 4, 5, and 6 (PMC3, PMC4, PMC5, PMC6). The MMCR1 register is shown in Figure 2-28.



Figure 2-28. Monitor Mode Control Register 1 (MMCR1)

Bit settings for MMCR1 are shown in Table 2-28. The corresponding events are described in Section 2.1.5.9.8, "Performance Monitor Counter Registers (PMC1–PMC6)."

Bits	Name	Description
0–4	PMC3SELECT	PMC3 selector. Contains a code (one of at most 32 values) that identifies the event to be counted in PMC3. See Table 11-11.
5–9	PMC4SELECT	PMC4 selector. Contains a code (one of at most 32 values) that identifies the event to be counted in PMC4. See Table 11-12.
10–14	PMC5SELECT	PMC5 selector. Contains a code (one of at most 32 values) that identifies the event to be counted in PMC5. See Table 11-13.
15–20	PMC6SELECT	PMC6 selector. Contains a code (one of at most 64 values) that identifies the event to be counted in PMC6. See Table 11-14.
21–31	_	Reserved

Table 2-28. MMCR1 Field Descriptions

MMCR1 can be accessed with **mtspr** and **mfspr** using SPR 956. User-level software can read the contents of MMCR1 by issuing an **mfspr** instruction to UMMCR1, described in Section 2.1.5.9.4, "User Monitor Mode Control Register 1 (UMMCR1)."

2.1.5.9.4 User Monitor Mode Control Register 1 (UMMCR1)

The contents of MMCR1 are reflected to UMMCR1, which can be read by user-level software. MMCR1 can be accessed with **mfspr** using SPR 940.

2.1.5.9.5 Monitor Mode Control Register 2 (MMCR2)

The monitor mode control register 2 (MMCR2) functions as an event selector for performance monitor counter registers 3 and 4 (PMC3 and PMC4). The MMCR2 register is shown in Figure 2-29.




Figure 2-29. Monitor Mode Control Register 2 (MMCR2)

Table 2-29 describes MMCR2 fields.

Table 2-29. MMCR2 Field Descriptions

Bits	Name	Description
0	THRESHMULT	Threshold multiplier Used to extend the range of the THRESHOLD field, MMCR0[10–15]. O Threshold field is multiplied by 2. 1 Threshold field is multiplied by 32.
1–31	_	Reserved

MMCR2 can be accessed with **mtspr** and **mfspr** using SPR 944. User-level software can read the contents of MMCR2 by issuing an **mfspr** instruction to UMMCR2, described in Section 2.1.5.9.6, "User Monitor Mode Control Register 2 (UMMCR2)."

2.1.5.9.6 User Monitor Mode Control Register 2 (UMMCR2)

The contents of MMCR2 are reflected to UMMCR2, which can be read by user-level software. UMMCR2 can be accessed with the **mfspr** instruction using SPR 928.

2.1.5.9.7 Breakpoint Address Mask Register (BAMR)

The breakpoint address mask register (BAMR), shown in Figure 2-30, is used in conjunction with the events that monitor IABR hits.




Figure 2-30. Breakpoint Address Mask Register (BAMR)

Table 2-30 describes BAMR fields.

Bit	Name	Description
0–29	MASK ¹	Used with PMC1 event (PMC1 event 42) that monitor IABR hits. The addresses to be compared for an IABR match are affected by the value in BAMR: • IABR hit (PMC1, event 42) occurs if IABR_CMP (that is, IABR AND BAMR) = instruction_address_compare (that is, EA AND BAMR) IABR_CMP[0-29] = IABR[0-29] AND BAMR[0-29] instruction_addr_cmp[0-29] = instruction_addr[0-29] AND BAMR[0-29] Be aware that breakpoint event 42 of PMC1 can be used to trigger performance monitor exceptions when the performance monitor detects an enabled overflow. This feature supports debug purposes and occurs only when IABR[30] is set. To avoid taking one of the above interrupts, make sure that IABR[30] is cleared.
30–31	_	Reserved

¹ A context synchronizing instruction must follow the mtspr.

BAMR can be accessed with **mtspr** and **mfspr** using SPR 951. For synchronization requirements on the register see Section 2.3.2.4, "Synchronization."

2.1.5.9.8 Performance Monitor Counter Registers (PMC1-PMC6)

PMC1–PMC6, shown in Figure 2-31, are 32-bit counters that can be programmed to generate a performance monitor exception when they overflow.




Figure 2-31. Performance Monitor Counter Registers (PMC1-PMC6)

The bits contained in the PMC registers are described in Table 2-31.

Table 2-31. PMCn Field Descriptions

Bits	Name	Description
0	OV	Overflow When this bit is set, it indicates that this counter has overflowed and reached its maximum value so that PMCn[OV] = 1.
1–31	Counter value	Counter value Indicates the number of occurrences of the specified event.

Counters overflow when the high-order (sign) bit becomes set; that is, they reach the value 2,147,483,648 (0x8000_0000). However, an exception is not generated unless both MMCR0[PMXE] and either MMCR0[PMC1CE] or MMCR0[PMCcCE] are also set as appropriate.

Note that the exception can be masked by clearing MSR[EE]; the performance monitor condition may occur with MSR[EE] cleared, but the exception is not taken until MSR[EE] is set. Setting MMCR0[FCECE] forces counters to stop counting when a counter exception or any enabled condition or event occurs. Setting MMCR0[TRIGGER] forces counters

PMCn (n > 1), to begin counting when PMC1 goes negative or an enabled condition or event occurs.

Software is expected to use the **mtspr** instruction to explicitly set PMC to non-overflowed values. Setting an overflowed value may cause an erroneous exception. For example, if both MMCR0[PMXE] and either MMCR0[PMC1CE] or MMCR0[PMCnCE] are set and the **mtspr** instruction loads an overflow value, an exception may be taken without an event counting having taken place.

The PMC registers can be accessed with the **mtspr** and **mfspr** instructions using the following SPR numbers:

- PMC1 is SPR 953
- PMC2 is SPR 954
- PMC3 is SPR 957
- PMC4 is SPR 958
- PMC5 is SPR 945
- PMC6 is SPR 946

2.1.5.9.9 User Performance Monitor Counter Registers (UPMC1-UPMC6)

The contents of the PMC1–PMC6 are reflected to UPMC1–UPMC6, which can be read by user-level software. The UPMC registers can be read with **mfspr** using the following SPR numbers:

- UPMC1 is SPR 937
- UPMC2 is SPR 938
- UPMC3 is SPR 941
- UPMC4 is SPR 942
- UPMC5 is SPR 929
- UPMC6 is SPR 930

2.1.5.9.10 Sampled Instruction Address Register (SIAR)

The sampled instruction address register (SIAR) is a supervisor-level register that contains the effective address of the last instruction to complete before the performance monitor exception is signaled. The SIAR is shown in Figure 2-32.




Figure 2-32. Sampled Instruction Address Registers (SIAR)

Note that SIAR is not updated:

MPC7451 Processor Register Set

- if performance monitor counting has been disabled by setting MMCR0[FC] or
- if the performance monitor exception has been disabled by clearing MMCR0[PMXE].

SIAR can be accessed with the **mtspr** and **mfspr** instructions using SPR 955.

2.1.5.9.11 User-Sampled Instruction Address Register (USIAR)

The contents of SIAR are reflected to USIAR, which can be read by user-level software. USIAR can be accessed with the **mfspr** instructions using SPR 939.

2.1.5.9.12 Sampled Data Address Register (SDAR) and User-Sampled Data Address Register (USDAR)

The MPC7451 does not implement the sampled data address register (SDAR) or the user-level, read-only USDA registers. Note that in previous processors the SDAR and USDAR registers could be written to by boot code without causing an exception, this is not the case in the MPC7451. A **mtspr** or **mfspr** SDAR or USDAR instruction causes a program exception.

2.1.6 Reset Settings

Table 2-32 shows the state of the registers and other resources after a hard reset and before the first instruction is fetched from address 0xFFF0_0100 (the system reset exception vector). When a register is not initialized at hard reset, the setting is undefined.

Table 2-32. Settings Caused by Hard Reset (Used at Power-On)

Resource	Setting
BAMR	0x0000_0000
BATs	Undefined
Caches (L1/L2)	Disabled. The caches are not invalidated and must be invalidated in software before they are enabled.
CR	0x0000_0000
CTR	0x0000_0000
DABR	Breakpoint is disabled. Address is undefined.
DAR	0x0000_0000
DEC	0xFFFF_FFFF
DSISR	0x0000_0000
EAR	0x0000_0000
FPRs	Undefined
FPSCR	0x0000_0000
GPRs	Undefined

Table 2-32. Settings Caused by Hard Reset (Used at Power-On) (continued)

Resource	Setting
HID0	0x8000_0000
HID1	0x0000_0080 (note that bits 15–18 are set to match the settings of PLL_CFG[0:4] at reset)
IABR	0x0000_0000 (Breakpoint is disabled.)
ICTC	0x0000_0000
ICTRL	0x0000_0000
L2CR	0x0000_0000
L3CR	0x0000_0000
L3PM	0x0000_0000
LDSTCR	0x0000_0000
LR	0x0000_0000
MMCR <i>n</i>	0x0000_0000
MSSCR0	0x0040_0000 0x0000_0000 (except that the ABD (bit 11) and BMODE (bits 16–17) are set depending on setting of BMODE[0:1] at reset)
MSSSR0	0x0000_0000
MSR	0x0000_0040 (only IP set)
PIR	0x0000_0000
PMC <i>n</i>	Undefined
PTEHI	0x0000_0000
PTELO	0x0000_0000
PVR	For the MPC7441, 0x8000_xxxx, where xxxx depends on the revision level, starting at 0200. For the MPC7445, 0x8001_xxxx, where xxxx depends on the revision level, starting at 0100. For the MPC7447, 0x8002_xxxx, where xxxx depends on the revision level, starting at 0100. For the MPC7451, 0x8000_xxxx, where xxxx depends on the revision level, starting at 0200. For the MPC7455, 0x8001_xxxx, where xxxx depends on the revision level, starting at 0100. For the MPC7457, 0x8002_xxxx, where xxxx depends on the revision level, starting at 0100.
Reservation address	Undefined
Reservation flag	Cleared
SDR1	0x0000_0000
SIAR	0x0000_0000
SPRG0-SPGR7	0x0000_0000
SRs	Undefined
SRR0	0x0000_0000
SRR1	0x0000_0000
TBU and TBL	0x0000_0000
TLBs	Undefined
TLBMISS	0x0000_0000

Table 2-32. Settings Caused by Hard Reset (Used at Power-On) (continued)

Resource	Setting
UMMCR <i>n</i>	0x0000_0000
UPMC <i>n</i>	0x0000_0000
USIAR	0x0000_0000
VRs	Undefined
VRSAVE	0x0000_0000
VSCR	0x0001_0000
XER	0x0000_0000

2.2 Operand Conventions

This section describes the operand conventions as they are represented in two levels of the PowerPC architecture—UISA and VEA. Detailed descriptions are provided of conventions used for storing values in registers and memory, accessing PowerPC registers, and representation of data in these registers.

2.2.1 Floating-Point Execution Models—UISA

The IEEE 754 standard defines conventions for 64- and 32-bit arithmetic. The standard requires that single-precision arithmetic be provided for single-precision operands. The standard permits double-precision arithmetic instructions to have either (or both) single-precision or double-precision operands, but states that single-precision arithmetic instructions should not accept double-precision operands.

The PowerPC UISA follows these guidelines:

- Double-precision arithmetic instructions can have single-precision operands but always produce double-precision results.
- Single-precision arithmetic instructions require all operands to be single-precision and always produce single-precision results.

For arithmetic instructions, conversion from double- to single-precision must be done explicitly by software, while conversion from single- to double-precision is done implicitly by the processor.

All implementations of the PowerPC architecture provide the equivalent of the following execution models to ensure that identical results are obtained. The definition of the arithmetic instructions for infinities, denormalized numbers, and NaNs follow conventions described in the following sections.

Although the double-precision format specifies an 11-bit exponent, exponent arithmetic uses two additional bit positions to avoid potential transient overflow conditions. An extra bit is required when denormalized double-precision numbers are prenormalized. A second

bit is required to permit computation of the adjusted exponent value in the following examples when the corresponding exception enable bit is one:

- Underflow during multiplication using a denormalized operand
- Overflow during division using a denormalized divisor

2.2.2 Data Organization in Memory and Data Transfers

Bytes in memory are numbered consecutively starting with 0. Each number is the address of the corresponding byte.

Memory operands can be bytes, half words, words, double words, quad words, or, for the load/store multiple and load/store string instructions, a sequence of bytes or words. The address of a memory operand is the address of its first byte (that is, of its lowest-numbered byte). Operand length is implicit for each instruction.

2.2.3 Alignment and Misaligned Accesses

The operand of a single-register memory access instruction has an alignment boundary equal to its length. An operand's address is misaligned if it is not a multiple of its width.

The concept of alignment is also applied more generally to data in memory. For example, a 12-byte data item is said to be word-aligned if its address is a multiple of four.

Some instructions require their memory operands to have certain alignment. In addition, alignment can affect performance. For single-register memory access instructions, the best performance is obtained when memory operands are aligned.

Instructions are 32 bits (one word) long and must be word-aligned.

The MPC7451 does not provide hardware support for floating-point memory that is not word-aligned. If a floating-point operand is not word-aligned, the MPC7451 invokes an alignment exception, and it is left up to software to break up the offending memory access operation appropriately. In addition, some non-double-word-aligned memory accesses suffer performance degradation as compared to an aligned access of the same type.

In general, floating-point word accesses should always be word-aligned and floating-point double-word accesses should always be double-word-aligned. Frequent use of misaligned accesses is discouraged because they can degrade overall performance.

2.2.4 Floating-Point Operands

The MPC7451 provides hardware support for all single- and double-precision floating-point operations for most value representations and all rounding modes. This architecture provides for hardware to implement a floating-point system as defined in ANSI/IEEE standard 754-1985, *IEEE Standard for Binary Floating Point Arithmetic*.

Instruction Set Summary

Detailed information about the floating-point execution model can be found in Chapter 3, "Operand Conventions," in *The Programming Environments Manual*.

The MPC7451 supports non-IEEE mode when FPSCR[29] is set. In this mode, denormalized numbers are treated in a non-IEEE conforming manner. This is accomplished by delivering results that are forced to the value zero.

2.3 Instruction Set Summary

This chapter describes instructions and addressing modes defined for the MPC7451. These instructions are divided into the following functional categories:

- Integer instructions—These include arithmetic and logical instructions. For more information, see Section 2.3.4.1, "Integer Instructions."
- Floating-point instructions—These include floating-point arithmetic instructions, as well as instructions that affect the floating-point status and control register (FPSCR). For more information, see Section 2.3.4.2, "Floating-Point Instructions."
- Load and store instructions—These include integer and floating-point load and store instructions. For more information, see Section 2.3.4.3, "Load and Store Instructions."
- Flow control instructions—These include branching instructions, condition register logical instructions, trap instructions, and other instructions that affect the instruction flow. For more information, see Section 2.3.4.4, "Branch and Flow Control Instructions."
- Processor control instructions—These instructions are used for synchronizing memory accesses and managing segment registers. For more information, see Section 2.3.4.6, "Processor Control Instructions—UISA," Section 2.3.5.1, "Processor Control Instructions—VEA," and Section 2.3.6.2, "Processor Control Instructions—OEA."
- Memory synchronization instructions—These instructions are used for memory synchronizing. See Section 2.3.4.7, "Memory Synchronization Instructions—UISA," and Section 2.3.5.2, "Memory Synchronization Instructions—VEA," for more information.
- Memory control instructions—These instructions provide control of caches and TLBs. For more information, see Section 2.3.5.3, "Memory Control Instructions—VEA," and Section 2.3.6.3, "Memory Control Instructions—OEA."
- External control instructions—These include instructions for use with special input/output devices. For more information, see Section 2.3.5.4, "Optional External Control Instructions."
- AltiVec instructions—AltiVec technology does not have optional instructions defined, so all instructions listed in the *AltiVec Technology Programming Environments Manual* are implemented for MPC7451. Instructions that are

implementation specific are described in Section 2.6.2, "AltiVec Instructions with Specific Implementations for the MPC7451."

Note that this grouping of instructions does not necessarily indicate the execution unit that processes a particular instruction or group of instructions. This information, which is useful for scheduling instructions most effectively, is provided in Chapter 6, "Instruction Timing."

Integer instructions operate on word operands. Floating-point instructions operate on single-precision and double-precision floating-point operands. AltiVec instructions operate on byte, half-word, word, and quad-word operands. The PowerPC architecture uses instructions that are four bytes long and word-aligned. It provides for byte, half-word, and word operand loads and stores between memory and a set of 32 general-purpose registers (GPRs). It provides for word and double-word operand loads and stores between memory and a set of 32 floating-point registers (FPRs). It also provides for byte, half-word, word, and quad-word operand loads and stores between memory and a set of 32 vector registers (VRs).

Arithmetic and logical instructions do not read or modify memory. To use the contents of a memory location in a computation and then modify the same or another memory location, the memory contents must be loaded into a register, modified, and then written to the target location using load and store instructions.

The description of each instruction includes the mnemonic and a formatted list of operands. To simplify assembly language programming, a set of simplified mnemonics and symbols is provided for some of the frequently-used instructions; see Appendix F, "Simplified Mnemonics," in *The Programming Environments Manual* for a complete list of simplified mnemonics. Programs written to be portable across the various assemblers for the PowerPC architecture should not assume the existence of mnemonics not described in that document.

2.3.1 Classes of Instructions

The MPC7451 instructions belong to one of the following three classes:

- Defined
- Illegal
- Reserved

Note that while the definitions of these terms are consistent among the processors that implement the PowerPC architecture, the assignment of these classifications is not. For example, PowerPC instructions defined for 64-bit implementations are treated as illegal by 32-bit implementations such as the MPC7451.

The class is determined by examining the primary opcode and the extended opcode, if any. If the opcode, or combination of opcode and extended opcode, is not that of a defined instruction or of a reserved instruction, the instruction is illegal.

Instruction encodings that are now illegal can become assigned to instructions in the architecture or can be reserved by being assigned to processor-specific instructions.

2.3.1.1 Definition of Boundedly Undefined

If instructions are encoded with incorrectly set bits in reserved fields, the results on execution can be said to be boundedly undefined. If a user-level program executes the incorrectly coded instruction, the resulting undefined results are bounded in that a spurious change from user to supervisor state is not allowed, and the level of privilege exercised by the program in relation to memory access and other system resources cannot be exceeded. Boundedly undefined results for a given instruction can vary between implementations and between execution attempts in the same implementation.

2.3.1.2 Defined Instruction Class

Defined instructions are guaranteed to be supported in all implementations of the PowerPC architecture, except as stated in the instruction descriptions in Chapter 8, "Instruction Set," of *The Programming Environments Manual*. The MPC7451 provides hardware support for all instructions defined for 32-bit implementations. It does not support the optional **fsqrt**, **fsqrts**, and **tlbia** instructions.

A processor invokes the illegal instruction error handler (part of the program exception) when it encounters a PowerPC instruction that has not been implemented. The instruction can be emulated in software, as required.

A defined instruction can have invalid forms. The MPC7451 provides limited support for instructions represented in an invalid form.

2.3.1.3 Illegal Instruction Class

Illegal instructions can be grouped into the following categories:

 Instructions not defined in the PowerPC architecture. The following primary opcodes are defined as illegal, but can be used in future extensions to the architecture:

Future versions of the PowerPC architecture can define any of these instructions to perform new functions.

• Instructions defined in the PowerPC architecture but not implemented in a specific implementation. For example, instructions that can be executed on 64-bit processors that implement the PowerPC architecture are considered illegal by 32-bit processors such as the MPC7451.

The following primary opcodes are defined for 64-bit implementations only and are illegal on the MPC7451:

- 2, 30, 58, 62
- All unused extended opcodes are illegal. The unused extended opcodes can be determined from information in Section A.4, "Instructions Sorted by Opcode (Binary)," and Section 2.3.1.4, "Reserved Instruction Class." Notice that extended opcodes for instructions defined only for 64-bit implementations are illegal in 32-bit implementations, and vice versa. The following primary opcodes have unused extended opcodes:
 - 17, 19, 31, 59, 63 (Primary opcodes 30 and 62 are illegal for all 32-bit implementations, but as 64-bit opcodes, they have some unused extended opcodes.)
- An instruction consisting of only zeros is guaranteed to be an illegal instruction. This increases the probability that an attempt to execute data or memory that was not initialized invokes the system illegal instruction error handler (a program exception). Note that if only the primary opcode consists of all zeros, the instruction is considered a reserved instruction, as described in Section 2.3.1.4, "Reserved Instruction Class."

The MPC7451 invokes the system illegal instruction error handler (a program exception) when it detects any instruction from this class or any instructions defined only for 64-bit implementations.

See Section 4.6.7, "Program Exception (0x00700)," for additional information about illegal and invalid instruction exceptions. Except for an instruction consisting of binary zeros, illegal instructions are available for additions to the PowerPC architecture.

2.3.1.4 Reserved Instruction Class

Reserved instructions are allocated to specific implementation-dependent purposes not defined by the PowerPC architecture. Attempting to execute a reserved instruction that has not been implemented invokes the illegal instruction error handler (a program exception). See "Program Exception (0x0_0700)," in Chapter 6, "Exceptions," in *The Programming Environments Manual* for information about illegal and invalid instruction exceptions.

The PowerPC architecture defines four types of reserved instructions:

- Instructions in the POWER architecture not part of the PowerPC UISA. For details on POWER architecture incompatibilities and how they are handled by processors that implement the PowerPC architecture, see Appendix B, "POWER Architecture Cross Reference," in *The Programming Environments Manual*.
- Implementation-specific instructions required for the processor to conform to the PowerPC architecture (none of these are implemented in the MPC7451)
- All other implementation-specific instructions
- Architecturally allowed extended opcodes

2.3.2 Addressing Modes

This section provides an overview of conventions for addressing memory and for calculating effective addresses as defined by the PowerPC architecture for 32-bit implementations. For more detailed information, see "Conventions," in Chapter 4, "Addressing Modes and Instruction Set Summary," of *The Programming Environments Manual*.

2.3.2.1 Memory Addressing

A program references memory using the effective (logical) address computed by the processor when it executes a memory access or branch instruction or when it fetches the next sequential instruction.

Bytes in memory are numbered consecutively starting with zero. Each number is the address of the corresponding byte.

2.3.2.2 Memory Operands

Memory operands can be bytes, half words, words, double words, quad words or, for the load/store multiple and load/store string instructions, a sequence of bytes or words. The address of a memory operand is the address of its first byte (that is, of its lowest-numbered byte). Operand length is implicit for each instruction. The PowerPC architecture supports both big-endian and little-endian byte ordering. The default byte and bit ordering is big-endian. See "Byte Ordering," in Chapter 3, "Operand Conventions," of *The Programming Environments Manual* for more information about big- and little-endian byte ordering.

The operand of a single-register memory access instruction has a natural alignment boundary equal to the operand length; that is, the natural address of an operand is an integral multiple of its length. A memory operand is said to be aligned if it is aligned at its natural boundary; otherwise it is misaligned. For a detailed discussion about memory operands, see Chapter 3, "Operand Conventions," of *The Programming Environments Manual*.

2.3.2.3 Effective Address Calculation

An effective address is the 32-bit sum computed by the processor when executing a memory access or branch instruction or when fetching the next sequential instruction. For a memory access instruction, if the sum of the effective address and the operand length exceeds the maximum effective address, the memory operand is considered to wrap around from the maximum effective address through effective address 0, as described in the following paragraphs.

Effective address computations for both data and instruction accesses use 32-bit unsigned binary arithmetic. A carry from bit 0 is ignored.

Load and store operations have the following modes of effective address generation:

- EA = $(\mathbf{r}A|0)$ + offset (including offset = 0) (register indirect with immediate index)
- EA = (rA|0) + rB (register indirect with index)

Refer to Section 2.3.4.3.2, "Integer Load and Store Address Generation," for a detailed description of effective address generation for load and store operations.

Branch instructions have three categories of effective address generation:

- Immediate
- Link register indirect
- Count register indirect

2.3.2.4 Synchronization

The synchronization described in this section refers to the state of the processor that is performing the synchronization.

2.3.2.4.1 Context Synchronization

The System Call (sc) and Return from Interrupt (rfi) instructions perform context synchronization by allowing previously issued instructions to complete before performing a change in context. Execution of one of these instructions ensures the following:

- No higher priority exception exists (sc).
- All previous instructions have completed to a point where they can no longer cause an exception. If a prior memory access instruction causes direct-store error exceptions, the results are guaranteed to be determined before this instruction is executed.
- Previous instructions complete execution in the context (privilege, protection, and address translation) under which they were issued.
- The instructions following the **sc** or **rfi** instruction execute in the context established by these instructions.

Modifying certain registers requires software synchronization to follow certain register dependencies. Table 2-33 defines specific synchronization procedures that are required when using various SPRs and specific bits within SPRs. Context synchronizing instructions that can be used are: **isync**, **sc**, **rfi**, and any exception other than system reset and machine check. If multiple bits are being modified that have different synchronization requirements, the most restrictive requirements can be used. However, a **mtspr** instruction to modify either HID0[ICE] or HID0[ICFI] should not also modify other HID0 bits that requires synchronization.

Table 2-33. Control Registers Synchronization Requirements

Register	Bits	Synchronization Requirements
BAMR	Any	A context synchronizing instruction must follow the mtspr .
DABR	Any	A dssall and sync must precede the mtspr and then a sync and a context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the register.
DBATs	Any	A dssall and sync must precede the mtspr and then a sync and a context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the register.
EAR	Any	A dssall and sync must precede the mtspr and then a sync and a context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing register.

Table 2-33. Control Registers Synchronization Requirements (continued)

Register	Register Bits Synchronization Requirements						
HID0	BHTCLR	A context synchronizing instruction must precede a mtspr and a branch instruction should follow. The branch instruction may be either conditional or unconditional. It ensures that all subsequent branch instructions see the newly initialized BHT values. For correct results, the BHT should be disabled (HID0[BHT] = 0) before setting BHTCLR.					
	BHT	A context synchronizing instruction must follow the mtspr .					
	BTIC						
	DPM						
	FOLD						
	LRSTK						
	NAP						
	NHR						
	SLEEP						
	SPD						
	TBEN						
	DCE	A dssall and sync must precede a mtspr and then a sync and context synchronizing					
	DCFI	struction must follow. Note that if a user is not using the AltiVec data streaming instruction nen a dssall is not necessary prior to accessing the HID0{DCE] or HID0[DCFI] bit.					
	DLOCK						
	NOPDST						
	STEN						
	ICE	A context synchronizing instruction must immediately follow a mtspr . A mtspr instruction for					
	ICFI	IIDO should not modify either of these bits at the same time it modifies another bit that equires additional synchronization.					
	ILOCK	A context synchronizing instruction must precede and follow a mtspr .					
	NOPTI	A mtspr must follow a sync and a context synchronizing instruction.					
	SGE						
	XAEN	A dssall and sync must precede a mtspr and then a sync and a context-synchronizing instruction must follow. Alteration of HID0[XAEN] must be done with caches and translation disabled. The caches and TLBs must be flushed before they are re-enabled after the XAEN bit is altered. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the HID0[XAEN] bit.					
HID1	Any	A sync and context synchronizing instruction must follow a mtspr .					
IABR	Any	A context synchronizing instruction must follow a mtspr.					
IBATs	Any	A context synchronizing instruction must follow a mtspr.					
ICTRL	EDCE	A dssall and sync must precede a mtspr and then a sync and context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the ICTRL[EDCE] bit.					
	ICWL	A context synchronizing instruction must precede and follow a mtspr .					
	EICE						

Table 2-33. Control Registers Synchronization Requirements (continued)

Register	Bits	Synchronization Requirements		
LDSTCR	Any	A dssall and sync must precede a mtspr and then a sync and context synchronizing instruction must follow.Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the register.		
MSR BE		A context synchronizing instruction must follow a mtmsr instruction.		
	VEC			
	FE0			
	FE1			
	FP			
	SE			
	IR	A context synchronizing instruction must follow a mtmsr . When changing the MSR[IR] bit the context synchronizing instruction must reside at both the untranslated and the translated address following the mtmsr .		
	DR	A dssall and sync must precede a mtmsr and then a sync and context synchronizing		
	PR	instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the MSR[DR] or MSR[PR] bit.		
	LE	A dssall and sync must precede an rfi to guarantee a solid context boundary. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the MSR[LE] bit.		
	POW	A dssall and sync must precede a mtmsr instruction and then a context synchronizing instruction must follow.		
MSSCR0	Any	A dssall and sync must precede a mtsp r instruction and then a sync and context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the register.		
SDR1	Any	A dssall and sync must precede a mtspr and then a sync and context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the register.		
L3PM	Any	A sync must precede a mtspr instruction and then a sync and context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the register.		
SR0 – SR15	Any	A dssall and sync must precede a mtsr or mtsrin instruction and then a sync and context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the register.		
Other registers or bits	_	No special synchronization requirements.		

2.3.2.4.2 Execution Synchronization

An instruction is execution synchronizing if all previously initiated instructions appear to have completed before the instruction is initiated or, in the case of **sync** and **isync**, before the instruction completes. For example, the Move to Machine State Register (**mtmsr**) instruction is execution synchronizing. It ensures that all preceding instructions have completed execution and cannot cause an exception before the instruction executes, but

does not ensure subsequent instructions execute in the newly established environment. For example, if the **mtmsr** sets the MSR[PR] bit, unless an **isync** immediately follows the **mtmsr** instruction, a privileged instruction could be executed or privileged access could be performed without causing an exception even though the MSR[PR] bit indicates user mode.

2.3.2.4.3 Instruction-Related Exceptions

There are two kinds of exceptions in the MPC7451—those caused directly by the execution of an instruction and those caused by an asynchronous event (or interrupts). Either can cause components of the system software to be invoked.

Exceptions can be caused directly by the execution of an instruction as follows:

- An attempt to execute an illegal instruction causes the illegal instruction (program exception) handler to be invoked. An attempt by a user-level program to execute the supervisor-level instructions listed below causes the privileged instruction (program exception) handler to be invoked. The MPC7451 provides the following supervisor-level instructions—dcbi, mfmsr, mfspr, mfsr, mfsrin, mtmsr, mtspr, mtsr, mtsrin, rfi, tlbie, and tlbsync. Note that the privilege level of the mfspr and mtspr instructions depends on the SPR encoding.
- Any **mtspr**, **mfspr**, or **mftb** instruction with an invalid SPR (or TBR) field causes an illegal type program exception. Likewise, a program exception is taken if user-level software tries to access a supervisor-level SPR. An **mtspr** instruction executing in supervisor mode (MSR[PR] = 0) with the SPR field specifying PVR (read-only register) executes as a no-op.
- An attempt to access memory that is not available (page fault) causes the ISI or DSI exception handler to be invoked.
- The execution of an **sc** instruction invokes the system call exception handler that permits a program to request the system to perform a service.
- The execution of a trap instruction invokes the program exception trap handler.
- The execution of an instruction that causes a floating-point exception while exceptions are enabled in the MSR invokes the program exception handler.

A detailed description of exception conditions is provided in Chapter 4, "Exceptions."

2.3.3 Instruction Set Overview

This section provides a brief overview of the PowerPC instructions implemented in the MPC7451 and highlights any special information with respect to how the MPC7451 implements a particular instruction. Note that the categories used in this section correspond to those used in Chapter 4, "Addressing Modes and Instruction Set Summary," in *The Programming Environments Manual*. These categorizations are somewhat arbitrary, are provided for the convenience of the programmer, and do not necessarily reflect the PowerPC architecture specification.

Note that some instructions have the following optional features:

- CR Update—The dot (.) suffix on the mnemonic enables the update of the CR.
- Overflow option—The **o** suffix indicates that the overflow bit in the XER is enabled.

2.3.4 PowerPC UISA Instructions

The PowerPC UISA includes the base user-level instruction set (excluding a few user-level cache control, synchronization, and time base instructions), user-level registers, programming model, data types, and addressing modes. This section discusses the instructions defined in the UISA.

2.3.4.1 Integer Instructions

This section describes the integer instructions. These consist of the following:

- Integer arithmetic instructions
- Integer compare instructions
- Integer logical instructions
- Integer rotate and shift instructions

Integer instructions use the content of the GPRs as source operands and place results into GPRs, the XER register, and condition register (CR) fields.

2.3.4.1.1 Integer Arithmetic Instructions

Table 2-34 lists the integer arithmetic instructions for the processors that implement the PowerPC architecture.

Table 2-34. Integer Arithmetic Instructions

Name	Mnemonic	Syntax
Add Immediate	addi	rD,rA,SIMM
Add Immediate Shifted	addis	rD,rA,SIMM
Add	add (add. addo addo.)	rD,rA,rB
Subtract From	subf (subf. subfo subfo.)	rD,rA,rB
Add Immediate Carrying	addic	rD,rA,SIMM
Add Immediate Carrying and Record	addic.	rD,rA,SIMM
Subtract from Immediate Carrying	subfic	rD,rA,SIMM
Add Carrying	addc (addc. addco addco.)	rD,rA,rB
Subtract from Carrying	subfc (subfc. subfco subfco.)	rD,rA,rB
Add Extended	adde (adde. addeo addeo.)	rD,rA,rB
Subtract from Extended	subfe (subfe. subfeo subfeo.)	rD,rA,rB
Add to Minus One Extended	addme (addme. addmeo addmeo.)	rD,rA

Table 2-34. Integer Arithmetic Instructions (continued)

Name	Mnemonic	Syntax
Subtract from Minus One Extended	subfme (subfme. subfmeo subfmeo.)	rD,rA
Add to Zero Extended	addze (addze. addzeo addzeo.)	rD,rA
Subtract from Zero Extended	subfze (subfze. subfzeo subfzeo.)	rD,rA
Negate	neg (neg. nego nego.)	rD,rA
Multiply Low Immediate	mulli	rD,rA,SIMM
Multiply Low Word	mullw (mullw. mullwo mullwo.)	rD,rA,rB
Multiply High Word	mulhw (mulhw.)	rD,rA,rB
Multiply High Word Unsigned	mulhwu (mulhwu.)	rD,rA,rB
Divide Word	divw (divw. divwo divwo.)	rD,rA,rB
Divide Word Unsigned	divwu divwu. divwuo divwuo.	rD,rA,rB

Although there is no Subtract Immediate instruction, its effect can be achieved by using an **addi** instruction with the immediate operand negated. Simplified mnemonics are provided that include this negation. The **subf** instructions subtract the second operand (**r**A) from the third operand (**r**B). Simplified mnemonics are provided in which the third operand is subtracted from the second operand. See Appendix F, "Simplified Mnemonics," in *The Programming Environments Manual* for examples.

The UISA states that an implementation that executes instructions that set the overflow enable bit (OE) or the carry bit (CA) can either execute these instructions slowly or prevent execution of the subsequent instruction until the operation completes. Chapter 6, "Instruction Timing," describes how the MPC7451 handles CR dependencies. The summary overflow bit (SO) and overflow bit (OV) in the XER register are set to reflect an overflow condition of a 32-bit result. This can happen only when OE = 1.

2.3.4.1.2 Integer Compare Instructions

The integer compare instructions algebraically or logically compare the contents of register **r**A with either the zero-extended value of the UIMM operand, the sign-extended value of the SIMM operand, or the contents of **r**B. The comparison is signed for the **cmpi** and **cmp** instructions, and unsigned for the **cmpli** and **cmpl** instructions. Table 2-35 summarizes the integer compare instructions.

Table 2-35. Integer Compare Instructions

Name	Mnemonic	Syntax
Compare Immediate	cmpi	crfD,L,rA,SIMM
Compare	стр	crfD,L,rA,rB
Compare Logical Immediate	cmpli	crfD,L,rA,UIMM
Compare Logical	cmpl	crfD,L,rA,rB

The **crf**D operand can be omitted if the result of the comparison is to be placed in CR0. Otherwise the target CR field must be specified in **crf**D, using an explicit field number.

For information on simplified mnemonics for the integer compare instructions see Appendix F, "Simplified Mnemonics," in *The Programming Environments Manual*.

2.3.4.1.3 Integer Logical Instructions

The logical instructions shown in Table 2-36 perform bit-parallel operations on the specified operands. Logical instructions with the CR updating enabled (uses dot suffix) and instructions **andi.** and **andis.** set CR field CR0 to characterize the result of the logical operation. Logical instructions do not affect XER[SO], XER[OV], or XER[CA].

See Appendix F, "Simplified Mnemonics," in *The Programming Environments Manual* for simplified mnemonic examples for integer logical operations.

Table 2-36. Integer Logical Instructions

Name	Mnemonic	Syntax	Implementation Notes
AND Immediate	andi.	rA,rS,UIMM	_
AND Immediate Shifted	andis.	rA,rS,UIMM	_
OR Immediate	ori	rA,rS,UIMM	The PowerPC architecture defines ori r0,r0,0 as the preferred form for the no-op instruction. The dispatcher discards this instruction and only dispatches it to the completion queue, but not to any execution unit.
OR Immediate Shifted	oris	rA,rS,UIMM	_
XOR Immediate	xori	rA,rS,UIMM	_
XOR Immediate Shifted	xoris	rA,rS,UIMM	_
AND	and (and.)	rA,rS,rB	_
OR	or (or.)	rA,rS,rB	_
XOR	xor (xor.)	rA,rS,rB	_
NAND	nand (nand.)	rA,rS,rB	_
NOR	nor (nor.)	rA,rS,rB	_
Equivalent	eqv (eqv.)	rA,rS,rB	_
AND with Complement	andc (andc.)	rA,rS,rB	_
OR with Complement	orc (orc.)	rA,rS,rB	_
Extend Sign Byte	extsb (extsb.)	rA,rS	_
Extend Sign Half Word	extsh (extsh.)	rA,rS	_
Count Leading Zeros Word	cntlzw (cntlzw.)	rA,rS	_

2.3.4.1.4 Integer Rotate and Shift Instructions

Rotation operations are performed on data from a GPR, and the result, or a portion of the result, is returned to a GPR. See Appendix F, "Simplified Mnemonics," in *The Programming Environments Manual* for a complete list of simplified mnemonics that allows simpler coding of often-used functions such as clearing the leftmost or rightmost bits of a register, left justifying or right justifying an arbitrary field, and simple rotates and shifts.

Integer rotate instructions rotate the contents of a register. The result of the rotation is either inserted into the target register under control of a mask (if a mask bit is 1 the associated bit of the rotated data is placed into the target register, and if the mask bit is 0 the associated bit in the target register is unchanged), or ANDed with a mask before being placed into the target register.

The integer rotate instructions are summarized in Table 2-37.

Name	Mnemonic	Syntax
Rotate Left Word Immediate then AND with Mask	rlwinm (rlwinm.)	rA,rS,SH,MB,ME
Rotate Left Word then AND with Mask	rlwnm (rlwnm.)	rA,rS,rB,MB,ME
Rotate Left Word Immediate then Mask Insert	rlwimi (rlwimi.)	rA,rS,SH,MB,ME

Table 2-37. Integer Rotate Instructions

The integer shift instructions perform left and right shifts. Immediate-form logical (unsigned) shift operations are obtained by specifying masks and shift values for certain rotate instructions. Simplified mnemonics (shown in Appendix F, "Simplified Mnemonics," in *The Programming Environments Manual*) are provided to make coding of such shifts simpler and easier to understand.

Multiple-precision shifts can be programmed as shown in Appendix C, "Multiple-Precision Shifts," in *The Programming Environments Manual*. The integer shift instructions are summarized in Table 2-38.

Name	Mnemonic	Syntax
Shift Left Word	slw (slw.)	rA,rS,rB
Shift Right Word	srw (srw.)	rA,rS,rB
Shift Right Algebraic Word Immediate	srawi (srawi.)	rA,rS,SH
Shift Right Algebraic Word	sraw (sraw.)	rA,rS,rB

Table 2-38. Integer Shift Instructions

2.3.4.2 Floating-Point Instructions

This section describes the floating-point instructions, which include the following:

- Floating-point arithmetic instructions
- Floating-point multiply-add instructions

- Floating-point rounding and conversion instructions
- Floating-point compare instructions
- Floating-point status and control register instructions
- Floating-point move instructions

See Section 2.3.4.3, "Load and Store Instructions," for information about floating-point loads and stores.

The PowerPC architecture supports a floating-point system as defined in the IEEE 754 standard, but requires software support to conform with that standard. All floating-point operations conform to the IEEE 754 standard, except if software sets the non-IEEE mode bit (FPSCR[NI]).

2.3.4.2.1 Floating-Point Arithmetic Instructions

The floating-point arithmetic instructions are summarized in Table 2-39.

Name **Mnemonic Syntax** Floating Add (Double-Precision) fadd fadd.) frD,frA,frB Floating Add Single frD,frA,frB fadds fadds.) Floating Subtract (Double-Precision) fsub (fsub.) frD,frA,frB Floating Subtract Single frD,frA,frB fsubs (fsubs.) Floating Multiply (Double-Precision) frD,frA,frC fmul (fmul.) Floating Multiply Single frD,frA,frC fmuls (fmuls.) Floating Divide (Double-Precision) frD,frA,frB fdiv fdiv.) Floating Divide Single fdivs (fdivs.) frD,frA,frB Floating Reciprocal Estimate Single 1 frD,frB fres (fres.) Floating Reciprocal Square Root Estimate¹ frsqrte (frsqrte.) frD,frB

Table 2-39. Floating-Point Arithmetic Instructions

Floating Select¹

All single-precision arithmetic instructions are performed using a double-precision format. The floating-point architecture is a single-pass implementation for double-precision products. In most cases, a single-precision instruction using only single-precision operands, in double-precision format, has the same latency as its double-precision equivalent.

fsel

frD,frA,frC,frB

2.3.4.2.2 Floating-Point Multiply-Add Instructions

These instructions combine multiply and add operations without an intermediate rounding operation. The floating-point multiply-add instructions are summarized in Table 2-40.

¹ These instructions are optional in the PowerPC architecture.

Table 2-40. Floating-Point Multiply-Add Instructions

Name	Mnemonic	Syntax
Floating Multiply-Add (Double-Precision)	fmadd (fmadd.)	frD,frA,frC,frB
Floating Multiply-Add Single	fmadds (fmadds.)	frD,frA,frC,frB
Floating Multiply-Subtract (Double-Precision)	fmsub (fmsub.)	frD,frA,frC,frB
Floating Multiply-Subtract Single	fmsubs (fmsubs.)	frD,frA,frC,frB
Floating Negative Multiply-Add (Double-Precision)	fnmadd (fnmadd.)	frD,frA,frC,frB
Floating Negative Multiply-Add Single	fnmadds (fnmadds.)	frD,frA,frC,frB
Floating Negative Multiply-Subtract (Double-Precision)	fnmsub (fnmsub.)	frD,frA,frC,frB
Floating Negative Multiply-Subtract Single	fnmsubs (fnmsubs.)	frD,frA,frC,frB

2.3.4.2.3 Floating-Point Rounding and Conversion Instructions

The Floating Round to Single-Precision (**frsp**) instruction is used to truncate a 64-bit double-precision number to a 32-bit single-precision floating-point number. The floating-point convert instructions convert a 64-bit double-precision floating-point number to a 32-bit signed integer number.

Examples of uses of these instructions to perform various conversions can be found in Appendix D, "Floating-Point Models," in *The Programming Environments Manual*.

Table 2-41. Floating-Point Rounding and Conversion Instructions

Name	Mnemonic	Syntax
Floating Round to Single	frsp (frsp.)	frD,frB
Floating Convert to Integer Word	fctiw (fctiw.)	frD,frB
Floating Convert to Integer Word with Round toward Zero	fctiwz (fctiwz.)	frD,frB

2.3.4.2.4 Floating-Point Compare Instructions

Floating-point compare instructions compare the contents of two floating-point registers. The comparison ignores the sign of zero (that is +0 = -0). The floating-point compare instructions are summarized in Table 2-42.

Table 2-42. Floating-Point Compare Instructions

Name	Mnemonic	Syntax
Floating Compare Unordered	fcmpu	crfD,frA,frB
Floating Compare Ordered	fcmpo	crfD,frA,frB

2.3.4.2.5 Floating-Point Status and Control Register Instructions

Every FPSCR instruction appears to synchronize the effects of all floating-point instructions executed by a given processor. Executing an FPSCR instruction ensures that all floating-point instructions previously initiated by the given processor appear to have completed before the FPSCR instruction is initiated and that no subsequent floating-point instructions appear to be initiated by the given processor until the FPSCR instruction has completed. The FPSCR instructions are summarized in Table 2-43.

Name	Mnemonic	Syntax
Move from FPSCR	mffs (mffs.)	frD
Move to Condition Register from FPSCR	mcrfs	crfD,crfS
Move to FPSCR Field Immediate	mtfsfi (mtfsfi.)	crf D,IMM
Move to FPSCR Fields	mtfsf (mtfsf.)	FM ,fr B
Move to FPSCR Bit 0	mtfsb0 (mtfsb0.)	crb D
Move to FPSCR Bit 1	mtfsb1 (mtfsb1.)	crb D

Table 2-43. Floating-Point Status and Control Register Instructions

Implementation Note—The PowerPC architecture states that in some implementations, the Move to FPSCR Fields (**mtfsf**) instruction can perform more slowly when only some of the fields are updated as opposed to all of the fields. In the MPC7451, there is no degradation of performance.

2.3.4.2.6 Floating-Point Move Instructions

Floating-point move instructions copy data from one FPR to another. The floating-point move instructions do not modify the FPSCR. The CR update option in these instructions controls the placing of result status into CR1. Table 2-44 summarizes the floating-point move instructions.

Name	Mnemonic	Syntax
Floating Move Register	fmr (fmr.)	frD,frB
Floating Negate	fneg (fneg.)	frD,frB
Floating Absolute Value	fabs (fabs.)	frD,frB
Floating Negative Absolute Value	fnabs (fnabs.)	frD,frB

Table 2-44. Floating-Point Move Instructions

2.3.4.3 Load and Store Instructions

Load and store instructions are issued and translated in program order; however, the accesses can occur out of order. Synchronizing instructions are provided to enforce strict ordering. This section describes the load and store instructions, which consist of the following:

- Integer load instructions
- Integer store instructions
- Integer load and store with byte-reverse instructions
- Integer load and store multiple instructions
- Floating-point load instructions
- Floating-point store instructions
- Memory synchronization instructions

Implementation Note—The following describes how the MPC7451 handles misalignment:

The MPC7451 provides hardware support for misaligned memory accesses. It performs those accesses within a single cycle if the operand lies within a double-word boundary. Misaligned memory accesses that cross a double-word boundary degrade performance.

Although many misaligned memory accesses are supported in hardware, the frequent use of them is discouraged because they can compromise the overall performance of the processor. Only one outstanding misalignment at a time is supported which means it is non-pipelined.

Accesses that cross a translation boundary can be restarted. That is, a misaligned access that crosses a page boundary is completely restarted if the second portion of the access causes a page fault. This can cause the first access to be repeated.

On some processors, such as the MPC603e, a TLB reload operation causes an instruction restart. On the MPC7451, TLB reloads are performed transparently (if hardware table search operations are enabled—HID0[STEN] = 0) and only a page fault causes a restart. If software table searching is enabled (HID0[STEN] = 1) on the MPC7451, a TLB miss causes an instruction restart (as it causes a TLB miss exception)

2.3.4.3.1 Self-Modifying Code

When a processor modifies a memory location that can be contained in the instruction cache, software must ensure that memory updates are visible to the instruction fetching mechanism. This can be achieved by executing the following instruction sequence (using either **dcbst** or **dcbf**):

These operations are required because the data cache is a write-back cache. Because instruction fetching bypasses the data cache, changes to items in the data cache can not be

reflected in memory until the fetch operations complete. The **sync** after the **icbi** is required to ensure that the **icbi** invalidation has completed in the instruction cache.

Special care must be taken to avoid coherency paradoxes in systems that implement unified secondary caches (like the MPC7451), and designers should carefully follow the guidelines for maintaining cache coherency that are provided in the VEA, and discussed in Chapter 5, "Cache Model and Memory Coherency," in *The Programming Environments Manual*.

2.3.4.3.2 Integer Load and Store Address Generation

Integer load and store operations generate effective addresses using register indirect with immediate index mode, register indirect with index mode, or register indirect mode. See Section 2.3.2.3, "Effective Address Calculation," for information about calculating effective addresses. Note that in some implementations, operations that are not naturally aligned can suffer performance degradation. Refer to Section 4.6.6, "Alignment Exception (0x00600)," for additional information about load and store address alignment exceptions.

2.3.4.3.3 Register Indirect Integer Load Instructions

For integer load instructions, the byte, half word, word, or double word addressed by the EA (effective address) is loaded into $\mathbf{r}D$. Many integer load instructions have an update form, in which $\mathbf{r}A$ is updated with the generated effective address. For these forms, if $\mathbf{r}A \neq 0$ and $\mathbf{r}A \neq \mathbf{r}D$ (otherwise invalid), the EA is placed into $\mathbf{r}A$ and the memory element (byte, half word, word, or double word) addressed by the EA is loaded into $\mathbf{r}D$. Note that the PowerPC architecture defines load with update instructions with operand $\mathbf{r}A = 0$ or $\mathbf{r}A = \mathbf{r}D$ as invalid forms.

Implementation Notes—The following notes describe the MPC7451 implementation of integer load instructions:

- The PowerPC architecture cautions programmers that some implementations of the architecture can execute the load half algebraic (**lha**, **lhax**) instructions with greater latency than other types of load instructions. This is not the case for the MPC7451; these instructions operate with the same latency as other load instructions.
- The PowerPC architecture cautions programmers that some implementations of the architecture can run the load/store byte-reverse (**lhbrx**, **lbrx**, **sthbrx**, **stwbrx**) instructions with greater latency than other types of load/store instructions. This is not the case for the MPC7451. These instructions operate with the same latency as the other load/store instructions.
- The PowerPC architecture describes some preferred instruction forms for load and store multiple instructions and integer move assist instructions that can perform better than other forms in some implementations. None of these preferred forms affect instruction performance on the MPC7451. Usage of load/store string instruction is discouraged.

rD,d(rA)

rD,rA,rB

• The PowerPC architecture defines the **lwarx** and **stwcx.** as a way to update memory atomically. In the MPC7451, reservations are made on behalf of aligned 32-byte sections of the memory address space. Executing **lwarx** and **stwcx.** to a page marked write-through does cause a DSI exception if the page is marked cacheable write-through (WIM = 10x) or caching-inhibited (WIM = x1x), but as with other memory accesses, DSI exceptions can result for other reasons such as a protection violations or page faults.

Table 2-45 summarizes the integer load instructions.

Mnemonic Name **Syntax** Load Byte and Zero lbz rD,d(rA) Load Byte and Zero Indexed **Ibzx** rD,rA,rB Load Byte and Zero with Update rD,d(rA)lbzu Load Byte and Zero with Update Indexed **Ibzux** rD,rA,rB Load Half Word and Zero lhz rD,d(rA)Load Half Word and Zero Indexed lhzx rD,rA,rB Load Half Word and Zero with Update rD,d(rA) lhzu Load Half Word and Zero with Update Indexed **Ihzux** rD,rA,rB Load Half Word Algebraic lha rD,d(rA) Load Half Word Algebraic Indexed lhax rD,rA,rB Load Half Word Algebraic with Update lhau rD,d(rA)Load Half Word Algebraic with Update Indexed Ihaux rD,rA,rB Load Word and Zero rD,d(rA) lwz Load Word and Zero Indexed rD,rA,rB **Iwzx**

Table 2-45. Integer Load Instructions

2.3.4.3.4 Integer Store Instructions

Load Word and Zero with Update

Load Word and Zero with Update Indexed

For integer store instructions, the contents of $\mathbf{r}S$ are stored into the byte, half word, word or double word in memory addressed by the EA (effective address). Many store instructions have an update form, in which $\mathbf{r}A$ is updated with the EA. For these forms, the following rules apply:

lwzu

lwzux

- If $\mathbf{r}A \neq 0$, the effective address is placed into $\mathbf{r}A$.
- If rS = rA, the contents of register rS are copied to the target memory element, then the generated EA is placed into rA (rS).

The PowerPC architecture defines store with update instructions with $\mathbf{r}A = 0$ as an invalid form. In addition, it defines integer store instructions with the CR update option enabled

(Rc field, bit 31, in the instruction encoding = 1) to be an invalid form. Table 2-46 summarizes the integer store instructions.

Mnemonic Syntax Name Store Byte rS,d(rA) stb Store Byte Indexed stbx rS,rA,rB Store Byte with Update rS,d(rA) stbu Store Byte with Update Indexed rS,rA,rB stbux Store Half Word rS,d(rA) sth Store Half Word Indexed sthx rS,rA,rB Store Half Word with Update rS,d(rA) sthu rS,rA,rB Store Half Word with Update Indexed sthux

stw

stwx

stwu

stwux

rS,d(rA)

rS,rA,rB

rS,d(rA)

rS,rA,rB

Table 2-46. Integer Store Instructions

2.3.4.3.5 Integer Store Gathering

Store Word

Store Word Indexed

Store Word with Update

Store Word with Update Indexed

The MPC7451 performs store gathering for write-through accesses to nonguarded space or to cache-inhibited stores to nonguarded space if the requirements described in Section 3.1.2.3, "Store Gathering/Merging," are met. These stores are combined in the load/store unit (LSU) to form a double word or quad word and are sent out on the system bus as a single operation. However, stores can be gathered only if the successive stores that meet the criteria are queued and pending. The MPC7451 also performs store merging as described in Section 3.1.2.3, "Store Gathering/Merging."

Store gathering takes place regardless of the address order of the stores. The store gathering and merging feature is enabled by setting HID0[SGE].

If store gathering is enabled and the stores do not fall under the above categories, an **eieio** or **sync** instruction must be used to prevent two stores from being gathered.

2.3.4.3.6 Integer Load and Store with Byte-Reverse Instructions

Table 2-47 describes integer load and store with byte-reverse instructions. When used in a system operating with the default big-endian byte order, these instructions have the effect of loading and storing data in little-endian order. Likewise, when used in a system operating with little-endian byte order, these instructions have the effect of loading and storing data in big-endian order. For more information about big-endian and little-endian byte ordering, see "Byte Ordering," in Chapter 3, "Operand Conventions," in the *Programming Environments Manual*.

Table 2-47. Integer Load and Store with Byte-Reverse Instructions

Name	Mnemonic	Syntax
Load Half Word Byte-Reverse Indexed	Ihbrx	rD,rA,rB
Load Word Byte-Reverse Indexed	lwbrx	rD,rA,rB
Store Half Word Byte-Reverse Indexed	sthbrx	rS,rA,rB
Store Word Byte-Reverse Indexed	stwbrx	rS,rA,rB

2.3.4.3.7 Integer Load and Store Multiple Instructions

The load/store multiple instructions are used to move blocks of data to and from the GPRs. The load multiple and store multiple instructions can have operands that require memory accesses crossing a 4-Kbyte page boundary. As a result, these instructions can be interrupted by a DSI exception associated with the address translation of the second page.

The PowerPC architecture defines the Load Multiple Word (lmw) instruction with rA in the range of registers to be loaded as an invalid form.

Table 2-48. Integer Load and Store Multiple Instructions

Name	Mnemonic	Syntax
Load Multiple Word	lmw	rD,d(rA)
Store Multiple Word	stmw	rS,d(rA)

2.3.4.3.8 Integer Load and Store String Instructions

The integer load and store string instructions allow movement of data from memory to registers or from registers to memory without concern for alignment. These instructions can be used for a short move between arbitrary memory locations or to initiate a long move between misaligned memory fields. However, in some implementations, these instructions are likely to have greater latency and take longer to execute, perhaps much longer, than a sequence of individual load or store instructions that produce the same results. Table 2-49 summarizes the integer load and store string instructions.

Table 2-49. Integer Load and Store String Instructions

Name	Mnemonic	Syntax
Load String Word Immediate	Iswi	rD,rA,NB
Load String Word Indexed	Iswx	rD,rA,rB
Store String Word Immediate	stswi	rS,rA,NB
Store String Word Indexed	stswx	rS,rA,rB

In the MPC7451 implementation operating with little-endian byte order, execution of a load or string instruction will take an alignment exception.

Load string and store string instructions can involve operands that are not word-aligned.

For load/store string operations, the MPC7451 does not combine register values to reduce the number of discrete accesses. However, if store gathering is enabled and the accesses fall under the criteria for store gathering the stores can be combined to enhance performance. At a minimum, additional cache access cycles are required. Usage of load/store string instructions is discouraged.

2.3.4.3.9 Floating-Point Load and Store Address Generation

Floating-point load and store operations generate effective addresses using the register indirect with immediate index addressing mode and register indirect with index addressing mode. Floating-point loads and stores are not supported for direct-store accesses. The use of floating-point loads and stores for direct-store access results in an alignment exception.

There are two forms of the floating-point load instruction—single-precision and double-precision operand formats. Because the FPRs support only the floating-point double-precision format, single-precision floating-point load instructions convert single-precision data to double-precision format before loading an operand into an FPR.

Implementation Note—The MPC7451 treats exceptions as follows:

• The FPU can be run in two different modes—Ignore exceptions mode (MSR[FE0] = MSR[FE1] = 0) and precise mode (any other settings for MSR[FE0,FE1]). For the MPC7451, ignore exceptions mode allows floating-point instructions to complete earlier and thus can provide better performance than precise mode.

The floating-point load and store indexed instructions (**lfsx**, **lfsux**, **lfdx**, **lfdux**, **stfsx**, **stfsux**, **stfdx**, **stfdux**) are invalid when the Rc bit is one. The PowerPC architecture defines a load with update instruction with $\mathbf{r}A = 0$ as an invalid form. Table 2-50 summarizes the floating-point load instructions.

Name	Mnemonic	Syntax
Load Floating-Point Single	Ifs	frD,d(rA)
Load Floating-Point Single Indexed	lfsx	frD,rA,rB
Load Floating-Point Single with Update	lfsu	frD,d(rA)
Load Floating-Point Single with Update Indexed	Ifsux	frD,rA,rB
Load Floating-Point Double	lfd	frD,d(rA)
Load Floating-Point Double Indexed	lfdx	frD,rA,rB
Load Floating-Point Double with Update	lfdu	frD,d(rA)
Load Floating-Point Double with Update Indexed	lfdux	frD,rA,rB

Table 2-50. Floating-Point Load Instructions

2.3.4.3.10 Floating-Point Store Instructions

This section describes floating-point store instructions. There are three basic forms of the store instruction—single-precision, double-precision, and integer. The integer form is supported by the optional **stfiwx** instruction. Because the FPRs support only floating-point, double-precision format for floating-point data, single-precision floating-point store instructions convert double-precision data to single-precision format before storing the operands. Table 2-51 summarizes the floating-point store instructions.

Table 2-51. Floating-Point Store Instructions

Name	Mnemonic	Syntax
Store Floating-Point Single	stfs	frS,d(rA)
Store Floating-Point Single Indexed	stfsx	frS,r B
Store Floating-Point Single with Update	stfsu	frS,d(rA)
Store Floating-Point Single with Update Indexed	stfsux	frS,r B
Store Floating-Point Double	stfd	frS,d(rA)
Store Floating-Point Double Indexed	stfdx	frS,rB
Store Floating-Point Double with Update	stfdu	frS,d(rA)
Store Floating-Point Double with Update Indexed	stfdux	frS,r B
Store Floating-Point as Integer Word Indexed ¹	stfiwx	frS,rB

¹ The **stfiwx** instruction is optional to the PowerPC architecture

Some floating-point store instructions require conversions in the LSU. Table 2-52 shows conversions the LSU makes when executing a Store Floating-Point Single instruction.

Table 2-52. Store Floating-Point Single Behavior

FPR Precision	Data Type	Action
Single	Normalized	Store
Single	Denormalized	Store
Single	Zero, infinity, QNaN	Store
Single	SNaN	Store
Double	Normalized	If (exp ≤ 896) then Denormalize and Store else Store
Double	Denormalized	Store zero
Double	Zero, infinity, QNaN	Store
Double	SNaN	Store

Table 2-53 shows the conversions made when performing a Store Floating-Point Double instruction. Most entries in the table indicate that the floating-point value is simply stored. Only in a few cases are any other actions taken.

Table 2-53. Store Floating-Point Double Behavior

FPR Precision	Data Type	Action
Single	Normalized	Store
Single	Denormalized	Normalize and Store
Single	Zero, infinity, QNaN	Store
Single	SNaN	Store
Double	Normalized	Store
Double	Denormalized	Store
Double	Zero, infinity, QNaN	Store
Double	SNaN	Store

Architecturally, all floating-point numbers are represented in double-precision format within the MPC7451. Execution of a store floating-point single (**stfs**, **stfsu**, **stfsu**, **stfsu**) instruction requires conversion from double- to single-precision format. If the exponent is not greater than 896, this conversion requires denormalization. The MPC7451 supports this denormalization by shifting the mantissa one bit at a time. Anywhere from 1 to 23 clock cycles are required to complete the denormalization, depending upon the value to be stored.

Because of how floating-point numbers are implemented in the MPC7451, there is also a case when execution of a store floating-point double (**stfd**, **stfdu**, **stfdu**, **stfdu**) instruction can require internal shifting of the mantissa. This case occurs when the operand of a store floating-point double instruction is a denormalized single-precision value. The value could be the result of a load floating-point single instruction, a single-precision arithmetic instruction, or a floating round to single-precision instruction. In these cases, shifting the mantissa takes from 1 to 23 clock cycles, depending upon the value to be stored. These cycles are incurred during the store.

2.3.4.4 Branch and Flow Control Instructions

Some branch instructions can redirect instruction execution conditionally based on the value of bits in the CR. When the processor encounters one of these instructions, it scans the execution pipelines to determine whether an instruction in progress can affect the particular CR bit. If no interlock is found, the branch can be resolved immediately by checking the bit in the CR and taking the action defined for the branch instruction.

2.3.4.4.1 Branch Instruction Address Calculation

Branch instructions can alter the sequence of instruction execution. Instruction addresses are always assumed to be word aligned; the processors that ignore the two low-order bits of the generated branch target address.

Branch instructions compute the EA of the next instruction address using the following addressing modes:

- Branch relative
- Branch conditional to relative address
- Branch to absolute address
- Branch conditional to absolute address
- Branch conditional to link register
- Branch conditional to count register

Note that in the MPC7451, all branch instructions (**b**, **ba**, **bl**, **bla**, **bc**, **bca**, **bcl**, **bcla**, **bclr**, **bclr**, **bcctr**, **bcctr**) are executed in the BPU and condition register logical instructions (**crand**, **cror**, **crxor**, **crnand**, **crnor**, **crandc**, **creqv**, **crorc**, and **mcrf**) are executed by the IU2. Some of these instructions can redirect instruction execution conditionally on the value of CR, CTR, or LR bits. When the CR bits resolve, the branch instruction is either marked as correct or mispredicted. Correcting a mispredicted branch requires that the MPC7451 flush speculatively executed instructions and restore the machine state to immediately after the branch. This correction can be done when all non-speculative instructions older than the mispredicting branch have completed.

2.3.4.4.2 Branch Instructions

Table 2-54 lists the branch instructions provided by the processors that implement the PowerPC architecture. To simplify assembly language programming, a set of simplified mnemonics and symbols is provided for the most frequently used forms of branch conditional, compare, trap, rotate and shift, and certain other instructions. See Appendix F, "Simplified Mnemonics," in the *Programming Environments Manual* for a list of simplified mnemonic examples.

NameMnemonicSyntaxBranchb (ba bl bla)target_addrBranch Conditionalbc (bca bcl bcla)BO,BI,target_addrBranch Conditional to Link RegisterbcIr (bcIrl)BO,BIBranch Conditional to Count Registerbcctr (bcctrl)BO,BI

Table 2-54. Branch Instructions

2.3.4.4.3 Condition Register Logical Instructions

Condition register logical instructions, shown in Table 2-55, and the Move Condition Register Field (**mcrf**) instruction are also defined as flow control instructions.

Table 2-55. Condition Register Logical Instructions

Name	Mnemonic	Syntax
Condition Register AND	crand	crbD,crbA,crbB
Condition Register OR	cror	crbD,crbA,crbB
Condition Register XOR	crxor	crbD,crbA,crbB
Condition Register NAND	crnand	crbD,crbA,crbB
Condition Register NOR	crnor	crbD,crbA,crbB
Condition Register Equivalent	creqv	crbD,crbA, crbB
Condition Register AND with Complement	crandc	crbD,crbA, crbB
Condition Register OR with Complement	crorc	crbD,crbA, crbB
Move Condition Register Field	mcrf	crfD,crfS

Note that if the LR update option is enabled for any of these instructions, the PowerPC architecture defines these forms of the instructions as invalid.

2.3.4.4.4 Trap Instructions

The trap instructions shown in Table 2-56 are provided to test for a specified set of conditions. If any of the conditions tested by a trap instruction are met, the system trap type program exception is taken. For more information, see Section 4.6.7, "Program Exception (0x00700)." If the tested conditions are not met, instruction execution continues normally.

Table 2-56. Trap Instructions

Name	Mnemonic	Syntax
Trap Word Immediate	twi	TO,rA,SIMM
Trap Word	tw	TO,rA,rB

See Appendix F, "Simplified Mnemonics," in *The Programming Environments Manual* for a complete set of simplified mnemonics.

2.3.4.5 System Linkage Instruction—UISA

The System Call (sc) instruction permits a program to call on the system to perform a service; see Table 2-57 and also Section 2.3.6.1, "System Linkage Instructions—OEA," for additional information.

Table 2-57. System Linkage Instruction—UISA

Name	Mnemonic	Syntax
System Call	sc	_

Executing this instruction causes the system call exception handler to be evoked. For more information, see Section 4.6.10, "System Call Exception (0x00C00)."

2.3.4.6 Processor Control Instructions—UISA

Processor control instructions are used to read from and write to the condition register (CR), machine state register (MSR), and special-purpose registers (SPRs). See Section 2.3.5.1, "Processor Control Instructions—VEA," for the **mftb** instruction and Section 2.3.6.2, "Processor Control Instructions—OEA," for information about the instructions used for reading from and writing to the MSR and SPRs.

2.3.4.6.1 Move to/from Condition Register Instructions

Table 2-58 summarizes the instructions for reading from or writing to the condition register.

Table 2-58. Move to/from Condition Register Instructions

Name	Mnemonic	Syntax
Move to Condition Register Fields	mtcrf	CRM,rS
Move to Condition Register from XER	mcrxr	crf D
Move from Condition Register	mfcr	r D

Implementation Note—The PowerPC architecture indicates that in some implementations the Move to Condition Register Fields (**mtcrf**) instruction can perform more slowly when only a portion of the fields are updated as opposed to all of the fields. The condition register access latency for the MPC7451 is the same in both cases, if multiple fields are affected. Note that **mtcr**f single field is handled in the IU1s and latency may be lower if a **mtcrf** multi is split into its component single field pieces by the compiler.

2.3.4.6.2 Move to/from Special-Purpose Register Instructions (UISA)

Table 2-59 lists the **mtspr** and **mfspr** instructions.

Table 2-59. Move to/from Special-Purpose Register Instructions (UISA)

Name	Mnemonic	Syntax
Move to Special-Purpose Register	mtspr	SPR,rS
Move from Special-Purpose Register	mfspr	rD,SPR

Table 2-60 lists the SPR numbers for user-level PowerPC SPR accesses.

Encodings for the MPC7451-specific user-level SPRs are listed in Table 2-61.

Table 2-60. User-level PowerPC SPR Encodings

Degister Name		SPR 1		A		
Register Name	Decimal	spr[5–9]	spr[0-4]	Access	mfspr/mtspr	
CTR	9	00000	01001	User (UISA)	Both	
LR	8	00000	01000	User (UISA)	Both	
TBL ²	268	01000	01100	User (VEA)	mftb	
TBU ²	269	01000	01101	User (VEA)	mftb	
VRSAVE ³	256	01000	00000	User (AltiVec/UISA)	Both	
XER	1	00000	00001	User (UISA)	Both	

Note that the order of the two 5-bit halves of the SPR number is reversed compared with actual instruction coding. For mtspr and mfspr instructions, the SPR number coded in assembly language does not appear directly as a 10-bit binary number in the instruction. The number coded is split into two 5-bit halves that are reversed in the instruction, with the high-order five bits appearing in bits 16–20 of the instruction and the low-order five bits in bits 11–15.

Table 2-61. User-level SPR Encodings for MPC7451-Defined Registers

Register		SPR ¹	Access	mfspr/mtspr	
Name	Decimal	spr[5–9]	spr[0-4]	Access	mispi/mispi
UMMCR0	936	11101	01000	User	mfspr
UMMCR1	940	11101	01100	User	mfspr
UMMCR2	928	11101	00000	User	mfspr
UPMC1	937	11101	01001	User	mfspr
UPMC2	938	11101	01010	User	mfspr
UPMC3	941	11101	01101	User	mfspr
UPMC4	942	11101	01110	User	mfspr
UPMC5	929	11101	00001	User	mfspr
UPMC6	930	11101	00010	User	mfspr
USIAR	939	11101	01011	User	mfspr

Note that the order of the two 5-bit halves of the SPR number is reversed compared with actual instruction coding. For mtspr and mfspr instructions, the SPR number coded in assembly language does not appear directly as a 10-bit binary number in the instruction. The number coded is split into two 5-bit halves that are reversed in the instruction, with the high-order 5 bits appearing in bits 16–20 of the instruction and the low-order 5 bits in bits 11–15.

² The TB registers are referred to as TBRs rather than SPRs and can be written to using the **mtsp**r instruction in supervisor mode and the TBR numbers here. The TB registers can be read in user mode using either the **mftb** instruction and specifying TBR 268 for TBL and TBR 269 for TBU.

Register defined by the AltiVec Technology

2.3.4.7 Memory Synchronization Instructions—UISA

Memory synchronization instructions control the order in which memory operations are completed with respect to asynchronous events, and the order in which memory operations are seen by other processors or memory access mechanisms. SeeSection 3.3.3.6, "Atomic Memory References," for additional information about these instructions and about related aspects of memory synchronization. See Table 2-62 for a summary.

	Tubic 2 02: Montery Cynonic Onization monactions Clork					
Name	Mnemonic	Syntax	Implementation Notes			
Load Word and Reserve Indexed	lwarx ¹	rD,rA,rB	operations such as test and set, compare and swap, exchange memory, and fetch and add. Both instructions must use the same EA. Reservation granularity			
Store Word Conditional Indexed	stwcx. ¹	rS,rA,rB	is implementation-dependent. The MPC7451 makes reservations on behalf of aligned 32-byte sections of the memory address space. Executing Iwarx and stwcx . to a page marked write-through (WIMG = 10xx) or caching-inhibited (WIMG = x1xx) or when the data cache is disabled or locked causes a DSI exception. If the location is not word-aligned, an alignment exception occurs. The stwcx . instruction is the only load/store instruction with a valid form if Rc is set. If Rc is zero, executing stwcx . sets CR0 to an undefined value.			
Synchronize	sync	_	Because it delays execution of subsequent instructions until all previous instructions complete to where they cannot cause an exception, sync is a barrier against store gathering. Additionally, all load/store cache/bus activities initiated by prior instructions are completed. Touch load operations (dcbt , dcbtst) must complete address translation, but need not complete on the bus. The sync completes after a successful broadcast on the system bus. The latency of sync depends on the processor state when it is dispatched and on various system-level situations. Note that, frequent use of sync will degrade performance.			

Table 2-62. Memory Synchronization Instructions—UISA

System designs with an external cache should take special care to recognize the hardware signaling caused by a SYNC bus operation and perform the appropriate actions to guarantee that memory references that can be queued internally to the external cache have been performed globally.

See Section 2.3.5.2, "Memory Synchronization Instructions—VEA," for details about additional memory synchronization (**eieio**) instructions.

In the PowerPC architecture, the Rc bit must be zero for most load and store instructions. If Rc is set, the instruction form is invalid for **sync** and **lwarx** instructions. If the MPC7451 encounters one of these invalid instruction forms, it sets CR0 to an undefined value.

2.3.5 PowerPC VEA Instructions

The PowerPC virtual environment architecture (VEA) describes the semantics of the memory model that can be assumed by software processes, and includes descriptions of the

¹ Note that the MPC7451 implements the **lwarx** and **stwcx.** as defined in the PowerPC architecture version 1.10. The execution of an **lwarx** or **stwcx.** instructions to memory marked write-through or cache-inhibited will cause a DSI exception.

cache model, cache control instructions, address aliasing, and other related issues. Implementations that conform to the VEA also adhere to the UISA, but do not necessarily adhere to the OEA.

This section describes additional instructions that are provided by the VEA.

2.3.5.1 Processor Control Instructions—VEA

In addition to the move to condition register instructions (specified by the UISA), the VEA defines the **mftb** instruction (user-level instruction) for reading the contents of the time base register; see Chapter 3, "L1, L2, and L3 Cache Operation," for more information. Table 2-63 shows the **mftb** instruction.

Table 2-63. Move from Time Base Instruction

Name	Mnemonic	Syntax
Move from Time Base	mftb	r D, TBR

Simplified mnemonics are provided for the **mftb** instruction so it can be coded with the TBR name as part of the mnemonic rather than requiring it to be coded as an operand. See Appendix F, "Simplified Mnemonics," in *The Programming Environments Manual* for simplified mnemonic examples and for simplified mnemonics for Move from Time Base (**mftb**) and Move from Time Base Upper (**mftbu**), which are variants of the **mftb** instruction rather than of **mfspr**. The **mftb** instruction serves as both a basic and simplified mnemonic. Assemblers recognize an **mftb** mnemonic with two operands as the basic form, and an **mftb** mnemonic with one operand as the simplified form.

Implementation Note—In the MPC7451, note the following:

- The MPC7451 allows user-mode read access to the time base counter through the use of the Move from Time Base (**mftb**) instruction. As a 32-bit implementation of the PowerPC architecture, the MPC7451 can access TBU and TBL separately only.
- The time base counter is clocked at a frequency that is one-fourth that of the bus clock. Counting is enabled by assertion of the time base enable (TBEN) input signal.

2.3.5.2 Memory Synchronization Instructions—VEA

Memory synchronization instructions control the order in which memory operations are completed with respect to asynchronous events, and the order in which memory operations are seen by other processors or memory access mechanisms. See Chapter 3, "L1, L2, and L3 Cache Operation," for more information about these instructions and about related aspects of memory synchronization.

In addition to the **sync** instruction (specified by UISA), the VEA defines the Enforce In-Order Execution of I/O (**eieio**) and Instruction Synchronize (**isync**) instructions. The number of cycles required to complete an **eieio** instruction depends on system parameters and on the processor's state when the instruction is issued. As a result, frequent use of this

instruction can degrade performance. Note that the broadcast of these instructions on the bus is controlled by the HID1[SYNCBE] bit.

Table 2-64 describes the memory synchronization instructions defined by the VEA.

Table 2-64. Memory Synchronization Instructions—VEA

Name	Mnemonic	Syntax	Implementation Notes
Enforce In-Order Execution of I/O	eieio	_	The eieio instruction is dispatched to the LSU and executes after all previous cache-inhibited or write-through accesses are performed; all subsequent instructions that generate such accesses execute after eieio . As the eieio operation doesn't affect the caches, it bypasses the L2 and L3 caches and is forwarded to the bus. An EIEIO operation is broadcast on the external bus to enforce ordering in the external memory system. Because the MPC7451 does reorder noncacheable accesses, eieio may be needed to force ordering. However, if store gathering is enabled and an eieio is detected in a store queue, stores are not gathered. Broadcasting eieio prevents external devices, such as a bus bridge chip, from gathering stores.
Instruction Synchronize	isync	_	The isync instruction is refetch serializing; that is, it causes the MPC7451 to wait for all prior instructions to complete first then executes which purges all instructions from the processor and then refetches the next instruction. The isync instruction is not executed until all previous instructions complete to the point where they cannot cause an exception. The isync instruction does not wait for all pending stores in the store queue to complete. Any instruction after an isync sees all effects of prior instructions occurring before the isync .

2.3.5.3 Memory Control Instructions—VEA

Memory control instructions can be classified as follows:

- Cache management instructions (user-level and supervisor-level)
- Translation lookaside buffer management instructions (OEA)

This section describes the user-level cache management instructions defined by the VEA. See Section 2.3.6.3, "Memory Control Instructions—OEA," for information about supervisor-level cache, segment register manipulation, and translation lookaside buffer management instructions. For a complete description of the bus operations caused by cache control instructions, see Section 3.8.2, "Bus Operations Caused by Cache Control Instructions."

2.3.5.3.1 User-Level Cache Instructions—VEA

The instructions summarized in this section help user-level programs manage on-chip caches if they are implemented. See Chapter 3, "L1, L2, and L3 Cache Operation," for more information about cache topics. The following sections describe how these operations are treated with respect to the MPC7451's caches.

As with other memory-related instructions, the effects of cache management instructions on memory are weakly-ordered. If the programmer must ensure that cache or other

instructions have been performed with respect to all other processors and system mechanisms, a **sync** instruction must be placed after those instructions.

Note that the MPC7451 interprets cache control instructions (**icbi**, **dcbi**, **dcbf**, **dcbz**, and **dcbst**) as if they pertain only to the local L1, and L2, and L3 caches. A **dcbz** (with M set) is always broadcast on the bus interface if it does not hit as modified in any on-chip cache.

All cache control instructions to direct-store space are no-ops. For information how cache control instructions affect the L2 cache, see 3.6.4, "L2 Cache Operation."

Table 2-65 summarizes the cache instructions defined by the VEA. Note that these instructions are accessible to user-level programs.

Table 2-65. User-Level Cache Instructions

Name	Mnemonic	Syntax	Implementation Notes
Data Cache Block Touch ¹	dcbt	rA,rB	The VEA defines this instruction to allow for potential system performance enhancements through the use of software-initiated prefetch hints. Implementations are not required to take any action based on execution of this instruction, but they can prefetch the cache block corresponding to the EA into their cache. When dcbt executes, the MPC7451 checks for protection violations (as for a load instruction). This instruction is treated as a no-op for the following cases: • The access causes a protection violation. • The page is mapped cache-inhibited or direct-store (T = 1). • The cache is locked or disabled • HID0[NOPTI] = 1 Otherwise, if no data is in the cache location, the MPC7451 requests a cache line fill. Data brought into the cache is validated as if it were a load instruction. The memory reference of a dcbt sets the reference bit.
Data Cache Block Touch for Store ¹	dcbtst	rA,rB	 This instruction dcbtst can be noped by setting HID0[NOPTI]. The dcbtst instruction behaves similarly to a dcbt instruction, except that the line fill request on the bus is signaled as read or read-claim, and the data is marked as exclusive in the L1 data cache if there is no shared response on the bus. More specifically, the following cases occur depending on where the line currently exists or does not exist in the MPC7451. dcbtst hits in the L1 data cache. In this case, the dcbtst does nothing and the state of the line in the cache is not changed. Thus, if the line was in the shared state, a subsequent store hits on this shared line and incur the associated latency penalties. dcbtst misses in the L1 data cache and hits in the L2 or L3 cache. In this case, the dcbtst will reload the L1 data cache with the state found in the L2 cache. Again, if the line was in the shared state in the L2, a subsequent store will hit on this shared line and incur the associated latency penalties. dcbtst misses in L1 data cache, L2, and L3 caches. In this case, MPC7451 will request the line from memory with read or read-claim and reload the L1 data cache in the exclusive state. As subsequent store will hit on exclusive and can perform the store to the L1 data cache immediately. In addition, a dcbtst instruction will be no-oped if the target address of the dcbtst is mapped as write-through.

Table 2-65. User-Level Cache Instructions (continued)

Name	Mnemonic	Syntax	Implementation Notes
Data Cache Block Set to Zero	dcbz	rA,rB	The EA is computed, translated, and checked for protection violations. For cache hits, 32 bytes of zeros are written to the cache block and the tag is marked modified. For cache misses with the replacement block marked not modified, the zero reload is performed and the cache block is marked modified. However, if the replacement block is marked modified, the contents are written back to memory first. The instruction takes an alignment exception if the cache is locked or disabled or if the cache is marked WT or CI. If WIMG = xx1x (coherency enforced), the address is broadcast to the bus before the zero reload fill. The exception priorities (from highest to lowest) are as follows: 1 Cache disabled—Alignment exception 2 Cache is locked—Alignment exception 3 Page marked write-through or cache-inhibited—alignment exception 4 BAT protection violation—DSI exception 5 TLB protection violation—DSI exception dcbz is broadcast if WIMG = xx1x (coherency enforced).
Data Cache Block Allocate	dcba	rA,rB	The EA is computed, translated, and checked for protection violations. For cache hits, 32 bytes of zeros are written to the cache block and the tag is marked modified. For cache misses with the replacement block marked non-dirty, the zero reload is performed and the cache block is marked modified. However, if the replacement block is marked modified, the contents are written back to memory first. The instruction performs a no-op if the cache is locked or disabled or if the cache is marked WT or CI. If WIMG =xx1x (coherency enforced), the address is broadcast to the bus before the zero reload fill. A no-op occurs for the following: Cache is disabled Cache is locked Page marked write-through or cache-inhibited BAT protection violation TLB protection violation dcba is broadcast if WIMG = xx1x (coherency enforced).
Data Cache Block Store	dcbst	rA,rB	 The EA is computed, translated, and checked for protection violations. For cache hits with the tag marked not modified, no further action is taken. For cache hits with the tag marked modified, the cache block is written back to memory and marked exclusive. If WIMG = xx1x (coherency enforced) dcbst is broadcast. The instruction acts like a load with respect to address translation and memory protection. It executes regardless of whether the cache is disabled or locked. The exception priorities (from highest to lowest) for dcbst are as follows: BAT protection violation—DSI exception TLB protection violation—DSI exception

Table 2-65. User-Level Cache Instructions (continued)

Name	Mnemonic	Syntax	Implementation Notes
Data Cache Block Flush	dcbf	rA,rB	 The EA is computed, translated, and checked for protection violations: For cache hits with the tag marked modified, the cache block is written back to memory and the cache entry is invalidated. For cache hits with the tag marked not modified, the entry is invalidated. For cache misses, no further action is taken. A dcbf is broadcast if WIMG = xx1x (coherency enforced). The instruction acts like a load with respect to address translation and memory protection. It executes regardless of whether the cache is disabled or locked. The exception priorities (from highest to lowest) for dcbf are as follows: BAT protection violation—DSI exception TLB protection violation—DSI exception
Instruction Cache Block Invalidate	icbi	rA,rB	This instruction is broadcast on the bus if WIMG = xx1x. icbi should always be followed by a sync and an isync to make sure that the effects of the icbi are seen by the instruction fetches following the icbi itself.

A program that uses dcbt and dcbtst instructions improperly performs less efficiently. To improve performance, HID0[NOPTI] can be set, which causes dcbt and dcbtst to be no-oped at the cache. They do not cause bus activity and cause only a 1-clock execution latency. The default state of this bit is zero which enables the use of these instructions.

2.3.5.4 Optional External Control Instructions

The PowerPC architecture defines an optional external control feature that, if implemented, is supported by the two external control instructions, **eciwx** and **ecowx**. These instructions allow a user-level program to communicate with a special-purpose device. These instructions are provided in the MPC7451 and are summarized in Table 2-66.

Table 2-66. External Control Instructions

Name	Mnemonic	Syntax	Implementation Note
External Control In Word Indexed	eciwx	rD,rA,rB	redefined to specify the resource ID (RID), copied from bits EAR[28–31]. For these operations, TBST carries the EAR[28] data. Misaligned operands for
External Control Out Word Indexed	ecowx	rS,rA,rB	these instructions cause an alignment exception. Addressing a location where SR[T] = 1 causes a DSI exception. If MSR[DR] = 0 a programming error occurs and the physical address on the bus is undefined. Note: These instructions are optional to the PowerPC architecture.

The **eciwx/ecowx** instructions let a system designer map special devices in an alternative way. The MMU translation of the EA is not used to select the special device, since it is used in most instructions such as loads and stores. Rather, the EA is used as an address operand that is passed to the device over the address bus. Four other signals (the burst and size signals on the system bus) are used to select the device; these four signals output the 4-bit resource ID (RID) field located in the EAR. The **eciwx** instruction also loads a word from the data bus that is output by the special device. For more information about the relationship between these instructions and the system interface, refer to Chapter 8, "Signal Descriptions."

2.3.6 PowerPC OEA Instructions

The PowerPC operating environment architecture (OEA) includes the structure of the memory management model, supervisor-level registers, and the exception model. Implementations that conform to the OEA also adhere to the UISA and the VEA. This section describes the instructions provided by the OEA.

2.3.6.1 System Linkage Instructions—OEA

This section describes the system linkage instructions (see Table 2-67). The user-level **sc** instruction lets a user program call on the system to perform a service and causes the processor to take a system call exception. The supervisor-level **rfi** instruction is used for returning from an exception handler.

 Name
 Mnemonic
 Syntax
 Implementation Notes

 System Call
 sc
 —
 The sc instruction is context-synchronizing.

 Return from Interrupt
 rfi
 —
 The rfi instruction is context-synchronizing. For the MPC7451, this means the rfi instruction works its way to the final stage of the execution pipeline, updates architected registers, and redirects the instruction flow.

Table 2-67. System Linkage Instructions—OEA

2.3.6.2 Processor Control Instructions—OEA

The instructions listed in Table 2-68 provide access to the segment registers for 32-bit implementations. These instructions operate completely independently of the MSR[IR] and MSR[DR] bit settings. Refer to "Synchronization Requirements for Special Registers and for Lookaside Buffers," in Chapter 2, "PowerPC Register Set," of *The Programming Environments Manual* for serialization requirements and other recommended precautions to observe when manipulating the segment registers.

Name	Mnemonic	Syntax	Implementation Notes
Move to Segment Register	mtsr	SR,rS	_
Move to Segment Register Indirect	mtsrin	rS,rB	_
Move from Segment Register	mfsr	rD,SR	_
Move from Segment Register Indirect	mfsrin	rD,rB	_

Table 2-68. Segment Register Manipulation Instructions (OEA)

The processor control instructions used to access the MSR and the SPRs is discussed in this section. Table 2-69 lists instructions for accessing the MSR.

Table 2-69. Move to/from Machine State Register Instructions

Name	Mnemonic	Syntax	
Move to Machine State Register	mtmsr	rS	
Move from Machine State Register	mfmsr	rD	

The OEA defines encodings of **mtspr** and **mfspr** to provide access to supervisor-level registers. The instructions are listed in Table 2-70.

Table 2-70. Move to/from Special-Purpose Register Instructions (OEA)

Name	Mnemonic	Syntax	
Move to Special-Purpose Register	mtspr	SPR,rS	
Move from Special-Purpose Register	mfspr	rD,SPR	

Encodings for the architecture-defined SPRs are listed in Table 2-60. Encodings for MPC7451-specific, supervisor-level SPRs are listed in Table 2-61. Simplified mnemonics are provided for **mtspr** and **mfspr** in Appendix F, "Simplified Mnemonics," in *The Programming Environments Manual*.

Table lists the SPR numbers for supervisor-level PowerPC SPR accesses.

Table 2-71. Supervisor-level PowerPC SPR Encodings

Pogistor Namo	SPR 1		Access	mfan r/mtan r	
Register Name	Decimal	spr[5–9]	spr[0-4]	Access	mfspr/mtspr
DABR ²	1013	11111	10101	Supervisor (OEA)	Both
DAR	19	00000	10011	Supervisor (OEA)	Both
DBAT0L	537	10000	11001	Supervisor (OEA)	Both
DBAT0U	536	10000	11000	Supervisor (OEA)	Both
DBAT1L	539	10000	11011	Supervisor (OEA)	Both
DBAT1U	538	10000	11010	Supervisor (OEA)	Both
DBAT2L	541	10000	11101	Supervisor (OEA)	Both
DBAT2U	540	10000	11100	Supervisor (OEA)	Both
DBAT3L	543	10000	11111	Supervisor (OEA)	Both
DBAT3U	542	10000	11110	Supervisor (OEA)	Both
DEC	22	00000	10110	Supervisor (OEA)	Both
DSISR	18	00000	10010	Supervisor (OEA)	Both
EAR ²	282	01000	11010	Supervisor (OEA)	Both
IBAT0L	529	10000	10001	Supervisor (OEA)	Both
IBAT0U	528	10000	10000	Supervisor (OEA)	Both
IBAT1L	531	10000	10011	Supervisor (OEA)	Both

Table 2-71. Supervisor-level PowerPC SPR Encodings (continued)

Register Name		SPR 1		Access	mfspr/mtspr
Register Name	Decimal	spr[5-9]	spr[0-4]	Access	шэрі/шзрі
IBAT1U	530	10000	10010	Supervisor (OEA)	Both
IBAT2L	533	10000	10101	Supervisor (OEA)	Both
IBAT2U	532	10000	10100	Supervisor (OEA)	Both
IBAT3L	535	10000	10111	Supervisor (OEA)	Both
IBAT3U	534	10000	10110	Supervisor (OEA)	Both
MMCR0 ²	952	11101	11000	Supervisor	Both
MMCR1 ²	956	11101	11100	Supervisor	Both
PIR ²	1023	11111	11111	Supervisor (OEA)	Both
PMC1 ²	953	11101	11001	Supervisor	Both
PMC2 ²	954	11101	11010	Supervisor	Both
PMC3 ²	957	11101	11101	Supervisor	Both
PMC4 ²	958	11101	11110	Supervisor	Both
PMC5 ²	945	11101	10001	Supervisor	Both
PMC6 ²	946	11101	10010	Supervisor	Both
PVR	287	01000	11111	Supervisor (OEA)	mfspr
SDR1	25	00000	11001	Supervisor (OEA)	Both
SIAR ²	955	11101	11011	Supervisor	Both
SPRG0	272	01000	10000	Supervisor (OEA)	Both
SPRG1	273	01000	10001	Supervisor (OEA)	Both
SPRG2	274	01000	10010	Supervisor (OEA)	Both
SPRG3	275	01000	10011	Supervisor (OEA)	Both
SRR0	26	00000	11010	Supervisor (OEA)	Both
SRR1	27	00000	11011	Supervisor (OEA)	Both
TBL ³	284	01000	11100	Supervisor (OEA)	mtspr
TBU ³	285	01000	11101	Supervisor (OEA)	mtspr

Note that the order of the two 5-bit halves of the SPR number is reversed compared with actual instruction coding. For mtspr and mfspr instructions, the SPR number coded in assembly language does not appear directly as a 10-bit binary number in the instruction. The number coded is split into two 5-bit halves that are reversed in the instruction, with the high-order 5 bits appearing in bits 16–20 of the instruction and the low-order 5 bits in bits 11–15.

Encodings for the supervisor-level MPC7451-specific SPRs are listed in Table 2-61.

² Optional register defined by the PowerPC architecture

³ The TB registers are referred to as TBRs rather than SPRs and can be written to using the **mtspr** instruction in supervisor mode and the TBR numbers here. The TB registers can be read in user mode using the **mftb** instruction and specifying TBR 268 for TBL and TBR 269 for TBU.

Table 2-72. Supervisor-level SPR Encodings for MPC7451-Defined Registers

Register		SPR ¹	A			
Name	Decimal	spr[5-9]	spr[0-4]	Access	mfspr/mtspr	
BAMR	951	11101	10111	Supervisor	Both	
DBAT4L ² 569		10001	11001	Supervisor (OEA)	Both	
DBAT4U ²	568	10001	11000	Supervisor (OEA)	Both	
DBAT5L ²	571	10001	11011	Supervisor (OEA)	Both	
DBAT5U ²	570	10001	11010	Supervisor (OEA)	Both	
DBAT6L ²	573	10001	11101	Supervisor (OEA)	Both	
DBAT6U ²	572	10001	11100	Supervisor (OEA)	Both	
DBAT7L ²	575	10001	11111	Supervisor (OEA)	Both	
DBAT7U ²	574 10001 11110 Supervisor (OEA)		Supervisor (OEA)	Both		
HID0	1008	11111	10000	Supervisor	Both	
HID1	1009	11111	10001	Supervisor	Both	
IABR	1010	11111	10010	Supervisor	Both	
IBAT4L ²	561	561 10001 100		Supervisor (OEA)	Both	
IBAT4U ²	560	10001	10000	Supervisor (OEA)	Both	
IBAT5L ²	563	10001	10011	Supervisor (OEA)	Both	
IBAT5U ²	562	10001	10010	Supervisor (OEA)	Both	
IBAT6L ²	565	10001	10101	Supervisor (OEA)	Both	
IBAT6U ²	564	10001	10100	Supervisor (OEA)	Both	
IBAT7L ²	567	10001	10111	Supervisor (OEA)	Both	
IBAT7U ²	U ² 566 10001 10110 Supervisor (OEA)		Both			
ICTC	1019	11111	11011	Supervisor	Both	
ICTRL	1011	11111	10011	Supervisor	Both	

Table 2-72. Supervisor-level SPR Encodings for MPC7451-Defined Registers (continued)

Register		SPR ¹	Access	mfspr/mtspr	
Name	Decimal	spr[5–9]	spr[0-4]	Access	illispi/illispi
L2CR	1017	11111	11001	Supervisor	Both
L3CR ³	1018	11111	11010	Supervisor	Both
L3ITCR0 ³	984	11111	11010	Supervisor	Both
L3ITCR1 ⁴	1001	11111	11010	Supervisor	Both
L3ITCR2 ⁴	1002	11111	11010	Supervisor	Both
L3ITCR3 ⁴	1003	11111	11010	Supervisor	Both
L3OHCR ⁴	1000	11111	11010	Supervisor	Both
L3PM ³	983	11110	10111	Supervisor	Both
LDSTCR	1016	11111	11000	Supervisor	Both
MMCR2	944	11101	10000	Supervisor	Both
MSSCR0	1014	11111	10110	Supervisor	Both
MSSSR0	1015	11111	10111	Supervisor	Both
PTEHI	981	11110	10101	Supervisor	Both
PTELO	982	11110	10110	Supervisor	Both
SPRG4 ²	276	01000	10100	Supervisor (OEA)	Both
SPRG5 ²	277	01000	10101	Supervisor (OEA)	Both
SPRG6 ²	278	01000	100110	Supervisor (OEA)	Both
SPRG7 ²	279	01000	10111	Supervisor (OEA)	Both
TLBMISS	980	11110	10100	Supervisor	Both

Note that the order of the two 5-bit halves of the SPR number is reversed compared with actual instruction coding. For mtspr and mfspr instructions, the SPR number coded in assembly language does not appear directly as a 10-bit binary number in the instruction. The number coded is split into two 5-bit halves that are reversed in the instruction, with the high-order 5 bits appearing in bits 16–20 of the instruction and the low-order 5 bits in bits 11–15.

2.3.6.3 Memory Control Instructions—OEA

Memory control instructions include the following:

- Cache management instructions (supervisor-level and user-level)
- Translation lookaside buffer management instructions

² MPC7445-, MPC7447-, MPC7455-, and MPC7457-specific only, register may not be supported on other processors that implement the PowerPC architecture

³ MPC7451-, MPC7455-, MPC7457-specific register, not supported on the MPC7441, MPC7445, and MPC7447

 $^{^4}$ MPC7457-specific register, not supported on the MPC7441, MPC7445, MPC7447, MPC7451, and MPC7455

Instruction Set Summary

This section describes supervisor-level memory control instructions. Section 2.3.5.3, "Memory Control Instructions—VEA," describes user-level memory control instructions.

2.3.6.3.1 Supervisor-Level Cache Management Instruction—(OEA)

Table 2-73 lists the only supervisor-level cache management instruction.

Table 2-73. Supervisor-Level Cache Management Instruction

Name	Mnemonic	Syntax	Implementation Notes
Data Cache Block Invalidate	dcbi	-	The dcbi instruction is executed identically to the dcbf instruction except that it is privileged (supervisor-only). See Section 2.3.5.3.1, "User-Level Cache Instructions—VEA."

See Section 2.3.5.3.1, "User-Level Cache Instructions—VEA," for cache instructions that provide user-level programs the ability to manage the on-chip caches. If the effective address references a direct-store segment, the instruction is treated as a no-op.

2.3.6.3.2 Translation Lookaside Buffer Management Instructions—OEA

The address translation mechanism is defined in terms of the segment descriptors and page table entries (PTEs) that processors use to locate the logical-to-physical address mapping for a particular access. These segment descriptors and PTEs reside in on-chip segment registers and page tables in memory, respectively.

Implementation Note—The MPC7451 provides two implementation-specific instructions (**tlbld** and **tlbli**) that are used by software table search operations following TLB misses to load TLB entries on-chip when HID0[STEN] = 1.

For more information on **tlbld** and **tlbli** refer to Section 2.3.8, "Implementation-Specific Instructions."

See Chapter 7, "Memory Management," for more information about TLB operations. Table 2-74 summarizes the operation of the TLB instructions in the MPC7451. Note that the broadcast of **tlbie** and **tlbsync** instructions is enabled by the setting of HID1[SYNCBE].

Table 2-74. Translation Lookaside Buffer Management Instruction

Name	Mnemonic	Syntax	Implementation Notes
TLB Invalidate Entry	tlbie	rB	Invalidates both ways in both instruction and data TLB entries at the index provided by EA[14–19]. It executes regardless of the MSR[DR] and MSR[IR] settings. To invalidate all entries in both TLBs, the programmer should issue 64 tlbie instructions that each successively increment this field.
Load Data TLB Entry	tlbld	rB	Load Data TLB Entry Loads fields from the PTEHI and PTELO and the EA in rB to the way defined in rB[31].

Name	Mnemonic	Syntax	Implementation Notes
Load Instruction TLB Entry	tlbli	rB	Load Instruction TLB Entry Loads fields from the PTEHI and PTELO and the EA in rB to the way defined in rB[31].
TLB Synchronize	tlbsync	_	TLBSYNC is broadcast.

Table 2-74. Translation Lookaside Buffer Management Instruction

Implementation Note—The **tlbia** instruction is optional for an implementation if its effects can be achieved through some other mechanism. Therefore, it is not implemented on the MPC7451. As described above, **tlbie** can be used to invalidate a particular index of the TLB based on EA[14–19]—a sequence of 64 **tlbie** instructions followed by a **tlbsync** instruction invalidates all the TLB structures (for EA[14–19] = 0, 1, 2, ..., 63). Attempting to execute **tlbia** causes an illegal instruction program exception.

The presence and exact semantics of the TLB management instructions are implementation-dependent. To minimize compatibility problems, system software should incorporate uses of these instructions into subroutines.

2.3.7 Recommended Simplified Mnemonics

The description of each instruction includes the mnemonic and a formatted list of operands. PowerPC-architecture-compliant assemblers support the mnemonics and operand lists. To simplify assembly language programming, a set of simplified mnemonics and symbols is provided for some of the most frequently-used instructions; refer to Appendix F, "Simplified Mnemonics," in the *The Programming Environments Manual* for a complete list. Programs written to be portable across the various assemblers for the PowerPC architecture should not assume the existence of mnemonics not described in this document.


2.3.8 Implementation-Specific Instructions

This section provides the details for the two MPC7451 implementation-specific instructions—tlbld and tlbli.

tlbld

Load Data TLB Entry Integer Unit

tlbld rB



 $EA \leftarrow (rB)$

TLB entry created from PTEHI and PTELO

DTLB entry selected by EA[14–19] and rB[31] ← created TLB entry

The EA is the contents of **r**B. The tlbld instruction loads the contents of the PTEHI special purpose register and PTELO special purpose register into the selected data TLB entry. The set of the data TLB to be loaded is determined by EA[14–19]. The way to be loaded is determined by rB[31]. EA[10–13] are stored in the tag portion of the TLB and are used to match a new EA when a new EA is being translated.

The **tlbld** instruction should only be executed when address translation is disabled (MSR[IR] = 0 and MSR[DR] = 0).

Note that it is possible to execute the **tlbld** instruction when address translation is enabled; however, extreme caution should be used in doing so. If data address translation is enabled (MSR[DR] = 1), **tlbld** must be preceded by a **sync** instruction and succeeded by a context synchronizing instruction.

Note that if extended addressing is not enabled (HID0[XAEN] = 0), then PTELO[20–22] and PTELO[29] should be cleared (zero) by software when executing a **tlbld** instruction.

This is a supervisor-level instruction; it is also a MPC7451-specific instruction, and not part of the PowerPC instruction set.

Other registers altered:

None

tlbli

Load Instruction TLB Entry

Integer Unit

Reserved

tlbli rB

31		00000		C	00000		В		1010		0
0 5	5	6	10	11		15	16	20	21	30	31

 $EA \leftarrow (rB)$

TLB entry created from PTEHI and PTELO

ITLB entry selected by EA[14–19] and rB[31] ← created TLB entry

The EA is the contents of **r**B. The **tlbli** instruction loads an instruction TLB entry. The **tlbli** instruction loads the contents of the PTEHI special purpose register and PTELO special purpose register into a selected instruction TLB entry. The set of the instruction TLB to be loaded is determined by EA[14–19]. The way to be loaded is determined by rB[31]. EA[10–13] are stored in the tag portion of the TLB and are used to match a new EA when a new EA is being translated.

The **tlbli** instruction should only be executed when address translation is disabled (MSR[IR] = 0 and MSR[DR] = 0).

Note that it is possible to execute the **tlbli** instruction when address translation is enabled; however, extreme caution should be used in doing so. If instruction address translation is enabled (MSR[IR] = 1), **tlbli** must be followed by a context synchronizing instruction such as **isync** or **rfi**.

Note that if extended addressing is not enabled (HID0[XAEN]=0) then PTELO[20–22] and PTELO[29] should be cleared (set to zero) by software when executing a **tlbli** instruction.

Note also that care should be taken to avoid modification of the instruction TLB entries that translate current instruction prefetch addresses.

This is a supervisor-level instruction; it is also a MPC7451-specific instruction, and not part of the PowerPC instruction set.

Other registers altered:

None

a 2.4 AltiVec Instructions

The following sections provide a general summary of the instructions and addressing modes defined by the AltiVec Instruction Set Architecture (ISA). For specific details on the AltiVec instructions see the *AltiVec Technology Programming Environments Manual* and Chapter 7, "AltiVec Technology Implementation." AltiVec instructions belong primarily to the UISA, unless otherwise noted. AltiVec instructions are divided into the following categories:

- Vector integer arithmetic instructions—These include arithmetic, logical, compare, rotate and shift instructions, described in Section 2.3.4.1, "Integer Instructions."
- Vector floating-point arithmetic instructions—These floating-point arithmetic instructions and floating-point modes are described in Section 2.3.4.2, "Floating-Point Instructions."
- Vector load and store instructions—These load and store instructions for vector registers are described in Section 2.5.3, "Vector Load and Store Instructions."
- Vector permutation and formatting instructions—These include pack, unpack, merge, splat, permute, select and shift instructions, and are described in Section 2.5.5, "Vector Permutation and Formatting Instructions."
- Processor control instructions—These instructions are used to read and write from the AltiVec Status and Control Register, and are described in Section 2.3.4.6, "Processor Control Instructions—UISA."
- Memory control instructions—These instructions are used for managing caches (user level and supervisor level), and are described in Section 2.6.1, "AltiVec Vector Memory Control Instructions—VEA."

This grouping of instructions does not necessarily indicate the execution unit that processes a particular instruction or group of instructions within a processor implementation.

Integer instructions operate on byte, half-word, and word operands. Floating-point instructions operate on single-precision operands. The AltiVec ISA uses instructions that are four bytes long and word-aligned. It provides for byte, half-word, word, and quad-word operand fetches and stores between memory and the vector registers (VRs).

Arithmetic and logical instructions do not read or modify memory. To use the contents of a memory location in a computation and then modify the same or another memory location, the memory contents must be loaded into a register, modified, and then written to the target location using load and store instructions.

The AltiVec ISA supports both big-endian and little-endian byte ordering. The default byte and bit ordering is big-endian; see "Byte Ordering," in Chapter 3, "Operand Conventions," of the *AltiVec Technology Programming Environments Manual* for more information.

2.5 AltiVec UISA Instructions

This section describes the instructions defined in the AltiVec user instruction set architecture (UISA).

2.5.1 Vector Integer Instructions

The following are categories for vector integer instructions:

- Vector integer arithmetic instructions
- Vector integer compare instructions
- Vector integer logical instructions
- Vector integer rotate and shift instructions

Integer instructions use the content of VRs as source operands and also place results into VRs. Setting the Rc bit of a vector compare instruction causes the CR6 field of the PowerPC condition register (CR) to be updated; refer to Section 2.5.1.2, "Vector Integer Compare Instructions" for more details.

The AltiVec integer instructions treat source operands as signed integers unless the instruction is explicitly identified as performing an unsigned operation. For example, both the Vector Add Unsigned Word Modulo (**vadduwm**) and Vector Multiply Odd Unsigned Byte (**vmuloub**) instructions interpret the operands as unsigned integers.

2.5.1.1 Vector Integer Arithmetic Instructions

Table 2-75 lists the integer arithmetic instructions for the processors that implement the PowerPC architecture.

Table 2-75. Vector Integer Arithmetic Instructions

Name	Mnemonic	Syntax
Vector Add Unsigned Integer [b,h,w] Modulo1	vaddubm vadduhm vadduwm	vD,vA,vB
Vector Add Unsigned Integer [b,h,w] Saturate	vaddubs vadduhs vadduws	vD,vA,vB
Vector Add Signed Integer [b.h.w] Saturate	vaddsbs vaddshs vaddsws	vD,vA,vB
Vector Add and Write Carry-out Unsigned Word	vaddcuw	vD,vA,vB
Vector Subtract Unsigned Integer Modulo	vsububm vsubuhm vsubuwm	vD,vA,vB

Table 2-75. Vector Integer Arithmetic Instructions (continued)

Name	Mnemonic	Syntax
Vector Subtract Unsigned Integer Saturate	vsububs vsubuhs vsubuws	vD,vA,vB
Vector Subtract Signed Integer Saturate	vsubsbs vsubshs vsubsws	vD,vA,vB
Vector Subtract and Write Carry-out Unsigned Word	vsubcuw	vD,vA,vB
Vector Multiply Odd Unsigned Integer [b,h] Modulo	vmuloub vmulouh	vD,vA,vB
Vector Multiply Odd Signed Integer [b,h] Modulo	vmulosb vmulosh	vD,vA,vB
Vector Multiply Even Unsigned Integer [b,h] Modulo	vmuleub vmuleuh	vD,vA,vB
Vector Multiply Even Signed Integer [b,h] Modulo	vmulesb vmulesh	vD,vA,vB
Vector Multiply-High and Add Signed Half-Word Saturate	vmhaddshs	vD,vA,vB, vC
Vector Multiply-High Round and Add Signed Half-Word Saturate	vmhraddshs	vD,vA,vB,vC
Vector Multiply-Low and Add Unsigned Half-Word Modulo	vmladduhm	vD,vA,vB,vC
Vector Multiply-Sum Unsigned Integer [b,h] Modulo	vmsumubm vmsumuhm	vD,vA,vB,vC
Vector Multiply-Sum Signed Half-Word Saturate	vmsumshs	vD,vA,vB,vC
Vector Multiply-Sum Unsigned Half-Word Saturate	vmsumuhs	vD,vA,vB,vC
Vector Multiply-Sum Mixed Byte Modulo	vmsummbm	vD,vA,vB,vC
Vector Multiply-Sum Signed Half-Word Modulo	vmsumshm	vD,vA,vB,vC
Vector Sum Across Signed Word Saturate	vsumsws	vD,vA,vB
Vector Sum Across Partial (1/2) Signed Word Saturate	vsum2sws	vD,vA,vB
Vector Sum Across Partial (1/4) Unsigned Byte Saturate	vsum4ubs	vD,vA,vB
Vector Sum Across Partial (1/4) Signed Integer Saturate	vsum4sbs vsum4shs	v D, v A, v B
Vector Average Unsigned Integer	vavgub vavguh vavguw	v D, v A, v B
Vector Average Signed Integer	vavgsb vavgsh vavgsw	vD,vA,vB
Vector Maximum Unsigned Integer	vmaxub vmaxuh vmaxuw	vD,vA,vB

Table 2-75. Vector Integer Arithmetic Instructions (continued)

Name	Mnemonic	Syntax
Vector Maximum Signed Integer	vmaxsb vmaxsh vmaxsw	vD,vA,vB
Vector Minimum Unsigned Integer	vminub vminuh vminuw	vD,vA,vB
Vector Minimum Signed Integer	vminsb vminsh vminsw	vD,vA,vB

2.5.1.2 Vector Integer Compare Instructions

The vector integer compare instructions algebraically or logically compare the contents of the elements in vector register vA with the contents of the elements in vB. Each compare result vector is comprised of TRUE (0xFF, 0xFFFF, 0xFFFF_FFFF) or FALSE (0x00, 0x0000, 0x0000_0000) elements of the size specified by the compare source operand element (byte, half word, or word). The result vector can be directed to any VR and can be manipulated with any of the instructions as normal data (for example, combining condition results).

Vector compares provide equal-to and greater-than predicates. Others are synthesized from these by logically combining or inverting result vectors.

The integer compare instructions (shown in Table 2-77) can optionally set the CR6 field of the PowerPC condition register. If Rc = 1 in the vector integer compare instruction, then CR6 is set to reflect the result of the comparison, as follows in Table 2-76.

Table 2-76. CR6 Field Bit Settings for Vector Integer Compare Instructions

CR Bit	CR6 Bit	Vector Compare
24	0	1 Relation is true for all element pairs (that is, vD is set to all ones)
25	1	0
26	2	1 Relation is false for all element pairs (that is, register vD is cleared)
27	3	0

Table 2-77 summarizes the vector integer compare instructions.

Table 2-77. Vector Integer Compare Instructions

Name	Mnemonic	Syntax
Vector Compare Greater than Unsigned Integer	vcmpgtub[.] vcmpgtuh[.] vcmpgtuw[.]	vD,vA,vB
Vector Compare Greater than Signed Integer	vcmpgtsb[.] vcmpgtsh[.] vcmpgtsw[.]	vD,vA,vB
Vector Compare Equal to Unsigned Integer	vcmpequb[.] vcmpequh[.] vcmpequw[.]	vD,vA,vB

2.5.1.3 Vector Integer Logical Instructions

The vector integer logical instructions shown in Table 2-78 perform bit-parallel operations on the operands.

Table 2-78. Vector Integer Logical Instructions

Name	Mnemonic	Syntax
Vector Logical AND	vand	vD,vA,vB
Vector Logical OR	vor	vD,vA,vB
Vector Logical XOR	vxor	vD,vA,vB
Vector Logical AND with Complement	vandc	vD,vA,vB
Vector Logical NOR	vnor	vD,vA,vB

2.5.1.4 Vector Integer Rotate and Shift Instructions

The vector integer rotate instructions are summarized in Table 2-79.

Table 2-79. Vector Integer Rotate Instructions

Name	Mnemonic	Syntax
Vector Rotate Left Integer	vrlb vrlh vrlw	vD,vA,vB

The vector integer shift instructions are summarized in Table 2-80.

Table 2-80. Vector Integer Shift Instructions

Name	Mnemonic	Syntax
Vector Shift Left Integer	vslb vslh vslw	vD,vA,vB
Vector Shift Right Integer	vsrb vsrh vsrw	vD,vA,vB
Vector Shift Right Algebraic Integer	vsrab vsrah vsraw	vD,vA,vB

2.5.2 Vector Floating-Point Instructions

This section describes the vector floating-point instructions that include the following:

- Vector floating-point arithmetic instructions
- Vector floating-point rounding and conversion instructions
- Vector floating-point compare instructions
- Vector floating-point estimate instructions

The AltiVec floating-point data format complies with the ANSI/IEEE-754 standard as defined for single precision. A quantity in this format represents a signed normalized number, a signed denormalized number, a signed zero, a signed infinity, a quiet not a number (QNaN), or a signaling NaN (SNaN). Operations conform to the description in the section "AltiVec Floating-Point Instructions-UISA," in Chapter 3, "Operand Conventions," of the *AltiVec Technology Programming Environments Manual*.

The AltiVec ISA does not report IEEE exceptions but rather produces default results as specified by the Java/IEEE/C9X Standard; for further details on exceptions see "Floating-Point Exceptions," in Chapter 3, "Operand Conventions," of the *AltiVec Technology Programming Environments Manual*.

2.5.2.1 Vector Floating-Point Arithmetic Instructions

The floating-point arithmetic instructions are summarized in Table 2-81.

Table 2-81. Vector Floating-Point Arithmetic Instructions

Name	Mnemonic	Syntax
Vector Add Floating-Point	vaddfp	vD,vA,vB
Vector Subtract Floating-Point	vsubfp	vD,vA,vB
Vector Maximum Floating-Point	vmaxfp	vD,vA,vB
Vector Minimum Floating-Point	vminfp	vD,vA,vB

2.5.2.2 Vector Floating-Point Multiply-Add Instructions

Vector multiply-add instructions are critically important to performance because a multiply followed by a data dependent addition is the most common idiom in DSP algorithms. In most implementations, floating-point multiply-add instructions perform with the same latency as either a multiply or add alone, thus doubling performance in comparing to the otherwise serial multiply and adds.

AltiVec floating-point multiply-add instructions fuse (a multiply-add fuse implies that the full product participates in the add operation without rounding, only the final result rounds). This not only simplifies the implementation and reduces latency (by eliminating the intermediate rounding) but also increases the accuracy compared to separate multiply and adds.

The floating-point multiply-add instructions are summarized in Table 2-82.

Name	Mnemonic	Syntax
Vector Multiply-Add Floating-Point	vmaddfp	vD,vA,vC,vB
Vector Negative Multiply-Subtract Floating-Point	vnmsubfp	vD,vA,vC,vB

Table 2-82. Vector Floating-Point Multiply-Add Instructions

2.5.2.3 Vector Floating-Point Rounding and Conversion Instructions

All AltiVec floating-point arithmetic instructions use the IEEE default rounding mode round-to-nearest. The AltiVec ISA does not provide the IEEE directed rounding modes.

The AltiVec ISA provides separate instructions for converting floating-point numbers to integral floating-point values for all IEEE rounding modes as follows:

- Round-to-nearest (**vrfin**) (round)
- Round-toward-zero (**vrfiz**) (truncate)
- Round-toward-minus-infinity (**vrfim**) (floor)
- Round-toward-positive-infinity (**vrfip**) (ceiling)

Floating-point conversions to integers (**vctuxs**, **vctsxs**) use round-toward-zero (truncate) rounding. The floating-point rounding instructions are shown in Table 2-83.

Table 2-83. Vector	Floating-Point F	Rounding and	Conversion	Instructions

Name	Mnemonic	Syntax
Vector Round to Floating-Point Integer Nearest	vrfin	vD,vB
Vector Round to Floating-Point Integer toward Zero	vrfiz	vD,vB
Vector Round to Floating-Point Integer toward Positive Infinity	vrfip	vD,vB
Vector Round to Floating-Point Integer toward Minus Infinity	vrfim	vD,vB
Vector Convert from Unsigned Fixed-Point Word	vcfux	v D, v B,UIMM

Table 2-83. Vector Floating-Point Rounding and Conversion Instructions

Name	Mnemonic	Syntax
Vector Convert from Signed Fixed-Point Word	vcfsx	v D, v B,UIMM
Vector Convert to Unsigned Fixed-Point Word Saturate	vctuxs	v D, v B,UIMM
Vector Convert to Signed Fixed-Point Word Saturate	vctsxs	v D, v B,UIMM

2.5.2.4 Vector Floating-Point Compare Instructions

The floating-point compare instructions are summarized in Table 2-84.

Table 2-84. Vector Floating-Point Compare Instructions

Name	Mnemonic	Syntax
Vector Compare Greater Than Floating-Point [Record]	vcmpgtfp[.]	vD,vA,vB
Vector Compare Equal to Floating-Point [Record]	vcmpeqfp[.]	vD,vA,vB
Vector Compare Greater Than or Equal to Floating-Point [Record]	vcmpgeqfp[.]	vD,vA,vB
Vector Compare Bounds Floating-Point [Record]	vcmpbfp[.]	vD,vA,vB

2.5.2.5 Vector Floating-Point Estimate Instructions

The floating-point estimate instructions are summarized in Table 2-85.

Table 2-85. Vector Floating-Point Estimate Instructions

Name	Mnemonic	Syntax
Vector Reciprocal Estimate Floating-Point	vrefp	v D, v B
Vector Reciprocal Square Root Estimate Floating-Point	vrsqrtefp	v D, v B
Vector Log2 Estimate Floating-Point	vlogefp	vD,vB
Vector 2 Raised to the Exponent Estimate Floating-Point	vexptefp	vD,vB

2.5.3 Vector Load and Store Instructions

Only very basic load and store operations are provided in the AltiVec ISA. This keeps the circuitry in the memory path fast so the latency of memory operations is minimized. Instead, a powerful set of field manipulation instructions are provided to manipulate data into the desired alignment and arrangement after the data has been brought into the VRs.

Load vector indexed (**lvx**, **lvxl**) and store vector indexed (**stvx**, **stvxl**) instructions transfer an aligned quad-word vector between memory and VRs. Load vector element indexed (**lvebx**, **lvehx**, **lvewx**) and store vector element indexed instructions (**stvebx**, **stvehx**, **stvewx**) transfer byte, half-word, and word scalar elements between memory and VRs.

2.5.3.1 Vector Load Instructions

For vector load instructions, the byte, half word, word, or quad word addressed by the EA (effective address) is loaded into **v**D.

The default byte and bit ordering is big-endian as in the PowerPC architecture; see "Byte Ordering," in Chapter 3, "Operand Conventions," of the *AltiVec Technology Programming Environments Manual* for information about little-endian byte ordering.

Table 2-86 summarizes the vector load instructions.

Table 2-86. Vector Integer Load Instructions

Name	Mnemonic	Syntax
Load Vector Element Integer Indexed	lvebx lvehx lvewx	vD,rA,rB
Load Vector Element Indexed	lvx	vD,rA,rB
Load Vector Element Indexed LRU ¹	lvxl	vD,rA,rB

On the MPC7451, IvxI and stvxI are interpreted to be transient. See Section 7.1.2.3, "Data Stream Touch Instructions."

2.5.3.2 Vector Load Instructions Supporting Alignment

The **lvsl** and **lvsr** instructions can be used to create the permute control vector to be used by a subsequent **vperm** instruction. Let X and Y be the contents of **v**A and **v**B specified by **vperm**. The control vector created by **lvsl** causes the **vperm** to select the high-order 16 bytes of the result of shifting the 32-byte value $X \parallel Y$ left by sh bytes (sh = the value in EA[60–63]). The control vector created by **lvsr** causes the **vperm** to select the low-order 16 bytes of the result of shifting $X \parallel Y$ right by sh bytes.

Table 2-87 summarizes the vector alignment instructions.

Table 2-87. Vector Load Instructions Supporting Alignment

Name	Mnemonic	Syntax
Load Vector for Shift Left	Ivsl	vD,rA,rB
Load Vector for Shift Right	lvsr	vD,rA,rB

2.5.3.3 Vector Store Instructions

For vector store instructions, the contents of the VR used as a source (vS) are stored into the byte, half word, word or quad word in memory addressed by the effective address (EA). Table 2-88 provides a summary of the vector store instructions.

vS,rA,rB

 Name
 Mnemonic
 Syntax

 Store Vector Element Integer Indexed
 svetbx svethx svetwx
 vS,rA,rB

 Store Vector Element Indexed
 stvx
 vS,rA,rB

stvxl

Table 2-88. Vector Integer Store Instructions

2.5.4 Control Flow

Store Vector Element Indexed LRU 1

AltiVec instructions can be freely intermixed with existing PowerPC instructions to form a complete program. AltiVec instructions provide a vector compare and select mechanism to implement conditional execution as the preferred mechanism to control data flow in AltiVec programs. In addition, AltiVec vector compare instructions can update the condition register thus providing the communication from AltiVec execution units to PowerPC branch instructions necessary to modify program flow based on vector data.

2.5.5 Vector Permutation and Formatting Instructions

Vector pack, unpack, merge, splat, permute, and select can be used to accelerate various vector math operations and vector formatting. Details of these instructions follow.

2.5.5.1 Vector Pack Instructions

Half-word vector pack instructions (**vpkuhum**, **vpkuhus**, **vpkshus**, **vpkshss**) truncate the sixteen half words from two concatenated source operands producing a single result of sixteen bytes (quad word) using either modulo (2^8) , 8-bit signed-saturation, or 8-bit unsigned-saturation to perform the truncation. Similarly, word vector pack instructions (**vpkuwum**, **vpkuwus**, **vpkswus**, **vpksws**) truncate the eight words from two concatenated source operands producing a single result of eight half words using modulo (2^{16}) , 16-bit signed-saturation, or 16-bit unsigned-saturation to perform the truncation.

Table 2-89 describes the vector pack instructions.

Name **Mnemonic Syntax** Vector Pack Unsigned Integer [h,w] vpkuhum vD, vA, vB **Unsigned Modulo** vpkuwum Vector Pack Unsigned Integer [h,w] vpkuhus vD, vA, vB **Unsigned Saturate** vpkuwus Vector Pack Signed Integer [h,w] vpkshus vD, vA, vB **Unsigned Saturate** vpkswus

Table 2-89. Vector Pack Instructions

On the MPC7451, IvxI, stvxI are interpreted to be transient. See Section 7.1.2.3, "Data Stream Touch Instructions."

Table 2-89. Vector Pack Instructions (continued)

Name	Mnemonic	Syntax
Vector Pack Signed Integer [h,w] signed Saturate	vpkshss vpkswss	v D, v A, v B
Vector Pack Pixel	vpkpx	vD, vA, vB

2.5.5.2 Vector Unpack Instructions

Byte vector unpack instructions unpack the 8 low bytes (or 8 high bytes) of one source operand into 8 half words using sign extension to fill the most-significant bytes (MSBs). Half word vector unpack instructions unpack the 4 low half words (or 4 high half words) of one source operand into 4 words using sign extension to fill the MSBs.

Two special purpose forms of vector unpack are provided—the Vector Unpack Low Pixel (**vupklpx**) and the Vector Unpack High Pixel (**vupkhpx**) instructions for 1/5/5/5 α RGB pixels. The 1/5/5/5 pixel vector unpack, unpacks the four low 1/5/5/5 pixels (or four 1/5/5/5 high pixels) into four 32-bit (8/8/8/8) pixels. The 1-bit α element in each pixel is sign extended to 8 bits, and the 5-bit R, G, and B elements are each zero extended to 8 bits.

Table 2-90 describes the unpack instructions.

Table 2-90. Vector Unpack Instructions

Name	Mnemonic	Syntax
Vector Unpack High Signed Integer	vupkhsb vupkhsh	v D, v B
Vector Unpack High Pixel	vupkhpx	v D, v B
Vector Unpack Low Signed Integer	vupklsb vupklsh	v D, v B
Vector Unpack Low Pixel	vupklpx	vD, vB

2.5.5.3 Vector Merge Instructions

Byte vector merge instructions interleave the 8 low bytes or 8 high bytes from two source operands producing a result of 16 bytes. Similarly, half-word vector merge instructions interleave the 4 low half words (or 4 high half words) of two source operands producing a result of 8 half words, and word vector merge instructions interleave the 2 low words or 2 high words from two source operands producing a result of 4 words. The vector merge instruction has many uses. For example, it can be used to efficiently transpose SIMD vectors. Table 2-91 describes the merge instructions.

Table 2-91. Vector Merge Instructions

Name	Mnemonic	Syntax
Vector Merge High Integer	vmrghb vmrghh vmrghw	v D, v A, v B
Vector Merge Low Integer	vmrglb vmrglh vmrglw	vD, vA, vB

2.5.5.4 Vector Splat Instructions

When a program needs to perform arithmetic vector operations, the vector splat instructions can be used in preparation for performing arithmetic for which one source vector is to consist of elements that all have the same value. Vector splat instructions can be used to move data where it is required. For example to multiply all elements of a vector register (VR) by a constant, the vector splat instructions can be used to splat the scalar into the VR. Likewise, when storing a scalar into an arbitrary memory location, it must be splatted into a VR, and that VR must be specified as the source of the store. This guarantees that the data appears in all possible positions of that scalar size for the store.

Table 2-92. Vector Splat Instructions

Name	Mnemonic	Syntax
Vector Splat Integer	vspltb vsplth vspltw	vD, vB, UIMM
Vector Splat Immediate Signed Integer	vspltisb vspltish vspltisw	vD, SIMM

2.5.5.5 Vector Permute Instructions

Permute instructions allow any byte in any two source VRs to be directed to any byte in the destination vector. The fields in a third source operand specify from which field in the source operands the corresponding destination field is taken. The Vector Permute (**vperm**) instruction is a very powerful one that provides many useful functions. For example, it provides a way to perform table-lookups and data alignment operations. An example of how to use the **vperm** instruction in aligning data is described in "Quad-Word Data Alignment" in Chapter 3, "Operand Conventions," of the *AltiVec Technology Programming Environments Manual*. Table 2-89 describes the vector permute instruction.

Table 2-93. Vector Permute Instruction

Name	Mnemonic	Syntax
Vector Permute	vperm	vD, vA,vB,vC

2.5.5.6 Vector Select Instruction

Data flow in the vector unit can be controlled without branching by using a vector compare and the Vector Select (**vsel**) instructions. In this use, the compare result vector is used directly as a mask operand to vector select instructions. The **vsel** instruction selects one field from one or the other of two source operands under control of its mask operand. Use of the TRUE/FALSE compare result vector with select in this manner produces a two instruction equivalent of conditional execution on a per-field basis. Table 2-94 describes the **vsel** instruction.

Table 2-94. Vector Select Instruction

Name	Mnemonic	Syntax
Vector Select	vsel	vD,vA,vB,vC

2.5.5.7 Vector Shift Instructions

The vector shift instructions shift the contents of one or of two VRs left or right by a specified number of bytes (**vslo**, **vsro**, **vsldoi**) or bits (**vsl**, **vsr**). Depending on the instruction, this shift count is specified either by low-order bits of a VR or by an immediate field in the instruction. In the former case the low-order 7 bits of the shift count register give the shift count in bits ($0 \le \text{count} \le 127$). Of these 7 bits, the high-order 4 bits give the number of complete bytes by which to shift and are used by **vslo** and **vsro**; the low-order 3 bits give the number of remaining bits by which to shift and are used by **vsl** and **vsr**.

Table 2-95 describes the vector shift instructions.

Table 2-95. Vector Shift Instructions

Name	Mnemonic	Syntax
Vector Shift Left	vsl	vD,vA,vB
Vector Shift Right	vsr	vD,vA,vB
Vector Shift Left Double by Octet Immediate	vsldoi	vD,vA,vB,SH
Vector Shift Left by Octet	vslo	vD,vA,vB
Vector Shift Right by Octet	vsro	vD,vA,vB

2.5.5.8 Vector Status and Control Register Instructions

Table 2-96 summarizes the instructions for reading from or writing to the AltiVec status and control register (VSCR), described in Section 7.1.1.5, "Vector Save/Restore Register (VRSAVE)."

Table 2-96. Move to/from VSCR Register Instructions

Name	Mnemonic	Syntax
Move to AltiVec Status and Control Register	mtvscr	v B
Move from AltiVec Status and Control Register	mfvscr	v B

2.6 AltiVec VEA Instructions

The PowerPC virtual environment architecture (VEA) describes the semantics of the memory model that can be assumed by software processes, and includes descriptions of the cache model, cache-control instructions, address aliasing, and other related issues. Implementations that conform to the VEA also adhere to the UISA, but may not necessarily adhere to the OEA. For further details, see Chapter 4, "Addressing Mode and Instruction Set Summary," in *The Programming Environments Manual*.

This section describes the additional instructions that are provided by the AltiVec ISA for the VEA.

2.6.1 AltiVec Vector Memory Control Instructions—VEA

Memory control instructions include the following types:

- Cache management instructions (user-level and supervisor-level)
- Translation lookaside buffer (TLB) management instructions

This section briefly summarizes the user-level cache management instructions defined by the AltiVec VEA. See Chapter 3, "L1, L2, and L3 Cache Operation" for more information about supervisor-level cache, segment register manipulation, and TLB management instructions.

The AltiVec architecture specifies the data stream touch instructions **dst(t)**, **dstst(t)**, and it specifies two data stream stop (**dss(all)**) instructions. The MPC7451 implements all of them. The term **dst**x used below refers to all of the stream touch instructions.

The instructions summarized in this section provide user-level programs the ability to manage on-chip caches, see Chapter 3, "L1, L2, and L3 Cache Operation" for more information about cache topics.

Bandwidth between the processor and memory is managed explicitly by the programmer through the use of cache management instructions. These instructions provide a way for software to communicate to the cache hardware how it should prefetch and prioritize the writeback of data. The principal instruction for this purpose is a software directed cache prefetch instruction called data stream touch (**dst**). Other related instructions are provided for complete control of the software directed cache prefetch mechanism.

AltiVec VEA Instructions

Table 2-97 summarizes the directed prefetch cache instructions defined by the AltiVec VEA. Note that these instructions are accessible to user-level programs.

Table 2-97. AltiVec User-Level Cache Instructions

Name	Mnemonic	Syntax	Implementation Notes
Data Stream Touch (non-transient)	dst	rA,rB,STRM	_
Data Stream Touch Transient	dstt	rA,rB,STRM	Used for last access
Data Stream Touch for Store	dstst	rA,rB,STRM	Not recommended for use in MPC7451
Data Stream Touch for Store Transient	dststt	rA,rB,STRM	Not recommended for use in MPC7451
Data Stream Stop (one stream)	dss	STRM	_
Data Stream Stop All	dssall	STRM	_

For detailed information for how to use these instruction, see Section 7.1.2.3, "Data Stream Touch Instructions."

2.6.2 AltiVec Instructions with Specific Implementations for the MPC7451

The AltiVec architecture specifies Load Vector Indexed LRU (**lvxl**) and Store Vector Indexed LRU (**stvxl**) instructions. The architecture suggests that these instructions differ from regular AltiVec load and store instructions in that they leave cache entries in a least recently used (LRU) state instead of a most recently used (MRU) state. This supports efficient processing of data which is known to have little reuse and poor caching characteristics. The MPC7451 implements these instructions as suggested. They follow all the cache allocation and replacement policies described in Section 3.5, "L1 Cache Operation," but they leave their addressed cache entries in the LRU state. In addition, all LRU instructions are also interpreted to be transient and are also treated as described in Section 7.1.2.2, "Transient Instructions and Caches."

Chapter 3 L1, L2, and L3 Cache Operation

The MPC7451 microprocessor contains separate 32-Kbyte, eight-way set-associative level 1 (L1) instruction and data caches to allow the execution units and registers rapid access to instructions and data. In addition, the MPC7451 microprocessor features an integrated 256-Kbyte level 2 (L2) cache (512-Kbyte L2 for MPC7447 and MPC7457) and the address tags and status bits for a level 3 (L3) cache that supports either 1 or 2 Mbytes of cache. Note that the L3 cache is not supported by the MPC7441, MPC7445, and MPC7447.

This chapter describes the organization of the on-chip L1 instruction and data caches, cache coherency protocols, cache control instructions, various cache operations, the organization and features of the L2 cache, and a description of the L3 cache controller. It describes the interaction between the caches, the load/store unit (LSU), the instruction unit, and the memory subsystem. This chapter also describes the replacement algorithms used for each of the caches and the L3 private memory feature of the MPC7451.

Note that in this chapter, the term 'multiprocessor' is used in the context of maintaining cache coherency. These multiprocessor devices could be actual processors or other devices that can access system memory, maintain their own caches, and function as bus masters requiring cache coherency.

AltiVec Technology and the Cache Implementation

9

The implementation of AltiVec technology in the MPC7451 has implications that affect the cache model. They are as follows:

- AltiVec transient instructions (**dstt**, **dststt**, **lvxl**, and **stvxl**), described in Section 7.1.2.2, "Transient Instructions and Caches"
- AltiVec LRU instructions (lvxl, stvxl), described in Section 3.5.6.3, "AltiVec LRU Instruction Support"
- External system bus transactions caused by caching-inhibited AltiVec loads and stores or write-through AltiVec stores, as described in Section 3.8.1, "MPC7451 Caches and System Bus Transactions"

3.1 Overview

The MPC7451 L1 cache implementation has the following characteristics:

- Two separate 32-Kbyte instruction and data caches (Harvard architecture).
- Instruction and data caches are eight-way set-associative.
- Instruction and data caches have 32-byte cache blocks. A cache block is the block of memory that a coherency state describes—corresponds to a cache line for the L1 data cache.
- Cache directories are physically addressed. The physical (real) address tag is stored in the cache directory.
- The caches implement a pseudo least-recently-used (PLRU) replacement algorithm within each way.
- Cache write-back or write-through operation programmable on a per-page or per-block basis
- Instruction cache can provide four instructions per clock cycle; data cache can provide four words per clock cycle
 - Two-cycle latency and single-cycle throughput for instruction or data cache accesses.
- Caches can be disabled in software
- Caches can be locked in software
- Supports a four-state modified/exclusive/shared/invalid (MESI) coherency protocol.
 - A single coherency status bit for each instruction cache block allows encoding for the following two possible states:
 - Invalid (INV)
 - Valid (VAL)
 - Two status bits (MESI[0–1]) for each data cache block allow encoding for coherency, as follows:
 - -00 = invalid(I)
 - -01 = shared(S)
 - -10 = exclusive (E)
 - -11 = modified (M)
- Separate copy of data cache tags for efficient snooping
- Both the L1 caches support parity generation and checking (enabled through bits in the ICTRL register) as follows:
 - Instruction cache—one parity bit per instruction
 - Data cache—one parity bit per byte of data

- No snooping of instruction cache except for **icbi** instruction
- The caches implement a pseudo least-recently-used (PLRU) replacement algorithm within each way.
- Data cache supports AltiVec LRU and transient instructions, as described in Section 1.3.2.2, "AltiVec Instruction Set."
- **1**
- Critical double- and/or quad-word forwarding is performed as needed. Critical
 quad-word forwarding is used for AltiVec loads and instruction fetches. Other
 accesses use critical double-word forwarding.
- Each cache can be invalidated or locked by setting the appropriate bits in the hardware implementation-dependent register 0 (HID0), a special-purpose register (SPR) that is implementation-specific.

The MPC7451 supports a fully-coherent 64-Gbyte physical memory address space (when extended addressing is enabled with HID0[XAEN] = 1). Bus snooping is used to ensure the coherency of global memory with respect to the data cache.

On an L1 data cache miss, cache blocks are filled in one 32-byte beat from the L2 cache, L3 cache, or the system bus, and the critical data is forwarded immediately to the requesting execution unit (and register file). Load misses are processed as described in Section 3.1.2.4, "LSU Load Miss, Castout, and Push Queues," providing for hits under misses.

The instruction cache is also filled in one 32-byte beat from the L2 cache, L3 cache, or the system bus, and the critical quad word is simultaneously forwarded to the instruction queue, thus minimizing stalls due to cache fill latency. Note that if the instruction fetch is from cache-inhibited memory and the bus is operating in 60x bus mode, the bus access is still a 32-byte transaction, even though only the required 16 bytes are transmitted to the instruction queue. However, in MPX bus mode, a cache-inhibited instruction fetch performs a 16-byte transaction on the bus. The instruction cache is also not blocked to internal accesses while a cancelled instruction cache miss is outstanding, providing for hits under misses.

The instruction cache provides a 128-bit interface to the instruction unit, so up to four instructions can be made available to the instruction unit in a single clock cycle on an L1 instruction cache hit. The instruction unit accesses the instruction cache frequently in order to sustain the high throughput provided by the twelve-entry instruction queue.

Additionally, the on-chip L2 cache has the following features:

- Integrated 256-Kbyte, eight-way set-associative unified instruction and data cache for the MPC7451 (512-Kbyte for the MPC7447 and MPC7457)
- Maintains instructions, data, or both instructions and data (selectable through L2CR).
- Fully pipelined to provide 32 bytes per clock cycle to the L1 caches
- Total latency of nine processor cycles for L1 data cache miss that hits in the L2.

Overview

- Uses one of two random replacement algorithms (selectable through L2CR).
- Cache write-back or write-through operation programmable on a per-page or per-block basis
- Organized as 32 bytes/block and two blocks (sectors) /line (a cache block is the block of memory that a coherency state describes).
- Supports parity generation and checking for both tags and data (enabled through L2CR).
- Two status bits (MESI[0–1]) for each L2 cache block allow encoding for coherency, as follows:
 - -00 = invalid(I)
 - 01 = shared(S)
 - -10 = exclusive (E)
 - -11 = modified (M)
- Prefetching of the second (unrequired) block through up to three L2 prefetch engines enabled through MSSCR0.

Finally, the L3 cache controller on the MPC7451 has the following features:

- Provides critical double-word forwarding to the requesting unit
- On-chip tags support 1Mbyte or 2 Mbytes of external SRAM that is 8-way set-associative
- Maintains instructions, data, or both instructions and data (selectable through L3CR).
- Cache write-back or write-through operation programmable on a per-page or per-block basis
- Organized as 64 bytes/line configured as two blocks (sectors) with separate status bits per line for 1-Mbyte configuration.
- Organized as 128 bytes/line configured as four blocks (sectors) with separate status bits per line for 2-Mbyte configuration.
- 1 Mbyte or 2 Mbytes of the L3 SRAM can be designated as private memory.
- Supports same four-state (MESI) coherency protocol as L1 and L2 caches.
- Supports parity generation and checking for both tags and data (enabled through L3CR).
- Same choice of two random replacement algorithms used by L2 cache (selectable through L3CR).
- Configurable core-to-L3 frequency divisors.
- 64-bit external L3 data bus sustains 64 bits per L3 clock cycle.

• Supports MSUG2 dual data rate (DDR) synchronous burst SRAMs, PB2 pipelined synchronous burst SRAMs, and pipelined (register-register) late-write synchronous burst SRAMs

3.1.1 Block Diagram

The instruction and data caches, L2 cache, and L3 cache controller are integrated in the MPC7451 as shown in Figure 3-1.

Both L1 caches are tightly coupled to the MPC7451 L2 cache, L3 cache controller, and the memory subsystem to allow efficient access to the L2 cache, L3 cache, or the system interface and other bus masters. The memory subsystem receives requests for memory operations from the LSU (on behalf of the instruction and data caches) and provides queues for loading and storing from the caches.

The system interface performs external bus operations per the 60x or MPX bus protocol. Depending on the transaction type, the critical 8 bytes (for double words) or 16 bytes (for quad words) are forwarded to the requesting unit. Note that for instruction fetches, the critical quad word is always forwarded. Also, the system interface accumulates 64-bit data beats from the bus into a 32-byte entity before loading it into the L1, L2, and L3 caches. The system interface also captures snoop addresses for the L1 data cache, the L2 and L3 caches, and the memory reservation (**lwarx** and **stwcx.**) operations.




Figure 3-1. Cache/Memory Subsystem Integration

3.1.2 Load/Store Unit (LSU)

The data cache supplies data to the general-purpose registers (GPRs), floating-point registers (FPRs), and vector registers (VRs) by means of the load/store unit (LSU). The MPC7451 LSU is directly coupled to the data cache with a 32-byte interface (a cache line) to allow efficient movement of data to and from the GPRs, FPRs, and VRs. The LSU provides all the logic required to calculate effective addresses, handles data alignment to and from the data cache, and provides sequencing for load/store string and load/store multiple operations. Write operations to the data cache can be performed on a byte, half-word, word, double-word, or quad-word basis.

This section describes the LSU queues that support the L1 caches. See Section 3.3.3, "Load/Store Operations and Architecture Implications," for more information on architectural coherency implications of load/store operations and the LSU on the MPC7451. Also, see Chapter 6, "Instruction Timing," for more information on other aspects of the LSU and instruction scheduling considerations.

The vector touch engine (VTE) generates cache line fetch requests based on the contents of the **dst**, **dsts**, **dss**, and **dssall** instructions that are part of the AltiVec specification. These instructions are not disabled by the AltiVec enable bit in the MSR. See Chapter 7, "AltiVec Technology Implementation," for more information on the VTE.

3.1.2.1 Cacheable Loads and LSU

When free of data dependencies cacheable loads execute in the LSU in a speculative manner with a maximum throughput of one per cycle and a three-cycle latency for integer and vector loads. Note that floating-point loads have a four-cycle latency through the LSU. Data returned from the cache is held in a rename buffer until the completion logic commits the value to the processor state.

3.1.2.2 LSU Store Queues

Stores cannot be executed speculatively. Stores must be held in the 3-entry finished store queue (FSQ), as shown in Figure 3-1, until the completion logic signals that the store instruction is to be committed. When the store is committed, it moves to the 5-entry committed store queue (CSQ). A store remains in the CSQ until the data cache is updated if the access is cacheable. If a store is cache-inhibited, the operation moves through the CSQ on to the rest of the memory subsystem.

To reduce the latency of loads dependent on stores, the MPC7451 supports data forwarding from any entry in the CSQ before the data is actually written to the cache. The addresses of subsequent loads are compared to all entries in the CSQ and, on a hit, use the data from the newest matching entry. If a load aliases to both a CSQ entry and an FSQ entry, the LSU pipeline stalls. The load needs the newest data from the FSQ and the data is not available until it is completed and moves to the CSQ. Note that no forwarding occurs from a **stwcx.** operation but forwarding does occur from store operations caused by **dcbz** instructions.

3.1.2.3 Store Gathering/Merging

To increase external bandwidth to frame buffers and I/O devices, the MPC7451 performs store gathering of unguarded write-through stores or cache-inhibited stores. Two of these store operations are gathered in the CSQ if the following requirements are met:

- Entry CSQ0 is currently accessing the memory subsystem (i.e. it missed in the data cache).
- The stores are bytes, half-words, words, double words or quad words (and are the same size).
- The stores are adjacent or overlapping in address (words in the same double word, double words in the same quad word, or quad words in the same cache line).
- The stores are adjacent in the CSQ.
- Both stores are aligned.
- The system bus is operating in MPX bus mode, or the stores are words or smaller.

The same store-gathering mechanism is used to gather cacheable write-back stores. In this case, these stores can be gathered anywhere within the same cache line if they have not yet accessed the cache. Also, these stores do not need to be of the same size.

Not all stores are gathered. In particular, when there is a series of stores, the first store often appears to the memory subsystem as ungathered.

Store gathering and store merging is enabled through HID0[SGE]. Note that in addition to the clearing of SGE, the **eieio** instruction may also be used to keep stores from being gathered. If an **eieio** instruction is detected in the store queues, store gathering is not performed. If HID1[SYNCBE] = 1, the **eieio** instruction also causes a system bus broadcast operation, which may be used to prevent external devices, such as a bus bridge chip, from gathering stores. See Section 3.3.3.3, "Load Ordering with Respect to Other Loads," for more information on the effects of **eieio**

If multiple cacheable stores are gathered such that the result is one 32-byte store, then the processor issues a single line kill block transfer instead of the store.

3.1.2.4 LSU Load Miss, Castout, and Push Queues

The LSU requests cache blocks that miss in the L1 data cache from the next levels of memory. In the case of a cache miss for a load, the load is placed in the 5-entry load miss queue (LMQ) until it can be serviced to allow for subsequent loads to continue to propagate through the LSU.

The LSU also maintains a 6-entry L1 castout queue (LCQ) as a place-holder for data cache castouts caused by the PLRU replacement algorithm until they can be serviced. Note that castouts are only selected (by the replacement algorithm) when the new cache line is ready to be loaded into the L1. Because all L1 data cache misses can potentially require a castout,

misses do not access the L2, L3, or system bus until a slot is available in the LCQ for the potential castout operation.

Finally, the LSU also maintains a one-entry push buffer (LPB) for holding a cache push operation caused by a snoop hit of modified data in the L1 data cache until it can complete. Note that all entries in the LCQ and LPB are snooped when other masters are accessing the MPC7451 bus.

3.1.3 Memory Subsystem Blocks

As shown in Figure 3-1, the memory subsystem interfaces to the L1 instruction and data caches and the LSU with a 256-bit internal bus. The four major logic blocks are described in the following subsections. Conceptually, the general flow for transactions through the memory subsystem can be considered to be from the L1 service queues, to the L2 cache, to the L3 interface, to the bus service queues, noting that data from the bus can flow directly from the bus accumulator at the external system interface to the 256-bit internal bus (loading the L2 and L3 caches in parallel). Exceptions to this are noted in the following subsections.

Note that transactions on the external bus performed by alternate masters are snooped by all relevant entities in the MPC7451. Thus the L1 data cache, the LSU queues, memory subsystem queues, and the L2 and L3 caches are all checked for a snoop hit. When a snoop hit occurs and a push is required, the MPC7451 retries the bus transaction and performs the push operation or performs data intervention (if the bus is operating in MPX bus mode and MSSCR0[EIDIS] = 0).

3.1.3.1 L1 Service Queues

Separate from the LMQ and the two store queues of the LSU, the memory subsystem block maintains two additional queues for handling L1 misses. The L1 load queue (LLQ) of the memory subsystem contains a total of eight entries. They are as follows:

- Five for load misses, including those generated by **dcbt**, **dcbtst**, **dst**, **dsts**, and **eciwx** instructions
- Two for instruction fetches
- One for a cacheable store request that is marked as write-back (W = 0), which requires a read-with-intent-to-modify load transaction on the bus, or for loads generated by **dcba** and **dcbz**

For efficiency, these accesses are simultaneously sent to the L2 and L3 caches from the LLQ and they reside in the LLQ until the data has been loaded. If the access requires a system interface transaction (based on the L2 and L3 responses), the LLQ causes that bus transaction to occur. If the access is non-transient and misses in all three caches, all three caches (if enabled) are loaded with the missed data when it is read from the bus.

Overview

Also, separate from the L1 store queues of the LSU, the memory subsystem has an L1 store queue (LSQ) that maintains three entries waiting to be written to the L2 cache (if enabled). The three entries are dedicated as follows:

- One for
 - stores, including caching-inhibited and write-through stores
 - memory management instructions
 - **sync**, cache control, and memory synchronization instructions
- One for castouts
- One for snoop pushes

All entries that go through the LSQ also propagate to the L3 cache and the system bus except for L1 castouts that are caused by a replacement operation due to a reload that result in a hit in the L2.

Thus, note that castouts caused by the **dcbf** instruction do propagate to the L3 cache and the system bus.

3.1.3.2 L2 Cache Block

The integrated L2 cache on the MPC7451 is a unified (possibly containing instructions and data), 256-Kbyte on-chip cache. For the MPC7447 and MPC7457, the L2 cache is a unified 512-Kbyte on-chip cache. It is 8-way set-associative and organized with 32-byte blocks and two blocks per line as shown in Figure 3-17. Thus each line shares the same tag, but the MESI bits are independently maintained for each block.

When the L2 and corresponding L1 cache are enabled, load and store entries from the LLQ and LSQ propagate to the L2 cache, provided caching is allowed (the I bit of WIMG for that particular access is cleared). The L2 services accesses from the LLQ and LSQ with a three-cycle total latency and a maximum throughput of one L2 access per clock.

As described in Section 3.1.3.1, "L1 Service Queues," LLQ accesses are simultaneously sent to the L2 and L3 caches. LSQ accesses serviced by the L2 that need service by the L3 propagate to the L2 store queue (L2SQ) for service by the L3 cache. The L2SQ has a total of 5 entries as follows:

- Four entries for L2 castouts (or stores)
- One entry for pushes and interventions caused by snoop hits

For more detailed information about the functions of the L2 cache, see Section 3.6, "L2 Cache."

3.1.3.3 System Interface Block

As described in Section 3.1.3.1, "L1 Service Queues," the LLQ can cause bus transactions to occur. In addition, the system interface block of the memory subsystem maintains the following two entities that can cause external bus transactions:

- Bus store queue (BSQ)—After the L2 and L3 caches respond to an access and the access generates a castout (or write-through store) or a push operation, it is sent to the BSQ for service by the system interface. The BSQ maintains up to nine outstanding castout operations and one push operation.
- L2 prefetch engines—When only one block of an L2 cache line is valid (due to an L2 reload caused by a read miss in the L1, L2, and L3 caches), the L2 prefetch engines can initiate an external bus transaction to fill the second block of that L2 cache line. Up to 3 separate outstanding L2 prefetches can be enabled. See Section 3.6.3.2, "L2 Prefetch Engines and MSSCR0," for more detailed information about the L2 prefetch engines. Note that these prefetch engines only fetch from the system bus and do not fetch from the L3 cache.

Also, the system interface block maintains a bus accumulator that collects four double words (instructions or data) from the system interface for forwarding to the internal bus on reads.

3.1.4 L3 Cache Controller Block

The L3 cache controller maintains the tags and status for the 1- or 2-Mbyte L3 cache. The L3 cache is also a unified (possibly containing instructions and data) cache that is 8-way set-associative and organized with 32-byte blocks and two blocks per line (1 Mbyte) or four blocks per line (2 Mbyte). Each line shares the same tag, but the MESI bits are independently maintained for each block. Note that the L3 cache is not supported by the MPC7441, MPC7445, and MPC7447.

The L3 cache controller also has queues that serve as staging areas for pending SRAM read and write transactions. There is an L3RAQ that has a total of ten entries that are dedicated as follows:

- Nine entries for pending SRAM reads, including loads and castouts
- One entry for pending snoop pushes

Note that if the L3RAQ is full, the LLQ may stall.

Also, there is an L3WAQ that has a total of 4 entries that are dedicated as follows:

- Three entries for pending SRAM writes, including L2 castouts
- One entry for L3 reloads

Note that if the L3WAQ is full, the L2SQ may stall and L3 reloads may be dropped.

L1 Cache Organizations

In the same way that LSQ entries, after they having been serviced by the L2 cache, propagate to the L2 store queue (L2SQ) for service by the L3 cache, the BSQ serves as a staging area for data being transferred between the L3 cache and the system interface. Also, the L3 cache controller block maintains a bus accumulator that collects four double words (instructions or data) from the L3 interface for forwarding to the memory subsystem block. Note that the L3 cache can also be configured to be used as private memory. For more detailed information about the functions of the L3 cache controller, see Section 3.7, "L3 Cache Interface."

3.2 L1 Cache Organizations

The L1 instruction and data caches of the MPC7451 are both organized as 128 sets of eight blocks with 32 bytes in each cache line. The following subsections describe the differences in the organization of the instruction and data caches. For information on L2 and L3 cache operation, see Section 3.6, "L2 Cache," and Section 3.7, "L3 Cache Interface."

3.2.1 L1 Data Cache Organization

The L1 data cache is organized as shown in Figure 3-2.




Figure 3-2. L1 Data Cache Organization

Each block consists of 32 bytes of data, three status bits, and an address tag. Note that in the PowerPC architecture, the term 'cache block,' or simply 'block,' when used in the context of cache implementations, refers to the unit of memory at which coherency is

maintained. For the MPC7451 L1 data cache, this is the 32-byte cache line. This value may be different for other implementations using the PowerPC architecture. Also, although it is not shown in Figure 3-2, the data cache has one parity bit/byte (four parity bits/word).

Each cache block contains eight contiguous words from memory that are loaded from an eight-word boundary (that is, bits PA[31:35] of the physical addresses are zero); as a result, cache blocks are aligned with page boundaries. Address bits PA[24:30] provide the index to select a cache set. The tags consist of physical address bits PA[0:23]. Address translation occurs in parallel with set selection (from PA[24:30]). Lower address bits PA[31:35] locate a byte within the selected block. All of these address ranges are shown for 36-bit physical addressing (enabled when HID0[XAEN] = 1). When 32-bit addressing is used (HID0[XAEN] = 0), all of these physical address bits are shifted down by 4, and the tags consist of physical address bits PA[0:19].

The data cache tags are dual-ported and non-blocking for efficient load/store and snooping operations. Thus the data cache can be accessed internally while a load for a miss is pending (allowing hits under misses). When the load miss is actually updating the cache, subsequent loads are blocked for two cycles and stores are blocked for one cycle (but the data for the load miss can be forwarded to the execution unit simultaneously). The LMQ allows misses under misses to occur.

There are three status bits associated with each cache block. These bits are used to implement the modified/exclusive/shared/invalid (MESI) cache coherency protocol. The coherency protocols are described in Section 3.3, "Memory and Cache Coherency."

3.2.2 L1 Instruction Cache Organization

The L1 instruction cache is organized as shown in Figure 3-3.




Figure 3-3. L1 Instruction Cache Organization

Each block consists of 8 instructions, a single status bit, and an address tag. As with the data cache, each instruction cache block is loaded from an eight-word boundary (that is, bits PA[31:35] of the physical addresses are zero); as a result, cache blocks are aligned with page boundaries. Also, address bits PA[24:30] provide the index to select a set, and bits PA[31:33] select an instruction within a block. The tags consist of physical address bits PA[0:23]. Address translation occurs in parallel with set selection (from PA[24:30]). All of these address ranges are shown for 36-bit physical addressing (enabled when HID0[XAEN] = 1). When 32-bit addressing is used (HID0[XAEN] = 0), all of these physical address bits are shifted down by 4, and the tags consist of physical address bits PA[0:19].

The instruction cache is also non-blocking in that it can be accessed internally while a fill for a miss is pending (allowing hits under misses). In addition, subsequent misses can also be sent to the memory subsystem before the original miss is serviced (allowing misses under misses). When a miss is actually updating the cache, subsequent accesses are blocked for one cycle (but the instruction that missed can be forwarded to the instruction unit simultaneously).

The instruction cache differs from the data cache in that it does not implement a multiple state cache coherency protocol. A single status bit indicates whether a cache block is valid or invalid. The instruction cache is not snooped, so if a processor modifies a memory location that may be contained in the instruction cache, **software must ensure that such memory updates are visible to the instruction fetching mechanism.** This can be achieved with the following instruction sequence (using either **dcbst** or **dcbf**):

These operations are necessary because the processor does not maintain instruction memory coherent with data memory. Software is responsible for enforcing coherency of instruction caches and data memory. Since instruction fetching may bypass the data cache, changes made to items in the data cache may not be reflected in memory until after the instruction fetch completes.

Although it is not shown in Figure 3-3, the instruction cache has one parity bit/word.

3.3 Memory and Cache Coherency

The primary objective of a coherent memory system is to provide the same image of memory to all devices using the system. Coherency allows synchronization and cooperative use of shared resources. Otherwise, multiple copies of a memory location, some containing stale values, could exist in a system resulting in errors when the stale values are used. Each potential bus master must follow rules for managing the state of its cache. This section describes the coherency mechanisms of the PowerPC architecture and the cache coherency protocols that the MPC7451 caches support.

Unless specifically noted, the discussion of coherency in this section applies to the L1 data cache and the L2 and L3 caches. The instruction cache is not snooped. Instruction cache coherency must be maintained by software. However, the MPC7451 does support a fast instruction cache invalidate capability as described in Section 3.4.1.5, "L1 Instruction and Data Cache Flash Invalidation." Also, the flushing of self-modifying code from the data cache (and L2 and L3) is described in Section 3.4.4.8, "Instruction Cache Block Invalidate (icbi)."

3.3.1 Memory/Cache Access Attributes (WIMG Bits)

Some memory characteristics can be set on either a memory management block or page basis by using the WIMG bits in the BAT registers or page table entries (PTE), respectively. These bits allow both uniprocessor and multiprocessor system designs to exploit numerous system-level performance optimizations. The WIMG attributes control the following functionalities:

- Write-through (W bit)
- Caching-inhibited (I bit)
- Memory-coherency-required (M bit)
- Guarded (G bit)

Memory and Cache Coherency

The WIMG attributes are programmed by the operating system for each page and block. The W and I attributes control how the processor performing an access uses its own cache. The M attribute ensures that coherency is maintained for all copies of the addressed memory location. The G attribute prevents loads and instruction fetches from being performed until they are guaranteed to be required by the sequential execution model.

The WIMG attributes occupy four bits in the BAT registers for block address translation and in the PTEs for page address translation. The WIMG bits are programmed as follows:

- The operating system uses the **mtspr** instruction to program the WIMG bits in the BAT registers for block address translation. The IBAT register pairs do not have a G bit and all accesses that use the IBAT register pairs are considered not guarded.
- The operating system writes the WIMG bits for each page into the PTEs in system memory as it sets up the page tables.

When an access requires coherency, the processor performing the access must inform the coherency mechanisms throughout the system that the access requires memory coherency. The M attribute determines the kind of access performed on the bus (global or non-global).

3.3.1.1 Coherency Paradoxes and WIMG

Care must be taken with respect to the use of the WIMG bits if coherent memory support is desired. Careless specification of these bits may create situations that present coherency paradoxes to the processor. These coherency paradoxes can occur within a single processor or across several processors. It is important to note that, in the presence of a paradox, the operating system software is responsible for correctness.

In particular, a coherency paradox can occur when the state of these bits is changed without appropriate precautions (such as flushing the pages that correspond to the changed bits from the caches of all processors in the system) or when the address translations of aliased real addresses specify different values for certain WIMG bit values. The MPC7451 supports aliasing for WIMG = 100x and WIMG = 000x; however, the MPC7451 does not support aliasing WIMG = 101x and WIMG = 001x. Specifically, this means that for a given physical address, the MPC7451 only supports simultaneous memory/cache access physical write-through, attributes that address of caching-allowed, memory-coherency-not-required (WIMG = 100x) and write-back, caching-allowed, memory-coherency-not-required (WIMG = 000x).

For real addressing mode (that is, for accesses performed with address translation disabled—MSR[IR] = 0 or MSR[DR] = 0 for instruction or data access, respectively), the WIMG bits are automatically generated as 0b0011 (all memory is write-back, caching-allowed, memory-coherency-required, and guarded).

3.3.1.2 Out-of-Order Accesses to Guarded Memory

On the MPC7451, instructions are not fetched from guarded memory when instruction translation is enabled (MSR[IR] = 1). If an attempt is made to fetch instructions from guarded memory when MSR[IR] = 1, an ISI exception is taken.

The MPC7451 only fetches instructions out-of-order with respect to other instructions fetches from guarded memory when MSR[IR] = 0 and one of the following conditions applies:

- The instruction is in the instruction cache.
- The instruction resides in the same physical page as an instruction that is required by the execution model.
- The instruction resides in the next sequential physical page as an instruction that is required by the execution model.

Note that the MPC7451 can have two instruction fetches outstanding at any time.

The MPC7451 does not perform stores until they are required by the sequential execution model, independent of the setting of the G bit. The only effect of the G bit on stores is that the MPC7451 guarantees that stores to guarded (G=1) and caching-inhibited (I=1) memory are not store-gathered. (See Section 3.1.2.3, "Store Gathering/Merging," for more information on store gathering.)

However, setting the G bit prevents a load from accessing the system interface until it is guaranteed to be required by the sequential execution model. Loads from guarded memory may be accessed out-of-order with respect to other loads from guarded memory if one of the following applies:

- The target location is valid in the data cache.
- The load is guaranteed to be executed. In this case, the entire cache block containing the referenced data may be loaded into the cache.

Note that instruction fetches and loads may also be prevented from accessing the system interface until they are guaranteed to be required by the sequential execution model by setting the speculative access disable bit, HID0[SPD]. Also note that setting HID0[SPD] does not prevent loads from bypassing stores. See Section 3.3.3.5, "Enforcing Store Ordering with Respect to Loads," for more information.

For the MPC7451, a guarded load is not allowed to access the system interface until that load is at the bottom of the completion buffer. This means that all prior load accesses to the system interface must have already returned data to the processor before the subsequent guarded load is allowed to access the system address bus. This prevents the MPC7451 from pipelining a guarded load with any other type of load on the system interface. Note that this has a large negative effect on load miss bandwidth performance. For this reason, it is not recommended to have guarded loads in code streams that require high system bandwidth utilization.

3.3.2 Coherency Support

The MPC7451 provides full hardware support for PowerPC cache coherency and ordering instructions (**dcbz**, **dcbi**, **dcbf**, **sync**, **icbi**, and **eieio**) and full hardware implementation of the TLB management instructions (**tlbie**, and **tlbsync**). Snooping, described in Section 3.8.4, "Snooping of External Transactions," is integral to the memory subsystem design and operation. The MPC7451 is self-snooping and can ARTRY its own **stwcx**. broadcasts.

Each 32-byte cache block in the data cache contains two status bits. The MPC7451 uses these bits to support the coherency protocols and to direct reload operations. The L1 data cache status bits and the conditions that cause them to be set or cleared are defined in Table 3-1. Note that analogous status bits are also used in the L2 and L3 caches.

MESI [0-1]	Name	Meaning	Meaning Set Conditions	
11	Modified (M)	The cache block is modified with respect to the external system interface	Store miss reload from bus, L2 or L3 cache Write-back store hit on ¬S	Snoop hit
10	Exclusive (E)	The cache block is valid	Reload from bus, L2 or L3 cache	dcbi, dcbf, and dcbst hit Write-back store hit to S (see Section 3.5.4, "Store Hit to a Data Cache Block Marked Shared,") Snoop clean hit Snoop invalidate hit
01	Shared (S)	The cache block is shared with other processors and is read-only	Load miss reload from bus with SHD response Load miss reload from L2 cache with L2 cache status = S Load miss reload from L3 cache with L3 cache status = S	None
00	Invalid (I)	_	_	_

Table 3-1. Data Cache Status Bits

Every data cache block state is defined by its MESI status bits. Note that in a multiprocessor system, a cache line can exist in the exclusive state in at most one L1 data cache at any one time.

3.3.2.1 Coherency Between L1, L2, and L3 Caches

The MPC7451 allows for the L1 data, L2, and L3 caches to have different coherency status for the same cache block. A cache block in the L2 and/or L3 cache is allowed to be shared when the same block in the L1 is exclusive or modified. Additionally, an L2 block can be shared when the corresponding L3 block is exclusive or modified (or vice-versa). The true

coherency state of a cache block within the MPC7451 is determined by analyzing all three levels of the cache hierarchy.

3.3.2.1.1 Cache Closer to Core with Modified Data

A cache block can be in the shared, exclusive, or modified state in the L2 or L3, while a cache closer to the processor core has the block in the modified state. In this case the cache closer to the core may have newer data. So by definition, if a cache block is in the shared, exclusive, or modified state in the L1, L2, or L3, it has the newest data if no cache closer to the processor core has the block in the modified state.

If a cache block is in the modified state in the L2 or L3 and that block is modified in a cache closer to the processor core, the L2 and L3 may castout out-of-date data to memory. In this case, the newest data still exists in the cache closer to the processor core.

3.3.2.1.2 Transient Data and Different Coherency States

The allowance of different cache states between the L1, L2, and L3 caches eliminates the need to allocate or update the state in the L2 or L3 when a transient (**dststt** or **stvxl**) store occurs to a block that is marked shared in the L2 or L3. In this case, the LLQ treats the L2 block as invalid for stores if it is shared and the L3 is marked exclusive or modified. If the L2 state is exclusive or modified, the L3 state is ignored.

3.3.2.2 Snoop Response

Table 3-2 describes the snoop responses used by the MPC7451 and defines the symbols used in Section 3.3.2.5, "MESI State Transitions." See Chapter 8, "Signal Descriptions," and Chapter 9, "System Interface Operation," for detailed signal timing and bus protocol information.

Snoop Response	State Transition Diagram Symbol	Description
No response	— (No symbol)	The processor does not contain any memory at the snooped address or the coherency protocol does not require a response. The snoop has been fully serviced and no internal pipeline collisions occurred that would require a busy response.
SHD asserted	S	The processor contains data from the snooped address or a reservation on the snooped address.
ARTRY asserted	А	The processor cannot service the snoop due to an internal pipeline collision (busy). The same address tenure must be rerun at a later time.

Table 3-2. Snoop Response Summary

Table 3-2. Snoop Response Summary (continued)

Snoop Response	State Transition Diagram Symbol	Description
ARTRY followed by BR asserted	AS	The processor contains a modified copy of data from the snooped address and is prepared to perform a window-of-opportunity (W) snoop push. The same address tenure must be rerun at a later time.
HIT asserted for one cycle	H1 (MPX bus mode only)	The processor contains a modified copy of data from the snooped address and is prepared to perform cache-to-cache or window-of-opportunity (C or W) intervention.

3.3.2.3 Intervention

Table 3-3 briefly describes the intervention types used by the MPC7451. See Chapter 9, "System Interface Operation," for signaling protocol information for each intervention type.

Table 3-3. Snoop Intervention Summary

Intervention Type	State Transition Diagram Symbol	Description	
No intervention	— (No symbol)	The processor does not contain any memory at the snooped address or the coherency protocol does not require intervention.	
Window-of-opportunity	W	Window-of-opportunity snoop push for hits on modified data. The processor performs a write-with-kill, snoop-push transaction in the next address tenure. The MPC7451 asserts \overline{BR} in the window of opportunity to initiate the snoop push operation. The window of opportunity is defined as the second cycle after an \overline{AACK} that has been $\overline{ARTRYed}$. Only the intervening master can assert \overline{BR} in the window of opportunity. When a master asserts \overline{BR} in the window of opportunity, it uses it to perform a snoop push (write-with-kill) to the most previous snoop address (unless the master still has a write-with-kill pending due to a previous window-of-opportunity request that is not yet satisfied). The MPC7451 always presents a cache-block aligned address (that is, A[31:35] = 0b0_0000) for every window-of-opportunity snoop push.	
Cache-to-cache	C (MPX bus mode only)	Cache-to-cache intervention for hits on modified data. The processor has queued up a data-only write transaction to provide data to the snooping master (cache-to-cache intervention). If another master asserts ARTRY coincident with the assertion of HIT, the MPC7451 cancels the queued-up data-only transaction but does not attempt to perform a window-of-opportunity snoop push. The cache block state is already changed to the new state due to the snoop. Thus, the intervening processor (the one that asserted HIT) does not contain the cache block in a state suitable for intervention when the retried snoop transaction is rerun on the bus. However, it can perform a window-of-opportunity snoop push when the retried snoop transaction is rerun.	

3.3.2.4 Simplified Transaction Types

For the purposes of snooping bus transactions, the MPC7451 treats related (but distinct) transaction types as a single simplified transaction type. Table 3-4 defines the mapping of simplified transaction types to actual transaction types.

Table 3-4. Simplified Transaction Types

Simplified Transaction Type	Actual Transaction Type
Read	Read Read-atomic
RWITM	RWITM (read-with-intent-to-modify) RWITM-atomic RCLAIM (read-claim)
RWNITC	RWNITC (read-with-no-intent-to-cache)—Acts like a read transaction for snoop response purposes; acts like a clean transaction for MESI state change purposes.
Write	Write-with-flush Write-with-flush-atomic
Flush	Flush
Clean	Clean
Kill	Kill Write-with-kill
Reskill (Used for reservation snooping only)	RWITM RWITM-atomic RCLAIM Write-with-flush Write-with-flush-atomic Kill Write-with-kill

In the following state transition diagrams, RWNITC is not explicitly shown. For state transitions (for example, modified to exclusive), the MPC7451 treats RWNITC like a clean operation. For intervention purposes (for example a W or C intervention as defined in Table 3-3), the MPC7451 treats RWNITC like a read operation.

3.3.2.5 MESI State Transitions

The state diagrams in this section use symbols on the transition lines for snoop response and intervention type. For example, H1-C denotes a HIT-asserted snoop response and a cache-to-cache intervention type. See Table 3-2 and Table 3-3 for the symbols used in the state diagrams.

3.3.2.5.1 MESI Protocol in MPX Bus Mode with Data Intervention Enabled

The following state diagrams (Figure 3-4, Figure 3-5, Figure 3-6, Figure 3-7, and Figure 3-8) show the MESI state transitions when the MPC7451 is configured for MPX bus mode with modified data intervention enabled (MSSCR0[EIDIS] = 0).




Figure 3-4. Read Transaction—MPX Bus Mode, MSSCR0[EIDIS] = 0




Figure 3-5. RWITM and Flush Transactions—MPX Bus Mode, MSSCR0[EIDIS] = 0




Figure 3-6. Write Transaction—MPX Bus Mode, MSSCR0[EIDIS] = 0





Figure 3-7. Clean Transaction—MPX Bus Mode, MSSCR0[EIDIS] = 0

Memory and Cache Coherency



Note: If another master asserts ARTRY, the MPC7451 performs a window-of-opportunity style push. Otherwise, there is no intervention.

Figure 3-8. Kill Transaction—MPX Bus Mode, MSSCR0[EIDIS] = 0

3.3.2.5.2 MESI Protocol in 60x Bus Mode and MPX Bus Mode (with Intervention Disabled)

The following state diagrams (Figure 3-9, Figure 3-10, Figure 3-11, and Figure 3-12) show the MESI state transitions when the MPC7451 is configured for 60x bus mode and for MPX bus mode when hit intervention is disabled (MSSCR0[EIDIS] = 1).




Figure 3-9. Read Transaction—60x and MPX Bus Modes, MSSCR0[EIDIS] = 1




Figure 3-10. RWITM, Write, and Flush Transactions—60x and MPX Bus Modes, MSSCR0[EIDIS] = 1





Figure 3-11. Clean Transaction—60x and MPX Bus Modes, MSSCR0[EIDIS] = 1



Note: If another master asserts ARTRY, the MPC7451 performs a window-of-opportunity style push. Otherwise, there is no intervention.

Figure 3-12. Kill Transaction—60x and MPX Bus Modes, MSSCR0[EIDIS] = 1

3.3.2.6 Reservation Snooping

The MPC7451 snoops all transactions against the contents of the reservation address register independent of the cache snooping. The following state diagrams (Figure 3-13, Figure 3-14, and Figure 3-15) show the response to those snoops.




Figure 3-13. Read Transaction Snoop Hit on the Reservation Address Register




Figure 3-14. Reskill Transaction Snoop Hit on the Reservation Address Register




Figure 3-15. Other Transaction Snoop Hit on the Reservation Address Register

3.3.3 Load/Store Operations and Architecture Implications

Load and store operations are assumed to be weakly ordered on the MPC7451. The load/store unit (LSU) can perform load operations that occur later in the program ahead of store operations, even when the data cache is disabled (see Section 3.3.3.2, "Sequential Consistency of Memory Accesses").

Memory and Cache Coherency

The MPC7451 does not provide support for direct-store segments. Operations attempting to access a direct-store segment cause a DSI exception. For additional information about DSI exceptions, refer to Section 4.6.3, "DSI Exception (0x00300)."

3.3.3.1 Performed Loads and Store

The PowerPC architecture defines a performed load operation as one that has the addressed memory location bound to the target register of the load instruction. The architecture defines a performed store operation as one where the stored value is the value that any other processor will receive when executing a load operation (that is, of course, until it is changed again). With respect to the MPC7451, caching-allowed (WIMG = x0xx) loads and caching-allowed, write-back (WIMG = x0xx) stores are performed when they have arbitrated to address the cache block in the L1 data cache, the L2 cache, the L3 cache, or the system interface. Note that loads are considered performed at the L1 data cache, L2 cache, or L3 cache only if the respective cache contains a valid copy of that address. Write-back stores are considered performed at the L1 data cache, L2 cache, or L3 cache only if the respective cache contains a valid, non-shared copy of that address. Caching-inhibited (WIMG = x1xx) loads and stores, and write-through (WIMG = x1xx) stores are considered performed when they have been successfully presented to the external system bus. A set of rules for load and store ordering using the WIMG bits in the BAT registers or page table entries (PTE) in the MPC7451 is listed in Table 3-5.

Table 3-5. Load and Store Ordering with WIMG Bit Settings

w	ı	М	G	Order ¹ , ²
n	1	n	1	Stores are ordered with respect to other stores. Loads are ordered with respect to other loads. A store followed by a load requires an eieio .instruction in between the store and load.
1	0	n	1	Stores are ordered with respect to other stores. Loads are ordered with respect to other loads. A store followed by a load requires a sync .instruction in between the store and load.
1	n	n	0	Stores are ordered with respect to other stores. A load followed by a load requires a sync .instruction in between the loads. A store followed by a load requires a sync .instruction in between the store and load.
0	0	1	n	A store followed by a store requires an eieio .instruction in between the stores. A load followed by a load requires a sync .instruction in between the loads. A store followed by a load requires a sync .instruction in between the store and load.

W	I	М	G	Order ¹ , ²
0	0	0	n	A store followed by a store requires an eieio .instruction in between the stores. A load followed by a load requires a sync .instruction in between the loads. A store followed by a load requires a sync .instruction in between the store and load.
0	1	n	0	A store followed by a store requires an eieio .instruction in between the stores. A load followed by a load requires a sync .instruction in between the loads. A store followed by a load requires a sync .instruction in between the store and load.

Table 3-5. Load and Store Ordering with WIMG Bit Settings

3.3.3.2 Sequential Consistency of Memory Accesses

The PowerPC architecture requires that all memory operations executed by a single processor be sequentially consistent with respect to that processor. This means that all memory accesses appear to be executed in program order with respect to exceptions and data dependencies.

The MPC7451 achieves sequential consistency by operating a single data pipeline to the cache/MMU. All memory accesses are presented to the MMU in exact program order and therefore exceptions are determined in order. Loads are allowed to bypass stores after exception checking has been performed for the store, but data dependency checking is handled in the load/store unit so that a load does not bypass a store with an address match. Newer caching-allowed loads can bypass older caching-allowed loads only if the two loads are to different 32-byte address granules. Newer caching-allowed write-back stores can bypass older caching-allowed write-back stores if they do not store to overlapping bytes of data.

Note that although memory accesses that miss in the L1 cache are forwarded to the load/store unit load queue for future arbitration for the L2 cache (and possibly the L3 cache and external bus), all potential synchronous exceptions have been resolved before the L1 cache access. In addition, although subsequent memory accesses can address the L1 cache, full coherency checking between the L1 cache and the load/store unit load and store queues is provided to avoid dependency conflicts.

3.3.3.3 Load Ordering with Respect to Other Loads

The PowerPC architecture guarantees that the following loads are not re-ordered with respect to other similar loads:

• Caching-inhibited (I = 1) and guarded (G = 1) loads

The MPC7451 guarantees that the following loads are not re-ordered with respect to other similar loads:

¹ Any load followed by any store is always ordered for the MPC7451.

² A **sync** instruction will cover the synchronization cases that require an **eieio** instruction. However, an **eieio** instruction will not cover all the synchronization cases that require a **sync** instruction.

• Caching-inhibited (I = 1) loads when HID0[SPD] = 1

Note that when address translation is disabled (real addressing mode), the default WIMG bits cause the I bit to be cleared (accesses are assumed to be caching-allowed), and thus the load accesses are weakly ordered with respect to each other. Refer to Section 5.2, "Real Addressing Mode," for a description of the WIMG bits when address translation is disabled.

3.3.3.4 Store Ordering with Respect to Other Stores

The PowerPC architecture also guarantees that the following stores are not re-ordered with respect to other similar stores:

• Caching-inhibited (I = 1) stores

Additionally, the MPC7451 also guarantees that the following stores are not re-ordered with respect to other similar stores:

• Write-through (W = 1) stores

Otherwise, stores on the MPC7451 are weakly ordered with respect to other stores.

3.3.3.5 Enforcing Store Ordering with Respect to Loads

The PowerPC architecture specifies that an **eieio** instruction must be used to ensure sequential ordering of loads with stores.

The MPC7451 guarantees that any load followed by any store is performed in order (with respect to each other). The reverse, however, is not guaranteed. An **eieio** instruction must be inserted between a store followed by a load to ensure sequential ordering between that store and that load. Also note that setting HID0[SPD] does not prevent loads from bypassing stores.

If store gathering is enabled (through HID0[SGE]), the **eieio** instruction may also be used to keep stores from being gathered. If an **eieio** instruction is detected in the store queues, store gathering is not performed. If HID1[SYNCBE] = 1, the **eieio** instruction also causes a system bus broadcast operation, which may be used to prevent external devices, such as a bus bridge chip, from gathering stores. See Section 3.1.2.3, "Store Gathering/Merging," for more information on store gathering.

3.3.3.6 Atomic Memory References

The PowerPC architecture defines the Load Word and Reserve Indexed (**lwarx**) and the Store Word Conditional Indexed (**stwcx.**) instructions to provide an atomic update function for a single, aligned word of memory. These instructions can be used to develop a rich set of multiprocessor synchronization primitives. Note that atomic memory references constructed using **lwarx/stwcx.** instructions depend on the presence of a coherent memory system for correct operation. These instructions should not be expected to provide atomic

access to noncoherent memory. For detailed information on these instructions, refer to Chapter 2, "Programming Model," in this book and Chapter 8, "Instruction Set," in *The Programming Environments Manual*.

The **lwarx** instruction performs a load word from memory operation and creates a reservation for the 32-byte section of memory that contains the accessed word. The reservation granularity is 32 bytes. The **lwarx** instruction makes a non-specific reservation with respect to the executing processor and a specific reservation with respect to other masters. This means that any subsequent **stwcx.** executed by the same processor, regardless of address, cancels the reservation. Also, any bus write or invalidate operation from another processor to an address that matches the reservation address cancels the reservation.

The **stwcx.** instruction does not check the reservation for a matching address. The **stwcx.** instruction is only required to determine whether a reservation exists. The **stwcx.** instruction performs a store word operation only if the reservation exists. If the reservation has been cancelled for any reason, then the **stwcx.** instruction fails and clears the CR0[EQ] bit in the condition register. The architectural intent is to follow the **lwarx/stwcx.** instruction pair with a conditional branch which checks to see whether the **stwcx.** instruction failed.

Executing an **lwarx** or **stwcx.** instruction to areas marked write-through or cache-inhibited causes a DSI exception. Additionally, executing an **lwarx** or **stwcx.** instruction when the L1 data cache is disabled or it is enabled and locked causes a DSI exception.

If the page table entry is marked caching-allowed (WIMG = x0xx) and an **lwarx** access misses in the cache, the MPC7451 performs a cache block fill. All bus operations that are a direct result of either an **lwarx** instruction or an **stwcx**. instruction are placed on the bus with a special encoding. Note that this does not force all **lwarx** instructions to generate bus transactions, but rather provides a means for identifying when an **lwarx** instruction does generate a bus transaction.

The MPC7451 snoops its own RWITM-atomic transactions to check the state of the reservation bit. If the reservation is set, the RWITM-atomic transaction succeeds. Otherwise, the MPC7451 internally retries it (as if it had asserted ARTRY) and the transaction is re-sent as a read transaction.

3.4 L1 Cache Control

The MPC7451 L1 caches are controlled by programming specific bits in the HID0, ICTRL, and LDSTCR special-purpose registers and by issuing dedicated cache control instructions. Section 3.4.1, "Cache Control Parameters in HID0," describes the HID0 cache control bits, Section 3.4.2, "Data Cache Way Locking Setting in LDSTCR," describes the data cache way locking feature and Section 3.4.3, "Cache Control Parameters in ICTRL," describes the L1 cache parity checking features and the instruction cache way locking. Note that the ICTC register also affects the instruction cache operation and it is described in Section 10.3, "Instruction Cache Throttling."

L1 Cache Control

Also, Section 2.1.5.1, "Hardware Implementation-Dependent Register 0 (HID0)," Section 2.1.5.3, "Memory Subsystem Control Register (MSSCR0)," and Section 2.1.5.5.9, "Load/Store Control Register (LDSTCR)," provide detailed information on the bit settings for these registers.

Finally, Section 3.4.4, "Cache Control Instructions," describes the cache control instructions.

See Section 3.6.3, "L2 Cache Control" for information on the L2 cache control functions and Section 3.7, "L3 Cache Interface," for more information on the L3 cache.

3.4.1 Cache Control Parameters in HID0

The HID0 special-purpose register contains several bits that invalidate, disable, and lock the instruction and data caches. The following sections describe these L1 cache control facilities.

3.4.1.1 Enabling and Disabling the Data Cache

The data cache is enabled or disabled with the data cache enable bit, HID0[DCE]. HID0[DCE] is cleared on power-up, disabling the data cache. Snooping is not performed when the data cache is disabled.

When the data cache is in the disabled state (HID0[DCE] = 0), the cache tag status bits are ignored, and all data accesses are propagated to the system bus as single- or double-beat cache-inhibited ($\overline{\text{CI}}$ asserted) transactions, depending on the size of the access. Thus, they are ignored by the L2 and L3 caches, independent of the state of the L2 and L3. Note that disabling the data cache does not affect the translation logic; translation for data accesses is controlled by MSR[DR].

The setting of the DCE bit must be preceded by a **sync** instruction to prevent the cache from being enabled or disabled in the middle of a data access. In addition, the cache must be globally flushed before it is disabled to prevent coherency problems when it is re-enabled. See Section 3.5.7, "L1 Cache Invalidation and Flushing," for more information on the flushing of the data cache.

The **dcbz** instruction causes an alignment exception when the access is to a cache-inhibited or write-through area of memory. Thus a **dcbz** causes an alignment exception for the cases when the data cache is disabled (HID0[DCE] = 0), or when the data cache is completely locked (LDSTCR[DCWL] = 0xFF or HID0[DLOCK] = 1). The touch load (**dcbt** and **dcbtst**) instructions are no-ops when the data cache is disabled; however, address translation is still performed for these instructions. Other cache instructions (**dcbf**, **dcbst**, and **dcbi**) do not affect the data cache when it is disabled.

Note that if the L1 data cache is disabled, the L2 and the L3 caches may be enabled, but they ignore all data accesses. The L2 cache is enabled or disabled with L2CR[L2E], and the L3 cache is enabled or disabled with L3CR[L3E].

3.4.1.2 Data Cache Locking with DLOCK

The entire contents of the data cache can be locked by setting the data cache lock bit, HID0[DLOCK]. No new tags are allocated for a locked data cache. Snoop hits, store hits (to mark the line modified), and **dcbf**, **dcbi**, and **dcbst** instructions are the only operations that can cause a tag state change in a locked data cache. If all ways of the data cache are locked, all stores are sent to the memory subsystem as cacheable but write-through (as if W = 1). Accesses caused by the **dcbz** instruction when the data cache is completely locked take an alignment exception as described in Section 3.4.1.1, "Enabling and Disabling the Data Cache." However, accesses caused by the **dcba** instruction when the data cache is completely locked are treated as a no-op.

The setting of the DLOCK bit must be preceded by a **dssall/sync** instruction pair and followed by a **sync** instruction to prevent the data cache from being locked during a data access. Also, the data cache should be already enabled when setting DLOCK.

The MPC7451 treats a load hit to a locked data cache the same as a load hit to an unlocked data cache. That is, the data cache services the load with the requested data. However, a load that misses in a locked data cache is passed to the LMQ and propagates to the L2, L3 cache or system bus as a caching-allowed, 32-byte burst read. In this case, the data is forwarded to the requesting execution unit when it returns, but it is not loaded into the data cache.

The MPC7451 treats snoop hits to a locked data cache the same as snoop hits to an unlocked data cache. However, any cache block invalidated by a snoop hit remains invalid and is not reallocated until the cache is unlocked.

One to eight ways of the data cache can be locked by setting bits in LDSTCR. See Section 3.4.2, "Data Cache Way Locking Setting in LDSTCR," for more information on way locking of the data cache.

3.4.1.3 Enabling and Disabling the Instruction Cache

The instruction cache may be enabled or disabled through the use of the instruction cache enable bit, HID0[ICE]. HID0[ICE] is cleared on power-up, disabling the instruction cache. The setting of the ICE bit must be preceded by an **isync** instruction to prevent the cache from being enabled or disabled in the middle of an instruction fetch. Furthermore, the setting of the ICE bit must be followed by an **isync** instruction in order for the setting to take effect. The **icbi** instruction is not affected by disabling the instruction cache. For further details on synchronization see Section 2.3.2.4.1, "Context Synchronization."

When the instruction cache is in the disabled state (HID[ICE] = 0), the cache tag status bits are ignored, and all instruction fetches are forwarded to the L2 and L3 caches and the memory subsystem with the cacheability attribute determined by the WIMG bits. When the instructions are returned, they are forwarded to the instruction unit, but are not loaded into the instruction cache. Note that the $\overline{\text{CI}}$ signal always reflects the state of the

caching-inhibited memory/cache access attribute (the I bit) for instruction accesses independent of the state of HID0[ICE]. Also note that disabling the instruction cache does not affect the translation logic; translation for instruction accesses is controlled by MSR[IR].

3.4.1.4 Instruction Cache Locking with ILOCK

The contents of the instruction cache can be locked by setting the instruction cache lock bit, HID0[ILOCK]. A completely locked instruction cache has no new tag allocations. **icbi** instructions are the only operations that can cause a tag state change in a locked instruction cache. The setting of the ILOCK bit must be preceded by an **isync** instruction to prevent the instruction cache from being locked during an instruction fetch.

An instruction fetch that hits in a locked instruction cache is serviced by the cache. An instruction fetch that misses in a completely locked instruction cache is propagated to the L2, L3, and system bus as a 32-byte burst read. When the instructions are returned, they are forwarded to the instruction unit but are not loaded into the instruction cache.

Note that the $\overline{\text{CI}}$ signal always reflects the state of the caching-inhibited memory/cache access attribute (the I bit) for instruction accesses independent of the state of HID0[ILOCK]. See Section 3.4.3.1, "Instruction Cache Way Locking," for information on the locking of one to 8 ways of the instruction cache.

3.4.1.5 L1 Instruction and Data Cache Flash Invalidation

The HID0[ICFI] and HID0[DCFI] bits of the MPC7451 cause a flash invalidation of the instruction and data caches, respectively. Each cache can be flash invalidated independently. Note that HID0[ICFI] and HID0[DCFI] must not both be set with the same **mtspr** instruction, due to the synchronization requirements described in Section 2.3.2.4.1, "Context Synchronization."

A reset operation does not invalidate the caches. Therefore, software must flash invalidate the instruction cache with the same **mtspr** to HID0 instruction that enables the instruction cache, and it must flash invalidate the data cache with the same **mtspr** to HID0 instruction that enables the data cache. When either HID0[ICFI] or HID0[DCFI] is set by software, the corresponding cache invalidate bit is cleared automatically in the following clock cycle. Note that there is no broadcast of a flash invalidate operation. An **isync** must precede the setting of the HID0[ICFI] in order for the setting to take effect.

Individual instruction cache blocks can be invalidated using the **icbi** instruction and individual data cache blocks can be invalidated using the **dcbi** instruction. See Section 3.4.4.8, "Instruction Cache Block Invalidate (icbi)," and Section 3.4.4.7, "Data Cache Block Invalidate (dcbi)," for more information about the **icbi** and **dcbi** instructions, respectively.

3.4.2 Data Cache Way Locking Setting in LDSTCR

The 8-bit DCWL parameter in LDSTCR controls the locking of from one to 8 ways of the data cache. Each bit in DCWL corresponds to a way of the data cache. Setting a bit in DCWL locks the corresponding way in the cache. The MPC7451 treats a load hit to a locked way in the data cache the same as a load hit to an unlocked data cache. That is, the data cache services the load with the requested data. Also, snoop hits and store hits to locked way in the data cache also operate the same as a hit to an unlocked cache. However, locked ways are never selected for replacement.

Setting all 8 bits is equivalent to setting the HID0[DLOCK] bit. See Section 3.4.1.2, "Data Cache Locking with DLOCK," for more information. See Section 3.5.6.4, "Cache Locking and PLRU," for more information on PLRU precautions with way locking.

3.4.3 Cache Control Parameters in ICTRL

The ICTRL controls instruction and data cache parity checking and error reporting and enables instruction cache way locking

3.4.3.1 Instruction Cache Way Locking

Similar to the DCWL parameter in LDSTCR, the 8-bit ICWL parameter in ICTRL controls the locking of from one to 8 ways of the instruction cache. Each bit in ICWL corresponds to a way of the instruction cache. Setting a bit in ICWL locks the corresponding way in the cache. The MPC7451 treats a hit to a locked way in the instruction cache the same as a hit to an unlocked instruction cache. That is, the cache services the fetch with the requested instructions. However, on a miss, locked ways are never selected for replacement.

Setting all 8 bits in ICWL is equivalent to setting the HID0[ILOCK] bit. See Section 3.4.1.4, "Instruction Cache Locking with ILOCK," for more information. See Section 3.5.6.4, "Cache Locking and PLRU," for more information on PLRU precautions with way locking.

3.4.3.2 Enabling Instruction Cache Parity Checking

Instruction cache parity checking is enabled with ICTRL[EICP]. When this bit is set, the parity of all instructions fetched from the L1 cache is checked. See Section 3.4.3.3, "Instruction and Data Cache Parity Error Reporting," for information on the reporting of L1 cache parity errors.

3.4.3.3 Instruction and Data Cache Parity Error Reporting

Instruction and data cache parity errors are reported through the machine check exception mechanism if ICTRL[EICE] and ICTRL[EDCE] are set, respectively. In order for an instruction cache parity error to be reported, ICTRL[EICP] must also be set. Note that data

parity checking is always enabled. When ICTRL[EICE] and ICTRL[EDCE] are cleared, instruction and data cache parity errors are masked. Note that when parity checking and reporting is enabled, parity errors can be reported (causing a machine check) for speculative fetches that result in a parity error, even if the access is never required.

3.4.4 Cache Control Instructions

The PowerPC architecture defines instructions for controlling both the instruction and data caches (when they exist). The cache control instructions: **dcbt**, **dcbts**, **dcbt**, **dcbt**, **dcbt**, **dcbt**, **dcbt**, **dcbt**, and **icbi**—are intended for the management of the L1 caches. The MPC7451 interprets the cache control instructions as if they pertain only to its own L1 caches. These instructions are not intended for managing other caches in the system (except to the extent necessary to maintain coherency).

The MPC7451 snoops all global (\overline{GBL}) asserted) cache control instruction broadcasts. The **dcbst**, **dcbf**, and **dcbi** instructions cause a broadcast on the system bus (when M=1) to maintain coherency. When M=0, the broadcast of those instructions (and **icbi**, **tlbie**, and **tlbsync**) is controlled by the HID1[ABE] parameter. Therefore, HID1[ABE] must be set in multiprocessor systems.

The MPC7451 treats any cache control instruction directed to a direct-store segment (SR[T] = 1) as a no-op.

3.4.4.1 Data Cache Block Touch (dcbt)

The Data Cache Block Touch (**dcbt**) instruction provides potential system performance improvement through the use of a software-initiated prefetch hint. Note that implementations that support the PowerPC architecture are not required to take any action based on the execution of these instructions, but they may choose to prefetch the cache block corresponding to the effective address into their cache.

If the effective address of a **dcbt** instruction is directed to a direct-store segment (SR[T] = 1)x, or if HID0[NOPTI] = 1, the MPC7451 treats the instruction as a no-op without translation.

If the effective address of a **dcbt** instruction is not directed to a direct-store segment [T = 0] and HIDO[NOPTI] = 0, the effective address is computed, translated, and checked for protection violations as defined in the PowerPC architecture. The **dcbt** instruction is treated as a load to the addressed byte with respect to address translation and protection. Note, however that a table search operation is never initiated for a **dcbt** instruction.

Additionally, the MPC7451 treats the **dcbt** instruction as a no-op if any of the following occur:

- A valid address translation is not found in the BAT or TLB
- Load accesses are not permitted to the addressed page (protection violation)

- The BAT or PTE is marked caching-inhibited (I = 1)
- The BAT or PTE is marked guarded (G = 1) and the **dcbt** instruction is not at the bottom of the completion queue
- The data cache is locked or disabled

If none of the conditions for a no-op are met, the MPC7451 checks if the addressed cache block is in the L1 data cache. If the cache block is not in the L1 data cache, the MPC7451 checks if the addressed cache block is in the L2 or L3 caches. If the cache block is not in the L2 or L3 cache, the MPC7451 initiates a burst read (with no intent to modify) on the system bus.

The data brought into the cache as a result of this instruction is validated in the same manner that a load instruction would be (that is, it is marked as exclusive or shared). Note that the successful execution of the **dcbt** instruction affects the state of the TLB and cache LRU bits as defined by the PLRU algorithm (see Section 3.5.6, "L1 Cache Block Replacement Selection").

3.4.4.2 Data Cache Block Touch for Store (dcbtst)

The Data Cache Block Touch for Store (**dcbtst**) instruction behaves similarly to the **dcbt** instruction except that it attempts to gain ownership of the line by sending a request on the system bus if the data is not found in the L1, L2, or L3 caches in the exclusive or exclusive-modified state. Additionally, there are the following differences from **dcbt**:

- If the target address of a **dcbtst** instruction is marked write-through (W = 1), the instruction is treated as a no-op.
- If the **dcbtst** hits in the L1 data cache, the state of the block is not changed.
- If the **dcbtst** misses in the L1 data cache, but hits in the L2 or L3 cache as exclusive modified, the data is brought into the L1 data cache and is marked as exclusive.
- If the **dcbtst** misses in the L1 data cache, but hits in the L2 or L3 cache as shared, it is treated as a miss.
- If the **dcbtst** misses in both the L1 data cache and the L2 and L3 caches, the cache block fill request is signaled on the bus as a read (60x-bus mode) or as a read-claim (MPX bus mode) and the data is marked exclusive when it is brought into the L1 data cache from the system bus if the system response is not SHD.

From a programming point of view, it can be advantageous to **dcbtst** instructions on the MPC7451 if multiple line misses otherwise be caused by store instructions. This is because the MPC7451 supports only one outstanding store miss (from CSQ0), but **dcbtst** line misses are handled in the five-entry LMQ (so up to five **dcbtst** misses could be handled simultaneously).

If **dcbtst** (or **dstst**) is being used to prefetch a 32-byte coherency granule that will eventually be fully consumed by 32-byte's worth of stores (that is, two back-to-back AltiVec **stvx** instructions), the inclusion of touch-for-store may reduce performance if the

L1 Cache Control

system is bandwidth-limited. This is because a touch-for-store must perform both a 32-byte coherency operation on the address bus (two or more bus cycles) and a 32-byte data transfer (four or more bus cycles). On the other hand, caching-allowed, write-back stores that merge to 32-bytes only require a 32-byte coherency operation (two or more bus cycles) because of the store-merging mechanism. In this scenario, using a **dcbz** to initialize the line sometime before the stores occur may also improve performance. See Section 3.1.2.3, "Store Gathering/Merging," for more information.

3.4.4.3 Data Cache Block Zero (dcbz)

The effective address (EA) is computed, translated, and checked for protection violations as defined in the PowerPC architecture. The **dcbz** instruction is treated as a store to the addressed byte with respect to address translation, protection, and pipelining.

If the data is not found in the L1, L2, or L3 caches as exclusive or exclusive-modified, the physical address is broadcast on the system bus prior to the zero line fill if M = 1. Note the following:

- If the address hits in the L1 as exclusive or exclusive modified, zeros are written to the cache and the tag is marked as exclusive modified.
- If the address hits in the L1 as shared or misses in the L1, a lookup is performed in the L2 and L3 caches.
- If the address hits in the L1 as shared and M = 0, the lookup in the L2 and L3 caches is ignored, zeroes are written into the L1 cache, and the L1 tag is marked exclusive modified.
- If M = 1 and the L2 or L3 cache hits as exclusive or exclusive modified, zeros are written into the L1 and the L1 tag is marked exclusive modified.

Note that L1 cache misses for **dcbz** instructions follow the same line replacement algorithm as load misses to the L1 cache.

Executing a **dcbz** instruction can cause the following exceptions (noted in order of priority):

- Executing a **dcbz** instruction to a disabled or locked data cache generates an alignment exception.
- Executing a **dcbz** instruction to an EA with caching-inhibited or write-through attributes also generates an alignment exception.
- BAT and TLB protection violations for a **dcbz** instruction generate DSI exceptions.
- A **dcbz** instruction can also cause a data TLB miss on store exception if HID0[STEN] = 1 and either no translation is found in the BAT or TLB, or the change bit in a matching TLB entry is cleared.

3.4.4.4 Data Cache Block Store (dcbst)

The effective address is computed, translated, and checked for protection violations as defined in the PowerPC architecture. This instruction is treated as a load with respect to address translation and memory protection.

If the address hits in the cache and the cache block is in the modified state, the modified block is written back to memory and the cache block is placed in the invalid state in the L1. If the address hits in the data cache and the cache block is in any state other than modified, an address-only broadcast (clean) is performed and the cache block is placed in the invalid state in the data cache. If the address additionally hits in the L2 or L3 cache, the line is written back to memory and placed in the exclusive state in the L2 or L3 that hit.

The function of this instruction is independent of the WIMG bit settings of the block or PTE containing the effective address. However, if the address is marked memory-coherency-required (M = 1), the execution of **dcbst** causes an address broadcast on the system bus (if HID1[ABE] = 1). If HID1[ABE] = 0, execution of **dcbst** only causes an address broadcast on the system bus if the data is modified. Execution of a **dcbst** instruction occurs whether or not the L1, L2, or L2 caches are disabled or locked. However, it has no effect on a disabled L1, L2, or L3 cache.

A BAT or TLB protection violation for a **dcbst** generates a DSI exception. Additionally, a **dcbst** instruction can also cause a data TLB miss on load exception if HID0[STEN] = 1 and no translation is found in the BAT or TLB.

3.4.4.5 Data Cache Block Flush (dcbf)

The effective address is computed, translated, and checked for protection violations as defined in the PowerPC architecture. This instruction is treated as a load with respect to address translation and memory protection.

Note the following:

- If the address hits in the L1, L2, or L3 cache, and the block is in the exclusive modified state, the modified block is written back to memory and the cache block is invalidated.
- If the address hits in the L1, L2, or L3 cache, and the cache block is in the exclusive unmodified or shared state, the cache block is invalidated.
- If the address misses in the L1, L2, or L3 cache, no action is taken.

The function of this instruction is independent of the WIMG bit settings of the block or PTE containing the effective address. However, if the address is marked memory-coherency-required, the execution of **dcbf** broadcasts an address-only FLUSH transaction on the system bus if HID1[ABE] = 1. Execution of a **dcbf** instruction occurs whether or not the L1, L2, or L3 caches are disabled or locked. However, it has no effect on a disabled L1, L2, or L3 cache.

A BAT or TLB protection violation for **dcbf** generates a DSI exception. Additionally, a **dcbf** instruction can also cause a data TLB miss on load exception if HID0[STEN] = 1 and no translation is found in the BAT or TLB. See Section 3.5.7, "L1 Cache Invalidation and Flushing," for more information.

3.4.4.6 Data Cache Block Allocate (dcba)

The MPC7451 implements the Data Cache Block Allocate (**dcba**) instruction. This is currently an optional instruction in the PowerPC virtual environment architecture (VEA); however, it may become required in future versions of the architecture. The **dcba** instruction provides potential system performance improvement through the use of a software-initiated pre-store hit. This allows software to establish a block in the data cache in anticipation of a store into that block, without loading the block from memory.

The MPC7451 executes the **dcba** instruction the same as a **dcbz** instruction, with one exception. In cases when **dcbz** causes an exception, a **dcba** will no-op unless the exception is DSI for a data breakpoint match or to generate a software table search operation (with HID0[STEN] = 1). Note that the **dcba** instruction has no effect when the L1 cache is disabled or locked.

3.4.4.7 Data Cache Block Invalidate (dcbi)

When a **dcbi** instruction is executed, the effective address is computed, translated, and checked for protection violations as defined in the PowerPC architecture. This instruction is treated as a store with respect to address translation and memory protection.

This instruction is treated the same as a **dcbf** in the caches. The only difference between **dcbi** and **dcbf** on the MPC7451 is that the **dcbi** instruction is privileged.

A BAT or TLB protection violation for a **dcbi** translation generates a DSI exception.

3.4.4.8 Instruction Cache Block Invalidate (icbi)

The **icbi** instruction invalidates a matching entry in the instruction cache. During execution, the effective address for the instruction is translated through the data MMU and broadcasts on the system bus using the memory-coherency attribute from translation if HID1[ABE] = 1. This instruction is treated as a load with respect to address translation and memory protection.

The MPC7451 always sends the **icbi** to the instruction cache for cache block address comparison and invalidation. The **icbi** instruction invalidates a matching cache entry regardless of whether the instruction cache is disabled or locked. The L2 and L3 caches are not affected by the **icbi** instruction.

An **icbi** instruction should always be followed by a **sync** and an **isync** instruction. This ensures that the effects of the **icbi** are seen by the instruction fetches following the **icbi**

itself. For self-modifying code, the following sequence should be used to synchronize the instruction stream:

- 1. **dcbst** or **dcbf** (push new code from L1 data cache, L2, and L3 cache out to memory)
- 2. **sync** (wait for the **dcbst** or **dcbf** to complete)
- 3. **icbi** (invalidate the old instruction cache entry in this processor and, by broadcasting the **icbi** to the bus, invalidate the entry in all snooping processors)
- 4. **sync** (wait for the **icbi** to complete its bus operation)
- 5. **isync** (re-sync this processor's instruction fetch)

The second **sync** instruction ensures completion of all prior **icbi** instructions. Note that the second **sync** instruction is not shown in Section 5.1.5.2, "Instruction Cache Instructions," in *The Programming Environments Manual*. This **sync** is required on the MPC7451.

Since the **sync** instruction strongly serializes the MPC7451's memory subsystem, performance of code containing several **icbi** instructions can be improved by batching the **icbi** instructions together such that only one **sync** instruction is used to synchronize all the **icbi** instructions in the batch.

3.5 L1 Cache Operation

This section describes the MPC7451 cache operations performed by the L1 instruction and data caches.

3.5.1 Cache Miss and Reload Operations

This section describes the actions taken by the L1 caches on misses for cacheable accesses. Also, it describes what happens on cache misses for cache-inhibited accesses as well as disabled and locked L1 cache conditions.

3.5.1.1 Data Cache Fills

The MPC7451 data cache blocks are filled (sometimes referred to as a cache reload) from the L2 or L3 cache or the memory subsystem when cache misses occur for cacheable accesses, as described in Section 3.1.2, "Load/Store Unit (LSU)," and Section 3.1.3, "Memory Subsystem Blocks."

When the data cache is disabled (HID0[DCE] = 0]), the MPC7451 treats all data accesses as cache-inhibited (as if the memory coherency bit I = 1). Thus, even if the access would have hit in the cache, it proceeds to the memory subsystem as cache-inhibited. When the data is returned, it is forwarded to the requesting execution unit, but it is not loaded into any of the caches.

From 0 to 8 ways of the data cache can be locked, as described in Section 2.1.5.5.9, "Load/Store Control Register (LDSTCR)," and all 8 ways can also be locked by setting

L1 Cache Operation

HID0[DLOCK]. When at least one way is unlocked, misses are treated normally and they allocate in one of the unlocked ways on a reload. If all 8 ways are locked, load misses proceed to the memory subsystem as normal cacheable accesses. In this case, the data is forwarded to the requesting execution unit when it returns, but it is not loaded into the data cache. If all 8 ways are locked, stores are sent to the memory subsystem as cacheable but write-through (as if W = 1).

The accesses caused by the following instructions cause the MPC7451 to take a DSI exception when the data cache is disabled or completely locked:

- lwarx or stwcx.
- dcbz

Note that cache-inhibited stores do not access any of the caches. See Section 3.5.3, "Store Miss Merging." for more information on the handling of cacheable store misses. Also, see Section 3.6.4.1, "L2 Cache Miss and Reload Operations," and Section 3.7.7.1, "L3 Cache Miss and Reload Operations," for more information on L2 and L3 cache fills, respectively.

3.5.1.2 Instruction Cache Fills

The instruction cache provides a 128-bit interface to the instruction unit, so four instructions can be made available to the instruction unit in a single clock cycle on an L1 instruction cache hit. On a miss, the MPC7451 instruction cache blocks are loaded in one 32-byte beat from the L2 cache; the instruction cache is nonblocking, providing for hits under misses.

The instruction cache operates similarly to the data cache when all eight ways are locked. When the instruction cache is disabled (HID0[ICE = 0]), the instruction accesses bypass the instruction cache. However, unlike the data cache, these accesses are forwarded to the memory subsystem as cacheable and proceed to the L2 and L3 caches. When the instructions are returned, they are forwarded to the instruction unit but are not loaded into the instruction cache.

The instruction unit fetches a total of eight instructions at a time directly from the memory subsystem for the following cases of cacheable instruction fetches:

- The instruction cache is disabled.
- The instruction cache is enabled, all 8 ways are locked, and the access misses in the L1 cache.

Note that the MPC7451 bursts out of reset in MPX or 60x bus mode.

The MPC7451 always uses burst transactions for instruction fetches. If the instruction cache is disabled (HID0[ICE]=0), the MPC7451 will do a four-beat burst for instruction fetches and discard the last two beats. If the instruction cache is enabled (HID0[ICE]=1), the MPC7451 will do a four-beat burst for instruction fetches and use all four beats. Externally, at the next I-fetch, the address will increment by 16 bytes if the instruction cache

is disabled or the address will increment by 32 bytes if the instruction cache is enabled. For more details about disabling the instruction and data cache see Section 2.1.5.1, "Hardware Implementation-Dependent Register 0 (HID0)," Section 9.3.2.4.3, "Write-Through (WT), Cache Inhibit (CI), and Global (GBL) Signals," and Section 9.6.2.3.1, "60x Transfer Size (TSIZ[0:2]) and Transfer Burst (TBST) Signals."

Note that although the L1 instruction cache is physically addressed, the branch target instruction cache (BTIC) is virtually addressed. However, it is automatically flushed when the instruction cache is invalidated, when an exception occurs, or when a **tlbie**, **icbi**, **rfi**, or **isync** instruction is executed. Because the BTIC is automatically flushed any time the address mappings might change, aliases do not occur in the BTIC. See Section 6.3.1, "General Instruction Flow," for more information on the BTIC.

3.5.2 Cache Allocation on Misses

This section describes the allocation of cache lines for both instruction and data cache misses. See Section 3.5.6, "L1 Cache Block Replacement Selection," for more information on L1 cache block replacement. See Section 3.6.4.2, "L2 Cache Allocation," and Section 3.7.7.2, "L3 Cache Allocation," for more information on the allocation and replacement algorithms used by the L2 and L3 caches of the MPC7451, respectively.

3.5.2.1 Instruction Access Allocation in L1 Cache

Instruction cache misses cause a new line to be allocated into the instruction cache on a pseudo LRU basis, provided the cache is not completely locked or disabled.

3.5.2.2 Data Access Allocation in L1Cache

Data load or write-back store accesses that miss in the L1 data cache function similarly to L1 instruction cache misses. They cause a new line to be allocated on a pseudo LRU basis, provided the cache is not completely locked or disabled.

Note that modified data in the replacement line of any of the caches can cause a castout to occur. In all of these cases, the castout is not initiated until the new data is ready to be loaded. Note that one data access can cause multiple castout operations to be initiated (from the various MPC7451 caches).

3.5.3 Store Miss Merging

Write-back stores that miss in the L1 data cache cause a data cache fill operation to occur using the load queues of the LSU. The store data is preserved internally, and when the remainder of the cache line has been loaded from the memory subsystem, the store data is merged in to the appropriate bytes of the cache line as it is loaded into the data cache. See Section 3.1.2.3, "Store Gathering/Merging," for more information on store merging and

L1 Cache Operation

Section 3.6.4.3, "Store Data Merging and L2," for more information on store misses and the L2 cache.

3.5.4 Store Hit to a Data Cache Block Marked Shared

When a write-back store hits in the L1 data cache and the block is shared, the target block is invalidated in the data cache. The current data from the target block is then treated as a store miss.

3.5.5 Data Cache Block Push Operation

When an L1 cache block in the MPC7451 is snooped (by another bus master) and the data hits and is modified, the cache block must be written to memory and made available to the snooping device. The push operation propagates out to the L2 and L3 caches, as well as the system bus. The cache block that hits is said to be pushed out onto the system bus.

3.5.6 L1 Cache Block Replacement Selection

Both the instruction and data cache use a pseudo least-recently-used (PLRU) replacement algorithm described in this section when a new block needs to be placed in the cache. Note that data cache replacement selection is performed at reload time, not when a miss occurs. Instruction cache replacement selection occurs when an instruction cache miss is first recognized.

3.5.6.1 PLRU Replacement

Each L1 cache is organized as eight blocks (ways) per set by 128 sets. There is a identifying bit for each way in the cache, L[0–7]. The PLRU algorithm is used to select the replacement target. There are seven PLRU bits, B[0–6] for each set in the cache.

This algorithm does not prioritize replacing invalid entries over valid ones; a way is selected for replacement according to the PLRU bit encodings shown in Table 3-6.

		Then the way selected for replacement is:				
	0		0	DO	0	LO
	0	B1	0	В3	1	L1
	0		1	B4	0	L2
D.0	0		1		1	L3
В0	1	B2	0	סר	0	L4
	1		0	B5	1	L5
	1		1	В6	0	L6
	1		1		1	L7

Table 3-6. L1 PLRU Replacement Way Selection

The PLRU algorithm is shown graphically in Figure 3-16.




Figure 3-16. PLRU Replacement Algorithm

During power-up or hard reset, the valid bits of the L1 caches are not necessarily cleared and they must be explicitly cleared by setting the respective flash invalidate bits (HID0[DCFI] or HID0[ICFI]) before each cache is enabled. Subsequently, the PLRU bits are cleared to point to way L0 of each set.

3.5.6.2 PLRU Bit Updates

Except for snoop accesses, each time a cache block is accessed, it is tagged as the most recently used way of the set (unless accessed by the AltiVec LRU instructions; refer to Section 7.1.2.1, "LRU Instructions"). For every hit in the cache or when a new block is

L1 Cache Operation

reloaded, the PLRU bits for the set are updated using the rules specified in Table 3-7. Note that only three PLRU bits are updated for any given access.

Then the PLRU bits in the set are changed to the following 1: If the current access is to: **B5** B₀ **B1 B2 B3 B4 B6** L0 1 1 1 Х Х Х Х L1 1 1 0 Х Х Х L2 1 0 1 Х Χ Х Х L3 1 0 Х Х Х Х L4 Х L5 0 1 0 Х Χ Х Х L6 0 Х 0 Х 1 Х Х L7 0 0 Х Х Х Х

Table 3-7. PLRU Bit Update Rules

3.5.6.3 AltiVec LRU Instruction Support

The data cache fully supports the AltiVec LRU instructions (**lvxl**, **stvxl**). If one of these instructions causes a hit in the data cache, the PLRU bits are updated such that the way which hit is marked as least-recently-used by using the PLRU update rules shown in Table 3-8. If no other hit to the cache index occurs, this way is selected for replacement upon the next data cache reload. Similarly, if an **lvxl** or **stvxl** instruction misses in the cache, the PLRU bits are updated, as shown in Table 3-8, when that cache block reloads the data cache. Note that the instruction cache is not subject to any AltiVec LRU accesses.

Table 3-8	PI RU Rit	Undate Rules	for AltiVec	LRU Instructions
I able 5-0.	I LIVO DIL	Upuale Mules	IUI AILIVEC	

If the current AltiVec	Then the PLRU bits in the set are changed to the following ¹ :							
LRU access is to:	В0	B1	B2	В3	В4	B5	В6	
LO	0	0	х	0	Х	х	Х	
L1	0	0	х	1	х	х	х	
L2	0	1	х	х	0	х	х	
L3	0	1	х	х	1	х	х	
L4	1	х	0	х	х	0	х	
L5	1	х	0	х	х	1	х	
L6	1	х	1	х	х	х	0	
L7	1	х	1	х	х	х	1	

¹ x = Does not change

 $^{^{1}}$ x = Does not change

Note that an AltiVec LRU access simply inverts the update value of the three PLRU bits when compared to the normal (most-recently-used) update rules.

3.5.6.4 Cache Locking and PLRU

Care should be taken when locking between 1 and 8 ways in either of the L1 caches. For the best performance, there should be an equal number of locked ways on each side of each decision point of the binary tree shown in Figure 3-16, or all ways should be locked. Otherwise, the PLRU replacement algorithm will be biased to replace certain ways.

3.5.7 L1 Cache Invalidation and Flushing

When software guarantees that memory is not shared, the data cache can be invalidated by executing a series of loads followed by **dcbf** (or **dcbi**) instructions or by setting HID0[DCFI]. The instruction cache can be invalidated by setting HID0[ICFI].

When coherency is required to be maintained and data is shared among caches in a system, and the cache is going to be disabled or reconfigured, all the modified data in the data cache can be flushed by executing the following instructions in this order:

1. Way n:

- a. Start with a base offset of zero. Perform a load followed by a **dcbf** instruction to that same address.
- b. Increment the base offset by 32 bytes and perform the load/**dcbf** pair to the new address.
- c. Repeat step b126 more times so that each load/**dcbf** pair addresses a different cache line in a way (progressing through all 128 combinations of PA[24:30]), assuming 36-bit physical addressing).
- 2. Way n + 1: Repeat the process shown in step 1 for the next way in the cache. This is started by incrementing the base offset used for the last set in way n by 32 bytes. Now PA[20:23] is incremented by one. Then repeat the remainder of step 1.
- 3. Way n + 2 to way n + 7: Repeat the process described in step 2 six more times (effectively progressing through all 8 combinations of PA[20:23]).

The **dcbf** instructions described above are not required if the loads in the sequence can be guaranteed to replace (flush) all the modified data in the cache and the loads can be from known addresses that will not be modified. This can be accomplished by loading from a memory range that will not be modified.

Exceptions and other events that can access the L1 cache should be disabled during this time so that the PLRU algorithm can function undisturbed. However, if it is impossible to disable exceptions and other events that can affect the PLRU, the sequence shown above can be modified as follows:

L1 Cache Operation

- Lock all ways in the data cache except way n. Then perform the process in step 1 above.
- Lock all ways in the data cache except way n + 1 and perform step 2, continuing with step 3 by unlocking way n + 2 through way n + 7 and performing the load/**dcbf** pairs for each unlocked way, one way at a time.

To minimize the time required to flush all the caches in the MPC7451, the L1 data cache can be flushed before flushing either the L2 or L3 caches, thus eliminating the flushing of the same line multiple times if it is modified in both the L1 and the L2 and/or L3 caches. Note that if cache flushing is performed without using the **dcbf** instruction and the L2 and/or L3 are flushed before the L1, the L2 and L3 should be disabled before flushing the L1 cache. This avoids loading of modified data into the L2 and L3. See 3.6.3.1.5, "Flushing of L1, L2, and L3 Caches," and Section 3.7.3.7, "L3 Cache Flushing," for more information on flushing the L2 and L3 caches, respectively.

3.5.8 L1 Cache Operation Summary

Table 3-10 summarizes all L1 cache activities caused by internal conditions. Table 3-9 defines some of the abbreviations used in Table 3-10. Note that the WIM bits are passed on to the memory subsystem unless explicitly shown as overridden in the MSS request type column of Table 3-10. See Section 3.8.4.2, "L1 Cache State Transitions and Bus Operations Due to Snoops," for a detailed description of L1 cache state transitions caused by external bus snooping.

Table 3-9. Definitions for L1 Cache-State Summary

Term	Definition
Load	One of the following instructions: Ibz, Ibzx, Ibzu, Ibzux, Ihz, Ihzx, Ihzu, Ihzux, Iha, Ihax, Ihau, Ihaux, Iwzx, Iwzu, Iwzux, Ihbrx, Iwbrx, Imw, Iswi, Iswx, Ivebx, Ivehx, Ivewx, IvxI, IvsI, and Ivsr. A load reads cache memory and returns a data value of between 1 and 16 bytes. If the data is not in the L1 cache, the access causes a request to lower cache/memory to reload the L1 cache with the 32-byte cache line containing the requested data. If the 8/16 bytes of data (depending on size) containing the requested data are available before the rest of the cache line, this critical double-word is forwarded to the requesting execution unit before the line is reloaded. Note that misaligned loads and load string or load multiple may cause multiple memory accesses.
Store	One of the following instructions: stb, stbx, stbu, stbux, sth, sthx, sthu, sthux, stw, stwx, stwu, stwux, sthbrx, stwbrx, stmw, stswi, stswx, stvebx, stvehx, stvewx, stvx, stvxl. Stores cause an update of cache and/or memory of 1–16 bytes of data, depending on the WIM settings. Stores may cause a reload similar to loads above. Stores do not cause forwarding of data. Note that misaligned stores and store string or store multiple may cause multiple memory accesses.
Touch	One of the following instructions: dcbt or dst . Touches may cause a reload similar to loads above. Touches do not cause forwarding of data. Note that data stream touch (dst) may cause multiple memory accesses.
Store Touch	One of the following instructions: dcbtst or dstst . Store touches may cause a reload similar to loads above. Store touches do not cause forwarding of data. Note that data stream touch for store (dstst) may cause multiple memory accesses
dss	Data stream stop. It causes the tagged stream to stop prefetching. It is not sent to the MSS, and has no effect on prefetch requests already sent to the MSS.

Table 3-9. Definitions for L1 Cache-State Summary (continued)

Term	Definition
lwarx	The same as loads above, but also causes the setting of the reservation bit in the processor.
stwcx.	The same as stores above, but the store is not performed unless the reservation is set, and the reservation is cleared once the store passes the coherency point.
dcbst, dcbf	Push modified data from any processor out to memory, and change valid lines to invalid.
dcbz, dcba	Claims ownership of a line without reloading the data and zeroes out the line.
L1 Deallocate	Caused by the allocation of a line in the L1 for a reload or dcbz . A deallocation casts out modified data and invalidates the line.
MSS request and MSS response	Memory subsystem request and memory subsystem response.
same	The state is unchanged.
х	Do not care.
n/a	Does not apply.

Table 3-10. L1 Cache-State Transitions and MSS Requests

Internal Operation	WIM Setting	Initial L1 State	MSS Request	MSS Response	Final L1 State	Comments
Load	I = 0	I	Load	S	S	Load miss. Deallocate a line in the cache and reload the missing one from the MSS.
				E	Е	
		S/E/M	none	n/a	same	Load hit—return data from L1.
	I = 1	n/a	Load	n/a	n/a	Cache-inhibited load
dcbt/dst	I = 0	I	Touch	S	S	Touch miss. Deallocate a line in the cache and reload the missing one from the MSS
				E	E	
		S/E/M	none	n/a	same	No-op
	I = 1	n/a	none	n/a	n/a	No-op
dcbtst/dsts	I = 0	I/S	Store Touch	S	S	Store touch miss. Reload the missing/shared one from the MSS If missing; deallocate a line.
				Е	Е	
		E/M	none	n/a	same	No-op
	I = 1	n/a	none	n/a	n/a	No-op
dss	х	n/a	none	n/a	n/a	Stops a dst or dsts .

Table 3-10. L1 Cache-State Transitions and MSS Requests (continued)

Internal Operation	WIM Setting	Initial L1 State	MSS Request	MSS Response	Final L1 State	Comments
lwarx	I = 0	I	LWARX	S	S	Same as load, but atomic bit is set on MSS access and reservation is set.
				Е	E	
		S/E/M	none	n/a	same	Same as load hit, but set reservation
	I = 1	n/a	none	n/a	n/a	Cache-inhibited Iwarx causes DSI exception.
	W = 1	n/a	none	n/a	n/a	Write-through Iwarx causes DSI exception.
Store	W = 0 I = 0	I	Store	n/a	М	If L1 = I, deallocate a cache line and reload data from MSS. If L1 = S, invalidate and allocate line before initiating RWITM. Store data is merged with reload data.
	M = 0 W = 0 I = 0	S	none	n/a	М	
	M = 1 W = 0 I = 0	S	Store	n/a	М	
	W = 0 I = 0	E/M	none	n/a	М	Merge store data into L1.
	I = 1	n/a	Store	n/a	n/a	Initiate a store request to the MSS without changing cache state.
	W = 1	I/S/E/M	Store	n/a	same	If line is valid, merge store data into L1. Initiate a store request to MSS.
stwcx.	W = 0 I = 0	I	STWCX	Е	М	Same as stores, but do not store data if reservation is not set. Reset reservation when past coherency point. Return whether successful. Note: a stwcx . which loses its reservation while pending in the MSS is converted into a load and possibly returns a shared response.
				S	S	
	M = 0 $W = 0$ $I = 0$	S	none	n/a	М	
	M = 1 W = 0 I = 0	S	STWCX	Е	М	
				S	S	
	W = 0 I = 0	E/M	none	n/a	М	
	I = 1	n/a	none	n/a	n/a	Cache-inhibited stwcx. causes a DSI exception.
	W = 1	n/a	none	n/a	n/a	Write-through stwcx . causes DSI exception.
dcbst	х	I/S/E	DCBST	n/a	I	Push any modified data out to memory. Change cache line to invalid if it was valid.
		М	Write w/Clean	n/a	I	
dcbf	х	I/S/E	DCBF	n/a	I	Push any modified data out to memory and leave cache line invalid.
		М	Castout (W = 1)	n/a	I	

Table 3-10. L1 Cache-State Transitions and MSS Requests (continued)

Internal Operation	WIM Setting	Initial L1 State	MSS Request	MSS Response	Final L1 State	Comments	
dcbz	I = 0 W = 0	I	DCBZ	n/a	М	Zero out data	
	M = 0 I = 0 W = 0	S	none	n/a	М		
	M = 1 I = 0 W = 0	S	DCBZ	n/a	М	Claim ownership of line without reloading data. Write all 0's to cache.	
	I = 0 W = 0	E/M	none	n/a	М	Zero out data.	
	W = 1	I/S/E/M	none	n/a	same	Write-through or cache-inhibited dcbz	
	I = 1	n/a	none	n/a	n/a	causes alignment exception.	
dcba	I = 0 W = 0	I	DCBZ	n/a	М	Same as dcbz for $I = 0, W = 0$.	
	M = 0 I = 0 W = 0	S	none	n/a	М	_	
	M = 1 I = 0 W = 0	S	DCBZ	n/a	М	Claim ownership of line without reloading data. Write all 0's to cache.	
	I = 0 W = 0	E/M	none	n/a	М	_	
	W = 1	n/a	none	n/a	n/a	Write-through or cache-inhibited dcba	
	I = 1	n/a	none	n/a	n/a	is a no-op.	
L1	x	I/S/E	none	n/a	I	Deallocate is caused by an operation to	
Deallocate	х	М	Castout (W = 0)	n/a	1	another address (e.g. load) requiring an allocation of a cache line. Cast out modified data and invalidate line.	
icbi	х	n/a	ICBI	n/a	n/a	No effect on D cache.	
tlbie	х	n/a	TLBIE	n/a	n/a	No effect on L1 caches.	
tlbsync	х	n/a	TLBSYNC	n/a	n/a		
sync	х	n/a	SYNC	n/a	n/a		
eieio	х	n/a	EIEIO	n/a	n/a		
eciwx	х	n/a	ECIWX	n/a	n/a		
ecowx	х	n/a	ECOWX	n/a	n/a		

3.6 L2 Cache

This section provides information about the on-chip L2 cache on the MPC7451. It describes the L2 cache organization, the L2 features and how they are controlled, L2 cache operation, and provides a summary of all actions of the L2 and L3 caused by internal operations in a summary table. See Section 3.8.4.3, "L2 and L3 Operations Caused by External Snoops," for more information about the L2 cache and bus snooping.

3.6.1 L2 Cache Organization

The integrated L2 cache is organized as shown in Figure 3-17.




Figure 3-17. L2 Cache Organization for MPC7451




Figure 3-18. L2 Cache Organization for the MPC7447 and MPC7457

Each line consists of 64 bytes of data, organized as two blocks (also called sectors) that are selected by one address bit. Although all 16 words in a cache line share the same address tag, each block maintains the two separate status bits for the 8 words of the cache block, the unit of memory at which coherency is maintained. Thus, each cache line can contain 16 contiguous words from memory that are read or written as 8-word operations. Note that the line replacement information for the L2 cache is maintained on a line basis.

The L2 cache tags are fully pipelined and non-blocking for efficient operation. Thus, the L2 cache can be accessed internally while a load for a miss is pending (allowing hits under misses). A reload for a cache miss is treated as a normal access and blocks other accesses for only a single cycle.

Similar to the L1 data cache, there are two status bits associated with each cache block of the L2 cache. These bits are used to implement the modified/exclusive/shared/invalid (MESI) cache coherency protocol. The coherency protocols are described in Section 3.3, "Memory and Cache Coherency."

3.6.2 L2 Cache and Memory Coherency

The MPC7451 models for memory and cache coherency described in Section 3.3, "Memory and Cache Coherency," for the L1 caches all apply for the L2 cache. Specifically, the WIMG bit model, the MESI cache coherency protocol, and the architectural implications of the ordering of loads and stores are as described in that section.

3.6.3 L2 Cache Control

The parameters for the L2 cache are controlled by L2CR, MSSCR0, and MSSSR0.

3.6.3.1 L2CR Parameters

The L2CR enables the L2 cache, enables parity checking on the L2, provides for instruction-only and data-only modes, provides hardware flushing for the L2, and selects between two available replacement algorithms for the L2 cache. L2CR is a supervisor-level read/write, implementation-specific register that is accessed as SPR 1017. The contents of L2CR are cleared during power-on reset. Refer to Section 2.1.5.5.1, "L2 Cache Control Register (L2CR)," for the bit descriptions of L2CR.

3.6.3.1.1 Enabling the L2 Cache and L2 Initialization

When the L2 cache is disabled, all accesses bypass the L2. Before the L2 cache is enabled, all L2 cache configurations must be set appropriately in L2CR and the L2 tags must be invalidated in the following sequence:

- 1. Verify that L2CR[L2E] = 0.
- 2. Invalidate the entire L2 cache by setting L2CR[L2I]. See Section 3.6.3.1.4, "L2 Cache Invalidation."
- 3. Poll L2CR[L2I] until it is cleared.
- 4. Set remaining desired bits in L2CR and then set L2CR[L2E].

The L2 cache is disabled out of reset, so L2CR[L2E] = 0. Note that out of reset, the sequence above must obviously be preceded by the assertion and negation of $\overline{\text{HRESET}}$ per the timing requirements in the MPC7451 Hardware Specifications.

Setting L2CR[L2E] enables operation of the L2 cache, including snooping of the L2. Note that the **dcbf**, **dcbst**, and **dcbi** instructions have no effect on the L2 cache when it is disabled.

3.6.3.1.2 Enabling L2 Parity Checking

The L2 cache maintains one parity bit per byte of data and an additional parity bit for each tag (one tag parity bit per line).

L2 cache parity checking is enabled by setting L2CR[L2PE]. When L2CR[L2PE] = 1, L2 tag and data parity bits are independently generated and checked. When a parity error occurs for either the L2 address or data buses, a machine check exception is generated if MSR[ME] = 1. If MSR[ME] = 0, a checkstop occurs. Note that in the case of a machine check exception caused by an L2 or L3 parity error, SRR1[11] is set and enabled L2 tag and data parity errors are reported in the L2TAG and L2DAT bits of MSSSR0. See Section 3.6.3.3, "L2 Parity Error Reporting and MSSSR0," and Section 2.1.5.4, "Memory Subsystem Status Register (MSSSR0)," for the detailed bit settings of MSSSR0.

3.6.3.1.3 L2 Instruction-Only and Data-Only Modes

The L2CR also maintains the L2IO and L2DO bits for limiting the types of new accesses that are allocated into the L2. When L2CR[L2IO] is set, only instruction accesses that miss in the L2 allocate new entries in the L2. Data accesses that hit (loads and stores) operate normally (except for the case of store hits to blocks marked shared that actually function as misses). When L2CR[L2DO] is set, only data accesses that miss in the L2 allocate new entries in the L2. Instruction accesses that are already resident in the L2 (allocated before L2DO was set) provide instructions normally.

If both L2IO and L2DO are set, the L2 is effectively locked, and no new entries are allocated.

3.6.3.1.4 L2 Cache Invalidation

The L2 cache can be globally invalidated by setting L2CR[L2I]. This causes all valid bits in the L2 cache to be cleared. When the MPC7451 completes the invalidation, L2CR[L2I] is automatically cleared. See Section 3.6.3.1.4, "L2 Cache Invalidation," for more information.

When software sets L2CR[L2I], the L2 cycles through all the tags and invalidates every entry in the cache without regard to the state of the line. The processor clears L2CR[L2I] upon completing the invalidation of the entire cache. Software can poll L2CR[L2I] to know when the invalidation is complete.

The sequence for performing a global invalidation of the L2 cache is as follows:

- 1. Execute a **dssall** instruction to cancel any pending data stream touch instructions.
- 2. Execute a **sync** instruction to finish any pending store operations in the load/store unit, disable the L2 cache by clearing L2CR[L2E], and execute an additional **sync** instruction after disabling the L2 cache to ensure that any pending operations in the L2 cache unit have completed.
- 3. Initiate the global invalidation operation by setting the L2CR[L2I] bit.
- 4. Monitor the L2CR[L2I] bit to determine when the global invalidation operation is completed (indicated by the clearing of L2CR[L2I]). The global invalidation requires approximately 8K core clock cycles to complete.
- 5. After detecting the clearing of L2CR[L2I], re-enable the L2 cache for normal operation by setting L2CR[L2E].

3.6.3.1.5 Flushing of L1, L2, and L3 Caches

The MPC7451 provides a hardware flushing mechanism for the L2 through the L2CR[L2HWF] bit. Note that prior to flushing the caches, L2 prefetching must be disabled (MSSCR0[L2PFE] = 0). When L2CR[L2HWF] is set, the L2 begins a flush by starting with the first cache index. Each modified block (sector) is cast out as it is flushed. After the first line in the first way is flushed (one block and then the other), then the next way (same

L2 Cache

index) is flushed. When all ways for a given index have been flushed, the index is incremented and same process occurs for line 1, etc.

During a hardware flush, the L2 services both read hits and bus snooping.

The hardware flush completes when all blocks in the L2 have a status of invalid. At this time, the processor automatically clears L2CR[L2HWF]. However, even though the hardware flush is considered complete, there may still be outstanding castouts queued in the L2SQ that need to be performed to the L3 and outstanding castouts in the or BSQ waiting to be performed to the system interface.

Note that if the L2 must be guaranteed to be completely invalid when flushing is complete, software must ensure that the L2 does not allocate new entries while the L2 is being flushed by locking the L2 cache by setting L2CR[L2IO] and L2CR[L2DO].

The L2CR[L2I] invalidation is a subset of the L2CR[L2HWF] flushing mechanism. Note that some hardware resources are shared between the L2 and the L3 cache for supporting the hardware assisted flushing/invalidation features. This means that the MPC7451 can not support simultaneous flushing/invalidation of both caches. Thus these must be done serially. The following sequence of steps is recommended for flushing the L1, L2 and L3 caches in the MPC7451:

- 1. Disable external interrupts (clear MSR[EE] to guarantee that the PLRU for the L1 is undisturbed by an interrupt handler).
- 2. Disable the L2 prefetching (clear MSSCR0[L2PFE]).
- 3. Flush the L1 data cache as described in Section 3.5.7, "L1 Cache Invalidation and Flushing."
- 4. Set the L2CR[L2IO] and L2CR[L2DO] bits to completely lock the L2 cache.
- 5. Perform an **mtspr** L2CR to set L2HWF.
- 6. Poll the L2CR[L2HWF] bit using **mfspr** L2CR until L2CR[L2HWF] is cleared. When the bit is cleared, issue a **sync**. Although not necessary, the **sync** helps to clear the store queues in the memory subsystem before getting started with the L3 flushing. At this point the L2CR[L2IO] and L2CR[L2DO] bits can be cleared.
- 7. Set the L3CR[L3IO] and L3CR[L3DO] bits to completely lock the L3 cache
- 8. Perform an **mtspr** L3CR to set L3HWF. See Section 3.7.3.7, "L3 Cache Flushing."
- 9. Poll L3CR[L3HWF] using **mfspr** L3CR until it is cleared. When the bit is cleared, issue a **sync**. Although not necessary, the **sync** helps to clear the store queues in the memory subsystem. At this point the L3CR[L3IO] and L3CR[L3DO] bits can be cleared.

Also note that because the MPC7451 shares the invalidation and flushing logic internally, it is a programming error to set more than one of the following fields in the L2CR and L3CR at a time: L2I, L2HWF, L3I, or L3HWF. Setting more than one of these bits at any one time can cause one or both caches to not fully invalidate.

3.6.3.1.6 L2 Replacement Algorithm Selection

The L2 cache supports two pseudo-random modes of line replacement, selected by L2CR[L2REP]: 3-bit counter mode, and pseudo-random number generator mode. See Section 3.6.4.4, "L2 Cache Line Replacement Algorithms," for a detailed description of the two L2 replacement algorithms.

3.6.3.2 L2 Prefetch Engines and MSSCR0

Depending on the application, it may enhance performance to prefetch the second block of an L2 cache line on a cache line miss, even if no data in the second block is currently required. In this case, from one to 3 prefetch engines can be enabled to fill invalid blocks (that share a line with a valid block) in the L2 cache.

The L2 prefetch engines are enabled through the MSSCR0[L2PFE] field. Note that it is an error to enable the prefetch engines when the L2 cache is disabled. When prefetching is enabled, a prefetch is initiated when a load, instruction fetch, or write-back store misses in all the caches and the transaction must be performed to the external system interface for the required block. In this case, a prefetch is initiated to fill the second (unrequired) block, provided an enabled prefetch engine is available.

However, prefetches are not initiated if:

- The access is a data cache miss and the L2 cache is set up to cache instructions only (L2CR[L2IO] = 1) or
- The access is an instruction cache miss and the L2 cache is set up to cache data only (L2CR[L2DO] = 1).

Note that the L2 prefetches are also loaded into the L3 cache if it is enabled. Also note that prior to flushing the caches MSSCR0[L2PFE] must be cleared, see Section 3.6.3.1.5, "Flushing of L1, L2, and L3 Caches" for further details on how to flush the caches.

3.6.3.3 L2 Parity Error Reporting and MSSSR0

When L2 cache parity checking is enabled (L2CR[L2PE] = 1), L2 tag and data parity bits are independently generated and checked. Enabled L2 tag and data parity errors are reported in the L2TAG and L2DAT bits of MSSSR0. See Section 3.6.3.1.2, "Enabling L2 Parity Checking," for more information.

3.6.3.4 Instruction Interactions with L2

The following instructions have effects on the L2 cache as listed:

• **dcbz** and **dcba** instructions that miss or hit as shared cause L2 allocation to reserve the line and a kill is sent to the L3 and external bus interface. When the kill completes, the L2 line is marked exclusive. **dcbz** instructions that hit as modified or exclusive cause no L2 state change.

- On the MPC7451, **dcba** differs from **dcbz** only in its exception generation. As such, it is identical to **dcbz** from an L2 perspective.
- Line pushes from the L1 data cache as the result of **dcbf/dcbst** instructions write through to the L3 and external bus interface. **dcbf** invalidates the L2 cache block in case of hit. A **dcbst** hit does not affect the block if it hits as either shared or exclusive; it is changed to exclusive if it hits as modified.
- **dcbf/dcbst** instructions that do not require a castout from the L1 data cache are issued to the L2 cache and perform an invalidate and/or castout from the L2 cache to the L3 as required. If they do not require a castout from the L2 cache, they are also issued to the L3.
- **dcbf** and **dcbi** instructions that address an area of memory marked with M = 1 cause a global transaction on the system bus if the line is modified or if HID1[ABE] is set.
- **icbi** instructions bypass the L2 cache and are forwarded to the L3.
- **sync** and **eieio** instructions bypass the L2 cache, and are forwarded to the L3 for further processing. Also, all **sync** and **eieio** instructions are broadcast on the system bus if HID1[SYNCBE] = 1.
- **eciwx**, **ecowx**, **tlbie**, and **tlbsync** instructions bypass the L2 cache, and are forwarded to the system interface for further processing.
- **dcbf**, **dcbst**, **dcbi**, **icbi**, **tlbie**, and **tlbsync** instructions are broadcast on the system bus if HID1[ABE] = 1.

3.6.4 L2 Cache Operation

This section describes the MPC7451 L2 cache operations.

All accesses to the L2 cache that are marked cache-inhibited by address translation (by MMU, or by default WIMG) bypass the L2 cache (even if they would have normally hit), and do not cause any L2 state changes. Note that all data accesses performed while the L1 data cache is disabled are considered cache-inhibited by the L2 cache and the rest of the memory subsystem. Therefore, all read accesses from the L2 cache are burst accesses (32-byte reads).

Single-beat writes occur to the L2 cache for the following:

- Write-through (W = 1) accesses that hit in the L2
- Stores that hit if all ways of the L1 cache are locked with LDSTCR[DCWL]
- Stores that hit if the L1 data cache is completely locked with HID0[DLOCK] = 1

In these cases, the writes also propagate to the L3 cache and the system interface. If the L2 cache state for the block is not modified, the cache is updated, but the status bits for the block are not changed.

In case of multiple pending requests to the L2 cache, the priorities are as shown in Table 3-11.

Priority
Type of Access

1 Snoop request
2 Reload into L2 or L1
3 L2 castout
4 Snoop push or data intervention
5 In the following order:
a. Cacheable store miss in the L1 data cache
b. Load miss in the L1 data cache
c. Instruction miss in the L1 instruction cache

Table 3-11. L2 Cache Access Priorities

This section contains a detailed description of L2 and L3 actions caused by L1 requests. For more information on L2 and L3 actions caused by bus snooping, see Section 3.8.4.3, "L2 and L3 Operations Caused by External Snoops."

3.6.4.1 L2 Cache Miss and Reload Operations

L1 castout

6

The MPC7451 L2 cache blocks are filled (sometimes referred to as a cache reload) from the L3 cache or the memory subsystem when cache misses occur for cacheable accesses, as described in Section 3.1.2, "Load/Store Unit (LSU)," and Section 3.1.3, "Memory Subsystem Blocks."

As an L2 cache line is received from the bus (or L3) it is loaded into the L2 cache and marked according to the snoop response. If the reload requires a new line to be allocated in the L2 cache and the current line is modified, the modified line is castout from the L2 cache to the L3 cache at the time of the miss (not at the time of the reload).

Note that the L2 prefetch engines can be selected to fetch the second block of an L2 cache line, even if it is not required by the program. See Section 3.6.3.2, "L2 Prefetch Engines and MSSCR0," for more information.

3.6.4.2 L2 Cache Allocation

Instruction cache misses in the L2 cache cause an L2 cache line to be allocated, provided the L2 cache is enabled and not marked as data-only (with the L2CR[L2DO] bit). Similarly, instruction cache misses in the L3 cache also cause an L3 cache line to be allocated, provided the L3 cache is enabled and not marked as data-only (with the L3CR[L3DO] bit).

Also, data accesses cause an L2 cache line to be allocated if the L2 misses and the L2 is enabled and not marked as instruction-only (with the L2CR[L2IO] bit). Also, data accesses cause an L3 cache line to be allocated if the L3 misses and the L3 is enabled and not marked as instruction-only (with the L3CR[L3IO] bit).

L2 Cache

Write-back stores that miss in the L1 data cache but hit on an L2 cache block that is in the shared state are treated as store misses, causing a RWITM transaction to the L3 and the bus. In this case, the line is not deallocated, but it is reloaded as it is read from the L3 or the bus.

When the L1 data cache causes a castout and the L2 cache is enabled, the L2 cache does not allocate a new line for the castout if it misses. If the castout hits in the L2, the new castout data is written into the L2.

Transient accesses (caused by the **dstt**, **dststt**, **lvxl**, and **stvxl** instructions) are treated similarly to non-transient accesses, except that transient accesses do not cause entries to be allocated in either the L2 or L3 caches on a miss. However, when an L1 data cache miss occurs for a transient operation, and the L2 or L3 cache hits, the L2 and L3 cache states are updated appropriately.

3.6.4.3 Store Data Merging and L2

Write-through stores use byte enables in the L1 and L2 caches to merge the write data with the current cache contents (if it hits). If the L2 hits, the entire block is written to the L2 and the L2SQ (similar to a castout) for consumption by the L3 cache. If the L3 cache hits, the entire line is consumed in the L3. If the L2 misses and the write is for fewer than 32 bytes, the L3 block is flushed before the store is performed. In both cases, only the write data (and not the complete, merged L2 block) is written to the bus.

3.6.4.4 L2 Cache Line Replacement Algorithms

The two pseudo-random modes of line replacement for the L2 cache (selected by L2CR[L2REP]) are three-bit counter mode and pseudo-random number generator mode. The three-bit counter mode (when L2CR[L2REP] = 1) is based on a simple three-bit counter that is incremented on every clock cycle. When a miss occurs, the line in the way pointed to by the counter is chosen for replacement.

The pseudo-random number generator mode (when L2CR[L2REP] = 0) uses 16 latches that are clocked on every clock cycle as shown in Figure 3-19 with 3 XOR functions. The L2 cache uses the value in latches 4, 9, and 15 as the 3-bit value that selects the way for replacement.




Figure 3-19. Random Number Generator for L2 (and L3) Replacement Selection

Due to the latency of the L2 cache look-up, there are three clock cycles between a read miss and the allocation of the replacement line. Thus, it would be possible that the same way can be chosen for replacement for two, or even three consecutive read misses with the algorithm as described above. In order to avoid this, the actual algorithm compares a selected replacement line with the 3 previous replacement lines. If the selected line matches with one of the 3 previous ones, the value of one, two, or three is automatically added to the value that selects the way for replacement.

Note that the L3 cache uses the same pseudo-random number generator logic for selecting replacement cache lines, but the L3 cache uses the values of three different latches for selecting the way for L3 replacement. See Section 3.7.7.4, "L3 Cache Replacement Selection," for more information.

3.6.4.5 L2 and L3 Operations Caused by L1 Requests

This section contains a series of tables that define the actions of the L2 and L3 caches to service the L1 caches. See Section 3.8.4.3, "L2 and L3 Operations Caused by External Snoops," for a description of L2 and L3 actions to service snoop requests.

Table 3-13 through Table summarize all L2 and L3 cache activities and the internal conditions that cause them. Table 3-12 defines some of the abbreviations used in Table 3-13 through Table . Note the following:

- The WIM bits plus A (for atomic) are passed on to the memory subsystem unless they are overridden.
- The t (transient) indicator is also passed on to the memory subsystem.
- Any operation that requires an allocate in the L2 or L3 may fail to perform the allocate (whether due to a collision with a snoop, or due to the reload coming back faster than the allocate can arbitrate). In this case, the final state of the L2 or L3

- cache will be the same as the initial state (I if invalid before, or S for store-hit_shared). For simplicity, the tables are written as if the allocate always succeeds.
- A **stwcx.** operation pending in the MSS that has not yet arbitrated or gone out on the bus may lose its reservation while it is pending. If this occurs, the RWITM atomic transaction on the bus is self-retried, and the operation is turned into a load operation. The MSS response to the L1 may be shared or exclusive depending on the bus response. For simplicity, these tables do not include that scenario, since it includes multiple transactions.

Table 3-12. Definitions for L2 and L3 Cache-State Summary

Term	Definition
L1 Snoop	The type of L1 snoop operation (if any) triggered by this MSS request.
MPX Bus Request	The MPX bus request (if any) triggered by this operation and its initial state. Any WIM setting in the MPX bus request type is a forced value (MMU WIM values are ignored).
Bus Response	The value of the shared snoop response (if applicable) to the MPX bus request.
Final L2 State	The MESI state of this address in the L2 cache after the operation completes. A represents the allocated state for retry conditions.
Final L3 State	The MESI state of this address in the L3 cache after the operation completes. A represents the allocated state for retry conditions.
MSS Response to L1	If reloading the L1, whether the reload data is exclusive or shared.
SMC	Store miss complex. The series of queues that handle store misses.

Table 3-13. L2/L3 Cache State Transitions for Load, Iwarx, Touch, and IFetches

WIM	Initial L2 State	Initial L3 State	MPX Bus Req	Bus Resp	Final L2 State	Final L3 State	MSS Resp to L1	Comments
I = 0	I	I	Read	S	S	S	S	Forward the critical data to L1
t = 0			W = 0	E	E	E	E	(except touch). Reload L1, L2 and L3 from bus.
		S	none	n/a	S	same	S	Reload L1 and L2 from L3.
		E/M	none	n/a	E	same	E	
	S	I/S/E/M	none	n/a	same	same	S	Reload L1 from L2.
	E/M	I/S/E/M	none	n/a	same	same	E	

Table 3-13. L2/L3 Cache State Transitions for Load, Iwarx, Touch, and IFetches (continued)

WIM	Initial L2 State	Initial L3 State	MPX Bus Req	Bus Resp	Final L2 State	Final L3 State	MSS Resp to L1	Comments
I = 0	I	I	Read W = 0	Ø	same	same	S	Read or touch transient. Return
t = 1			VV = 0	Е	same	same	Е	reload data to L1, but don't allocate or reload L2 or L3.
		S	none	n/a	same	same	S	
		E/M			same	same	Е	
	S	I/S/E/M	none	n/a	same	same	S	
	E/M	I/S/E/M	none	n/a	same	same	Е	
I = 1	n/a	n/a	Read W = 0	n/a	n/a	n/a	n/a	Bypass caches and perform cache-inhibited bus read.

Table 3-14. L2/L3 Cache State Transitions for Store Touch Operations

WIM	Initial L2 State	Initial L3 State	MPX Bus Req	Bus Resp	Final L2 State	Final L3 State	MSS Resp to L1	Comments
I = 0 t = 0	I/S	I/S	RClaim	S	S	S	S	Reload L1, L2 and L3 from bus.
				Е	E	E	E	
		E/M	none	n/a	E	same	E	Reload L1 and L2 from L3.
	E/M	I/S/E/M	none	n/a	same	same	E	Reload L1 from L2.
I = 0	I/S	I/S	RClaim	S	same	same	S	Store touch transient. Return
t = 1				E	same	same	E	reload data to L1, but don't allocate or reload L2 or L3.
		E/M	none	n/a	same	same	E	
	E/M	I/S/E/M	none	n/a	same	same	E	

Table 3-15. L2/L3 Cache State Transitions for Store (and stwcx.) Operations

WIM	Initial L2 State	Initial L3 State	MPX Bus Req	Bus Resp	Final L2 State	Final L3 State	MSS Resp to L1	Comments
W = 0 $I = 0$	I	I/S	RWITM	n/a	E	E	Е	Reload L1, L2, and L3 from bus. Allocate in L3 over shared state.
t = 0		E/M	none	n/a	E	same	E	Reload L1 and L2 from L3.
	S	I/S	RWITM	n/a	E	E	E	Reload L1/L2/L3 from bus.
		E/M	none	n/a	E	same	E	Reload L1/L2 from L3.
	E/M	I/S/E/M	none	n/a	same	same	E	Reload L1 from L2.

Table 3-15. L2/L3 Cache State Transitions for Store (and stwcx.) Operations

WIM	Initial L2 State	Initial L3 State	MPX Bus Req	Bus Resp	Final L2 State	Final L3 State	MSS Resp to L1	Comments
W = 0 I = 0 t = 1	I	I	RWITM	n/a	same	same	E	Transient stores do not allocate/reload the L2/L3 caches.
		S	RWITM	n/a	same	same	E	If the L3 cache line gets flushed before the data comes back, then the line stays invalid.
		E/M	none	n/a	same	same	E	_
	S	I	RWITM	n/a	same	same	E	If the L2/L3 cache state gets
		S	RWITM	n/a	same	same	E	flushed before reload, then the line stays invalid.
		E/M	none	n/a	same	same	Е	_
	E/M	I/S/E/M	none	n/a	same	same	Е	_
W = 1	I	I/S/E	Write w/Flush	n/a	same	same/I	n/a	Flush L3 if <32 bytes of write-through data. If 32 bytes of
		M	Write w/Kill (W = 0, M = 0), Write w/Flush	n/a	same	same/I	n/a	write-through data, data is merged in L3 and tag state remains the same. Do write-through store on bus.
	S/E/M	I	Write w/Flush	n/a	same	I	n/a	Merge data into L2. Put L2 data into L2SQ. Do write-through store of unmerged data on bus.
		S/E/M	Write w/Flush	n/a	same	same	n/a	Merge data into L2. Put L2 data into L2SQ. Write data into L3. Do write-through store of unmerged data on bus.
I = 1	n/a	n/a	Write w/Flush	n/a	n/a	n/a	n/a	Bypass L2 and L3 caches and do cache-inhibited store on bus.

Table 3-16. L2/L3 Cache State Transitions for Castout Operations

WIM	Initial L2 State	Initial L3 State	MPX Bus Req	Bus Resp	Final L2 State	Final L3 State	MSS Resp to L1	Comments
W = 0 M = 0	I	I	Write w/Kill (W = 0, M = 0)	n/a	same	same	n/a	Cast out L1 data to bus.
		S/E/M	none	n/a	same	М	n/a	Cast out L1 data to L3.
	S/E/M	I/S/E/M	none	n/a	М	same	n/a	Cast out L1 data to L2.
W = 1	I/S/E/M	I/S/E/M	Write w/Kill (W = 1, M = 0)	n/a	I	I	n/a	Push data from L1 for dcbf .

Table 3-17. L2/L3 Cache State Transitions for L2 Castout Operations

WIM	Initial L2 State	Initial L3 State	MPX Bus Req	Bus Resp	Final L2 State	Final L3 State	MSS Resp to L1	Comments
х	М	I	Write w/Kill (W = 0, M = 0)	n/a	I	same	n/a	Cast out L2 data to bus.
		S/E/M	none	n/a	I	М	n/a	Cast out L2 data to L3.

Table 3-18. L2/L3 Cache State Transitions for L3 Castout Operations

WIM	Initial L2 State	Initial L3 State	MPX Bus Req	Bus Resp	Final L2 State	Final L3 State	MSS Resp to L1	Comments
х	n/a	М	Write w/Kill (W = 0 M = 0)	n/a	n/a	I	n/a	Cast out L3 data to bus.

Table 3-19. L2/L3 Cache State Transitions for dcbf Operations

WIM	Initial L2 State	Initial L3 State	MPX Bus Req	Bus Resp	Final L2 State	Final L3 State	MSS Resp to L1	Comments
х	I	I/S/E	Flush	n/a	same	I	n/a	Invalidate L3.
		М	Write w/Kill (W = 1, M = 0)	n/a	I	I	n/a	Push data from L3 to bus.
	S/E	I/S/E	Flush	n/a	I	I	n/a	Invalidate L2 and L3.
		М	Write w/Kill (W = 1, M = 0)	n/a	I	I	n/a	Push data from L3 to bus.
	М	I/S/E/M	Write w/Kill (W = 1, M = 0)	n/a	I	I	n/a	Push data from L2 to bus

Table 3-20. L2/L3 Cache State Transitions for dcbz Operations

WIM	Initial L2 State	Initial L3 State	MPX Bus Req	Bus Resp	Final L2 State	Final L3 State	MSS Resp to L1	Comments
M = 0	I/S/E/M	I/S/E/M	none	n/a	same	same	E	No need to claim ownership. Synthesize L2 hit.

Table 3-20. L2/L3 Cache State Transitions for dcbz Operations (continued)

WIM	Initial L2 State	Initial L3 State	MPX Bus Req	Bus Resp	Final L2 State	Final L3 State	MSS Resp to L1	Comments
M = 1	I	I/S	Kill	n/a	Е	Е	E	Claim ownership for line.
		E/M	none	n/a	E	same	E	
	S	I/S	Kill	n/a	E	Е	E	
		E/M	none	n/a	E	same	E	
	E/M	I/S/E/M	none	n/a	same	same	E	_

Table 3-21. L2/L3 Cache State Transitions for dcbst Operations

WIM	Initial L2 State	Initial L3 State	MPX Bus Req	Bus Resp	Final L2 State	Final L3 State	MSS Resp L1	Comments
х	I/S/E	I/S/E	Clean	n/a	same	same	n/a	_
		М	Write w/Kill (W = 1)	n/a	same	E	n/a	Push data from L3 to bus.
	M	I	Write w/Kill (W = 1, M = 0)	n/a	Е	same	n/a	Push data from L2 to bus.
		S/E/M	Write w/Kill (W = 1)	n/a	E	E	n/a	Push data from L2 to bus, capturing it in L3.

Table 3-22. L2/L3 Cache State Transitions for Write with Clean Operations

WIM	Initial L2 State	Initial L3 State	MPX Bus Req	Bus Resp	Final L2 State	Final L3 State	MSS Resp to L1	Comments
х	х І	I	Write w/Kill (W = 1, M = 0)	n/a	same	same	n/a	Push data from L1 to bus.
		S/E/M	Write w/Kill (W = 1, M = 0)	n/a	same	E	n/a	Push data from L1 to bus, capturing it in L3.
	S/E/M	I	Write w/Kill (W = 1, M = 0)	n/a	E	same	n/a	Push data from L1 to bus, capturing it in L2.
		S/E/M	Write w/Kill (W = 1, M = 0)	n/a	E	E	n/a	Push data from L1 to bus, capturing it in L2 and L3.

MSS Op	Initial L2 State	Initial L3 State	MPX Bus Req	Bus Resp	Final L2 State	Final L3 State	MSS Resp to L1	Comments
icbi	n/a	n/a	ICBI	n/a	n/a	n/a	n/a	No action in L2/L3 cache.
tlbie	n/a	n/a	TLBIE	n/a	n/a	n/a	n/a	No action in L2/L3 cache.
tlbsync	n/a	n/a	TLBSYNC	n/a	n/a	n/a	n/a	No action in L2/L3 cache
sync	n/a	n/a	SYNC	n/a	n/a	n/a	n/a	sync causes ordering of previous and subsequent loads/stores from the same processor.
eieio	n/a	n/a	EIEIO	n/a	n/a	n/a	n/a	eieio causes ordering of certain loads and stores.
eciwx	n/a	n/a	xferdata	n/a	n/a	n/a	n/a	eciwx bypasses L2 and L3 and performs a graphics read operation on the bus.
ecowx	n/a	n/a	xferdata	n/a	n/a	n/a	n/a	ecowx bypasses L2 and L3 caches and performs a graphics write operation on the bus.

Table 3-23. L2/L3 Cache State Transitions for Remaining Instructions

3.7 L3 Cache Interface

This section describes the MPC7451 microprocessor L3 cache interface, and its configuration and operation. It describes how the MPC7451 signals, defined in Chapter 8, "Signal Descriptions," interact to perform address and data transfers to and from the L3 cache. Note that the L3 cache is not supported by the MPC7441, MPC7445, and MPC7447. F

3.7.1 L3 Cache Interface Overview

The MPC7451's L3 cache interface is implemented with an on-chip, eight-way set-associative tag memory with 2K tags per set, and a dedicated interface with support for up to 2 Mbyte of external synchronous SRAMs.

The tags are sectored to support either two or four cache blocks per tag entry, depending on the L3 cache size. Each sector (32-byte cache block) in the L3 cache has two status bits that are used to implement the MESI cache coherency protocol. Accesses to the L3 cache can be designated as write-back or write-through and the L3 maintains cache coherency through snooping.

The L3 interface can be configured to use 1 Mbyte or 2 Mbytes (or 4 M bytes only for the MPC7457) of the SRAM area as a private memory space. Accesses to private memory do not propagate to the system bus. The MPC7451 can also be configured to use the first 1 Mbyte of SRAM as L3 cache and the second 1 Mbyte as private memory. In this case, accesses to the private memory space do not propagate to the L3 cache (or the external

L3 Cache Interface

system bus). For the MPC7457, the L3 can be configured to use the first 2 Mbyte of SRAM as L3 cache and the second 2 Mbyte as private memory.

The L3 cache control register (L3CR) provides control of L3 cache configuration, private memory control, and interface timing. The L3 private memory control register (L3PM) configures the private memory address range.

The L3 cache interface provides two clock outputs that allow the clock inputs of the SRAMs to be driven at select frequency divisions of the processor core frequency.

3.7.2 L3 Cache Organization

The L3 cache tags address four blocks (128 bytes) with each tag entry (line) when 2 Mbyte of external SRAM is used; they address two blocks (64 bytes) with each tag entry when 1 Mbyte of external SRAM is used. Each block maintains distinct coherency status bits and coherency is maintained in the same way as in the L2 cache. Also similar to the L2 cache, L3 entries are replaced on a line basis. Thus the organization is similar to that of the L2 cache (shown in Figure 3-17) when the L3 is configured for 1 Mbyte of SRAM, except that there are 2,048 sets. Additionally, when configured for 2 Mbytes of SRAM, there are twice as many blocks per line.

3.7.3 L3 Cache Control Register (L3CR)

The L3 cache control register (L3CR) controls the L3 cache configuration, timing, and operation. The following sections describe the L3 cache control parameters in the L3CR.

The L3CR is a supervisor-level read/write, implementation-specific register that is accessed as SPR 1018. The contents of L3CR are cleared during power-on reset. See Section 2.1.5.5.2, "L3 Cache Control Register (L3CR)," for additional information about the configuration of the L3CR.

The private memory feature of the MPC7451 is enabled with the L3CR[PMEN] and the size is determined by L3CR[PMSIZ]. These fields are described further in Section 3.7.8, "L3 Private Memory Operation."

3.7.3.1 Enabling the L3 Cache and L3 Initialization

The L3 cache is enabled or disabled by programming the L3CR[L3E] parameter. This parameter enables or disables the operation of the L3 cache (including snooping) starting with the next transaction that the L3 cache unit receives. When the L3 cache is disabled, the cache tag status bits are ignored and all accesses are propagated to the system bus.

Following a power-on or hard reset, the L3 cache and the L3 clocks are disabled initially. Before enabling the L3 cache, the L3 clock must first be configured through the L3CR[L3CLK] and L3CR[CLKEN] bits, and a period of time must elapse. Also before

enabling the L3 cache, all other bits in the L3CR must be set appropriately, and the L3 cache must be globally invalidated.

The sequence for initializing the L3 cache is as follows:

Verify that L3CR[L3E] = 0.

- 1. Set the L3CR[L3CLK] bits to the desired clock divider setting. All other L3 cache configuration bits should be set to properly configure the L3 cache interface for the SRAM type, size, and interface timing required, except do not set L3E, L3I, L3PE, or L3CLKEN.
- 2. Set L3CR[5] (otherwise reserved bit) to 1.
- 3. Set L3CR[L3CLKEN] to 1.
- 4. Wait for the L3 cache clocks to stabilize (100 processor cycles). This can be timed by setting the decrementer for a time period equal to the correct number of L3 cache clocks, or by performing an L3 cache global invalidate.
- 5. Perform an L3 cache global invalidate. The global invalidate could be performed before enabling the L3 clocks, or in parallel with waiting for the L3 clocks to stabilize. Refer to Section 3.7.3.6, "L3 Cache Invalidation," for more information about L3 cache global invalidation. Note that a global invalidate always takes much longer than it takes for the L3 clocks to stabilize.
- 6. Clear L3CR[L3CLKEN] to zero.
- 7. Perform a **sync** instruction and wait 100 processor cycles.
- 8. Set the L3E and L3CLKEN bits of L3CR.
- 9. Perform a **sync** instruction and wait 100 processor cycles.

After the L3 clocks stabilize, an L3 cache global invalidate has been performed, and the other L3 cache configuration bits have been set, enable the L3 cache for normal operation by setting the L3CR[L3E] bit to 1.

Before the L3 cache is disabled it must be flushed to prevent coherency problems. The cache management instructions **dcbf**, **dcbst**, and **dcbi** do not affect the L1 data, L2 or L3 caches when the caches are disabled.

3.7.3.2 **L3 Cache Size**

The L3CR[L3SIZ] bit configures the size of the L3 cache and it should be set according to the organization of the L3 data RAMs that are present. Table 3-24 lists the data RAM organizations for the two L3 cache sizes noting that a 64/72-bit data bus size is always used. Table 3-24 also indicates typical SRAM sizes that might be used to construct such a cache

Table 3-24. L3 Cache Sizes and Data RAM Organizations for the MPC7451

L3 Cache Size	L3 Data RAM Organization	Example SRAM Sizes That Might Be Used	
1 Mbyte (L3CR[L3SIZ] = 0)	128K x 64/72	(2) 128K x 32/36	
2 Mbyte (L3CR[L3SIZ] = 1)	256K x 64/72	(2) 256K x 32/36	

Notes:

The MPC7451 supports only one bank of SRAMs.

For very high speed operation, no more than two SRAMs should be used.

3.7.3.3 L3 Cache SRAM Types

The L3CR[L3RT] bits configure the L3 interface for the type of synchronous SRAMs that are used. The MPC7451 supports:

- MSUG2 dual data rate SRAMs that provide data synchronous to the L3_ECHO_CLK input signals to the MPC7451 and on each clock edge
- Late-write SRAMs which are required by the MPC7451 to be of the pipelined (register-register) configurations
- Pipeline burst SRAMs, referred to as PB2-type SRAMs

Note that the burst feature built into standard burst SRAMs and late-write SRAMs is not used by the MPC7451.

3.7.3.4 L3 Cache Data-Only and Instruction-Only Modes

Similar to the L2 cache, the L3 cache can be configured so that subsequent instruction accesses are not allocated into the L3 cache. Also, it can be configured so that subsequent data accesses are not allocated into the L3 cache. These instruction-and data-only features can be used together to effectively lock the contents of the L3 cache.

3.7.3.4.1 L3 Instruction-Only and Data-Only Operation

The L3CR maintains the L3IO and L3DO bits for limiting the types of new accesses that are allocated into the L3. When L3CR[L3IO] is set, only instruction accesses that miss in the L3 allocate new entries in the L3. Data accesses that hit (loads and stores) operate normally (except for the case of store hits to blocks marked shared that actually function as misses). When L3CR[L3DO] is set, only data accesses that miss in the L3 allocate new entries in the L3. Instruction accesses that are already resident in the L3 (allocated before L3DO was set) provide instructions normally.

3.7.3.4.2 L3 Cache Locking Using L3CR[L3DO] and L3CR[L3IO]

The MPC7451 L3 cache can be locked by setting both the L3DO and L3IO bits of the L3CR. This prevents instruction cache misses from reloading the L3 cache and prevents data cache misses (or store hits that are marked as shared) from allocating entries in the L3

cache. Note that locking the L3 cache using this mechanism is completely independent of L1 data or instruction cache and L2 cache locking.

3.7.3.5 L3 Cache Parity Checking and Generation

The L3CR[L3PE] parameter enables parity checking for the L3 data RAM interface. Additionally setting L3CR[APE] enables parity checking for the L3 address bus; L3CR[L3PE] and L3CR[APE] must both be set to enable L3 address bus parity checking. When L3PE is cleared, all L3 parity checking is disabled.

Note that the L3 interface always generates and drives parity on the L3DP[0:7] signals for writes to the SRAM array. The parity assignments for the L3DP[0:7] signals are as shown in Table 3-25.

L3DP[0:7] Signal	L3[L3APE], L3[L3PE] = 01	L3[L3APE], L3[L3PE] = 11
L3DP[0]	L3DATA[00:07]	L3DATA[00:07], L3ADDR[16:18]
L3DP[1]	L3DATA[08:15]	L3DATA[08:15], L3ADDR[14:15]
L3DP[2]	L3DATA[16:23]	L3DATA[16:23], L3ADDR[12:13]
L3DP[3]	L3DATA[24:31]	L3DATA[24:31], L3ADDR[10:11]
L3DP[4]	L3DATA[32:39]	L3DATA[32:39], L3ADDR[08:09]
L3DP[5]	L3DATA[40:47]	L3DATA[40:47], L3ADDR[05:07]
L3DP[6]	L3DATA[48:55]	L3DATA[48:55], L3ADDR[02:04]
L3DP[7]	L3DATA[56:63]	L3DATA[56:63], L3ADDR[00:01]

Table 3-25. L3 Data Parity Signal Assignments

L3CR[L3PE] also enables parity checking of the on-chip L3 tags and status bits. When L3CR[L3SIZ] = 0 (1 Mbyte of L3 cache), the 19 bits of L3 tag and one set of 3 status bits (22 bits total) are checked by one internal parity bit. Additionally, a second set of 3 status bits (for the second block) is checked by a second parity bit. When the L3 is configured for 2 Mbytes of cache, (L3CR[L3SIZ] = 1), the status bits for the third and fourth block are checked by two additional parity bits. All of these internal parity bits are set so that the bits being checked, plus the parity bit, contain an odd number of 1's.

When a parity error occurs for either the L3 address or data buses, or the internal tags and status bits, a machine check exception is generated if MSR[ME] = 1. If MSR[ME] = 0, a checkstop occurs. In the case of a machine check exception caused by an L2 or L3 parity error, SRR1[11] is set and MSSSR0 is set appropriately, to indicate which parity error caused the exception. Note that the MSSSR0 bits are set for parity errors even if MSR[ME] = 0 and no exception occurs. See Section 2.1.5.4, "Memory Subsystem Status Register (MSSSR0)," for more information on MSSSR0.

3.7.3.6 L3 Cache Invalidation

The MPC7451 supports invalidation of the L3 cache through the L3CR[L3I] parameter. Setting L3I causes a global invalidation of the L3 cache. The MPC7451 performs an invalidation by automatically sequencing through the L3 cache tags and clearing all the status bits for each tag. The global invalidation function must be performed only while the L3 cache is disabled. L3I must never be set while the L3 cache is enabled.

The L3 cache tags must be explicitly invalidated by software after a power-on or hard reset by setting the L3I bit.

L3CR[L3I] is automatically cleared when an L3 global invalidate is complete. It should be monitored after an L3 global invalidate has been initiated to determine when the global L3 invalidation has completed.

The sequence for performing a global invalidation of the L3 cache is as follows:

- 1. Execute a **dssall** instruction to cancel any pending data stream touch instructions.
- 2. Execute a **sync** instruction to finish any pending store operations in the load/store unit, disable the L3 cache by clearing L3CR[L3E], and execute an additional **sync** instruction after disabling the L3 cache to ensure that any pending operations in the L3 cache unit have completed.
- 3. Initiate the global invalidation operation by setting the L3CR[L3I] bit.
- 4. Monitor the L3CR[L3I] bit to determine when the global invalidation operation is completed (indicated by the clearing of L3CR[L3I]). The global invalidation requires approximately 8K core clock cycles to complete.
- 5. After detecting the clearing of L3CR[L3I], re-enable the L3 cache for normal operation by following the L3 initialization procedure described in Section 3.7.3.1, "Enabling the L3 Cache and L3 Initialization."

3.7.3.7 L3 Cache Flushing

The MPC7451 provides a hardware flush mechanism for the L3 cache through L3CR[L3HWF]. This hardware flush method is the recommended method for flushing the L3 cache. When the processor detects a state transition from 0 to 1 in L3HWF, the MPC7451 initiates a hardware flush of the L3 cache.

The flush is performed by starting with the lowest cache index and flushing all cache entries with that index through all the ways of the cache one way at a time until all ways are flushed. Thus, the next index is selected and the same process is repeated for all ways with that index. For each index and way of the cache, the processor generates a castout operation to the system bus for all modified cache blocks. At the end of the hardware flush, all lines in the L3 cache tags are in the invalid state. During the flush, read hits and snoops are fully serviced by the L3 cache.

When the L3 cache tags have been fully flushed of all valid entries, the L3CR[L3HWF] bit is automatically cleared. Note that when L3HWF is cleared, it does not guarantee that all lines from the L3 have been written completely to the system interface. L3 castouts may still be queued up in the bus interface unit. A final **sync** instruction is required to guarantee that all data from the L3 cache has been written to the system address bus.

Note that if the L3 must be guaranteed to be completely invalid when flushing is complete, software must ensure that the L3 does not allocate new entries while the L3 is being flushed by locking the L3 cache by setting L3CR[L3IO] and L3CR[L3DO].

Section 3.6.3.1.5, "Flushing of L1, L2, and L3 Caches," contains procedures for flushing all of these caches and describes the serial requirements for flushing and invalidation of the L2 and L3 caches, as much of this logic is shared.

3.7.3.8 L3 Cache Clock and Timing Controls

The L3CR[L3CLK] parameter specifies the operating frequency for the L3 data RAM interface. This is expressed as a clock divider ratio relative to the MPC7451 core clock frequency. When L3CR[L3CLKEN] = 0, the L3 data signals are not driven or latched and the L3 clock outputs (L3_CLK[0:1]) are turned off. After setting the L3 clock ratio, a period of at least 100 processor clock cycles must elapse before enabling the L3 interface. Note that L3CR[L3CLK] should only be changed after L3CR[L3CLKEN] has been cleared for at least 100 processor clocks.

The SRAMS use the L3_CLK[0:1] signals to synchronously sample the address, control and write data signals. If DDR SRAMs are used, they drive a skewed version of the L3_CLK signals into the L3_ECHO_CLK[0:3] inputs of the MPC7451. The L3_ECHO_CLK[0:3] inputs are synchronous to the SRAM outputs. If PB2 or late-write SRAM are used, a feedback loop on the L3_ECHO_CLK signals is employed for synchronization; see the *MPC7451 Hardware Specifications* for more information. As the MPC7451 latches read data relative to L3_ECHO_CLK signals, it is synchronized to the processor clock using a first-in-first-out structure (FIFO) to eliminate metastability. When a beat of data is latched by the L3 interface, it is stored in the receive FIFO so that additional beats can be received even if the processor has not yet sampled the data and forwarded it to the L3 accumulator.

The L3CR[L3NIRCA] specifies the timing of L3_CLK[0:1] relative to the L3 address, data, and control buses. When L3CR[L3NIRCA] = 1, L3_CLK[0:1] is driven earlier relative to the L3 address, data, and control buses only when using non-integer frequency divider ratios. Setting L3CR[L3NIRCA] may be useful in a system requiring extra hold time on the L3 output signals. Note that MSSCR0[L3TCEN] (L3 turnaround clock enable) and MSSCR0[L3TC] (L3 turnaround clock count) allow a delay to be added between L3 reads and writes to allow the read/write mode switch to settle. This may be useful for troubleshooting systems when additional dead cycles between read and write transactions are desirable. In most cases, these bits should be cleared.

3.7.3.9 L3 Sample Point Configuration

The L3CR[L3CKSP], L3CR[L3CKSPEXT], L3CR[L3PSP] bits specify the L3 and processor clock cycles in which the MPC7451 samples data from the receive FIFO on a read and loads the data into the L3 bus accumulator. In order to calculate the correct values of L3CR[L3CKSP] and L3CR[L3PSP] for internal sampling, the expected delays of L3_ECHO_CLK[0:3] must be estimated. Since these settings determine when the processor will forward data from the FIFO of the L3 data signals, incorrect settings may cause unpredictable and unrepeatable results, including data corruption and system instability. All of the following must be taken into account:

- Signal delays of the board
- For DDR, any delays between the reception of an L3_CLK edge by the SRAM and the generation of the corresponding L3_ECHO_CLK edge
- Offset of the external L3_CLK[n] pins with respect to the internal L3 clock
- Internal delays associated with the L3_CLK[n] and L3_ECHO_CLK[n] pins
- Access time of the L3 SRAM
- Number of data beats that must be valid before sampling can occur

For details on the L3_CLK offset and internal delays of L3_CLK[n] and L3_ECHO_CLK[n], see the MPC7451 Hardware Specifications.

Finally, L3CR[SPO] affects the L3 interface signal timing by adding one L3 clock cycle of latency on read operations when it is set. The L3CR[SPO] bit is reserved for future SRAM devices that may require the additional latency.

3.7.3.9.1 Pipeline Burst and Late-Write SRAM

One beat of data is sampled from the L3 accumulator in each L3 clock cycle for PB2 and late-write SRAM, so the FIFO must not be sampled until after the first data beat is valid. A core-to-L3 clock ratio of 4:1 is shown in this example. Since the first beat of data is valid in the FIFO on the third core clock within the second L3 clock period, the minimum sample point setting is L3CKSP = 2 and L3PSP = 3. In many systems, it may be necessary to allow additional time for the data to be valid. In these instances, sampling can be delayed by adding one or more core clocks to the sample point settings. Because of the critical nature of these settings, it is strongly recommended to use conservative sample point settings. The earliest recommended sample point is at least one core cycle after the earliest possible sample (L3CKSP = 3 and L3PSP = 0) as shown in Figure 3-20.




Figure 3-20. Example L3 Accumulator Sample Point Configuration for PB2 and Late-write SRAM

3.7.3.9.2 MSUG2 DDR SRAM

Two beats of data are forwarded into the L3 accumulator in each L3 clock cycle for DDR SRAM. Because of this, the FIFO must not be sampled until after the second data beat is valid. A core-to-L3 clock ratio of 4:1 is shown in this example. Since the second beat of data is valid in the FIFO on the second core clock within the third L3 clock period, the minimum sample point setting is L3CKSP = 3 and L3PSP = 2. In many systems, it may be necessary to allow additional time for the data to be valid. In these instances, sampling can be delayed by adding one or more core clocks to the sample point settings. Because of the critical nature of these settings, it is strongly recommended to use conservative sample point settings The earliest recommended sample point is at least one core cycle after the earliest possible sample (L3CKSP = 3 and L3PSP = 3) as shown in Figure 3-21.




Figure 3-21. Example L3 Accumulator Sample Point Configuration for MSUG2 DDR SRAM

3.7.4 L3 Private Memory Address Register (L3PM)

The 16-bit L3PM[PMBA] parameter specifies the starting base address of the private memory of the L3 cache interface of the MPC7451 when it is enabled. The address is aligned to the appropriate block size. If the upper 16 bits of physical address (with extended addressing enabled (HID0[XAEN] = 1)) of a load, store or cache operation match the value in PMBA, the data is read or written from the external SRAMs. If extended addressing is disabled, the upper four bits of PMBA must be zero in order to be able to match the internal value of A0–A3 (which are zero). Note that transactions that hit in the private memory space are not visible on the external system bus.

Note also that either 1, 2, or 4 Mbytes of private memory can be specified. If 2 Mbytes of private memory are specified, only the upper 15 bits of the physical address are compared with [PMBA[0–14]. For 4 Mbytes of private memory, only the upper 14 bits of the physical address are compared with [PMBA[0–13].

The L3PM is a supervisor-level read/write, implementation-specific register that is accessed as SPR 983. The contents of the L3PM are cleared during power-on reset. See Section 2.1.5.5.10, "L3 Private Memory Address Register (L3PM)," for information about

programming the L3PM and see Section 3.7.8, "L3 Private Memory Operation," for more information about enabling L3 private memory and the operation of this feature.

3.7.5 L3 Parity Error Reporting and MSSSR0

When L3 cache parity checking is enabled (L3CR[L3PE] = 1), L3 tag and data parity bits are independently generated and checked. Enabled L3 tag and data parity errors are reported in the L3TAG and L3DAT bits of MSSSR0. See Section 3.7.3.5, "L3 Cache Parity Checking and Generation," and Section 2.1.5.4, "Memory Subsystem Status Register (MSSSR0)," for more information.

3.7.6 Instruction Interactions with L3

The following instructions have effects on the L3 cache as follows:

- **dcbz** and **dcba** instructions that miss or hit as shared cause L3 allocation to reserve the line and a kill is sent to the external bus interface. When the kill completes, the L3 line is marked exclusive. **dcbz** instructions that hit as modified or exclusive cause no L3 state change.
- On the MPC7451, **dcba** differs from **dcbz** only in its exception generation. As such, it is identical to **dcbz** from an L3 perspective.
- Line pushes from the L1 data cache as the result of **dcbf/dcbst** instructions write through to the external bus interface. **dcbf** invalidates the L3 cache block in case of hit. A **dcbst** hit does not affect the block if it hits as exclusive. If it hits as modified in the L3, then it is changed to exclusive. If it hits as shared in the L3 but it is modified in the L1 or L2, it is changed to exclusive.)
- **dcbf/dcbst** instructions that do not require a line push from the L1 data cache or L2 cache are issued to the L3 cache and perform an invalidate and/or castout from the L3 cache to the system bus as required. If they do not require a castout from the L3 cache, they are issued to the system bus as a flush (for **dcbf**) or clean (for **dcbst**).
- **dcbf** and **dcbi** instructions that address an area of memory marked with M = 1 cause a global transaction on the system bus if HID1[ABE] = 1.
- **icbi** instructions bypass the L3 cache and are forwarded to the system bus.
- **sync** and **eieio** instructions bypass the L3 cache, and are forwarded to the L3 for further processing. Also, all **sync** and **eieio** instructions are broadcast on the system bus if HID1[SYNCBE] = 1.
- **eciwx**, **ecowx**, **tlbie**, and **tlbsync** instructions bypass the L3 cache, and are forwarded to the system interface for further processing.
- **dcbf**, **dcbst**, **dcbi**, **icbi**, **tlbie**, and **tlbsync** instructions are broadcast on the system bus if HID1[ABE] = 1.

3.7.7 L3 Cache Operation

The MPC7451's L3 cache is a combined instruction and data cache that receives memory requests from both L1 instruction and data caches and the L2 cache. The L1 requests are generally the result of instruction fetch misses, data load or store misses, L1 data cache castouts, write-through operations, or cache management instructions. Those requests are processed by the L2 cache and L3 cache in parallel. If the L2 cache misses, or requires further action from the memory subsystem, the L3 interface can service the request.

Each L1 miss request generates an address lookup in the L3 cache tags. If a hit occurs, the instructions or data are forwarded to the L2 cache and the appropriate L1 cache. A miss in the L3 cache tags causes the request to be forwarded to the system bus interface. The L3 cache also services snoop requests from the system bus.

See Section 3.6.4.5, "L2 and L3 Operations Caused by L1 Requests," and Section 3.8.4.3, "L2 and L3 Operations Caused by External Snoops," for more detailed information about the actions of the L3 caused by internal operations and snoops, respectively.

In case of multiple pending requests to the L3 cache, the priorities are as shown in Table 3-26.

Priority	Type of Access				
1	Snoop request				
2	Reload into L3				
3	L3 castout				
4	Snoop push or data intervention				
5	L1 miss (data or instruction)				

Table 3-26. L3 Cache Access Priorities

Note that a load, an instruction fetch or a cacheable store could gain access to the L2 cache based on the priorities shown in Table 3-11 but not gain access to the L3 cache based on the priorities of Table 3-26.

3.7.7.1 L3 Cache Miss and Reload Operations

Burst read requests from the L1 caches that miss in the L2 and L3 caches initiate a burst read operation from the system interface for the cache block that missed. If the L3 allocate requires a new tag entry and the current tag is modified, any modified sectors of the tag to be replaced are castout from the L3 cache to the system interface at the time of the miss. The cache block that is received from the bus is loaded into the L3 and forwarded to the L2 (and the appropriate L1 cache). L2 cache misses are also allocated into the L3.

3.7.7.2 L3 Cache Allocation

The L3 cache uses the same allocation principles as the L2 cache (as described in Section 3.6.4.2, "L2 Cache Allocation"). Thus, instruction cache misses in the L3 cache cause an L3 cache line to be allocated, provided the L3 cache is enabled and not marked as data-only (with the L3CR[L3DO] bit). Also, data accesses cause an L3 cache line to be allocated if the L3 misses and the L3 is enabled and not marked as instruction-only (with the L3CR[L3IO] bit).

Write-back stores that miss in the L1 data cache or L2 cache but hit on an L3 cache block that is in the shared state are treated as store misses, causing a RWITM transaction to the bus. In this case, the line is not deallocated, but it is reloaded as it is read from the bus.

L3 cache entries are not allocated for writes that miss in the L3. When the L1 data cache causes a castout, the L2 cache does not allocate a new line for the castout if it misses. If the L3 cache is disabled, then a block replaced from the L1 data cache or L2 cache is cast out to the system interface if the cache block is marked modified.

Transient accesses (caused by the **dstt**, **dststt**, **lvxl**, and **stvxl** instructions) are treated similarly to non-transient accesses, except that transient accesses do not cause entries to be allocated in either the L2 or L3 caches on a miss. However, when an L1 data cache miss occurs for a transient operation, and the L2 or L3 cache hits, the L2 and L3 cache states are updated appropriately.

3.7.7.3 \overline{CI} and \overline{WT} Accesses and L3

All requests to the L3 cache that are marked caching-inhibited bypass the L3 cache (even if they would have normally hit), and do not cause any L3 tag state changes.

Write-through stores that hit in the L2 cause the cache block from the L2 to be written to the L3 cache. If the block hits in the L3, the updates occur and the original store data is passed to the system bus.

If the write-through store misses in the L2 but hits in the L3, the block is flushed from the L3 as a castout if the line had been modified in the L3. If the write-through store misses in the L3, a new line is not allocated in the L3 and only the original store data is passed on to the system bus.

3.7.7.4 L3 Cache Replacement Selection

The L3 cache uses the same two pseudo-random modes of line replacement used by the L2 cache. For the L3 cache L3CR[L3REP] selects either the three-bit counter mode or the pseudo-random number generator mode. The three-bit counter mode (when L3CR[L3REP] = 1) is based on a simple three-bit counter that is incremented on every clock cycle. When a miss occurs, the line in the way pointed to by the counter is chosen for replacement.

L3 Cache Interface

The pseudo-random number generator mode (when L3CR[L3REP] = 0) uses the same 16 latches used by the L2 cache described in Section 3.6.4.4, "L2 Cache Line Replacement Algorithms". These latches are clocked on every clock cycle as shown in Figure 3-19 with 3 XOR functions. However, while the L2 cache uses the value in latches 4, 9, and 15 as the 3-bit value that selects the way for replacement, the L3 cache uses the value in latches 0, 5, and 10 as the 3-bit value for way selection.

L3 Private Memory Operation 3.7.8

The private memory feature allows the MPC7451 to have access to a low latency, high bandwidth private memory space. The private memory space is not snooped and therefore is not coherent with other processors in a system. The private memory space can contain instructions and data and its contents can be cached in the L1 instruction and data caches and the L2 cache, provided that accesses are marked as caching-allowed. Note that instructions in the L3 private memory space should not be marked as caching-inhibited, as caching-inhibited accesses completely bypass the L3 interface.

The private memory feature of the MPC7451 is enabled with the L3CR[PMEN] bit and the size is determined by L3CR[PMSIZ]. The L3 private memory logic can be configured such that all of the L3 cache space is used as private memory, or half of the space can be used as L3 cache, and half can be used as private memory. All possible combinations are shown in Table 3-27.

Table 3-27. L3 Cache/Private Memory Configurations

Total SRAM Space	All L3 Cache	Half L3 Cache and Half Private Memory	All Private Memory
1 Mbyte	L3CR L3E = 0b1 L3SIZ = 0b0 (1 Mbyte) PMEN = 0b0 PMSIZ = n/a	n/a	L3CR L3E = 0b0 L3SIZ =n/a PMEN = 0b1 PMSIZ = 0b0 (1 Mbyte)
2 Mbytes	L3CR L3E = 0b1 L3SIZ = 0b1 (2 Mbyte) PMEN = 0b0 PMSIZ = n/a	L3CR L3E = 0b1 L3SIZ = 0b0 (1 Mbyte) PMEN = 0b1 PMSIZ = 0b0 (1 Mbyte) For MPC7457, PMSIZ = 0b00 (1 Mbyte)	L3CR L3E = 0b0 L3SIZ = n/a PMEN = 0b1 PMSIZ = 0b1 (2 Mbyte) For MPC7457, PMSIZ = 0b01 (2 Mbyte)
4 Mbytes (MPC7457- specific)	L3CR L3E = 0b1 L3SIZ = 0b1 (2 Mbyte) PMEN = 0b0 PMSIZ = n/a	L3CR L3E = 0b1 L3SIZ = 0b1 (2 Mbyte) PMEN = 0b1 PMSIZ = 0b01 (2 Mbyte)	L3CR L3E = 0b0 L3SIZ = n/a PMEN = 0b1 PMSIZ = 0b10 (4 Mbyte)

Note that when all of the L3 space is used as private memory, the L3CR[L3E] must be cleared.

The private memory logic receives requests from both the L1 instruction cache and the L1 data cache as well as the L2 cache. The L1 and L2 requests are looked-up in the L3 tags and compared with the proper bits in L3PM[PMBA]. If a match with PMBA is determined, the result of the L3 tag lookup is ignored and the request is forwarded to the external SRAM interface.

The private memory space can be initialized by a sequence of program load instructions from system memory and program store instructions to the private memory space.

The private memory space does not maintain coherency state information. When the L2 cache is reloaded on a miss from private memory for a caching-allowed load or store, the resulting L2 cache state is exclusive, without being broadcast to the system bus.

If the L3 cache is enabled, it must be invalidated or flushed before enabling the L3 private memory. To ensure no livelock scenarios occur in a multiprocessor system, the addresses within the private memory range must be private addresses and not be accessed by any other part of the system.

Note that the L3DO (data-only) and L3IO (instruction-only) L3CR bits have no effect on accesses to private memory. Also, performance monitor events related to the L3 cache may not produce expected results when private memory is enabled. Specifically, hits to the private memory space are treated as L3 cache misses by the performance monitor. There are no new performance monitor events that specifically support the private memory feature.

3.7.8.1 Enabling and Initializing L3 Private Memory

The private memory feature of the MPC7451 is enabled with the L3CR[PMEN] bit and the size is determined by L3CR[PMSIZ]. If configured as one half L3 cache and one half L3 private memory, the half that is L3 cache is enabled or disabled by programming the L3CR[L3E] parameter.

Following a power-on or hard reset, the L3 interface and the L3 clocks are disabled initially. Before enabling the L3 private memory or cache, the L3 clock must first be configured through the L3CR[L3CLK] and L3CR[CLKEN] bits, and a period of time must elapse. Also before enabling the L3 private memory, all other bits in the L3CR must be set appropriately. If configured as one half private memory and one half cache, the L3 cache must be globally invalidated.

The sequence for initializing the L3 cache as private memory is as follows:

- 1. Set the L3CR[L3CLK] bits to the desired clock divider setting. All other L3 cache configuration bits should be set to properly configure the L3 cache interface for the SRAM type, size, and interface timing required, except do not set L3E, L3I, L3PE, or L3CLKEN.
- 2. Set L3CR[5] (otherwise reserved bit) to 1.
- 3. Set L3CR[L3CLKEN] to 1.

L3 Cache Interface

- 4. Wait for the L3 cache clocks to stabilize (100 processor cycles). This can be timed by setting the decrementer for a time period equal to the correct number of L3 cache clocks, or by performing an L3 cache global invalidate.
- 5. If configured as one half cache and one half private memory, perform an L3 cache global invalidate. The global invalidate could be performed before enabling the L3 clocks, or in parallel with waiting for the L3 clocks to stabilize. Refer to Section 3.7.3.6, "L3 Cache Invalidation," for more information about L3 cache global invalidation. Note that a global invalidate always takes much longer than it takes for the L3 clocks to stabilize.
- 6. Clear L3CR[L3CLKEN] to zero.
- 7. Perform a **sync** instruction and wait 100 processor cycles.
- 8. Set the base address of the private memory space using L3PM[L3PMADDR]. (This step may also be performed at any time prior to this point.)
- Set L3CR[PMEN] and configure the private memory size in L3CR[PMSIZ] and set L3CR[L3CLKEN]. If configured as one half cache and one half private memory, also set the L3E and L3SIZ bits of L3CR at this time.
- 10. Perform a **sync** instruction and wait 100 processor cycles.
- 11. I If parity is enabled, initialize the SRAM; refer to Section 3.7.8.1.1, "Initializing the L3 Private Memory when Parity is Enabled," for details.

Note: A **sync** instruction must be performed before writing to L3CR and L3PM; **sync** and **isync** instructions must also be performed after writing to these registers. See Section 2.3.2.4, "Synchronization," for more details.

3.7.8.1.1 Initializing the L3 Private Memory when Parity is Enabled

In private memory mode, there is no mechanism for the processor to determine if it has already modified data stored in the SRAM. Therefore, if a store to an address in private memory space occurs, the MPC7451 will load the entire cache line from the SRAM and move it into the L1 cache so that is can write the data in question while preserving the rest of the line. Because the SRAM at first contains uninitialized data, including the parity bits, the MPC7451 will take a parity exception if a store occurs and parity checking is enabled. A way to prevent the parity exception is by initializing the SRAM using a series of dcbz instructions to zero out the entire private memory as described in the following steps:

- 1. Enable private memory mode (L3CR[PMEN] = 0b1). L3 data parity checking (L3CR[L3PE] = 0b1) and L3 address parity checking may be enabled (L3CR[L3APE] = 0b1) at this time.
- 2. Execute a series of **dcbz** instructions across the entire private memory space. This causes the MPC7451 to allocate a cache line and zero it without initiating a load on the L3 interface.

3. Flush the L1 data cache. This step is not required but is recommended because it will ensure that the last 32K of private memory space is written to the SRAM. For this reason, it is recommended that the L2 cache also be flushed if it is enabled during initialization. Alternatively, the L2 cache can be disabled during private memory initialization and then enabled after it has completed.

3.7.8.2 Cl and WT Accesses Not Supported for Private Memory

Cache-inhibited stores that map to the L3 private memory space are not written to the SRAM but they are passed to the system bus. Cache-inhibited loads that map to the L3 private memory space do not access the SRAM. Instead, a system bus transaction is generated and the data is read from the system bus.

Write-through stores (regardless of size) that map to the L3 private memory space are not written to the SRAM but they are passed on to the system bus. Loads from write-through memory (W = 1) that map to the L3 private memory space access the SRAM and the data is returned from the SRAM.

3.7.8.3 Castouts and Private Memory

L1 and L2 castout operations that map to the L3 private memory space are written only to the SRAM and not to the system bus. This is true for all castouts including those generated by **dcbf** and **dcbst** instructions.

3.7.8.4 Snoop Hits and Private Memory

When a snoop hit occurs in the L1 data cache or the L2 cache, and a push (or data intervention) is required, the data is written to private memory if the address is within the private memory range in addition to being written to the system bus. Note that this occurs even for cache flush operations. However, snooping is not supported to areas of private memory if data intervention is disabled (MSSCR0[EIDIS] = 1). Also, snoop pushes and castouts to the private memory space can cause a system livelock as shown in the following sequence for multiple MPC7451s:

- 1. Processor 1 attempts a write-through (W = 1) write with flush operation.
- 2. Processor 0 retries processor 1 and generates a snoop push
- 3. Processor 1 again attempts the write with flush operation
- 4. Processor 0 again retries processor 1 and generates a snoop push, and so on...

The state of memory in the entire private memory range is assumed to be exclusive modified. Thus an MPC7451 responds to any transaction on the system bus that hits in the private memory range as if the data was resident in one of the on-chip caches as exclusive modified (and no other device should cache data that corresponds to this memory range). Snoop pushes and data intervention transactions occur from the private memory as needed.

L3 Cache Interface

Note that in a multiprocessing system, the exclusive modified response in this case may cause a livelock if another master on the bus generates a transaction that claims it has ownership of an address in the private memory range. For example, the following situations can also cause a livelock:

- A multi-MPC7451 system with two overlapping private memory spaces
- Any bus transaction considered exclusive by an alternate master on the bus (not an MPC7451 device)

It is the responsibility of the system software to prevent these scenarios; it is recommended that only the processor using private memory access that private memory address space.

3.7.8.5 Private Memory and Instruction Interactions

All cacheable (I = 0) transactions that read or write data except **eciwx** and **ecowx** are allowed to hit in the private memory space, regardless of the other W, M, and G bit settings of WIMG. The **icbi**, **sync**, **tlbie**, **tlbsync**, **eieio**, **eciwx**, and **ecowx** instructions never hit in the private memory space and are forwarded to the system interface. Any **dcbi** instructions that hit in the private memory space are discarded (after appropriately invalidating the L1 data and L2 caches).

Also, operations caused by **dcbf**, **dcbt**, **dcbst**, **dcbz**, and **dcbi** instructions that map to the L3 private memory space are not broadcast onto the system bus. However, execution of an **icbi** instruction that maps to the L3 private memory space is broadcast on the system bus (even though it has no effect on the L3 private memory).

- Caching-allowed stwcx. operations are handled by the L1 data cache and L2 cache similarly to normal caching-allowed stores. The L3 interface does not treat stwcx. differently than a normal caching-allowed store. However, caching-inhibited stwcx. operations are not supported.
- **dcbz** operations that hit in the private memory space are treated as a 32-byte write-back store operations.
- **dcbf** and **dcbi** operations are issued to the L3 interface after being processed by the L1 data cache and L2 cache. If a cache block push due to a **dcbf** or **dcbi** that hits modified data in the L1 data cache or L2 cache hits in the private memory space, the cache block is written to the L3 SRAMs.
- **dcbst** instructions are issued to the L3 interface after being processed by the L1 data cache and L2 cache. If a cache block push due to a **dcbst** that hits modified data in the L1 data cache or L2 cache hits in the private memory space, the cache block is written to the L3 SRAMs.

3.7.9 L3 Cache SRAM Timing Examples

This section describes the signal timing for the following three types of SRAM supported by the MPC7451 L3 cache interface:

- MSUG2 dual data rate SRAMs that provide data synchronous to the L3_ECHO_CLK input signals to the MPC7451 and on each clock edge
- Late-write SRAMs which are required by the MPC7451 to be of the pipelined (register-register) configurations
- Pipeline burst SRAMs, referred to as PB2-type SRAMs

The timing diagrams illustrate the best case logical interface operations and are not AC timing accurate. For proper interface operation, the designer must select SRAMs that support the signal sequencing illustrated in the timing diagrams, particularly in regards to those cycles when the data bus may be driven, is required to be driven, and must not be driven by the SRAM.


The SRAM selected for a system design is usually a function of desired system performance, L3 cache bus frequency, and SRAM unit cost. The following sections describe the operation of the three SRAM types supported by the MPC7451, and some of the design trade-offs associated with each.

3.7.9.1 MSUG2 DDR Interface Timing

MSUG2 DDR SRAMs are a new type of high performance RAM. The following three major differences exist between this RAM and other synchronous RAMs:

- Data is returned by the target SRAM asynchronously to the input clock on the SRAM.
- An additional clock is provided as an output by the SRAM that is synchronous with its returning data (echo_clock input to the L3_ECHO_CLK[0:3] signals of the MPC7451).
- Data is returned on each edge of the returned data clock.

The MPC7451 does not use the continue-burst feature of this SRAM and instead supplies two addresses for each cache line transfer. Double transfers are always selected, forcing data to transfer on each edge of the clock. Figure 3-20 shows the MPC7451 configured with a 1-Mbyte L3 cache using MSUG2 DDR.



Notes:

For a 2-Mbyte L3 cache, use address bits 17–0 (bit 0 is LSB. For the MPC7457, the L3 cache uses address bits 18–0 (bit 0 is LSB).

The routing for the point-to-point signals (L3_CLK[0:1], L3DATA[0:63], L3_DP[0:7] and L3_ECHO_CLK[0:3] to a particular SRAM device must be delay matched.


No pull-up resistors are normally required for the L3 cache interface.

The MPC7451 supports only one bank of SRAMs.

For high-speed operation, no more than two loads should be presented on each L3 address and control signal. All other L3 signals should have no more than one load.

Figure 3-22. Typical 1-Mbyte L3 Cache using MSUG2 DDR

Figure 3-23 shows an example timing diagram of the MPC7451 L3 interface with an MSUG2 DDR SRAM shown in Figure 3-20. This type of device uses a skew-based source synchronous design instead of a delay-based synchronous model. This allows the interface to run at much higher data rates. Although in reality there are multiple clocks involved that operate asynchronously with each other, the timing in Figure 3-23 shows echo_clk (the SRAMs returned data clock) as synchronous with the processor clock signals (L3_CLK[0:1]).



- indicates which edges are used to determine the data sampling points


Figure 3-23. MSUG2 DDR Memory Access Example

3.7.9.2 Late-Write SRAM Timing

Late-write SRAMs offer improved performance when compared to pipelined burst SRAMs by not requiring an extra read cycle during read operations, and requiring one cycle less when transitioning from a read to a write operation. Late-write SRAMs implement an internal write queue, allowing write data to be provided one cycle after the write operation is signaled on the address and control buses. In this manner, write operations are queued on the address and data bus in the same manner as read operations, allowing transitions between read and write operations to occur more efficiently.

Note that during burst transfers into and out of the SRAM array, the MPC7451 generates an address for each data beat. That is, the MPC7451 does not use the burst feature (one address, many data beats) of the late-write SRAMs.

Figure 3-24 shows the signal connections between an MPC7451 and either late-write or PB2 SRAMS.



Notes:

For a 2-Mbyte L3 cache on the MPC7451, the L3 cache uses address bits 17–0 with bit 0 being the LSB. For the MPC7457, the L3 cache uses address bits 18-0 with bit 0 being the LSB.

The routing for the point-to-point signals (L3_CLK[0:1], L3DATA[0:63], L3_DP[0:7] and L3_ECHO_CLK[0:3] to a particular SRAM device must be delay matched.

No pull-up resistors are normally required for the L3 cache interface.

The MPC7450 supports only one bank of SRAMs.


For high-speed operation, no more than two loads should be presented on each L3 address and control signal. All other L3 signals should have no more than one load.

Figure 3-24. L3 Cache Configuration for Late-Write or PB2 SRAMs

Table 3-28. Signal Function Changes for Late-Write and PB2 SRAMs

Signal Name	# of			Changed Function for Late	e-Write and PB2
Signal Name	Pins Active		I/O	Meaning	Comments
L3_CNTL1	1	Low	Output	Write operation (L3WE)	Synchronous
L3_CNTL0	1	Low	Output	Chip enable (L3CE)	Synchronous
L3_ECHO_CLK[0,2]	2	High	Input	Clock input to MPC7451 for read data synchronization.	Provides compatibility with the DDR SRAM interface
L3_ECHO_CLK[1,3]	2	High	Output	Clock output from MPC7451 to be wrapped back to clock input.	To be routed back to the clock inputs for compatibility with the DDR SRAM interface.

Figure 3-25 shows memory access timings when the L3 cache interface is configured for late-write SRAM.



Note: WQ is the last previous write that was queued in the late-write RAM. W7 Note: W7 is queued in the late-write device and won't appear in SRAM Memory until the next write.


Figure 3-25. Late-Write SRAM Timing

3.7.9.3 Pipelined Burst SRAM

Pipelined burst SRAMs are sometimes referred to as PB2 (pipelined burst, 2nd generation) SRAMs. Pipelined burst SRAMs operate by clocking read data from the memory array into a buffer before driving the data onto the data bus. This causes an extra clock cycle of latency for initial read accesses, but the L3 cache bus frequencies supported can be higher. Note that the MPC7451's L3 cache interface requires the use of single-cycle deselect pipelined burst SRAM for proper operation.

Note that during burst transfers into and out of the SRAM array, the MPC7451 generates an address for each data beat. That is, the MPC7451 does not use the burst feature (one address, many data beats) of the pipelined burst SRAMs.

Figure 3-26 shows memory access timings when the L3 cache interface is configured for pipelined burst SRAM.



Notes: Rdrv indicates where some burst RAMs may begin driving the data bus. Rxtr indicates where an extra read cycle is signaled to keep the burst RAM driving the data bus for the last read. The MPC7451 does not support aborted reads

Figure 3-26. Pipeline Burst SRAM Timing

3.8 System Bus Interface

The system bus interface buffers bus requests from the L1 instruction cache, the L1 data cache, the L2 cache, and the L3 cache, and executes the requests per the system bus protocol. It includes address register queues, prioritizing logic, and bus control logic. The bus interface unit includes a sixteen-entry (default value is eight-entry) data transaction queue to support pipelining of multiple transactions. The bus interface also captures snoop addresses for snooping in the caches, the address register queues, and the reservation address. For additional information about the MPC7451 bus interface and the bus protocols, refer to Chapter 9, "System Interface Operation."

3.8.1 MPC7451 Caches and System Bus Transactions

The MPC7451 transfers data to and from the caches on the system bus in single-beat transactions of up to eight bytes, in two-beat burst transfers of 16 bytes for caching-inhibited (WIMG = x1xx) or caching-allowed, write-through (WIMG = 10xx) AltiVec loads and stores (in MPX bus mode), or in four-beat transactions of 32 bytes for

cache block fills. The MPC7451 transfer burst (TBST) output signal indicates to the system whether the current transaction is a single-beat transaction or burst (two- or four-beat) transfer.

Single-beat bus transactions can transfer from one to eight bytes to or from the MPC7451, and can be misaligned. Single-beat transactions can be caused by caching-allowed, write-through accesses (WIMG = 10xx), caching-inhibited accesses (WIMG = x1xx), accesses when the data cache is disabled (HID0[DCE] is cleared), or accesses when the data cache is locked (HID0[DLOCK] is set).

In MPX bus mode, two-beat burst transactions are caused by quad-word (128-bit) AltiVec loads and stores that are marked write-through or caching-inhibited. These two-beat burst transactions are always aligned to a quad-word boundary. In 60x bus mode, quad-word AltiVec loads and stores cause an alignment exception if write-through or caching-inhibited.

Instruction fetches are always treated as quad-word (16-byte) entities internally. For cacheable instruction fetches, the system bus always requests a full L1 cache line (32 bytes). For noncacheable fetches in MPX bus mode, a cache-inhibited quad word (two-beat burst) request occurs. Because the 60x bus mode does not support quad-word accesses a cache-inhibited access in 60x mode is converted to a cache-line (32-byte, four-beat burst) access on the bus. When this occurs, the portion of the cache line that was not internally requested is discarded.

Cache block burst transactions on the MPC7451 always transfer 32-bytes of data in four beats of 8-bytes each, and are aligned to a double- or quad-word boundary as they are requested. Burst transactions have an assumed address order. For caching-allowed read operations, instruction fetches, or caching-allowed, write-back write operations that miss in the cache, the MPC7451 presents the double- or quad-word-aligned address associated with the load/store instruction or instruction fetch that initiated the transaction.

As shown in Figure 3-27, the first double word contains the address of the load/store or instruction fetch that missed the cache. This minimizes latency by allowing the critical code or data to be forwarded to the requesting execution unit before the rest of the block is filled. For all other burst operations, however, the entire block is transferred in order (cache-block aligned). Similar to the principles described for double-word fetches, quad-word fetches (for vector load operations and instruction fetches) are also forwarded to the requesting unit as they are requested and in critical quad-word order.



MPC7451 Cache Address Bits (27–28)

00	01	10	11
А	В	С	D

If the address requested is in double word A, the address placed on the bus is that of double word A, and the four data beats are ordered in the following manner:

Beat 0	1	2	3
Α	В	С	D

If the address requested is in double word C, the address placed on the bus will be that of double word C, and the four data beats are ordered in the following manner:

Beat 0	1	2	3
С	D	А	В

Figure 3-27. Double-Word Address Ordering—Critical Double Word First

3.8.2 Bus Operations Caused by Cache Control Instructions

The cache control, TLB management, and synchronization instructions supported by the MPC7451 may affect or be affected by the operation of the system bus. The operation of the instructions may also indirectly cause bus transactions to be performed, or their completion may be linked to the bus.

Table 3-29 provides an overview of the bus operations initiated by cache control instructions. Note that Table 3-29 assumes that the WIM bits are set to 001; that is, the cache is operating in write-back mode, caching is allowed, and memory coherency is enforced.

When memory coherency is required (WIMG = xx1x) and HID1[ABE] = 1, the **dcbst**, **dcbf**, **dcbi**, and **icbi** instructions are broadcast on the system bus (for both MPX bus and 60x bus mode) as described in Table 3-29 to maintain coherency. A **dcbi** or **dcbf** can create an address-only flush and a **dcbst** can create an address-only clean. When M = 0, **dcbst**, **dcbf**, and **dcbi** instructions are only broadcast on the bus when the cache state hits as modified in either the L1, L2, or L3 cache. Note that **dcbst**, **dcbf**, and **dcbi** instructions would create castout operations to the bus if they hit modified within the caches even when M = 0. The **icbi** instruction is never broadcast when M = 0. A **dcbz** or **dcba** will never result in a bus operation even if the internal cache state is modified when M = 0. For detailed information on the cache control instructions, refer to Chapter 2, "Programming Model," in this book and Chapter 8, "Instruction Set," in *The Programming Environments Manual*.

Table 3-29. Bus Operations Caused by Cache Control Instructions (WIM = xx1)

	Currer	nt State	Next Cache			
Instruction	Cache Coherency	HID1 Setting	State	Bus Operation	Comment	
sync	Do not care	SYNCBE = 0	No change	None	Waits for memory queues to	
		SYNCBE = 1		SYNC	complete bus activity	
tlbie	Do not care	ABE = 0	No change	None	_	
		ABE = 1		TLBIE	Address-only bus operation	
tlbsync	Do not care	ABE = 0	No change	None	_	
		ABE = 1		TLBSYNC	Address-only bus operation	
eieio	Do not care	SYNCBE = 0	No change	None	_	
		SYNCBE = 1		EIEIO	Address-only bus operation	
dcbt	M, E, S		No change	None	_	
dcbt	I		E, S	Read	Fetched cache block is stored in the cache	
dcbtst	M, E, S		No change	None	_	
dcbtst	I		E, S	Read (60x mode) RCLAIM (MPX mode)	Fetched cache block is stored in the cache	
dcbz	M, E		М	None	Writes over modified data	
dcbz	S, I		М	Kill	_	
dcbst	М		E, S, I	Write with kill	_	
dcbst	E, S, I	ABE = 0	No change or I	None	_	
		ABE = 1		Clean	_	
dcbf, dcbi	М	_	I	Write with kill	Block is pushed	
dcbf, dcbi	E, S, I	ABE = 0	I	None	_	
		ABE = 1		Flush	Address-only bus operation	
dcba	M, E		М	None	Writes over modified data	
dcba	S, I		М	Kill	_	
icbi	V, I	ABE = 0	I	None	Instruction cache only	
		ABE = 1		ICBI	Instruction cache only	

When memory coherency is not required (WIMG = xx0x), the **dcbz**, **dcba**, **dcbf**, **dcbi**, and **dcbtst** instructions are broadcast on the system bus (for both MPX bus and 60x bus mode) as described in Table 3-30.

Table 3-30. Bus Operations Caused by Cache Control Instructions (WIM = xx0)

	Current State		Next Cache		
Instruction	Cache Coherency	HID1 Setting	State	Bus Operation	Comment
dcbt	M, E, S	_	No change	None	_
dcbt	1	_	E, S	Read	Fetched cache block is stored in the cache
dcbtst	M, E, S	_	No change	None	_
dcbtst	1	_	E, S	Read (60x mode) RCLAIM (MPX mode)	Fetched cache block is stored in the cache
dcbz	M, E, S, I	_	М	None	
dcba	M, E, S, I	_	М	None	
dcbf, dcbi	М	_	I	Write with kill	Block is pushed
dcbf, dcbi	E, S, I	_	I	None	_
dcbst	М	_	E, S, I	Write with kill	Block is pushed
dcbst	E, S, I	_	I	None	_
icbi	V, I	_	I	None	Instruction cache only

For additional details about the specific bus operations performed by the MPC7451, see Chapter 9, "System Interface Operation."

3.8.3 Transfer Attributes

In addition to the address and transfer type signals, the MPC7451 supports the transfer attribute signals TBST, TSIZ[0:2], WT, CI, and GBL. The TBST and TSIZ[0:2] signals indicate the data transfer size for the bus transaction.

The \overline{WT} signal reflects the write-through/write-back status (the complement of the W bit) for the transaction as determined by the MMU address translation during write operations. \overline{WT} is also asserted when the data cache is locked (with HID0[DLOCK] or LDSTCR[DCWL] = 0xFF) and for burst writes due to **dcbf** (flush) and **dcbst** (clean) instructions, snoop pushes, and **eciwx** transactions; \overline{WT} is negated for **ecowx** transactions.

For read transactions, the \overline{WT} signal reflects whether the access is an instruction or data access as follows:

- WT is asserted for data reads
- \overline{WT} is negated for instruction reads

The $\overline{\text{CI}}$ signal reflects the caching-inhibited/caching-allowed status (the complement of the I bit) of the transaction as determined by the MMU address translation. The $\overline{\text{CI}}$ signal is asserted for data loads or stores if the L1 data cache is disabled. The $\overline{\text{CI}}$ signal is also always asserted for **eciwx/ecowx** bus transactions independent of the address translation.

The \overline{GBL} signal reflects the memory coherency requirements (the complement of the M bit) of the transaction as determined by the MMU address translation. Address bus masters assert \overline{GBL} to indicate that the current transaction is a global access (that is, an access to memory shared by more than one device). Because cache block castouts and snoop pushes do not require snooping, the \overline{GBL} signal is not asserted for these operations. Note that \overline{GBL} is asserted for all data read or write operations when using real addressing mode (that is, address translation is disabled).

Table 3-31 summarizes the address and transfer attribute information presented on the bus by the MPC7451 for various master or snoop-related transactions. Note that the address ranges shown in the table apply when 36-bit physical addressing is used (HID0[XAEN] = 1).

Table 3-31. Address/Transfer Attributes Generated by the MPC7451

Bus Transaction	Addr [0:35]	TT[0:4]	TBST	TSIZ[0:2]	WT	CI	GBL	
	Instruction fetch operations							
Burst	PA[0:32] 0b000	01010	0	010	1	1	¬ M	
	Data cache operations							
Cache block fill (due to load miss)	PA[0:32] 0b000	A 1 0 1 0	0	010	0	1	¬ M	
Cache block fill (due to store miss)	PA[0:32] 0b000	A 1 1 1 0	0	0 1 0	1	1	¬ M	
Store merged to 32 bytes	PA[0:30] 0b00000	01100	0	0 1 0	1	1	¬ M	
Castout (normal replacement)	CA[0:30] 0b00000	00110	0	010	1	1	1	
Cache block clean due to dcbst hit to modified	PA[0:30] 0b00000	00110	0	010	0	1	1	
Cache block flush due to dcbf hit to modified	PA[0:30] 0b00000	00110	0	010	0	1	1	
Snoop copyback	CA[0:30] 0b00000	00110	0	0 1 0	0	1	1	
dcbt, dst, dstt	PA[0:30] 0b00000	01010	0	0 1 0	0	1	¬ M	
dcbtst, dstst, dststt (60x bus mode)	PA[0:30] 0b00000	01010	0	010	0	1	¬ M	
dcbtst, dstst, dststt (MPX bus mode)	PA[0:30] 0b00000	01111	0	010	0	1	¬ M	
	Data cache bypa	ass operation	ns					
Single-beat read (caching-inhibited or cache disabled)	PA[0:35]	01010	1	SSS	0	¬ I	¬ M	
AltiVec load (caching-inhibited, write-through, or cache disabled) in MPX bus mode	PA[0:32] 0b000	01010	0	0 0 1	0	¬1	¬ M	
Single-beat write (caching-inhibited, write-through, cache disabled, or cache completely locked)	PA[0:35]	00010	1	SSS	¬ W	¬1	¬ M	

Table 3-31. Address/Transfer Attributes Generated by the MPC7451

Bus Transaction	Addr [0:35]	TT[0:4]	TBST	TSIZ[0:2]	WT	CI	GBL
	Special ins	structions					
icbi (addr-only)	PA[0:30] 0b00000	01101	0	010	¬ W	¬ l	¬ M
dcba (addr-only)	PA[0:30] 0b00000	01100	0	010	1	1	0
dcbz (addr-only)	PA[0:30] 0b00000	01100	0	010	1	1	0
dcbf, dcbi (addr-only)	PA[0:30] 0b00000	00100	0	010	¬ W	7	¬ M
dcbst (addr-only)	PA[0:30] 0b00000	00000	0	010	¬ W	¬ I	¬ M
sync (addr-only)	0x0_0000_0000	01000	0	010	1	1	0
tlbsync (addr-only)	0x0_0000_0000	01001	0	010	1	1	0
tlbie (addr-only)	0b0000 EA[0:31]	11000	0	010	1	1	0
eieio (addr-only)	0x0_0000_0000	10000	0	010	1	1	0
eciwx	PA[0:33] 0b00	11100	EAI	R[28:31]	0	0	1
ecowx	PA[0:33] 0b00	10100	EAI	R[28:31]	1	0	1

Notes: PA = Physical address, CA = Cache address, EA = Effective address.

W,I,M = WIM state from address translation; \neg = complement; 0 or 1 = WIM state implied by transaction type in table.

Special instructions listed may not generate bus transactions depending on cache state.

TT[0:4] = 0b01011 (RWNITC) is snooped by the MPC7451, but is not generated by the MPC7451.

3.8.4 Snooping of External Transactions

The MPC7451 maintains data cache coherency in hardware by coordinating activity between the data cache, the L2 cache, the L3 cache, the memory subsystem, and the bus. The MPC7451 has a write-back caching capability that relies on bus snooping to maintain cache coherency with other caches in the system. For the MPC7451, the coherency size of the bus is 32 bytes, the size of a cache block. This means that any bus transactions that cross an aligned 32-byte boundary must present a new address onto the bus at that boundary for proper snoop operation by the MPC7451, or they must operate noncoherently with respect to the MPC7451.

As bus operations are performed on the bus by other bus masters, the MPC7451 bus snooping logic monitors the addresses and transfer attributes that are referenced. The MPC7451 must see all system coherency snoops to function properly in a symmetric multiprocessing (SMP) environment. The MPC7451 cannot support external devices that filter out snoop traffic on the bus (for example, an external, in-line cache).

The MPC7451 snoops bus transactions during the cycle that $\overline{\text{TS}}$ is asserted for all global transactions ($\overline{\text{GBL}}$ asserted).

A = Atomic; high if **stwcx.** or **lwarx**, low otherwise

S = Transfer size

TT[0:4] = 0b00001 (Iwarx reservation set) is neither snooped nor generated by the MPC7451.

Every assertion of $\overline{\text{TS}}$ detected by the MPC7451 (whether snooped or not) must be followed by an accompanying assertion of $\overline{\text{AACK}}$.

3.8.4.1 Types of Transactions Snooped by MPC7451

There are several bus transaction types defined for the system bus. As shown in Table 3-32, the MPC7451 snoops many, but not all, system transactions. The transactions in Table 3-32 correspond to the transfer type signals TT[0:4], which are described in Section 8.3.4.2, "Transfer Type (TT[0:4])."

Table 3-32. Snooped Bus Transaction Summary

Transaction	TT[0:4]	Snooped by MPC7451
Clean	00000	Yes
Flush	00100	Yes
sync	01000	Yes
Kill	01100	Yes
eieio	10000	No
External control word write	10100	No
TLB invalidate	11000	Yes
External control word read	11100	No
Iwarx reservation set	00001	No
Reserved	00101	No
tlbsync	01001	Yes
icbi	01101	Yes
Reserved	1XX01	No
Write-with-flush	00010	Yes
Write-with-kill	00110	Yes
Read	01010	Yes
Read-with-intent-to-modify (RWITM)	01110	Yes
Write-with-flush-atomic	10010	Yes
Reserved	10110	No
Read-atomic	11010	Yes
Read-with-intent-to-modify-atomic	11110	Yes
Reserved	00011	No
Reserved	00111	No
Read-with-no-intent-to-cache (RWNITC)	01011	Yes

Table 3-32. Snooped Bus Transaction Summary (continued)

Transaction	TT[0:4]	Snooped by MPC7451	
Read-claim (RCLAIM) (MPX bus mode only)	01111	Yes	
Reserved	1XX11	No	

Once a qualified snoop condition is detected on the bus, the snooped address associated with $\overline{\text{TS}}$ is compared against the data cache tags, the LSU and memory subsystem queues, reservation address, and/or other storage elements as appropriate. The L1 data cache tags, L2 cache tags, and L3 cache tags are snooped for standard data cache coherency support. No snooping is done in the instruction cache for coherency (except that the **icbi** instruction can cause matching entries to be invalidated).

The LSU and memory subsystem queues are snooped for pipeline collisions and memory coherency collisions. A pipeline collision is detected when another bus master addresses any portion of a line that this MPC7451 is currently processing in its caches. A memory coherency collision occurs when another bus master addresses any portion of a line that the MPC7451 has currently queued to write to memory from the data cache (castout or push), but has not yet been granted bus access to perform.

If the snooped address does not hit in the cache, snooping finishes with no action taken. If, however, the address hits in the cache, the MPC7451 reacts according to the coherency protocol diagrams shown in Section 3.3.2.5, "MESI State Transitions."

3.8.4.2 L1 Cache State Transitions and Bus Operations Due to Snoops

Table 3-35 shows the state transitions in the L1 caches for each snoop type. For each snoop, the L1 responds with valid if the line was shared, exclusive, or modified, and modified if the line was modified. The snoop types in Table 3-35 are listed in Table 3-33.

Table 3-33. Definitions of Snoop Type for L1 Cache/Snoop Summary

Snoop Type	Definition
Snoop Kill Reservation	If the snoop address matches a valid reservation in the core, kill the reservation after the response window if there is no retry. This operation is caused by RWITM, RWITM ATOMIC, RCLAIM, KILL external snoops.
Snoop Flush-Kill	Push any modified data to the L1 push buffer and invalidate the line. Return the initial MESI state of the line. This operation is caused by stores with I = 0 and W = 0, stwcx with W = 0 and I = 0, dcbtst , dstst , dcbz , or dcba instructions on-chip.
Snoop Flush	Push any modified data to the L1 push buffer and invalidate the line. Return the initial MESI state of the line. This operation is caused by dcbf instruction on-chip, RWITM, RWITM ATOMIC, RCLAIM, KILL, WRITE W/FLUSH, WRITE W/FLUSH ATOMIC, or FLUSH external snoop
Snoop Read	Push any modified data to the L1 push buffer. If the line was valid, leave it shared. Return the initial MESI state of the line. This operation is caused by dcbst , load, Iwarx or touch instructions on-chip or CLEAN, RWNITC, READ, READ ATOMIC external snoops.

Table 3-33. Definitions of Snoop Type for L1 Cache/Snoop Summary (continued)

Snoop Type	Definition
Snoop icbi	Invalidate the line in the instruction cache. This operation is caused by an icbi instruction on-chip or ICBI external snoop.
Snoop tlbie	Invalidate all matching PTEs in the Instruction and Data TLBs. Mark all outstanding memory accesses that used old translations. This operation is caused by an TLBIE external snoop.

Table 3-34 defines some terms used in Table 3-35.

Table 3-34. Definitions of Other Terms for L1 Cache/Snoop Summary

Term	Definition
Snoop Type	The local snoop type. See Section 3.6.4.5, "L2 and L3 Operations Caused by L1 Requests," and Section 3.8.4.3, "L2 and L3 Operations Caused by External Snoops," for a list of the operations and states that cause the various L1 snoop types
Initial L1 State	The MESI state of the cache before the snoop begins.
Final L1 State	If the L1 MESI state is unchanged, then the entry is marked as same; otherwise, the MESI state at the end of the snoop operations

Table 3-35. L1 Cache State Transitions Due to Snoops

Snoop Type	Initial L1 State	Final L1 State	Action	Comments
Kill Reservation	n/a	same	Kill Reservation after response window if the address matches and no core retried the operation.	_
Flush-Kill	I	same	If L1 = M, data is moved to push buffer.	Cache line is invalidated.
	S/E/M	I	MSS will request it. Kill Reservation after response window if the address matches and no core retried the operation.	
Flush	I	same	If L1=M, data is moved to push buffer.	Cache line is invalidated.
	S/E/M	I	MSS will request it.	
Read	I/S	same	If L1 = M, data is moved to push buffer.	If cache line was valid, leave it shared.
	E/M	S	MSS will request it.	Note: if the reservation address matched but the cache line was invalid, the L1 Snoop Logic will synthesize a shared response to the LMQ or the bus.
icbi	n/a	n/a	Invalidate matching line in the instruction cache.	_
tlbie	n/a	n/a	Invalidate matching TLB entries in the ITLB and DTLB.	_

3.8.4.3 L2 and L3 Operations Caused by External Snoops

The L1, L2, and L3 cache states affect the response to external snoops. Some snoop types do not affect the caches. Table 3-37 shows the response to all snooped bus operations, depending on the initial cache state. See Section 3.5.8, "L1 Cache Operation Summary," for a description of the L1 snoop responses.

Table 3-37 shows the state transitions in the L1, L2, and L3 caches for each external snoop operation. The table lists only legal state combinations. The columns are defined in Table 3-36. Note that the L3 cache is not supported by the MPC7441, MPC7445, and the MPC7447.

Definition Term Snoop Type The bus transfer type as described in Table 3-35. L1 Snoop Type The L1 snoop operation (if any) triggered by this operation. L1 Response The invalid/valid/modified response of the core. If the L1 response is retry, the external bus response is always retry. Initial L2 State The MESI state of this address in the L2 cache before the snoop operation. Initial L3 State The MESI state of this address in the L3 cache before the snoop operation. Final L2 State: The MESI state of this address in the L2 cache when all operations triggered by this snoop are complete. Final L3 State The MESI state of this address in the L2 cache when all operations triggered by this snoop are complete. Shared indicates there is a valid copy of the data and the data stays valid (if the bus operation Bus Response supports shared response). Modified indicates there is a modified copy of the data and the cache will provide intervention data. Retry indicates the master must try the operation again to get the most up-to-date data and a clean response. Shared and retry together indicates the this device must perform a push. Shared and modified together indicates this device will provide intervention data and retain a valid copy of the line.

Table 3-36. Definitions for L2/L3 Cache/Snoop Summary

Note the following:

- Snoop kill reservation is performed only if a matching reservation exists in the L1 (part of the L1 snoop response).
- For write-with-kill and kill external snoops, a flush operation is sent to the L1's. If the L1 is modified, a push is generated in the SMC. The external snoop logic and SMC contain circuitry to drop this push if the snoop is not retried on the bus. The MPC7451 does not respond retry if there is modified data in the L1, L2 or L3.
- The atomic bus operations have the same snoop responses as the non-atomic ones.
- Because the MPC7451 only snoops global accesses (GBL asserted), that is assumed for all of the tables. The MPC7451 will not issue a snoop response (ARTRY and HIT) for transactions in which GBL is not asserted.

Table 3-37. External Snoop Responses and L1, L2, and L3 Actions

Snoop Type	L1 Snoop Type	L1 Resp	Initial L2 State	Initial L3 State	Final L2 State	Final L3 State	Response to Snoop	Comments
Flush	Flush	I/V	I//S/E	I/S/E	I	I	None	Invalidate L1/L2/L3.
				М	I	I	GBL	Intervene from L3 and invalidate L1/L2/L3.
			М	I/S/E	I	I	GBL	Intervene from L2 and
				М	I	I	GBL	invalidate L1/L2/L3.
		М	I/S/E	I/S/E	I	I	GBL	Intervene from L1 and
				М	I	I	GBL	invalidate L1/L2/L3.
			М	I/S/E	I	I	GBL	
				М	I	I	GBL	
Write	Flush 1	I/V	I/S/E	I/S/E	I	I	None	Invalidate L1.
vv/flusn	W/flush			М	I	I	Retry	Cache paradox: Push block from L3. Invalidate L1/L2/L3.
			М	I/S/E/M	I	I	Retry	Cache paradox: Push block from L2. Invalidate L1/L2/L3.
		М	I/S/E/M	I/S/E/M	I	I	Retry	Cache paradox: Push block from L1. Invalidate L1.
Kill	Flush	I/V/M	I/S/E	I/S/E	I	I	None	Invalidate L1/L2/L3.
	Kill			М	I	I	None	Kill reservation (if necessary.) after
	Reservation		М	I/S/E	I	I	None	ARTRY window.
				М	I	I	None	If L1 response is M, the push in SMC is killed if bus response is not ARTRY.
Write W/kill	Flush	I/V/M	I/S/E	I/S/E	I	I	None	Invalidate L1/L2/L3.
				М	I	I	None	If L1 response is M,
			М	I/S/E	I	I	None	the push in SMC is killed if bus response
				М	I	I	None	is not ARTRY.

Table 3-37. External Snoop Responses and L1, L2, and L3 Actions (continued)

Snoop Type	L1 Snoop Type	L1 Resp	Initial L2 State	Initial L3 State	Final L2 State	Final L3 State	Response to Snoop	Comments
Read	Read	I/V	I	I	same	same	None	_
				S/E	same	S	SHDx ²	Set L1/L3 shared.
				М	same	S	SHDx + GBL	Intervene from L3 and set L1/L3 shared.
			S/E	I	S	same	SHDx ²	Set L1/L2 shared.
				S/E	S	S		Set L1/L2/L3 shared.
		M		М	S	S	SHDx + GBL	Intervene from L3 and set L1/L2/L3 shared.
			M	I	S	same	SHDx + GBL	Intervene from L2, consume data in L3 if valid, and set
				S/E	S	S		
				М	S	S	SHDx + GBL	L1/L2/L3 shared.
			M I	I	same	same	SHDx + GBL	Intervene from L1, consume data in L2 and L3 if valid, and set
				S/E	same	S		
				М	same	S		L1/L2/L3 shared.
			S/E	I	S	same		
				S/E	S	S		
				М	S	S		
			М	I	S	same		
				S/E	S	S		
				М	S	S		

Table 3-37. External Snoop Responses and L1, L2, and L3 Actions (continued)

Snoop Type	L1 Snoop Type	L1 Resp	Initial L2 State	Initial L3 State	Final L2 State	Final L3 State	Response to Snoop	Comments		
Clean	Read	I/V	I	I/S/E	same	same	None	_		
RWNITC				М	same	E	GBL	Intervene from L3 and clean L1/L3.		
			S/E	I/S/E	same	same	None	Clean L1/L2.		
				М	same	E	GBL	Intervene from L3 and clean L1/L2/L3.		
			М	I/S/E	Е	same	GBL	Intervene from L2 and		
				М	Е	Е		clean L1/L2/L3. Consume intervention data in L3 if valid.		
		М	I	I/S/E	I	same	GBL	Intervene from L1 and		
				М	I	Е		clean L1/L2/L3. Consume intervention		
			S/E	I/S/E	S	same		data in L2/L3 if valid.		
				М	S	Е	-			
				М	I/S/E	S	same			
				М	S	Е				
RWITM RCLAIM	Flush Kill Reservation	I/S/E	I/S/E	I/S/E	I	I	None	Invalidate L1. Kill reservations (if necessary.) after ARTRY window.		
				М	I	I	GBL	Intervene from L3. Invalidate L2/L2/L3. Kill reservation (if necessary.) after ARTRY window.		
			М	I/S/E	I	I	GBL	Intervene from L2.		
						М	I	I	GBL	Invalidate L2/L2/L3. Kill reservation (if necessary.) after ARTRY window.
		М	I/S/E	I/S/E	I	I	GBL	Intervene from L1.		
				М	I	I	GBL	Invalidate L2/L2/L3. Kill reservation (if		
			М	I/S/E	I	I	GBL	necessary.) after ARTRY window.		
				М	I	I	GBL	7. CITCI WIIIGOW.		
TLBIE	tlbie	n/a	n/a	n/a	n/a	n/a	None	Snoop core only, no L2/L3 action.		
ICBI	icbi	n/a	n/a	n/a	n/a	n/a	None	LZ/L3 action.		
SYNC	None	n/a	n/a	n/a	n/a	n/a	None	The sync instruction does not need to query.		

Table 3-37. External Snoop Responses and L1, L2, and L3 Actions (continued)

Snoop Type	L1 Snoop Type	L1 Resp	Initial L2 State	Initial L3 State	Final L2 State	Final L3 State	Response to Snoop	Comments
TLBSYNC	None	n/a	n/a	n/a	n/a	n/a	None	The tlbsync instruction does not need to query. It asserts a retry if and only if there is a pending marked transaction from a previous tlbie.
EIEIO	n/a	n/a	n/a	n/a	n/a	n/a	None	MPC7451 does not snoop eieio .
LWARX RESERVE	n/a	n/a	n/a	n/a	n/a	n/a	None	MPC7451 does not snoop lwarx Reserve.
xferdata	n/a	n/a	n/a	n/a	n/a	n/a	None	MPC7451 does not snoop xferdata in or out.

¹ Snoop W = 1 or I = 1 Write w/Flush need not kill reservations because **Iwarx** is not supported in W = 1 or I = 1 space, and aliasing W = 1 and W = 0 or I = 1 and I = 0 across processors is illegal.

It is possible to get a shared response to a read snoop for a transient condition. For example, if a previous flush found the data modified in the L1 or L2, the intervention that changes the L3 state to invalid may not have been performed in the L3 when the read is snooped. Since the address tenure is complete for the flush, a hit against an intervention operation in the queues is not retried. The memory system ensures ordering of the data.

Chapter 4 Exceptions

The OEA portion of the PowerPC architecture defines the mechanism by which processors implement exceptions. Exception conditions may be defined at other levels of the architecture. For example, the UISA defines conditions that may cause floating-point exceptions; the OEA defines the mechanism by which the exception is taken.

The exception mechanism allows the processor that implements the PowerPC architecture to change to supervisor state as a result of unusual conditions arising in the execution of instructions and from external signals, bus errors, or various internal conditions. When exceptions occur, information about the state of the processor is saved to certain registers and the processor begins execution at an address (exception vector) predetermined for each exception. Processing of exceptions begins in supervisor mode.

Although multiple exception conditions can map to a single exception vector, often a more specific condition may be determined by examining a register associated with the exception—for example, the DSISR and the floating-point status and control register (FPSCR). Also, software can explicitly enable or disable some exception conditions.

The PowerPC architecture requires that exceptions be taken in program order; therefore, although a particular implementation may recognize exception conditions out of order, they are handled strictly in order with respect to the instruction stream. When an instruction-caused exception is recognized, any unexecuted instructions that appear earlier in the instruction stream, including any that have not yet entered the execute state, are required to complete before the exception is taken. In addition, if a single instruction encounters multiple exception conditions, those exceptions are taken and handled sequentially. Likewise, exceptions that are asynchronous and precise are recognized when they occur, but are not handled until all instructions currently in the execute stage successfully complete execution and report their results. To prevent loss of state information, exception handlers must save the information stored in the machine status save/restore registers, SRR0 and SRR1, soon after the exception is taken to prevent this information from being lost due to another exception being taken. Because exceptions can occur while an exception handler routine is executing, multiple exceptions can become nested. It is up to the exception handler to save the necessary state information if control is to return to the excepting program.

In many cases, after the exception handler handles an exception, there is an attempt to execute the instruction that caused the exception. Instruction execution continues until the

next exception condition is encountered. Recognizing and handling exception conditions sequentially guarantees that the machine state is recoverable and processing can resume without losing instruction results.

In this book, the following terms are used to describe the stages of exception processing:

Recognition Exception recognition occurs when the condition that can cause an

exception is identified by the processor.

Taken An exception is said to be taken when control of instruction

execution is passed to the exception handler; that is, the context is saved and the instruction at the appropriate vector offset is fetched and the exception handler routine begins executing in supervisor

mode.

Handling Exception handling is performed by the software at the appropriate

vector offset. Exception handling is begun in supervisor mode.

In this book, the term 'interrupt' is used to describe the external interrupt, the system management interrupt, and sometimes the asynchronous exceptions, in general. Note that the PowerPC architecture uses the word 'exception' to refer to IEEE-defined floating-point exception conditions that may cause a program exception to be taken; see Section 4.6.7, "Program Exception (0x00700)." The occurrence of these IEEE exceptions may or may not cause an exception to be taken. IEEE-defined exceptions are referred to as IEEE floating-point exceptions or floating-point exceptions in this book.

a AltiVec Technology and the Exception Model

Only the four following exceptions may result from execution of an AltiVec instruction:

- An AltiVec unavailable exception occurs with an attempt to execute any non-stream AltiVec instruction with MSR[VEC] = 0. After this exception occurs, execution resumes at offset 0x00F20 from the physical base address indicated by MSR[IP]. This exception does not occur for data streaming instructions (**dst[t]**, **dstst[t]** dss, and dssall). Also note that the VRSAVE register is not protected by this exception; this is consistent with the *AltiVec Programming Environments Manual*.
- A DSI exception occurs for an AltiVec load or store only if the load or store operation encounters a page fault (does not find a valid PTE during a table search operation) or a protection violation. Also a DSI exception occurs if an AltiVec load or store attempts to access a SR[T] = 1 (direct-store) memory location.
- An AltiVec assist exception may occur if an AltiVec floating-point instruction detects denormalized data as an input or output in Java mode. After this exception occurs, execution resumes at offset 0x01600 from the physical base address indicated by MSR[IP].

AltiVec loads and stores

NOTE

The 60x bus protocol does not support a 16-byte bus transaction. Therefore, cache-inhibited AltiVec loads and stores and write-through stores take an alignment exception. This requires a re-write of the alignment exception routines in software that supports AltiVec quad word access in 60x bus mode on the MPC7451.

4.1 MPC7451 Microprocessor Exceptions

As specified by the PowerPC architecture, exceptions can be either precise or imprecise and either synchronous or asynchronous. Asynchronous exceptions are caused by events external to the processor's execution; synchronous exceptions are caused by instructions.

The types of exceptions are shown in Table 4-1. Note that all exceptions except for the performance monitor, AltiVec unavailable, instruction address breakpoint, system management, AltiVec assist, and the 3 software table search exceptions are described in Chapter 6, "Exceptions," in *The Programming Environments Manual*.

Synchronous/Asynchronous	Precise/Imprecise	Exception Types
Asynchronous, nonmaskable	Imprecise	System reset, machine check
Asynchronous, maskable	Precise	External interrupt, system management interrupt, decrementer exception, performance monitor exception
Synchronous	Precise	Instruction-caused exceptions

Table 4-1. MPC7451 Microprocessor Exception Classifications

The exception classifications are discussed in greater detail in Section 4.2, "MPC7451 Exception Recognition and Priorities." For a better understanding of how the MPC7451 implements precise exceptions, see Chapter 6, "Instruction Timing." Exceptions implemented in the MPC7451, and conditions that cause them, are listed in Table 4-2. Table 4-2 notes when an exception is implementation-specific to the MPC7451. The three software table search exceptions are used by the MPC7451 when HID0[STEN] = 1, to support the software page table searching. Refer to Section 4.6.15, "TLB Miss Exceptions," and Chapter 5, "Memory Management" for more information about the software table search operations.

Table 4-2. Exceptions and Conditions

Exception Type	Vector Offset	Causing Conditions
Reserved	0x00000	
System reset	0x00100	Assertion of either HRESET or SRESET or at power-on reset

Table 4-2. Exceptions and Conditions (continued)

Exception Type	Vector Offset	Causing Conditions
Machine check	0x00200	Assertion of TEA during a data bus transaction, assertion of MCP, an address bus parity error on MPX bus, a data bus parity error on MPXbus, an L1 instruction cache error, and L1 data cache error, a memory subsystem detected error including the following: • L2 data parity error • L2 cache tag parity error • L3 SRAM error • L3 tag parity errors. MSR[ME] must be set. Note that the L3 cache is not supported on the MPC7441and MPC7445.
DSI	0x00300	As specified in the PowerPC architecture. Also includes the following: • A hardware table search due to a TLB miss on load, store, or cache operations results in a page fault. • Any load or store to a direct-store segment (SR[T] = 1). • A lwarx or stwcx. instruction to memory with cache-inhibited or write-through memory/cache access attributes.
ISI	0x00400	As specified in the PowerPC architecture
External interrupt	0x00500	MSR[EE] = 1 and INT is asserted
Alignment	0x00600	 A floating-point load/store, stmw, stwcx., Imw, Iwarx, eciwx, or ecowx instruction operand is not word-aligned. A multiple/string load/store operation is attempted in little-endian mode An operand of a dcbz instruction is on a page that is write-through or cache-inhibited for a virtual mode access. An attempt to execute a dcbz instruction occurs when the cache is disabled or locked.
Program	0x00700	As specified in the PowerPC architecture
Floating-point unavailable	0x00800	As specified in the PowerPC architecture
Decrementer	0x00900	As defined by the PowerPC architecture, when the msb of the DEC register changes from 0 to 1 and MSR[EE] = 1.
Reserved	0x00A00-00BFF	_
System call	0x00C00	Execution of the System Call (sc) instruction
Trace	0x00D00	MSR[SE] =1 or a branch instruction is completing and MSR[BE] =1. The MPC7451 operates as specified in the OEA by taking this exception on an isync .
Reserved	0x00E00	The MPC7451 does not generate an exception to this vector. Other processors that implement the PowerPC architecture may use this vector for floating-point assist exceptions.
Reserved	0x00E10-00EFF	_
Performance monitor	0x00F00	The limit specified in PMC <i>n</i> is met and MMCR0[ENINT] = 1 (MPC7451-specific).
AltiVec unavailable	0x00F20	Occurs due to an attempt to execute any non-streaming AltiVec instruction when MSR[VEC] = 0. This exception is not taken for data streaming instructions (dstx, dss, or dssall) (MPC7451-specific).



Exception Type Vector Offset Causing Conditions ITLB miss 0x01000 An instruction translation miss exception is caused when HID0[STEN] = 1 and the effective address for an instruction fetch cannot be translated by the ITLB (MPC7451-specific). 0x01100 A data load translation miss exception is caused when HID0[STEN] = 1 and the DTLB miss-on-load effective address for a data load operation cannot be translated by the DTLB (MPC7451-specific). **DTLB** 0x01200 A data store translation miss exception is caused when HID0[STEN] = 1 and the effective address for a data store operation cannot be translated by the miss-on-store DTLB, or when a DTLB hit occurs, and the changed bit in the PTE must be set

IABR[BE] = 1 (MPC7451-specific).

due to a data store operation (MPC7451-specific).

MSR[EE] = 1 and \overline{SMI} is asserted (MPC7451-specific).

IABR[0-29] matches EA[0-29] of the next instruction to complete and

This MPC7451-specific exception supports denormalization detection in Java

mode as specified in the AltiVec Technology Programming Environments

Table 4-2. Exceptions and Conditions (continued)



4.2 MPC7451 Exception Recognition and Priorities

Exceptions are roughly prioritized by exception class, as follows:

Manual.

0x01300

0x01400

0x01500-015FF

0x01600

0x01700-02FFF

Instruction

address breakpoint

System management interrupt Reserved

AltiVec assist

Reserved

- 1. Nonmaskable, asynchronous exceptions such as system reset and machine check exceptions, have priority over all other exceptions although the machine check exception condition can be disabled so the condition causes the processor to go directly into the checkstop state. These exceptions cannot be delayed and do not wait for completion of any precise exception handling.
- 2. Synchronous, precise exceptions are caused by instructions and are taken in strict program order.
- 3. Imprecise exceptions (imprecise mode floating-point enabled exceptions) are caused by instructions and they are delayed until higher priority exceptions are taken. Note that the MPC7451 does not implement an exception of this type.
- 4. Maskable asynchronous exceptions (external interrupt, decrementer, system management interrupt, and performance monitor exceptions) are delayed until higher priority exceptions are taken.

The following list of categories describes how the MPC7451 handles exception conditions up to the point that the exception is taken. Note that a recoverable state is reached if the completed store queue is empty and any instruction that is next in program order, and has

MPC7451 Exception Recognition and Priorities

been signaled to complete, has completed. If MSR[RI] = 0, the MPC7451 is in a nonrecoverable state. Also, instruction completion is defined as updating all architectural registers associated with that instruction, and then removing that instruction from the completion buffer. When all the pending store instructions have been committed to memory, the completed store queue is empty.

- Exceptions caused by asynchronous events (interrupts). These exceptions are further distinguished by whether they are maskable and recoverable.
 - Asynchronous, nonmaskable, nonrecoverable
 System reset for assertion of HRESET—Has highest priority and is taken immediately regardless of other pending exceptions or recoverability (includes power-on reset).
 - Asynchronous, maskable, nonrecoverable
 Machine check exception—Has priority over any other pending exception except system reset for assertion of HRESET (or power-on reset). Taken immediately regardless of recoverability.
 - Asynchronous, nonmaskable, recoverable

 System reset for SRESET—Has priority over any other pending exception except system reset for HRESET (or power-on reset), or machine check. Taken immediately when a recoverable state is reached.
 - Asynchronous, maskable, recoverable
 System management interrupt, performance monitor, external interrupt, and decrementer exceptions—Before handling this type of exception, the next instruction in program order must complete. If that instruction causes another type of exception, that exception is taken and the asynchronous, maskable recoverable exception remains pending until the instruction completes. Further instruction completion is halted. The asynchronous, maskable recoverable exception is taken when a recoverable state is reached.
- Instruction-related exceptions. These exceptions are further organized into the point in instruction processing at which they generate an exception.
 - Instruction fetch and ITLB miss
 - ISI exceptions—Once this type of exception is detected, fetching stops and the current instruction stream is allowed to drain out of the machine. If completing any of the instructions in this stream causes an exception, that exception is taken and the instruction fetch exception is discarded, but may be encountered again when instruction processing resumes. Otherwise, once all pending instructions have executed and a recoverable state is reached, the ISI or ITLB miss exception is taken.
 - Instruction dispatch/execution
 - Program, DSI, alignment, floating-point unavailable, AltiVec unavailable,
 AltiVec assist, system call, instruction address breakpoint, data address

breakpoint, and DTLB miss (if HID0[STEN] = 1)—This type of exception is determined during dispatch or execution of an instruction. The exception remains pending until all instructions before the exception-causing instruction in program order complete. The exception is then taken without completing the exception-causing instruction. If completing these previous instructions causes an exception, that exception takes priority over the pending instruction dispatch/execution exception, which is discarded, but may be encountered again when instruction processing resumes.

— Post-instruction execution

Trace—Trace exceptions are generated following execution and completion
of an instruction while trace mode is enabled. If executing the instruction
produces conditions for another type of exception, that exception is taken and
the post-instruction exception is ignored for that instruction.

Note that these exception classifications correspond to how exceptions are prioritized, as described in Table 4-3.

Table 4-3. MPC7451 Exception Priorities

Priority	Exception	Cause						
	Asynchronous Exceptions (Interrupts)							
0	System reset	Power-on reset, assertion of HRESET and TRST (hard reset)						
1	Machine check	Any enabled machine check condition (assertion of TEA or MCP, or memory subsystem error as defined in MSSSR0 (see Section 2.1.5.4, "Memory Subsystem Status Register (MSSSR0) for further details), address or data parity error, L1 address or data parity error, data cache error, instruction cache error, L2 data parity error, L2 tag error)						
2	System reset	Assertion of SRESET (soft reset)						
3	System management interrupt	Assertion of SMI						
4	External interrupt	Assertion of INT						
5	Performance monitor	Any programmer-specified performance monitor condition						
6	Decrementer	Decrementer passes through zero.						
		Instruction Fetch Exceptions						
0	ISI	ISI exception conditions due to: 1. No-execute segment 2. Direct-store (T=1) segment						
1	ITLB Miss	Instruction table miss exception due to miss in ITLB with HID0[STEN] = 1						
2	ISI	ISI exception conditions due to: 1. Effective address can not be translated (page fault) 2. Instruction fetch from guarded memory 3. Protection violation						

Table 4-3. MPC7451 Exception Priorities (continued)

Priority	Exception	Cause				
		Instruction Dispatch/Execution Exceptions				
0	Instruction address breakpoint	Any instruction address breakpoint exception condition				
1	Program	Illegal instruction, privileged instruction, or trap exception condition. Note that floating-point enabled program exceptions have lower priority.				
2	System call	System call (sc) instruction				
3	Floating-point unavailable	Any floating-point unavailable exception condition				
4	AltiVec unavailable	Any unavailable AltiVec exception condition				
5	Program	A floating-point enabled exception condition (lowest-priority program exception)				
6	Alignment	Any alignment exception condition, prioritized as follows: 1. Floating-point access not word-aligned 2. Imw, stmw, Iwarx, or stwcx. not word-aligned 3. eciwx or ecowx not word-aligned 4. Multiple or string access with MSR[LE] set 5. dcbz to a locked or disabled L1 data cache, WT, or CI page 6. stvx, stvxI, Ivx, or IvxI to a disabled L1 cache, or all ways locked when in 60x bus mode				
7	DSI	DSI exception due to execution of stvx, stvxl, lvx, or lvxl with all of the following conditions: • SR[T] =0 (with BAT miss) • cache-inhibited or write-through space • 60x bus mode.				
8	Alignment	Alignment exception due to execution of stvx, stvxl, lvx, or lvxl with all of the following conditions: • SR[T]=1(with BAT miss) • cache-inhibited or write-through space • 60x bus mode. exception due to stvx, stvxl, lvx, or lvxl to cache-inhibited or write-through page when in 60x bus mode on a BAT hit or to SR[T] = 0 space.				
9	DSI	DSI exception due to eciwx or ecowx with EAR[E] = 0 (DSISR[11]).				
10	DSI	DSI exception due to Iwarx/stwcx. with caching disabled or if all ways are locked.				
11	DSI	DSI exception due to the following: BAT/page protection violation (DSISR[4]), or Iwarx/stwcx. to BAT entry with write-through attributes (W = 1), or to a page table entry (or BAT entry) with caching disallowed attributes (I = 1), or to a page table entry (or BAT entry) with caching-allowed attributes (I = 0), but with a locked L1 data cache (DSISR[5]) Note that if both occur simultaneously, both bits 4 and 5 of the DSISR are set.				
12	DSI	DSI exception due to any access except cache operations to a segment where SR[T] = 1 (DSISR[5]) or an access crosses from a T = 0 segment to one where T = 1 (DSISR[5])				
13	DTLB miss on store	Data table miss on store exception due to store miss in DTLB with HID0[STEN] = 1				
14	DTLB miss-on-load	Data table miss-on-load exception due to load miss in DTLB with HID0[STEN] = 1				



 Table 4-3. MPC7451 Exception Priorities (continued)

Priority	Exception	Cause				
15	DSI	 DSI exception due to: TLB translation detects page protection violation (DSISR[4]) TLB translation detects lwarx/stwcx. to a page table entry with write-through attributes (W = 1), or to a page table entry (or BAT entry) with caching disallowed attributes (I = 1), or to a page table entry (or BAT entry) with caching-allowed attributes (I = 0), but with a locked L1 data cache (DSISR[5]). Hardware table search page fault (DSISR[1]) Note that if both 1 and 2 occur simultaneously, both bits 4 and 5 of the DSISR are set. 				
16	DTLB miss on store (data store access and C bit = 0)	Data TLB miss on store exception when $HID0[STEN] = 1$ and the PTE changed bit is not set $(C = 0)$ for a store operation.				
17	DSI	DSI exception due to DABR address match (DSISR[9]). Note that even though DSISR[5] and DSISR[9] are set by exceptions with different priorities, they can be set simultaneously.				
18	AltiVec assist	Denormalized data detected as input or output in the AltiVec vector floating-point unit (VFPU) while in Java mode (VSCR[NJ] = 0)				
	Post-Instruction Execution Exceptions					
19	Trace	MSR[SE] = 1 (or MSR[BE] = 1 for branches)				



System reset and machine check exceptions may occur at any time and are not delayed even if an exception is being handled. As a result, state information for an interrupted exception may be lost; therefore, these exceptions are typically nonrecoverable. An exception may or may not be taken immediately when it is recognized.

4.3 Exception Processing

When an exception is taken, the processor uses SRR0 and SRR1 to save the contents of the MSR for the current context and to identify where instruction execution should resume after the exception is handled.

When an exception occurs, the address saved in SRR0 helps determine where instruction processing should resume when the exception handler returns control to the interrupted process. Depending on the exception, this may be the address in SRR0 or at the next address in the program flow. All instructions in the program flow preceding this one will have completed execution and no subsequent instruction will have begun execution. This may be the address of the instruction that caused the exception or the next one (as in the case of a system call or trace exception). The SRR0 register is shown in Figure 4-1.




Figure 4-1. Machine Status Save/Restore Register 0 (SRR0)

Exception Processing

SRR1 is used to save machine status (selected MSR bits and possibly other status bits) on exceptions and to restore those values when an **rfi** instruction is executed. SRR1 is shown in Figure 4-2.




Figure 4-2. Machine Status Save/Restore Register 1 (SRR1)

Typically, when an exception occurs, SRR1[0–15] are loaded with exception-specific information and MSR[16–31] are placed into the corresponding bit positions of SRR1. For most exceptions, SRR1[0–5] and SRR1[7–15] are cleared, and MSR[6, 16–31] are placed into the corresponding bit positions of SRR1. Table 4-4 provides a summary of the SRR1 bit settings when a machine check exception occurs. For a specific exception's SRR1 bit settings, see Section 4.6, "Exception Definitions."

The MPC7451's MSR is shown in Figure 4-3.




Figure 4-3. Machine State Register (MSR)

The MSR bits are defined in Table 4-4.

Table 4-4. MSR Bit Settings

Bit(s)	Name	Description
0–5	_	Reserved
6	VEC ^{1, 2}	AltiVec vector unit available 0 The processor prevents dispatch of AltiVec instructions (excluding the data streaming instructions—dst, dstt, dstst, dstst, dss, and dssall). The processor also prevents access to the vector register file (VRF) and the vector status and control register (VSCR). Any attempt to execute an AltiVec instruction that accesses the VRF or VSCR, excluding the data streaming instructions generates the AltiVec unavailable exception. The data streaming instructions are not affected by this bit; the VRF and VSCR registers are available to the data streaming instructions even when the MSR[VEC] is cleared. 1 The processor can execute AltiVec instructions and the VRF and VSCR registers are accessible to all AltiVec instructions. Note that the VRSAVE register is not protected by MSR[VEC].
7–12	_	Reserved
13	POW ^{1, 3}	Power management enable 0 Power management disabled (normal operation mode). 1 Power management enabled (reduced power mode). Power management functions are implementation-dependent. See Chapter 10, "Power and Thermal Management."



Table 4-4. MSR Bit Settings (continued)

14	Bit(s)	Name	Description							
the endian mode for the context established by the exception. EE External interrupt enable 0 The processor delays recognition of external interrupts and decrementer exception conditions. 1 The processor is enabled to take an external interrupt or the decrementer exception. PR 4 Privilege level 0 The processor can execute both user- and supervisor-level instructions. 1 The processor can only execute user-level instructions. 1 FP 2 Floating-point available 0 The processor prevents dispatch of floating-point instructions, including floating-point loads, stores, and moves. 1 The processor can execute floating-point instructions and can take floating-point enabled program exceptions. Machine check exceptions are disabled. 1 Machine check exceptions are disabled. 20 FF0 2 IEEE floating-point exception mode 0 (see Table 4-5) SE Single-step trace enable 0 The processor executes instructions normally. 1 The processor executes instructions normally. 1 The processor executes instructions normally. 1 The processor executes branch instructions means that the instruction caused no other exception. PR 4 IEEE floating-point exception mode 1 (see Table 4-5) BE Branch trace enable 0 The processor executes branch instructions normally. 1 The processor generates a branch type trace exception when a branch instruction executes successfully. 23 FE1 2 IEEE floating-point exception mode 1 (see Table 4-5) PR 5 Reserved. This bit corresponds to the AL bit of the POWER architecture. 25 IP Exception prefix. The setting of this bit specifies whether an exception vector offset is prepended with Fs or 0s. In the following description, nnnn is the offset of the exception. 0 Exceptions are vectored to the physical address 0x000n_nnn. 1 Exceptions are vectored to the physical address 0x000n_nnn. 1 Exceptions are vectored to the physical address 0x000n_nnn. 1 Exceptions are vectored to the physical address 0x000n_nnn. 1 Exceptions are vectored to the physical address 0x000n_nnn. 1 Exceptions are vectored to the physical address 0x000n_	14	_	Reserved. Implementation-specific							
0 The processor delays recognition of external interrupts and decrementer exception conditions. 1 The processor is enabled to take an external interrupt or the decrementer exception. 17 PR 4 Privilege level 0 The processor can execute both user- and supervisor-level instructions. 1 The processor can only execute user-level instructions. 1 The processor prevents dispatch of floating-point instructions, including floating-point loads, stores, and moves. 1 The processor prevents dispatch of floating-point instructions, including floating-point loads, stores, and moves. 1 The processor execute floating-point instructions and can take floating-point enabled program exceptions. 19 ME Machine check exceptions are disabled. 20 Machine check exceptions are enabled. 21 SE Single-step trace enable 22 The processor executes instructions normally. 1 The processor executes instructions normally. 1 The processor executes instructions normally. 1 The processor executes instruction means that the instruction caused no other exception. 22 BE Branch trace enable 0 The processor executes branch instructions normally. 1 The processor executes branch instruction exception when a branch instruction executes successfully. 23 FE1 2 IEEE floating-point exception mode 1 (see Table 4-5) 24 — Reserved. This bit corresponds to the AL bit of the POWER architecture. 25 IP Exception are vectored to the physical address 0xFFFn_nnn. 26 IR 5 Instruction address translation is disabled. 1 Instruction address translation is enabled. For more information see Chapter 5, "Memory Management."	15	ILE								
0 The processor can execute both user- and supervisor-level instructions. 1 The processor can only execute user-level instructions. 2 Floating-point available 0 The processor prevents dispatch of floating-point instructions, including floating-point loads, stores, and moves. 3 The processor can execute floating-point instructions and can take floating-point enabled program exceptions. 3 ME	16	EE	0 The processor delays recognition of external interrupts and decrementer exception conditions.							
0 The processor prevents dispatch of floating-point instructions, including floating-point loads, stores, and moves. 1 The processor can execute floating-point instructions and can take floating-point enabled program exceptions. ME Machine check enable 0 Machine check exceptions are disabled. 1 Machine check exceptions are enabled. 20 FE0 2 IEEE floating-point exception mode 0 (see Table 4-5) SE Single-step trace enable 0 The processor executes instructions normally. 1 The processor generates a single-step trace exception upon the successful execution of every instruction except rfi and sc. Successful execution means that the instruction caused no other exception. 22 BE Branch trace enable 0 The processor executes branch instructions normally. 1 The processor generates a branch type trace exception when a branch instruction executes successfully. 23 FE1 2 IEEE floating-point exception mode 1 (see Table 4-5) 24 — Reserved. This bit corresponds to the AL bit of the POWER architecture. 25 IP Exception prefix. The setting of this bit specifies whether an exception vector offset is prepended with Fs or 0s. In the following description, nnnnn is the offset of the exception. 0 Exceptions are vectored to the physical address 0x000n_nnnn. 1 Exceptions are vectored to the physical address 0x000n_nnnn. 1 Exception address translation 0 Instruction address translation is disabled. 1 Instruction address translation is disabled. For more information see Chapter 5, "Memory Management."	17	PR ⁴	0 The processor can execute both user- and supervisor-level instructions.							
0 Machine check exceptions are disabled. 1 Machine check exceptions are enabled. 20 FE0 2 IEEE floating-point exception mode 0 (see Table 4-5) 21 SE Single-step trace enable 0 The processor executes instructions normally. 1 The processor generates a single-step trace exception upon the successful execution of every instruction except rfi and sc. Successful execution means that the instruction caused no other exception. 22 BE Branch trace enable 0 The processor executes branch instructions normally. 1 The processor generates a branch type trace exception when a branch instruction executes successfully. 23 FE1 2 IEEE floating-point exception mode 1 (see Table 4-5) 24 — Reserved. This bit corresponds to the AL bit of the POWER architecture. 25 IP Exception prefix. The setting of this bit specifies whether an exception vector offset is prepended with Fs or 0s. In the following description, nnnnn is the offset of the exception. 0 Exceptions are vectored to the physical address 0x000n_nnnn. 1 Exceptions are vectored to the physical address 0x000n_nnnn. 26 IR 5 Instruction address translation 0 Instruction address translation is disabled. 1 Instruction address translation is enabled. For more information see Chapter 5, "Memory Management."	18	FP ²	 The processor prevents dispatch of floating-point instructions, including floating-point load stores, and moves. The processor can execute floating-point instructions and can take floating-point enabled 							
SE Single-step trace enable 0 The processor executes instructions normally. 1 The processor generates a single-step trace exception upon the successful execution of every instruction except rfi and sc. Successful execution means that the instruction caused no other exception. BE Branch trace enable 0 The processor executes branch instructions normally. 1 The processor generates a branch type trace exception when a branch instruction executes successfully. IEEE floating-point exception mode 1 (see Table 4-5) Reserved. This bit corresponds to the AL bit of the POWER architecture. IP Exception prefix. The setting of this bit specifies whether an exception vector offset is prepended with Fs or 0s. In the following description, nnnnn is the offset of the exception. 0 Exceptions are vectored to the physical address 0x000n_nnnn. 1 Exceptions are vectored to the physical address 0xFFFn_nnnn. Instruction address translation 0 Instruction address translation is disabled. 1 Instruction address translation is enabled. For more information see Chapter 5, "Memory Management."	19	ME	0 Machine check exceptions are disabled.							
0 The processor executes instructions normally. 1 The processor generates a single-step trace exception upon the successful execution of every instruction except rfi and sc. Successful execution means that the instruction caused no other exception. BE Branch trace enable 0 The processor executes branch instructions normally. 1 The processor generates a branch type trace exception when a branch instruction executes successfully. IEEE floating-point exception mode 1 (see Table 4-5) Reserved. This bit corresponds to the AL bit of the POWER architecture. IP Exception prefix. The setting of this bit specifies whether an exception vector offset is prepended with Fs or 0s. In the following description, nnnnn is the offset of the exception. 0 Exceptions are vectored to the physical address 0x000n_nnnn. 1 Exceptions are vectored to the physical address 0x000n_nnnn. 0 Instruction address translation 0 Instruction address translation is disabled. 1 Instruction address translation is enabled. For more information see Chapter 5, "Memory Management."	20	FE0 ²	IEEE floating-point exception mode 0 (see Table 4-5)							
0 The processor executes branch instructions normally. 1 The processor generates a branch type trace exception when a branch instruction executes successfully. 23 FE1 2 IEEE floating-point exception mode 1 (see Table 4-5) 24 — Reserved. This bit corresponds to the AL bit of the POWER architecture. 25 IP Exception prefix. The setting of this bit specifies whether an exception vector offset is prepended with Fs or 0s. In the following description, nnnnn is the offset of the exception. 0 Exceptions are vectored to the physical address 0x000n_nnnn. 1 Exceptions are vectored to the physical address 0xFFFn_nnnn. 26 IR 5 Instruction address translation 0 Instruction address translation is disabled. 1 Instruction address translation is enabled. For more information see Chapter 5, "Memory Management." 27 DR 4 Data address translation is disabled. 1 Data address translation is enabled. For more information see Chapter 5, "Memory Management."	21	SE	 The processor executes instructions normally. The processor generates a single-step trace exception upon the successful execution of every instruction except rfi and sc. Successful execution means that the instruction caused no other 							
24 — Reserved. This bit corresponds to the AL bit of the POWER architecture. 25 IP Exception prefix. The setting of this bit specifies whether an exception vector offset is prepended with Fs or 0s. In the following description, nnnnn is the offset of the exception. 26 0 Exceptions are vectored to the physical address 0x000n_nnnn. 27 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	22	BE	 The processor executes branch instructions normally. The processor generates a branch type trace exception when a branch instruction executes 							
25 IP Exception prefix. The setting of this bit specifies whether an exception vector offset is prepended with Fs or 0s. In the following description, nnnnn is the offset of the exception. 0 Exceptions are vectored to the physical address 0x000n_nnnn. 1 Exceptions are vectored to the physical address 0xFFFn_nnnn. 26 IR ⁵ Instruction address translation 0 Instruction address translation is disabled. 1 Instruction address translation is enabled. For more information see Chapter 5, "Memory Management." 27 DR ⁴ Data address translation 0 Data address translation is disabled. 1 Data address translation is enabled. For more information see Chapter 5, "Memory Management."	23	FE1 ²	IEEE floating-point exception mode 1 (see Table 4-5)							
with Fs or 0s. In the following description, nnnnn is the offset of the exception. 0 Exceptions are vectored to the physical address 0x000n_nnnn. 1 Exceptions are vectored to the physical address 0xFFFn_nnnn. 26 IR ⁵ Instruction address translation 0 Instruction address translation is disabled. 1 Instruction address translation is enabled. For more information see Chapter 5, "Memory Management." 27 DR ⁴ Data address translation 0 Data address translation is disabled. 1 Data address translation is enabled. For more information see Chapter 5, "Memory Management."	24	_	Reserved. This bit corresponds to the AL bit of the POWER architecture.							
0 Instruction address translation is disabled. 1 Instruction address translation is enabled. For more information see Chapter 5, "Memory Management." 27 DR ⁴ Data address translation 0 Data address translation is disabled. 1 Data address translation is enabled. For more information see Chapter 5, "Memory Management."	25	IP	with Fs or 0s. In the following description, <i>nnnnn</i> is the offset of the exception. 0 Exceptions are vectored to the physical address 0x000 <i>n_nnnn</i> .							
Data address translation is disabled. Data address translation is enabled. For more information see Chapter 5, "Memory Management."	26	IR ⁵	0 Instruction address translation is disabled.1 Instruction address translation is enabled.							
28 — Reserved	27	DR ⁴	0 Data address translation is disabled.1 Data address translation is enabled.							
	28	_	Reserved							

Table 4-4. MSR Bit Settings (continued)

Bit(s)	Name	Description
29	PMM ¹	Performance monitor marked mode 0 Process is not a marked process. 1 Process is a marked process. This bit can be set when statistics need to be gathered on a specific (marked) process. The statistics will only be gathered when the marked process is executing. MPC7451—specific; defined as optional by the PowerPC architecture. For more information about the performance monitor marked mode bit, see Section 11.4, "Event Counting."
30	RI	Indicates whether system reset or machine check exception is recoverable. 0 Exception is not recoverable. 1 Exception is recoverable. The RI bit indicates whether from the perspective of the processor, it is safe to continue (that is, processor state data such as that saved to SRR0 is valid), but it does not guarantee that the interrupted process is recoverable.
31	LE ⁶	Little-endian mode enable 0 The processor runs in big-endian mode. 1 The processor runs in little-endian mode.

¹ Optional to the PowerPC architecture

Note that setting MSR[EE] masks not only the architecture-defined external interrupt and decrementer exceptions but also the MPC7451-specific system management, and performance monitor exceptions.

The IEEE floating-point exception mode bits (FE0 and FE1) together define whether floating-point exceptions are handled precisely, imprecisely, or whether they are taken at all. As shown in Table 4-5, if either FE0 or FE1 are set, the MPC7451 treats exceptions as precise. MSR bits are guaranteed to be written to SRR1 when the first instruction of the exception handler is encountered. For further details, see Chapter 2, "PowerPC Register Set" and Chapter 6, "Exceptions," of *The Programming Environments Manual*.

Table 4-5. IEEE Floating-Point Exception Mode Bits

FE0	FE1	Mode
0	0	Floating-point exceptions disabled
0	1	Imprecise nonrecoverable. For this setting, the MPC7451 operates in floating-point precise mode.
1	0	Imprecise recoverable. For this setting, the MPC7451 operates in floating-point precise mode.
1	1	Floating-point precise mode

² A context synchronizing instruction must follow a mtmsr instruction.

³ A dssall and sync must precede a mtmsr instruction and then a context synchronizing instruction must follow.

A dssall and sync must precede a mtmsr and then a sync and context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the MSR[DR] or MSR[PR] bit.

⁵ A context synchronizing instruction must follow a mtmsr. When changing the MSR[IR] bit the context synchronizing instruction must reside at both the untranslated and the translated address following the mtmsr.

⁶ A dssall and sync must precede an rfi to guarantee a solid context boundary. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the MSR[LE] bit.

4.3.1 Enabling and Disabling Exceptions

When a condition exists that may cause an exception to be generated, it must be determined whether the exception is enabled for that condition as follows:

- System reset exceptions cannot be masked.
- A machine check exception can occur only if the machine check enable bit, MSR[ME], is set. If MSR[ME] is cleared, the processor goes directly into checkstop state when a machine check exception condition occurs. Individual machine check exceptions can be enabled and disabled through the following bits: HID1[EMCP], HID1[EBA], HID1[EBD], ICTRL[EIEC], ICTRL[EDCE], L2CR[L2PE], L3CR[L3PE] and L3CR[L3APE], which are described in Table 4-8. Note that the the L3 cache is not supported on the MPC7441and MPC7445.
- Asynchronous, maskable exceptions (such as the external interrupt and decrementer) are enabled by setting MSR[EE]. When MSR[EE] = 0, recognition of these exception conditions is delayed. MSR[EE] is cleared automatically when an exception is taken to delay recognition of conditions causing those exceptions.
- The performance monitor exception is enabled for a specific process by setting MSR[PMM].
- The floating-point unavailable exception can be masked by setting MSR[FP].
- The AltiVec unavailable exception can be masked by setting MSR[VEC].
- IEEE floating-point enabled exceptions (a type of program exception) are ignored when both MSR[FE0] and MSR[FE1] are cleared. If either bit is set, all IEEE enabled floating-point exceptions are taken and cause a program exception.
- The trace exception is enabled by setting either MSR[SE] or MSR[BE].
- The software tablewalk exceptions can be prevented by clearing HID0[STEN]. Note that this forces hardware tablewalks to be performed. See Section 4.6.15, "TLB Miss Exceptions," for more information.

4.3.2 Steps for Exception Processing

After it is determined that the exception can be taken (all instruction-caused exceptions occurring earlier in the instruction stream have been handled, the instruction that caused the exception is next to be retired, and by confirming that the exception is enabled for the exception condition), the processor does the following:

- 1. SRR0 is loaded with an instruction address that depends on the type of exception. See the individual exception description for details about how this register is used for specific exceptions.
- 2. SRR1[0, 7–9] are cleared; SRR1[1–5, 10–15] are loaded with information specific to the exception type; and SRR1[6, 16–31] are loaded with a copy of the corresponding MSR bits.



Exception Processing

- 3. The MSR is set as described in Table 4-6. The new values take effect as the first instruction of the exception-handler routine is fetched.
 - Note that MSR[IR] and MSR[DR] are cleared for all exception types; therefore, address translation is disabled for both instruction fetches and data accesses beginning with the first instruction of the exception-handler routine.
- 4. Instruction fetch and execution resumes, using the new MSR value, at a location specific to the exception type. The location is determined by adding the exception's vector (see Table 4-2) to the base address determined by MSR[IP]. If IP is cleared, exceptions are vectored to the physical address 0x000*n_nnnn*. If IP is set, exceptions are vectored to the physical address 0xFFF*n_nnnn*. For a machine check exception that occurs when MSR[ME] = 0 (machine check exceptions are disabled), the checkstop state is entered (the machine stops executing instructions). See Section 4.6.2, "Machine Check Exception (0x00200)."

4.3.3 Setting MSR[RI]

An operating system may handle MSR[RI] as follows:

- In the machine check and system reset exceptions—If MSR[RI] is cleared, the exception is not recoverable. If it is set, the exception is recoverable with respect to the processor.
- In each exception handler—When enough state information has been saved that a machine check or system reset exception can reconstruct the previous state, set MSR[RI].
- In each exception handler—Clear MSR[RI], set SRR0 and SRR1 appropriately, and then execute **rfi**.
- Note that the RI bit being set indicates that, with respect to the processor, enough processor state data remains valid for the processor to continue, but it does not guarantee that the interrupted process can resume.

4.3.4 Returning from an Exception Handler

The Return from Interrupt (**rfi**) instruction performs context synchronization by allowing previously issued instructions to complete before returning to the interrupted process. In general, execution of the **rfi** instruction ensures the following:

- All previous instructions have completed to a point where they can no longer cause an exception.
- Previous instructions complete execution in the context (privilege, protection, and address translation) under which they were issued.
- The **rfi** instruction copies SRR1 bits back into the MSR.
- Instructions fetched after this instruction execute in the context established by this instruction.
- Program execution resumes at the instruction indicated by SRR0.

For a complete description of context synchronization, refer to Chapter 6, "Exceptions," of *The Programming Environments Manual*.

4.4 Process Switching

The following instructions are useful for restoring proper context during process switching:

- The **sync** instruction orders the effects of instruction execution. All instructions previously initiated appear to have completed before the **sync** instruction completes, and no subsequent instructions appear to be initiated until the **sync** instruction completes. For an example showing use of **sync**, see Chapter 2, "PowerPC Register Set," of *The Programming Environments Manual*.
- The **isync** instruction waits for all previous instructions to complete and then discards any fetched instructions, causing subsequent instructions to be fetched (or refetched) from memory and to execute in the context (privilege, translation, and protection) established by the previous instructions.
- The **stwcx.** instruction clears any outstanding reservations, ensuring that an **lwarx** instruction in an old process is not paired with an **stwcx.** instruction in a new one.

The operating system should set MSR[RI] as described in Section 4.3.3, "Setting MSR[RI]."

4.5 Data Stream Prefetching and Exceptions

a

As described in Chapter 5, "Cache, Exceptions, and Memory Management," of the *AltiVec Technology Programming Environments Manual*, exceptions do not automatically cancel data stream prefetching. The operating system must stop streams explicitly when warranted—for example, when switching processes or changing virtual memory context. Care must be taken if data stream prefetching is used while in supervisor mode (MSR[PR] = 0).

4.6 Exception Definitions

Table 4-6 shows all the types of exceptions that can occur with the MPC7451 and the MSR settings when the processor goes into supervisor mode due to an exception. Depending on the exception, certain of these bits are stored in SRR1 when an exception is taken.

Table 4-6. MSR Setting Due to Exception

	MSR Bit Name MSR Bit Number																
Exception Type	VEC 6	POW 13	ILE 15	EE 16	PR 17	FP 18	ME 19	FE0 20	SE 21	BE 22	FE1 23	IP 25	IR 26	DR 27	PM 29	RI 30	LE 31
System reset	0	0	_	0	0	0	_	0	0	0	0	_	0	0	0	0	ILE
Machine check	0	0	_	0	0	0	0	0	0	0	0	_	0	0	0	0	ILE
DSI	0	0	_	0	0	0	_	0	0	0	0	_	0	0	0	0	ILE
ISI	0	0	_	0	0	0	_	0	0	0	0	_	0	0	0	0	ILE
External interrupt	0	0	_	0	0	0	_	0	0	0	0	_	0	0	0	0	ILE
Alignment	0	0	_	0	0	0	_	0	0	0	0	_	0	0	0	0	ILE
Program	0	0	_	0	0	0	_	0	0	0	0	_	0	0	0	0	ILE
Floating-point unavailable	0	0	_	0	0	0	_	0	0	0	0		0	0	0	0	ILE
Decrementer	0	0	_	0	0	0	_	0	0	0	0	_	0	0	0	0	ILE
System call	0	0	_	0	0	0	_	0	0	0	0	_	0	0	0	0	ILE
Trace exception	0	0	_	0	0	0	_	0	0	0	0	_	0	0	0	0	ILE
Performance monitor	0	0	_	0	0	0	_	0	0	0	0		0	0	0	0	ILE
AltiVec unavailable	0	0	_	0	0	0	_	0	0	0	0	—	0	0	0	0	ILE
ITLB miss	0	0	_	0	0	0	_	0	0	0	0	_	0	0	0	0	ILE
DTLB miss on load	0	0	-	0	0	0	_	0	0	0	0	_	0	0	0	0	ILE
DTLB miss on store	0	0	_	0	0	0	_	0	0	0	0		0	0	0	0	ILE
Instruction Address Breakpoint	0	0	_	0	0	0	_	0	0	0	0	_	0	0	0	0	ILE
System management	0	0	_	0	0	0	_	0	0	0	0	_	0	0	0	0	ILE

MSR Bit Name MSR Bit Number Exception Type VEC POW IR **ILE** EE PR FP ME FE₀ SE BE FE₁ IΡ DR PM RI LE 25 13 15 16 17 18 19 20 21 22 23 26 27 29 30 31 0 0 0 0 0 0 0 0 ILE 0 0 0 0 0 AltiVec assist

Table 4-6. MSR Setting Due to Exception (continued)



Key: 0 Bit is cleared

ILE Bit is copied from the MSR[ILE]

Bit is not altered

Reserved bits are read as if written as 0

The setting of the exception prefix bit (IP) determines how exceptions are vectored. If the bit is cleared, exceptions are vectored to the physical address $0x000n_nnnn$ (where n_nnnn is the vector offset); if IP is set, exceptions are vectored to physical address $0xFFFn_nnnn$. Table 4-2 shows the exception vector offset of the first instruction of the exception handler routine for each exception type.

4.6.1 System Reset Exception (0x00100)

The MPC7451 implements the system reset exception as defined in the PowerPC architecture (OEA). The system reset exception is a nonmaskable, asynchronous exception signaled to the processor through the assertion of system-defined signals. In the MPC7451, the exception is signaled by the assertion of either the HRESET or SRESET input signals, described more fully in Chapter 8, "Signal Descriptions."

A hard reset is initiated by asserting HRESET. A hard reset is used primarily for power-on reset (POR) (in which case TRST must also be asserted), but can also be used to restart a running processor. The HRESET signal must be asserted during power up and must remain asserted for a period that allows the PLL to achieve lock and the internal logic to be reset. This period is specified in the *MPC7451 Hardware Specifications*. If HRESET is asserted for less than the required interval, the results are not predictable.

If a hard reset request occurs (HRESET asserted), the processor immediately branches to the system reset exception vector (0xFFF0_0100) without attempting to reach a recoverable state. If HRESET is asserted during normal operation, all operations cease and the machine state is lost. The MPC7451 internal state after a hard reset is defined in Table 2-28.

A soft reset is initiated by asserting \overline{SRESET} . If \overline{SRESET} is asserted, the processor is first put in a recoverable state. To do this, the MPC7451 allows any instruction at the point of completion to either complete or take an exception (note that load/store string or multiple accesses are not split), blocks completion of any following instructions and allows the completion queue to empty. If the soft reset request is made while the MPC7451 is in trace mode (MSR[SE] = 1 or MSR[BE] = 1), the exception is set as nonrecoverable and SRR1[30] is cleared (SRR1[30] = 0). The state before the exception occurred is then saved as specified in the PowerPC architecture and instruction fetching begins at the system reset

Exception Definitions

exception vector offset, 0x00100. The vector base address for a soft reset depends on the setting of MSR[IP] (either 0x0000_0100 or 0xFFF0_0100). Soft resets are third in priority, after hard reset and machine check. Except for the trace mode condition, this exception is recoverable provided attaining a recoverable state does not generate a machine check.

SRESET is an edge-sensitive signal that can be asserted and negated asynchronously, provided there are two bus cycles in between, see Section 8.4.3.4.1, "Soft Reset (SRESET)—Input," for more details. The system reset exception modifies the MSR, SRR0, and SRR1, as described in *The Programming Environments Manual*. Unlike hard reset, soft reset does not directly affect the states of output signals. Attempts to use SRESET during a hard reset sequence or while the JTAG logic is non-idle can cause unpredictable results.

The MPC7451 implements HID0[NHR], which helps software distinguish a hard reset from a soft reset. Because this bit is cleared by a hard reset, but not by a soft reset, software can set this bit after a hard reset and determine whether a subsequent reset is a hard or soft reset (by examining whether this bit is still set). See Section 2.1.5.1, "Hardware Implementation-Dependent Register 0 (HID0)."

Table 4-7 lists register settings when a system reset exception is taken.

Table 4-7. System Reset Exception—Register Settings

Register	Setting Description										
SRR0	Cleared to zero by a hard reset On a soft reset, set to the effective address of the instruction that the processor would have attempted to execute next if no exception conditions were present.										
SRR1	0–5 Cleared 6 Loaded with equivalent MSR bit 7–15 Cleared 16–31 Loaded with equivalent MSR bits Note that if the processor state is corrupted to the extent that execution cannot resume reliably, MSR[RI] (SRR1[30]) is cleared.										
MSR	VEC 0 POW 0 ILE — EE 0 LE ILE	PR FP ME FE0	0 0 —	SE BE FE1 IP	0 0 0 —	IR DR PM RI	0 0 0 0				

Key: 0 Bit is cleared

ILE Bit is copied from the MSR[ILE]

Bit is not altered

4.6.2 Machine Check Exception (0x00200)

The MPC7451 implements the machine check exception as defined in the PowerPC architecture (OEA). The MPC7451 conditionally initiates a machine check exception if MSR[ME] = 1 and a system bus error (\overline{TEA} assertion on data bus), assertion of the machine check (\overline{MCP}) signal, address bus parity error on MPXbus, data bus parity error on MPXbus,

L1 data cache error, L1 instruction cache error, or a memory subsystem error is detected including:

- L2 data parity error
- L2 cache tag parity error
- L3 SRAM error
- L3 tag parity errors.

Note that the L3 cache is not supported on the MPC7441 and the MPC7445.

As defined in the PowerPC architecture, the exception is not taken if MSR[ME] is cleared, in which case the processor enters a checkstop state.

Certain machine check conditions can be enabled and disabled using HID1, ICTRL, L2CR, and L3CR bits, as described in Table 4-8.

Table 4-8. Machine Check Enable Bits

Bit	Name	Function
HID1[0]	EMCP	Enable MCP. The primary purpose of this bit is to mask further machine check exceptions caused by assertion of MCP, similar to how MSR[EE] can mask external interrupts. 0 Masks MCP. Assertion of MCP does not generate a machine check exception or a checkstop. 1 Assertion of MCP causes a checkstop if MSR[ME] = 0 or a machine check exception if MSR[ME] = 1.
HID1[2]	EBA	 Enable/disable 60x/MPX bus address parity checking. 0 Prevents address parity checking. 1 Allows an address parity error to cause a checkstop if MSR[ME] = 0 or a machine check exception if MSR[ME] = 1. EBA and EBD allow the processor to operate with memory subsystems that do not generate parity.
HID1[3]	EBD	Enable 60x/MPX bus data parity checking 0 Parity checking is disabled. 1 Allows a data parity error to cause a checkstop if MSR[ME] = 0 or a machine check exception if MSR[ME] = 1. EBA and EBD allow the processor to operate with memory subsystems that do not generate parity.
ICTRL[4]	EIEC	Instruction cache parity error enable 0 When the bit is cleared, any parity error in the L1 instruction cache is masked and does not cause machine checks or checkstop 1 Enables instruction cache parity errors. When an instruction cache parity error occurs, a machine check exception is taken if MSR[ME] = 1. When this condition occurs, SRR1[1] is set. For details on the machine check exception see Section 4.6.2, "Machine Check Exception (0x00200)."
ICTRL[5]	EDCE	Data cache parity error enable 0 When the bit is cleared, any parity error in the L1 data cache is masked and does not cause machine checks or checkstop 1 Enables data cache parity errors. When a data cache parity error occurs, a machine check exception is taken if MSR[ME] = 1. When this condition occurs, SRR1[2] is set. For details on the machine check exception see Section 4.6.2, "Machine Check Exception (0x00200)."

Bit	Name	Function
L2CR[1]	L2PE	L2 data parity checking enable 0 L2 tag and data parity disabled 1 L2 tag and data parity enabled Enables or disables the checking of L2 tag and data parity
L3CR[1] ¹	L3PE	L3 data parity checking enable 0 L3 odd data parity checking disabled 1 L3 odd data parity checking enabled Enables odd parity checking for the L3 data RAM interface. When L3PE is set, it allows a data parity error on the L3 interface to cause a checkstop if MSR[ME] = 0 or a machine check exception if MSR[ME] = 1. The MPC7451 always generates L3 data parity.
L3CR[2] 1	L3APE	L3 address parity checking enable 0 L3 address parity checking disabled

Enables odd parity checking for the L3 address bus interface. When L3APE is set, it allows an address parity error on either the on-chip tags or the L3 address bus to cause a checkstop if MSR[ME] = 0 or a machine check exception if MSR[ME] = 1. The MPC7451 always

Table 4-8. Machine Check Enable Bits

generates L3 address parity.

1 L3 address parity checking enabled

A TEA indication on the bus can result from any load or store operation initiated by the processor. In general, TEA is expected to be used by a memory controller to indicate that a memory parity error or an uncorrectable memory ECC error has occurred. Note that the resulting machine check exception is imprecise and unordered with respect to the instruction that originated the bus operation.

For other memory subsystem errors, if MSR[ME] and the appropriate HID1, ICTRL, L2CR, and L3CR bits are set, the exception is recognized and handled; otherwise, in most cases, the processor generates an internal checkstop condition (an example of an exception to this rule is if MSR[ME] = 1, HID1[EMCP] = 0, and $\overline{\text{MCP}}$ is asserted, then $\overline{\text{MCP}}$ is ignored and neither a machine check exception nor checkstop occur). When a processor is in checkstop state, instruction processing is suspended and generally cannot continue without restarting the processor. Note that many conditions may lead to the checkstop condition; the disabled machine check exception is only one of these. Note that the L3 cache is not supported on the MPC7441and the MPC7445.

A machine check exception may result from referencing a nonexistent physical address, either directly (with MSR[DR] = 0) or through an invalid translation. If a **dcbz** instruction introduces a block into the cache associated with a nonexistent physical address, a machine check exception can be delayed until an attempt is made to store that block to main memory. Not all processors that implement the PowerPC architecture provide the same level of error checking. Checkstop sources are implementation-dependent.

Machine check exceptions are enabled when MSR[ME] = 1; this is described in Section 4.6.2.1, "Machine Check Exception Enabled (MSR[ME] = 1)." If MSR[ME] = 0 and a machine check occurs, the processor enters the checkstop state. The checkstop state is described in Section 4.6.2.2, "Checkstop State (MSR[ME] = 0)."

¹ Note that the L3 cache is not supported on the MPC7441 and MPC7445.

4.6.2.1 Machine Check Exception Enabled (MSR[ME] = 1)

Machine check exceptions are enabled when MSR[ME] = 1. When a machine check condition occurs, the MPC7451 waits for the processor to quiesce (defined in the "Glossary of Terms and Abbreviations") and the memory subsystem to empty all its queues and terminate all pending data tenures. Then the vector touch engine (VTE) stops all streams when a machine check is detected. Once the processor and the memory subsystem have quiesced, a machine check exception is taken. When a machine check exception is taken, registers are updated as shown in Table 4-9.

Table 4-9. Machine Check Exception—Register Settings

Register	Setting Description				
SRR0	On a best-effort basis the MPC7451 sets this to an EA of some instruction that was executing or about to be executing when the machine check condition occurred.				
SRR1	Cleared L1 instruction cache error L1 data cache error Normally cleared, used in debug. Loaded with equivalent MSR bit Cleared Normally cleared, used in debug. MSS error. Set for an L2 cache tag parity or L2 data parity error. Also set for an L3 SRAM or L3 tag parity error; otherwise zero. Refer to Section 2.1.5.4, "Memory Subsystem Status Register (MSSSR0)," for more information. Note that the L3 cache is not supported on the MPC7441and the MPC7445. MCP. Set when MCP signal is asserted; otherwise 0 TEA. Set when TEA signal is asserted; otherwise 0 DP. Set when a data bus parity error is detected on MPXbus; otherwise 0 AP. Set when a address bus parity error is detected on MPXbus; otherwise 0 16–29 Loaded with equivalent MSR bits Set in case of a recoverable exception Loaded with equivalent MSR bits				
MSR	VEC 0 FP 0 BE 0 DR 0 POW 0 ME 0 FE1 0 PM 0 ILE — FE0 0 IP — RI 0 EE 0 SE 0 IR 0 LE ILE				

Key: 0 Bit is cleared

ILE Bit is copied from the MSR[ILE]

Bit is not altered

Note that to handle another machine check exception, the exception handler should set MSR[ME] as soon as it is practical after a machine check exception is taken. Otherwise, subsequent machine check exceptions cause the processor to enter the checkstop state.

When the MPC7451 takes the machine check exception, it sets one or more error bits in SRR1. The MPC7451 has multiple data parity error sources that can cause a machine check exception. The MSS error indicates one of many possible L2 or L3 parity errors as described more completely in Section 2.1.5.4, "Memory Subsystem Status Register (MSSSR0)." Memory subsystem errors in an ICTRL field need to be enabled to cause an error, see Section 2.1.5.5, "Instruction and Data Cache Registers," for details. The

Exception Definitions

SRR1[MCP] bit (SRR1[12]) indicates that the machine check signal was asserted. The TEA bit (SRR1[13]) indicates that the machine check was caused by a TEA assertion on the system bus. Note that the L3 cache is not supported on the MPC7441and the MPC7445.

The machine check exception is usually unrecoverable in the sense that execution cannot resume in the context that existed before the exception. If the condition that caused the machine check does not otherwise prevent continued execution, MSR[ME] is set by software to allow the processor to continue execution at the machine check exception vector address. Typically, earlier processes cannot resume; however, operating systems can use the machine check exception handler to try to identify and log the cause of the machine check condition.

When a machine check exception is taken, instruction fetching resumes at offset 0x00200 from the physical base address indicated by MSR[IP].

4.6.2.2 Checkstop State (MSR[ME] = 0)

If MSR[ME] = 0 and a machine check condition occurs, the processor enters the checkstop state.

When a processor is in checkstop state, instruction processing is suspended and generally cannot resume without the processor being reset. The contents of all latches are frozen within six cycles upon entering checkstop state.

Note that the MPC7451 has a CKSTP_OUT signal (open-drain) that is asserted when the MPC7451 enters the checkstop state. Also, external logic can cause the MPC7451 to enter the checkstop state by asserting CKSTP_IN. See Section 8.4.3.5, "Checkstop Input (CKSTP_IN)—Input" and Section 8.4.3.6, "Checkstop Output (CKSTP_OUT)—Output" for more information on these checkstop signals.

4.6.3 DSI Exception (0x00300)

A DSI exception occurs when no higher priority exception exists and an error condition related to a data memory access occurs. The DSI exception is implemented as it is defined in the PowerPC architecture (OEA). For details on the DSI exception, see "DSI Exception (0x00300)," in *The Programming Environments Manual*. For example, a **lwarx** or **stwcx**. instruction that addresses memory to be mapped with the write-through (W = 1) or caching-inhibited (I = 1) attribute causes a DSI exception.

4.6.3.1 DSI Exception—Page Fault

When hardware table searching is enabled, HID0[STEN] = 0, and there is a TLB miss for a load, store, or cache operation, a DSI exception is taken if the resulting hardware table search causes a page fault. When software table searching is enabled, HID0[STEN] = 1, the TLB miss handlers configure SRR1 and DSISR appropriately for a page fault in this case

and branch to the DSI exception handlers as described in Section 5.5.5.2, "Example Software Table Search Operation."

The condition that caused the exception is defined in the DSISR. These conditions also use the data address register (DAR) as shown in Table 4-10.

Table 4-10. DSI Exception—Register Settings

Register		Setting Description			
DSISR	0	Cleared			
		Set by the hardware (if HID0[STEN]=0) or the DTLB miss exception handler if the translation of an attempted access is not found in the primary page table entry group (PTEG), or in the rehashed secondary PTEG, or in the range of a DBAT register; otherwise cleared.			
	2-3	Cleared			
	Set if a memory access is not permitted by the page or BAT protection mechanism; oth cleared.				
	5 Set if the Iwarx or stwcx . instruction is attempted to write-through (W =1) of (I = 1) memory.				
		Set for a store operation and cleared for a load operation. Cleared			
		Set if DABR match occurs, otherwise cleared.			
	_	Cleared			
	11	Set if eciwx or ecowx instruction is executed when EAR[E] = 0; otherwise cleared.			
	12-31	Cleared			
DAR		the effective address of a memory element that caused the DSI, as described in <i>The Programming inments Manual</i> .			

4.6.3.2 DSI Exception—Data Address Breakpoint Facility

The MPC7451 also implements the data address breakpoint facility, which is defined as optional in the PowerPC architecture and is supported by the optional data address breakpoint register (DABR) and the DSI exception. Although the architecture does not strictly prescribe how this facility must be implemented, the MPC7451 follows the recommendations provided by the architecture and described in Chapter 2, "Programming Model," and Chapter 6 "Exceptions," in *The Programming Environments Manual*. The granularity of the data address breakpoint compare is a double word for all accesses except AltiVec quad-word loads and stores. For AltiVec accesses, the least significant bit of the DAB field (DABR[28]) is ignored, thus providing quad-word granularity. For these quad-word DAB matches, the DAR register is loaded with a quad-word-aligned address.



When a DSI exception is taken, instruction fetching resumes at offset 0x00300 from the physical base address indicated by MSR[IP].

ISI Exception (0x00400) 4.6.4

An ISI exception occurs when no higher priority exception exists and an attempt to fetch the next instruction fails. This exception is implemented as it is defined by the PowerPC architecture (OEA), and is taken for the following conditions:

Exception Definitions

- The effective address cannot be translated.
- The fetch access is to a no-execute segment (SR[N] = 1).
- The fetch access is to guarded storage and MSR[IR] = 1.
- The fetch access violates memory protection.

When an ISI exception is taken, instruction fetching resumes at offset 0x00400 from the physical base address indicated by MSR[IP].

4.6.5 External Interrupt Exception (0x00500)

An external interrupt is signaled to the processor by the assertion of the external interrupt signal ($\overline{\text{INT}}$) when MSR[EE] = 1. The $\overline{\text{INT}}$ signal is expected to remain asserted until the MPC7451 takes the external interrupt exception. If $\overline{\text{INT}}$ is negated early, recognition of the interrupt request is not guaranteed. After the MPC7451 begins execution of the external interrupt handler, the system can safely negate $\overline{\text{INT}}$. When the MPC7451 detects assertion of $\overline{\text{INT}}$, it stops dispatching and waits for all pending instructions to complete, including string and multiple instructions. This allows any instructions in progress that need to take an exception to do so before the external interrupt is taken. After all instructions have vacated the completion buffer, the MPC7451 takes the external interrupt exception as defined in the PowerPC architecture (OEA).

The MPC7451 also allows supervisor software to cause an external interrupt exception through the ICTRL[CIRQ] bit. When ICTRL[CIRQ] is set (and MSR[EE] = 1), the MPC7451 functions as if INT has been asserted, and it stop dispatching and waits for all pending instructions to complete. After all instructions have vacated the completion buffer, the MPC7451 takes the external interrupt exception. Note that if both ICTRL[CIRQ] is set and INT is asserted, only one interrupt is taken. Refer to Section 2.1.5.5.8, "Instruction Cache and Interrupt Control Register (ICTRL)," for more information on the setting and clearing of the ICTRL[CIRQ] bit.

An external interrupt may be delayed by other higher priority exceptions or if MSR[EE] is cleared when the exception occurs.

When an external interrupt exception is taken, instruction fetching resumes at offset 0x00500 from the physical base address indicated by MSR[IP].

Table 4-11 lists register settings when an external interrupt exception is taken.

Table 4-11. External Interrupt Exception—Register Settings

Register	Setting Description				
SRR0	Set to the effective address of the instruction that the processor would have attempted to execute next if no exception conditions were present.				
SRR1	0 Cleared 1 Set when an external interrupt exception is caused by the ICTRL[CIRQ] bit 2–5 Cleared 6 Loaded with equivalent MSR bits 7–9 Cleared 10 Set when an external interrupt exception is caused by INT assertion 11–15 Cleared 16–31 Loaded with equivalent MSR bits				
MSR	VEC 0 POW 0 ILE — EE 0 LE ILE	PR 0 FP 0 ME — FE0 0	SE 0 BE 0 FE1 0 IP —	IR 0 DR 0 PM 0 RI 0	

Key: 0 Bit is cleared

ILE Bit is copied from the MSR[ILE]

Bit is not altered

4.6.6 Alignment Exception (0x00600)

The MPC7451 implements the alignment exception as defined by the PowerPC architecture (OEA). An alignment exception is initiated when any of the following occurs:

- The operand of a floating-point load or store is not word-aligned.
- The operand of **lmw**, **stmw**, **lwarx**, or **stwcx**. is not word-aligned.
- The operand of **dcbz** is in a page that is write-through or cache-inhibited.
- An attempt is made to execute **dcbz** when the data cache is disabled or locked.
- An **eciwx** or **ecowx** is not word-aligned
- A multiple or string access is attempted with MSR[LE] set
- In 60x bus mode, an access caused by **stvx**, **stvxl**, **lvx**, or **lvxl** instruction to a cache-inhibited page, write-through page, disabled L1 cache, or if all ways of the cache are locked.
- In 60x bus mode, an access caused by cache-inhibited AltiVec loads, stores, and write-through stores. The 60x bus mode does not support 16-byte bus transactions. Note this requires a re-write of the alignment exception routines in software that supports AltiVec quad-word access in 60x bus mode on the MPC7451.

Note that the MPC7451 does not take an alignment exception for load/store string accesses that cross a protection boundary or for a load/store multiplex access that crosses a segment or BAT boundary.

When an alignment exception is taken, instruction fetching resumes at offset 0x00600 from the physical base address indicated by MSR[IP].

The register settings for alignment exceptions are shown in Table 4-12.

Table 4-12. Alignment Interrupt—Register Settings

Register	Setting
DSISR	 0—14 Cleared 15–16 For instructions that use register indirect with index addressing—set to bits 29–30 of the instruction. For instructions that use register indirect with immediate index addressing—cleared. 17 For instructions that use register indirect with index addressing—set to bit 25 of the instruction. For instructions that use register indirect with immediate index addressing—Set to bit 5 of the instruction
	18–21 For instructions that use register indirect with index addressing—set to bits 21–24 of the instruction. For instructions that use register indirect with immediate index addressing—set to bits 1–4 of the instruction.
	22–26 Set to bits 6–10 (identifying either the source or destination) of the instruction. Undefined for dcbz .
	27–31 Set to bits 11–15 of the instruction (rA) for instructions that use the update form. For Imw, Iswi, and Iswx instructions, set to either bits 11–15 of the instruction or to any register number not in the range of registers loaded by a valid form instruction. Otherwise undefined.
DAR	Set to the EA of the data access as computed by the instruction causing the alignment exception.

4.6.7 Program Exception (0x00700)

The MPC7451 implements the program exception as it is defined by the PowerPC architecture (OEA). A program exception occurs when no higher priority exception exists and one or more of the exception conditions defined in the OEA occur.

The MPC7451 invokes the system illegal instruction program exception when it detects any instruction from the illegal instruction class. The MPC7451 fully decodes the SPR field of the instruction. If an undefined SPR is specified, a program exception is taken.

The UISA defines **mtspr** and **mfspr** with the record bit (Rc) set as causing a program exception or giving a boundedly undefined result. In the MPC7451, the appropriate condition register (CR) should be treated as undefined. Likewise, the PowerPC architecture states that the Floating Compared Unordered (**fcmpu**) or Floating Compared Ordered (**fcmpo**) instructions with the record bit set can either cause a program exception or provide a boundedly undefined result. In the MPC7451, the BF field in an instruction encoding for these cases is considered undefined.

The MPC7451 does not support either of the two floating-point imprecise modes supported by the PowerPC architecture. Unless exceptions are disabled (MSR[FE0] = MSR[FE1] = 0), all floating-point exceptions are treated as precise.

When a program exception is taken, instruction fetching resumes at offset 0x00700 from the physical base address indicated by MSR[IP]. Chapter 6, "Exceptions," in *The Programming Environments Manual* describes register settings for this exception.

4.6.8 Floating-Point Unavailable Exception (0x00800)

The floating-point unavailable exception is implemented as defined in the PowerPC architecture. A floating-point unavailable exception occurs when no higher priority exception exists, an attempt is made to execute a floating-point instruction (including floating-point load, store, or move instructions), and the floating-point available bit in the MSR is disabled, (MSR[FP] = 0). Register settings for this exception are described in Chapter 6, "Exceptions," in *The Programming Environments Manual*.

When a floating-point unavailable exception is taken, instruction fetching resumes at offset 0x00800 from the physical base address indicated by MSR[IP].

4.6.9 Decrementer Exception (0x00900)

The decrementer exception is implemented in the MPC7451 as it is defined by the PowerPC architecture. The decrementer exception occurs when no higher priority exception exists, a decrementer exception condition occurs (for example, the decrementer register has completed decrementing), and MSR[EE] = 1. In the MPC7451, the decrementer register is decremented at one fourth the bus clock rate. Register settings for this exception are described in Chapter 6, "Exceptions," in *The Programming Environments Manual*.

When a decrementer exception is taken, instruction fetching resumes at offset 0x00900 from the physical base address indicated by MSR[IP].

4.6.10 System Call Exception (0x00C00)

A system call exception occurs when a System Call (sc) instruction is executed. In the MPC7451, the system call exception is implemented as it is defined in the PowerPC architecture. Register settings for this exception are described in Chapter 6, "Exceptions," in *The Programming Environments Manual*.

When a system call exception is taken, instruction fetching resumes at offset 0x00C00 from the physical base address indicated by MSR[IP].

4.6.11 Trace Exception (0x00D00)

The trace exception is taken if MSR[SE] = 1 or if MSR[BE] = 1 and the currently completing instruction is a branch. Each instruction considered during trace mode completes before a trace exception is taken. When a **mtmsr** instruction is executed and the MSR[SE] transitions from 0 to 1, following the completion of that **mtmsr**, a trace exception is taken.

When a trace exception is taken, instruction fetching resumes at offset 0x00D00 from the base address indicated by MSR[IP].

4.6.12 Floating-Point Assist Exception (0x00E00)

The optional floating-point assist exception defined by the PowerPC architecture is not implemented in the MPC7451.

4.6.13 Performance Monitor Exception (0x00F00)

The MPC7451 microprocessor provides a performance monitor facility to monitor and count predefined events such as processor clocks, misses in either the instruction cache or the data cache, instructions dispatched to a particular execution unit, mispredicted branches, and other occurrences. An overflow of the counter in such events can be used to trigger the performance monitor exception. The performance monitor facility is not defined by the PowerPC architecture.

The performance monitor provides the ability to generate a performance monitor exception triggered by an enabled condition or event. This exception is triggered by an enabled condition or event defined as follows:

- A PMCx register overflow condition occurs
 - MMCR0[PMC1CE] and PMC1[OV] are both set
 - MMCR0[PMCnCE] and PMCn[OV] are both set (n > 1)
- A time base event—MMCR0[TBEE] = 1 and the TBL bit specified in MMCR0[TBSEL] changes from 0 to 1

MMCR0[PMXE] must be set for any of these conditions to signal a performance monitor exception.

Although the performance monitor exception may occur with MSR[EE] = 0, the exception is not taken until MSR[EE] = 1.

As a result of a performance monitor exception being generated, the performance monitor saves in the SIAR the effective address of the last instruction completed before the exception is generated. Note that SIAR is not updated if performance monitor counting has been disabled by setting MMCR0[0].

The performance monitor can be used for the following:

- To increase system performance with efficient software, especially in a multiprocessing system. Memory hierarchy behavior must be monitored and studied to develop algorithms that schedule tasks (and perhaps partition them) and that structure and distribute data optimally.
- To help system developers bring up and debug their systems.

The performance monitor uses the following SPRs:

- The performance monitor counter registers (PMC1–PMC6) are used to record the number of times a certain event has occurred. UPMC1–UPMC6 provide user-level read access to these registers.
- The monitor mode control registers (MMCR0–MMCR2) are used to enable various performance monitor exception functions. UMMCR0–UMMCR2 provide user-level read access to these registers.
- The sampled instruction address register (SIAR) contains the effective address of an instruction executing at or around the time that the processor signals the performance monitor exception condition. The USIAR register provides user-level read access to the SIAR.

Table 4-13 lists register settings when a performance monitor exception is taken.

Table 4-13. Performance Monitor Exception—Register Settings

Register	Setting Description				
SRR0	Set to the effective address of the instruction that the processor would have attempted to execute next if no exception conditions were present.				
SRR1	0–5 Cleared 6 Loaded with equivalent MSR bit 7–15 Cleared 16–31 Loaded with equivalent MSR bits				
MSR	VEC 0 POW 0 ILE — EE 0 LE ILE	PR 0 FP 0 ME — FE0 0	SE 0 BE 0 FE1 0 IP —	IR 0 DR 0 PM 0 RI 0	

Key: 0 Bit is cleared

ILE Bit is copied from the MSR[ILE]

Bit is not altered

As with other exceptions, the performance monitor exception follows the normal PowerPC exception model with a defined exception vector offset (0x00F00). The priority of the performance monitor exception lies between the external exception and the decrementer exception (see Table 4-3). The contents of the SIAR are described in Section 2.1.5.9, "Performance Monitor Registers." The performance monitor is described in Chapter 11, "Performance Monitor."

4.6.14 AltiVec Unavailable Exception (0x00F20)



The AltiVec facility includes another instruction-caused, precise exception in addition to the exceptions defined by the PowerPC architecture (OEA). An AltiVec unavailable exception occurs when no higher priority exception exists (see Table 4-3), and an attempt is made to execute an AltiVec instruction that accesses the vector register (VR) or the vector status and control register (VSCR) when MSR[VEC] = 0.

Exception Definitions

Note that the data streaming instructions, **dss**, **dst**, and **dstst** do not cause an AltiVec unavailable exception: the VR and VSCR registers are available to the data streaming instructions even when MSR[VEC] = 0.

4.6.15 TLB Miss Exceptions

When software table searching is enabled (HID0[STEN] = 1), and the effective address for a fetch can not be translated by the BATs or on-chip TLBs, one of three TLB miss exceptions is generated:

- ITLB miss exception
- DTLB miss-on-load
- DTLB miss-on-store

When the exception occurs, the effective address of the access that requires the software table search is saved in the TLBMISS register. Also, when the exception occurs, the fields of the PTEHI register are loaded automatically with the corresponding SR[VSID] information and the API of the missed page address. These registers are set to facilitate the searching of the page tables in software and their settings are shown in this section.

As described in the example code (Section 5.5.5.2.2, "Code for Example Exception Handlers"), if a TLB miss exception handler fails to find the desired PTE, then a page fault must be synthesized.

An example code sequence for a software table search operation (including a handler for these exceptions) is provided in Section 5.5.5.2, "Example Software Table Search Operation."

Table 4-14 details the register settings when one of the TLB miss exceptions occurs.

Table 4-14. TLB Miss Exceptions—Register Settings

Register	Setting Description
TLBMISS	0–30 Effective page address for the access that caused the TLB miss exception 31 LRU Way
PTEHI	0 Set to1 1–24 The virtual segment ID (VSID) of the missed page address, SR[VSID] is copied to this field. 25 Set to 0 26–31 The effective address's abbreviated page index (EA[API]).
SRR0	Set to the effective address of the instruction that the processor would have attempted to execute next if no exception conditions were present.

Table 4-14. TLB Miss Exceptions—Register Settings (continued)

SRR1	 0–5 Cleared 6 Loaded with equivalent MSR bits 7–11 Cleared except when DTLB miss on store exception occurs with Cþ= 0, then SRR1[11] = 1. Refer to Section 4.6.15.3, "Data Table Miss-On-Store Exception—DTLB Miss-On-Store (0x01200)" for details. 12 Key for TLB Miss When the access is a user access (MSR[PR] = 0), this bit is set equal to SR[Ks]. When access is a supervisor access (MSR[PR] = 1), this bit is set equal to SR[Kp]. 13–15 Cleared 16–31 Loaded with equivalent MSR bits 			
MSR	VEC 0 POW 0 ILE — EE 0 LE ILE	PR 0 FP 0 ME — FE0 0	SE 0 BE 0 FE1 0 IP —	IR 0 DR 0 PM 0 RI 0

Key: 0 Bit is cleared

ILE Bit is copied from the MSR[ILE]

Bit is not altered

4.6.15.1 Instruction Table Miss Exception—ITLB Miss (0x01000)

When software table searching is enabled (HID0[STEN] = 1), and the effective address for an instruction fetch cannot be translated by the IBATs or ITLB, an ITLB miss exception is generated. Table 4-14 details the register settings for TLBMISS and PTEHI when an ITLB miss exception occurs

When an instruction TLB miss exception is taken, instruction execution for the handler begins at offset 0x01000 from the physical base address indicated by MSR[IP].

4.6.15.2 Data Table Miss-On-Load Exception—DTLB Miss-On-Load (0x01100)

When software table searching is enabled (HID0[STEN] = 1), and the effective address for a load or cache load operation cannot be translated by the DBATs or DTLB, a DTLB miss on load exception is generated. If a TLB miss occurs in the middle of a load string or multiple access, the MPC7451 takes the DTLB miss-on-load exception when it occurs; after the exception is handled, the instruction is restarted. Table 4-14 details the register settings for the TLBMISS and PTEHI when a DTLB miss-on-load exception occurs.

When a DTLB miss on load exception is taken, instruction execution for the handler begins at offset 0x01100 from the physical base address indicated by MSR[IP].

4.6.15.3 Data Table Miss-On-Store Exception—DTLB Miss-On-Store (0x01200)

When the effective address for a data store or cache store operation can not be translated by the DBAT or DTLB, a DTLB miss-on-store exception is generated. The data TLB miss-on-store exception is also taken when the changed bit for a matching DTLB entry

Exception Definitions

needs to be updated in memory for a store operation (C = 0). If a TLB miss occurs in the middle of a store string or multiple access, the MPC7451 takes the DTLB miss-on-store exception.

Table 4-14 details the register settings for TLBMISS and PTEHI when a TLB miss exception occurs. Note that SRR1[11] is set when a DTLB hit occurs and the matching entry must have its changed bit in the PTE set due to a data store operation (PTE C bit = 0, and must be set to 1).

When a data TLB miss-on-store exception is taken, instruction execution for the handler begins at offset 0x01200 from the physical base address indicated by MSR[IP].

4.6.16 Instruction Address Breakpoint Exception (0x01300)

An instruction address breakpoint exception occurs when all of the following conditions are met:

- The instruction breakpoint address IABR[0–29] matches EA[0–29] of the next instruction to complete in program order. The instruction that triggers the instruction address breakpoint exception is not executed before the exception handler is invoked.
- The IABR[TE] bit matches the MSR[IR] bit.
- The breakpoint enable bit (IABR[BE]) is set.

The instruction tagged with the match does not complete before the breakpoint exception is taken.

Table 4-15 lists register settings when an instruction address breakpoint exception is taken.

Table 4-15. Instruction Address Breakpoint Exception—Register Settings

Register	Setting Description					
SRR0		Set to the effective address of the instruction that the processor would have attempted to execute next if no exception conditions were present.				
SRR1	0–5 Cleared 6 Loaded with equivalent MSR bit 7–15 Cleared 16–31 Loaded with equivalent MSR bits					
MSR	VEC 0 POW 0 ILE — EE 0 LE Set to value of ILE	FP 0 ME —	SE 0 BE 0 FE1 0 IP —	IR 0 DR 0 PM 0 RI 0		

Key: 0 Bit is cleared

ILE Bit is copied from the MSR[ILE]

Bit is not altered

The MPC7451 requires that an **mtspr** to the IABR be followed by a context-synchronizing instruction. The MPC7451 cannot generate a breakpoint response for that

context-synchronizing instruction if the breakpoint is enabled by the **mtspr**[IABR] immediately preceding it. The MPC7451 also cannot block a breakpoint response on the context-synchronizing instruction if the breakpoint was disabled by the **mtspr**[IABR] instruction immediately preceding it. The format of the IABR register is shown in Section 2.1.5.6, "Instruction Address Breakpoint Register (IABR)."

When an instruction address breakpoint exception is taken, instruction fetching resumes at offset 0x01300 from the base address indicated by MSR[IP].

4.6.17 System Management Interrupt Exception (0x01400)

The MPC7451 implements a system management interrupt, which is not defined by the PowerPC architecture. The system management interrupt is very similar to the external interrupt and it must be enabled with MSR[EE] = 1. It is particularly useful in implementing the nap mode. It has priority over an external interrupt (see Table 4-3) and uses a different vector in the exception table (offset 0x01400).

Table 4-16 lists register settings when a system management interrupt is taken.

Table 4-16. System Management Interrupt Exception—Register Settings

Register	Setting Description				
SRR0	Set to the effective address of the instruction that the processor would have attempted to execute next if no exception conditions were present.				
SRR1	0–5 Cleared 6 Loaded with equivalent MSR bit 7–15 Cleared 16–31 Loaded with equivalent MSR bits				
MSR	VEC 0 POW 0 ILE — EE 0 LE Set to value of ILE	PR 0 FP 0 ME — FE0 0	SE 0 BE 0 FE1 0 IP —	IR 0 DR 0 PM 0 RI 0	

Key: 0 Bit is cleared

ILE Bit is copied from the MSR[ILE]

Bit is not altered

Like the external interrupt, a system management interrupt is signaled to the MPC7451 by the assertion of an input signal. The system management interrupt signal (\overline{SMI}) is expected to remain asserted until the exception is taken. If \overline{SMI} is negated early, recognition of the interrupt request is not guaranteed. After the MPC7451 begins execution of the system management interrupt handler, the system can safely negate \overline{SMI} . After the assertion of \overline{SMI} is detected, the MPC7451 stops dispatching instructions and waits for all pending instructions to complete. This allows any instructions in progress that need to take an exception to do so before the system management interrupt exception is taken. Note that the MPC7451 waits for any load/store string or multiple instructions that have begun to be complete before taking the system management interrupt exception.

Exception Definitions

When a system management interrupt exception is taken, instruction fetching resumes as offset 0x01400 from the base address indicated by MSR[IP].

a 4.6.18 AltiVec Assist Exception (0x01600)

The MPC7451 implements an AltiVec assist exception to handle denormalized numbers in Java mode (VSCR[NJ] = 0). An AltiVec assist exception occurs when no higher priority exception exists and an instruction causes a trap condition as defined in Section 7.1.2.5, "Java Mode, NaNs, Denormalized Numbers, and Zeros." Note that the MPC7451 handles most denormalized numbers in Java mode by taking a trap to the AltiVec assist exception, but for some instructions, the MPC7451 can produce the exact result without trapping.

Table 4-16 lists register settings when an AltiVec assist exception is taken.

Table 4-17. AltiVec Assist Exception—Register Settings

Register	Setting Description				
SRR0	Set to the effective addres	ss of the instruction that ca	used the exception.		
SRR1	0–5 Cleared 6 Loaded with equivalent MSR bit 7–15 Cleared 16–31 Loaded with equivalent MSR bits				
MSR	VEC 0 POW 0 ILE — EE 0 LE Set to value of ILE	FP 0 ME —	SE 0 BE 0 FE1 0 IP —	IR 0 DR 0 PM 0 RI 0	

Key: 0 Bit is cleared

ILE Bit is copied from the MSR[ILE]

Bit is not altered

When an AltiVec assist exception is taken, instruction fetching resumes at offset 0x01600 from the base address indicated by MSR[IP].

Chapter 5 Memory Management

This chapter describes the MPC7451 microprocessor's implementation of the memory management unit (MMU) specifications provided by the operating environment architecture (OEA) for processors that implement the PowerPC architecture. The primary function of the MMU in a processor is the translation of logical (effective) addresses to physical addresses (referred to as real addresses in the architecture specification) for memory accesses and I/O accesses (I/O accesses are assumed to be memory-mapped). In addition, the MMU provides access protection on a segment, block, or page basis. This chapter describes the specific hardware used to implement the MMU model of the OEA and the implementation-specific changes in the MPC7451 MMU model to support 36-bit physical addressing. Refer to Chapter 7, "Memory Management," in the *Programming Environments Manual* for a complete description of the conceptual model used for 32-bit physical addressing. Note that the MPC7451 does not implement the optional direct-store facility.

Two general types of memory accesses generated by processors that implement the PowerPC architecture require address translation—instruction accesses and data accesses generated by load and store instructions. In addition, the addresses specified by cache instructions and the optional external control instructions also require translation. Generally, the address translation mechanism is defined in terms of the segment descriptors and page tables that the processors use to locate the effective-to-physical address mapping for memory accesses. The segment information translates the effective address (EA) to an interim virtual address, and the page table information translates the virtual address (VA) to a physical address (PA).

The segment descriptors, used to generate the interim virtual addresses, are stored as on-chip segment registers on 32-bit implementations (such as the MPC7451). In addition, two translation lookaside buffers (TLBs) are implemented on the MPC7451 to keep recently used page address translations on-chip. Although the PowerPC OEA describes one MMU (conceptually), the MPC7451 hardware maintains separate TLBs and table search resources for instruction and data accesses that can be performed independently (and simultaneously). Therefore, the MPC7451 is described as having two MMUs, one for instruction accesses (IMMU) and one for data accesses (DMMU).

The block address translation (BAT) mechanism is a software-controlled array that stores the available block address translations on-chip. BAT array entries are implemented as

MMU Overview

pairs of BAT registers that are accessible as supervisor special-purpose registers (SPRs). There are separate instruction and data BAT mechanisms. In the MPC7451, they reside in the instruction and data MMUs, respectively.

The MMUs, together with the exception processing mechanism, provide the necessary support for the operating system to implement a paged virtual memory environment and for enforcing protection of designated memory areas. Exception processing is described in Chapter 4, "Exceptions." Section 4.3, "Exception Processing," describes the MSR that controls some of the critical functionality of the MMUs.

AltiVec Technology and the MMU Implementation

The AltiVec functionality in the MPC7451 affects the MMU model in the following ways:

- A data stream instruction (**dst**[t] or **dstst**[t]) can cause table search operations to occur after the instruction is retired.
- MMU exception conditions can cause a data stream operation to abort.
- Aborted VTQ-initiated table search operations can cause a line fetch skip.
- Execution of a **tlbsync** instruction can cancel an outstanding table search operation for a VTQ.

5.1 MMU Overview

The MPC7451 implements the memory management specification of the PowerPC OEA for 32-bit implementations but adds capability for supporting 36-bit physical addressing. Thus, it provides 4 Gbytes of effective address space accessible to supervisor and user programs, with a 4-Kbyte page size and 256-Mbyte segment size. In addition, the MPC7451 MMUs use an interim virtual address (52 bits) and hashed page tables in the generation of 32-bit or 36-bit physical addresses (depending on the setting of HID0[XAEN]). Processors that implement the PowerPC architecture also have a BAT mechanism for mapping large blocks of memory. For the MPC7441 and MPC7451, block sizes range from 128 Kbyte to 256 Mbyte and are software-programmable. For the MPC7445, MPC7447, MPC7455, and MPC7457, block sizes range from 128 Kbyte to 4 Gbyte and are also software-programmable.

Basic features of the MPC7451 MMU implementation defined by the OEA are as follows:

- Support for real addressing mode—Effective-to-physical address translation can be disabled separately for data and instruction accesses.
- Block address translation—Each of the BAT array entries (four IBAT entries and four DBAT entries) provides a mechanism for translating blocks as large as:
 - 256 Mbytes for the MPC7441 and the MPC7451
 - 4Gbyte for the MPC7445, MPC7447, MPC7455, and MPC7457

from the 32-bit effective address space into the physical memory space. This can be used for translating large address ranges whose mappings do not change frequently.

- Four additional IBAT and DBAT entries are provided for the MPC7445, MPC7447, MPC7455, and MPC7457 that can be enabled by setting HID0[HIGH_BAT_EN], for a total of eight IBAT entries and eight DBAT entries.
- Segmented address translation—The 32-bit effective address is extended to a 52-bit virtual address by substituting 24 bits of upper address bits from the segment register. The 4 upper bits of the EA are used as an index into the segment register file. This 52-bit virtual address space is divided into 4-Kbyte pages, each of which can be mapped to a physical page.

The MPC7451 processor also provides the following features that are not required by the PowerPC architecture:

- Separate translation lookaside buffers (TLBs)—The 128-entry, two-way set-associative ITLBs and DTLBs keep recently used page address translations on-chip.
- Table search operations performed in hardware—The 52-bit virtual address is formed and the MMU attempts to fetch the PTE that contains the physical address from the appropriate TLB on-chip. If the translation is not found in either the BAT array or in a TLB (that is, a TLB miss occurs), the hardware performs a table search operation (using a hashing function) to search for the PTE. Hardware table searching is the default mode for the MPC7451; however, if HID0[STEN] = 1, software table searching is performed.
- Table search operations performed in software—The MPC7451 also supports software table searching (when HID0[STEN] is set) for TLB misses. In this case, the TLBMISS register saves the effective address of the access that requires a software table search. The PTEHI and PTELO registers, as well as the **tlbli** and **tlbld** instructions are resources used in reloading the TLBs during a software table search operation. Also there are three exceptions used to support software table searching when HID0[STEN] = 1 and a TLB miss occurs. They are as follows:
 - for an instruction fetch, an ITLB miss exception,
 - for a data load, an DTLB miss-on-load exception,
 - for a data store, an DTLB miss-on-store exception.
- TLB invalidation—The MPC7451 implements the optional TLB invalidate entry (**tlbie**) and TLB synchronize (**tlbsync**) instructions that can be used to invalidate TLB entries. For more information on the **tlbie** and **tlbsync** instructions, see Section 5.4.4.2, "TLB Invalidation."
- Extended 36-bit physical addresses provide for 64 Gbytes of physical memory when HID0[XAEN] is set.

Table 5-1 summarizes the MPC7451 MMU features, including those defined by the PowerPC architecture (OEA) for 32-bit processors and those specific to the MPC7451.

Table 5-1. MMU Features Summary

Feature Category	Architecturally Defined/ MPC7451-Specific	Feature			
Address ranges	Architecturally defined	2 ³² bytes of effective address			
		2 ⁵² bytes of virtual address			
		2 ³² bytes of physical address			
	MPC7451-specific	optional 2 ³⁶ bytes of physical address			
Page size	Architecturally defined	4 Kbytes			
Segment size	Architecturally defined	256 Mbytes			
Block address translation	Architecturally defined	Range of 128 Kbyte–256 Mbyte sizes for the MPC7441 and the MPC7451			
		Four IBAT and four DBAT entries in the BAT array for the MPC7441 and the MPC7451			
	MPC7445-, MPC7447-, MPC7455-, and MPC7457-specific	Range of 128 Kbyte–4 Gbyte block sizes for the MPC7445, MPC7447, MPC7455, and MPC7457			
		Eight IBAT and eight DBAT entries in BAT array for the MPC7445, MPC7447, MPC7455, and MPC7457			
Memory protection	Architecturally defined	Segments selectable as no-execute			
		Pages selectable as user/supervisor and read-only or guarded			
		Blocks selectable as user/supervisor and read-only or guarded			
Page history	Architecturally defined	Referenced and changed bits defined and maintained			
Page address	Architecturally defined	Translations stored as PTEs in hashed page tables in memory			
translation		Page table size determined by mask in SDR1 register			
TLBs	Architecturally defined	Instructions for maintaining TLBs (tlbie and tlbsync instructions in MPC7451)			
	MPC7451-specific	128-entry, two-way set associative ITLB 128-entry, two-way set associative DTLB LRU replacement algorithm			
Segment descriptors	Architecturally defined	Stored as segment registers on-chip (two identical copies maintained)			
Page table search support—Hardware	MPC7451-specific	The MPC7451 can perform the table search operation in hardware (or software, as listed below).			
Page table search support—Software	MPC7451-specific	TLBMISS register (missed effective address) PTEHI and PTELO registers (contents of corresponding PTE)			
		Three MMU exceptions, defined: ITLB miss exception, DTLB miss on load exception, and DTLB miss on store (or store and C = 0) exception; MMU-related bits are set in SRR1 for these exceptions			
		tlbli rB instruction for loading ITLB entries tlbld rB instruction for loading DTLB entries			

5.1.1 Memory Addressing

A program references memory using the effective (logical) address computed by the processor when it executes a load, store, branch, or cache instruction, and when it fetches the next instruction. The effective address is translated to a physical address according to the procedures described in Chapter 7, "Memory Management," in *The Programming Environments Manual*, augmented with information in this chapter. The memory subsystem uses the physical address for the access.

For a complete discussion of effective address calculation, see Section 2.3.2.3, "Effective Address Calculation."

5.1.2 MMU Organization

Figure 5-1 shows the conceptual organization of a PowerPC MMU in a 32-bit implementation that generates 32-bit physical addresses. Note that it does not describe the specific hardware used to implement the memory management function for a particular processor. Processors may optionally implement on-chip TLBs, hardware support for the automatic search of the page tables for PTEs, and other hardware features (invisible to the system software) not shown. Also, the MPC7451 generates a 36-bit physical address which is not represented by the 32-bit physical address in Figure 5-1.

The instruction addresses are generated by the processor for sequential instruction fetches and addresses that correspond to a change of program flow. Data addresses are generated by load, store, and cache instructions.

As shown in Figure 5-1, when the default 32-bit physical addresses are generated, the high-order bits of the effective address, EA[0–19] (or a smaller set of address bits, EA[0–n], in the cases of blocks), are translated into physical address bits PA[0–19]. The low-order address bits, EA[20–31], are untranslated and are therefore identical for both effective and physical addresses. After translating the address, the MMU passes the resulting 32-bit physical address to the memory subsystem.

The MMUs record whether the translation is for an instruction or data access, whether the processor is in user or supervisor mode and, for data accesses, whether the access is a load or a store operation. The MMUs use this information to appropriately direct the address translation and to enforce the protection hierarchy programmed by the operating system. Section 4.3, "Exception Processing," describes the MSR that controls some of the critical functionality of the MMUs.

Figure 5-2 and Figure 5-3 contain the block diagrams of the IMMU and DMMU of the MPC7451 and shows how a 36-bit physical address is generated. Address bits EA[20–26] index into the on-chip instruction and data caches to select a cache set. The remaining physical address bits are then compared with the tag fields (comprised of bits PA[0–23]) of the two selected cache blocks to determine if a cache hit has occurred. In the case of a cache miss on the MPC7451, the instruction or data access is then forwarded to the L2 cache tags

MMU Overview

to check for an L2 cache hit. In case of a miss, the access is forwarded to the L3 interface tags to check for an L3 cache hit. In the case of an L3 cache miss, the access is forwarded to the bus interface unit.

Figure 5-2 and Figure 5-3 also show the two on-chip TLBs maintained by the MPC7451 that have the following characteristics:

- 128 entries, two-way set associative (64 x 2), LRU replacement
- Hardware or software table search operations and TLB reloads
- Hardware or software update of referenced (R) and changed (C) bits in the translation table
- 36-bit physical addresses

In the event of a TLB miss, the TLB entry must be loaded. The TLB is loaded automatically by the hardware or by the software table search algorithm, depending on the HID0[STEN] setting.

Figure 5-2 and Figure 5-3 show the detailed routing of addresses that are generated by the IMMU and DMMU respectively when 36-bit addressing (extended addressing) is used. In this case, EA[0–19] (or a smaller subset EA[0–n], in the case of blocks) are translated into physical address bits PA[0–23] and the low-order address bits, EA[20–31] are untranslated, but shifted down to comprise PA[24–35]. Also, in this case, EA[20–26] index into the on-chip caches so that PA[0–23] from the MMU can be compared with the tag fields (comprised of PA[0–23]) to determine if a cache hit has occurred.

Figure 5-3 shows the detailed routing of addresses for the MPC7445, MPC7447, MPC7455, and the MPC7457 that are generated by the DMMU when 36-bit addressing (extended addressing) is used. Also the extended block size is enabled so that the EA[0–19] is translated into physical address bits PA[0–23] and the low-order address bits, EA[20–31] are untranslated, but shifted down to comprise PA[24–35]. Also, in this case, additional BATs are available (DBAT4U to DBAT7L) for use. The same features, extended block size and additional BATs would be generated by the IMMU as well.




Figure 5-1. MMU Conceptual Block Diagram for a 32-bit Physical Address (Not the MPC7451)




Figure 5-2. MPC7451 Microprocessor IMMU Block Diagram, 36-Bit Physical Addressing




Figure 5-3. MPC7451 Microprocessor DMMU Block Diagram, 36-Bit Physical Addressing




Figure 5-4. MPC7445, MPC7447, MPC7455, and the MPC7457 Microprocessor DMMU Block Diagram with Extended Block Size and Additional BATs

5.1.3 Address Translation Mechanisms

Processors that implement the PowerPC architecture support the following types of address translation:

- Page address translation—Translates the page frame address for a 4-Kbyte page size
- Block address translation—Translates the block number for blocks that range in size from 128 Kbytes to 256 Mbytes (MPC7441, MPC7451) or 128 Kbytes to 4 GBytes (MPC7445, MPC7447, MPC7455, and the MPC7457).
- Real addressing mode—When address translation is disabled, therefore no translation is done and the physical address is identical to the effective address.

Figure 5-5 shows the three address translation mechanisms provided by the MMUs for 32-bit physical addressing and Figure 5-6 shows the same mechanism for 36-bit physical addressing. The segment descriptors shown in the figures control the page address translation mechanism. When an access uses page address translation, the appropriate segment descriptor is required. The appropriate segment descriptor is selected from the 16 on-chip segment registers by the four highest-order effective address bits.

A control bit in the corresponding segment descriptor then determines if the access is to memory (memory-mapped) or to the direct-store interface space (SRn[T]). Note that the direct-store interface was present in the architecture only for compatibility with existing I/O devices that used this interface. The MPC7451 does not support the direct-store interface (SRn[T] = 1). When an access is determined to be to the direct-store interface space, the MPC7451 takes a DSI exception if it is a data access (see Section 4.6.3, "DSI Exception (0x00300)"), and takes an ISI exception if it is an instruction access (see Section 4.6.4, "ISI Exception (0x00400)").

For memory accesses translated by a segment descriptor, the interim virtual address is generated using the information in the segment descriptor. Page address translation corresponds to the conversion of this virtual address into the 32-bit or 36-bit physical address used by the memory subsystem. In most cases, the physical address for the page resides in an on-chip TLB and is available for quick access. However, if the page address translation misses in the on-chip TLB, the MMU causes a search of the page tables in memory. Page tables can be searched by hardware using the virtual address information and a hashing function to locate the required physical address or the MPC7451 vectors to exception handlers that use software to search the page tables (if HID0[STEN] = 1).

Because blocks are larger than pages, there are fewer higher-order effective address bits to be translated into physical address bits (more low-order address bits (at least 17) are untranslated to form the offset into a block) for block address translation. Also, instead of segment descriptors and a TLB, block address translations use the on-chip BAT registers as a BAT array. If an effective address matches the corresponding field of a BAT register, the information in the BAT register is used to generate the physical address; in this case, the results of the page translation (occurring in parallel) are ignored.




Figure 5-5. Address Translation Types for 32-Bit Physical Addressing




Figure 5-6. Address Translation Types for 36-Bit Physical Addressing

When the processor generates an access, and the corresponding address translation enable bit in MSR is cleared (MSR[IR] = 0 or MSR[DR] = 0), the resulting physical address is identical to the effective address and all other translation mechanisms are ignored. Instruction address translation and data address translation are enabled by setting MSR[IR] and MSR[DR], respectively.

When extended addressing is enabled, HID0[XAEN] = 1, and the corresponding address translation bit in MSR is cleared (MSR[IR] = 0 or MSR[DR] = 0), the 36-bit physical address is formed by concatenating 4 leading zeros to the 32-bit effective address.

5.1.4 Memory Protection Facilities

In addition to the translation of effective addresses to physical addresses, the MMUs provide access protection of supervisor areas from user access and can designate areas of memory as read-only as well as no-execute or guarded. Table 5-2 shows the protection options supported by the MMUs for pages.

Option	User Read		User Write	Supervisor Read		Supervisor
Option	I-Fetch	Data	Oser Write	I-Fetch	Data	Write
Supervisor-only	_	_	_	V	V	$\sqrt{}$
Supervisor-only-no-execute	_	_	_	_	V	V
Supervisor-write-only	√	√	_	V	V	$\sqrt{}$
Supervisor-write-only-no-execute	_	√	_	_	V	$\sqrt{}$
Both (user/supervisor)	√	√	√	V	V	$\sqrt{}$
Both (user-/supervisor) no-execute	_	√	√	_	V	$\sqrt{}$
Both (user-/supervisor) read-only	√	√	_	V	V	_
Both (user/supervisor) read-only-no-execute	_	√	_	_	V	_

Table 5-2. Access Protection Options for Pages

The no-execute option provided in the segment register lets the operating system program determine whether instructions can be fetched from an area of memory. The remaining options are enforced based on a combination of information in the segment descriptor and the page table entry. Thus, the supervisor-only option allows only read and write operations generated while the processor is operating in supervisor mode (MSR[PR] = 0) to access the page. User accesses that map into a supervisor-only page cause an exception.

Finally, a facility in the VEA and OEA allows pages or blocks to be designated as guarded, preventing out-of-order accesses that may cause undesired side effects. For example, areas of the memory map used to control I/O devices can be marked as guarded so accesses do not occur unless they are explicitly required by the program.

For more information on memory protection, see the section, "Memory Protection Facilities" in Chapter 7, "Memory Management," in the *The Programming Environments Manual*.

5.1.5 Page History Information

The MMUs of processors that support the PowerPC architecture also define referenced (R) and changed (C) bits in the page address translation mechanism that can be used as history information relevant to the page. The operating system can use these bits to determine which areas of memory to write back to disk when new pages must be allocated in main

[√] Access permitted— Protection violation

memory. While these bits are initially programmed by the operating system into the page table, the architecture specifies that they can be maintained either by the processor hardware (automatically) or by some software-assist mechanism.

When loading the TLBs in hardware, the MPC7451 checks the state of the changed and referenced bits for the matched PTE. If the referenced bit is not set and the table search operation is initially caused by a load operation or by an instruction fetch, the MPC7451 automatically sets the referenced bit in the translation table. Similarly, if the table search operation is caused by a store operation and either the referenced bit or the changed bit is not set, the hardware automatically sets both bits in the translation table. In addition, when the address translation of a store operation hits in the DTLB, the MPC7451 checks the state of the changed bit. If the bit is not already set, the hardware automatically updates the DTLB and the translation table in memory to set the changed bit. For more information, see Section 5.4.2, "Page History Recording."

When software table searching is enabled (HID0[STEN] = 1), the software table search routines used by the MPC7451 can set the R bit when a PTE is accessed. Also, the MPC7451 causes an exception (to vector to the software table search routines) when the C bit in the TLB is cleared but a store occurs, allowing the corresponding PTE to be updated by software.

5.1.6 General Flow of MMU Address Translation

The following sections describe the general flow used by processors that implement the PowerPC architecture, to translate effective addresses to physical addresses. There are three types of addressing translations used by the PowerPC architecture, page address, block address, and real addressing mode. Two sizes of physical addresses, 32-bit or 36-bit, can be generated depending on whether extended addressing is enabled (HID0[XAEN] = 1). Details for how an effective address is translated to a 32-bit physical address is described in Chapter 7, "Memory Management," in the *The Programming Environments Manual*. The following sections describe the differences in address translation for an extended physical address (36-bits).

5.1.6.1 Real Addressing Mode and Block Address Translation Selection

When an instruction or data access is generated and the corresponding instruction or data translation is disabled (MSR[IR] = 0 or MSR[DR] = 0), real addressing mode is used (physical address equals effective address) and the access continues to the memory subsystem as described in Section 5.2, "Real Addressing Mode."

Figure 5-7 shows the flow the MMUs use in determining which translation to select: real addressing mode, block address, or page address.





Figure 5-7. General Flow in Selection of which Address Translation to Use

Note that if the BAT array search results in a hit, the access is qualified with the appropriate protection bits. If the access violates the protection mechanism, an exception (ISI or DSI exception) is generated.

5.1.6.2 Page Address Translation Selection

If address translation is enabled and the effective address information does not match a BAT array entry, the segment descriptor must be located. When the segment descriptor is located, the T bit in the segment descriptor selects whether the translation is to a page or to a direct-store segment as shown in Figure 5-8. The segment descriptor for an access is contained in one of 16 on-chip segment registers; effective address bits EA[0–3] select one of the 16 segment registers.

Note that the MPC7451 does not implement the direct-store interface, and accesses to these segments cause a DSI or ISI exception. In addition, Figure 5-8 also shows the way in which the no-execute protection is enforced; if the N bit in the segment descriptor is set and the access is an instruction fetch, the access is faulted as described in Section 5.4.3, "Page Memory Protection." Note that the figure shows the flow for these cases as described by the PowerPC OEA, and so the TLB references are shown as optional. Because the MPC7451 implements TLBs, these branches are valid and are described in more detail throughout this chapter.



^{- - -} Optional to the PowerPC architecture. Implemented in the MPC7451.

Figure 5-8. General Flow of Page Translation

^{*} In the case of instruction accesses, causes ISI exception.

If SR[T] = 0, page address translation is selected. The information in the segment descriptor is then used to generate the 52-bit virtual address. The virtual address is then used to identify the page address translation information (stored as page table entries (PTEs) in a page table in memory). For increased performance, the MPC7451 has two on-chip TLBs to cache recently used translations on-chip.

If an access hits in the appropriate TLB, page translation succeeds and the physical address bits are forwarded to the memory subsystem. If the required translation is not resident, the MMU performs a search of the page table. In this case, the MPC7451 either initiates a search of the page table in hardware or the MPC7451 traps to one of three exception handlers for the system software to perform the page table search (if HID0[STEN] = 1). If the required PTE is found, a TLB entry is allocated and the page translation is attempted again. This time, the TLB is guaranteed to hit. When the translation is located, the access is qualified with the appropriate protection bits. If the access causes a protection violation, either an ISI or DSI exception is generated.

If the PTE is not found by the table search operation, a page fault condition exists and an ISI or DSI exception occurs so software can handle the page fault.

5.1.7 MMU Exceptions Summary

To complete any memory access, the effective address must be translated to a physical address. As specified by the architecture, an MMU exception condition occurs if this translation fails for one of the following reasons:

- Page fault—There is no valid entry in the page table for the page specified by the effective address (and segment descriptor) and there is no valid BAT translation.
- An address translation is found but the access is not allowed by the memory protection mechanism.

Additionally, because the MPC7451 can use software to perform table search operations, the processor also takes an exception when HID0[STEN] = 1 and:

- There is a miss in the corresponding (instruction or data) TLB, or
- The page table requires an update to the changed (C) bit.

The state saved by the processor for each of these exceptions contains information that identifies the address of the failing instruction. Refer to Chapter 4, "Exceptions," for a more detailed description of exception processing.

When software table searching is selected, a page fault condition (PTE not found in the page tables in memory) is detected by the software that performs the table search operation (and not the MPC7451 hardware). Therefore, it does not cause a MPC7451 exception in the strictest sense in that exception processing as described in Chapter 4, "Exceptions," does not occur. However, in order to maintain architectural compatibility with software written for other devices that implement the PowerPC architecture, the software that detects this condition should synthesize an exception by setting the appropriate bits in the DSISR or

SRR1 and branching to the ISI or DSI exception handler. Refer to Section 5.5.5, "Implementation-Specific Software Table Search Operation," for more information and examples of this exception software. The remainder of this chapter assumes that the table search software emulates this exception and refers to this condition as an exception.

The translation exception conditions defined by the OEA for 32-bit implementations cause either the ISI or the DSI exception to be taken as shown in Table 5-3.

Table 5-3. Translation Exception Conditions

Condition	Description	Exception		
Page fault (no PTE found)	No matching PTE found in page tables (and no matching BAT array entry)	I access: ISI exception ¹ SRR1[1] = 1		
		D access: DSI exception ¹ DSISR[1] =1		
Block protection violation	Conditions described for block in "Block Memory Protection" in Chapter 7, "Memory	I access: ISI exception SRR1[4] = 1		
	Management," in The Programming Environments Manual."	D access: DSI exception DSISR[4] =1		
Page protection violation	Conditions described for page in "Page Memory Protection" in Chapter 7, "Memory	I access: ISI exception ² SRR1[4] = 1		
	Management," in The Programming Environments Manual.	D access: DSI exception ² DSISR[4] =1		
No-execute protection violation	Attempt to fetch instruction when SR[N] = 1	ISI exception SRR1[3] = 1		
Instruction fetch from direct-store segment	Attempt to fetch instruction when SR[T] = 1	ISI exception SRR1[3] =1		
Data access to direct-store segment (including floating-point accesses)	Attempt to perform load or store (including FP load or store) when SR[T] = 1	DSI exception DSISR[5] =1		
Instruction fetch from guarded memory	Attempt to fetch instruction when MSR[IR] = 1 and either matching xBAT[G] = 1, or no matching BAT entry and PTE[G] = 1	ISI exception SRR1[3] =1		

¹ The MPC7451 hardware vectors to these exceptions automatically when HID0[STEN] = 0. When HID0[STEN] = 1, it is assumed that the software that performs the table search operations vectors to these exceptions and sets the appropriate bits when a page fault condition occurs.

In addition to the translation exceptions, there are other MMU-related conditions (some of them defined as implementation-specific, and therefore not required by the architecture) that can cause an exception to occur in the MPC7451. These exception conditions map to processor exceptions as shown in Table 5-4. For example, the MPC7451 also defines three exception conditions to support software table searching. The only exception conditions that occur when MSR[DR] = 0 are the conditions that cause an alignment exception for data accesses.

² The table search software can also vector to these exception conditions.

For more detailed information about the conditions that cause an alignment exception (in particular for string/multiple instructions), see Section 4.6.6, "Alignment Exception (0x00600)."

Note that some exception conditions depend upon whether the memory area is set up as write-though (W = 1) or cache-inhibited (I = 1). These bits are described fully in "Memory/Cache Access Attributes," in Chapter 5, "Cache Model and Memory Coherency," of *The Programming Environments Manual*. Refer to Chapter 4, "Exceptions," in this book and to Chapter 6, "Exceptions," in *The Programming Environments Manual* for a complete description of the SRR1 and DSISR bit settings for these exceptions.

Even though for data accesses, the MPC7451 LSU initiates out-of-order accesses, the MMU prevents the changed bit in the PTE from being updated erroneously in these cases, but the LRU algorithm is updated. The MMU does not initiate exception processing for any exception conditions until the instruction that caused the exception is the next instruction to be retired. Also, the MPC7451 MMU does not initiate a search operation due to a TLB miss (including misses for **dcbt**, **dst**, and **dstst**) until the request is required by the program flow.

Table 5-4. Other MMU Exception Conditions

Condition	Description	Exception
TLB miss for an instruction fetch (HID0[STEN] = 1)	No matching entry found in IBAT or ITLB	ITLB miss exception. For details on other bits set for this exception, see Section 4.6.15, "TLB Miss Exceptions."
TLB miss for a data load access (HID0[STEN] = 1)	No matching entry found in DBAT or DTLB for data load access	DTLB miss on load exception For details on other bits set for this exception, see Section 4.6.15, "TLB Miss Exceptions."
TLB miss for a data store access, or data store access and C = 0 (HID0[STEN] = 1)	No matching entry found in DBAT or DTLB for data store access, or matching DLTB entry has C = 0 and the PTE's C bit must be set due to a data store operation	DTLB miss on store exception SRR1[11] =0 For details on the bits set for this exception, see Section 4.6.15, "TLB Miss Exceptions."
		DTLB hit on store exception with data store access and Cb= 0 SRR1[11] =1 For details on the bits sets during the exception, see Section 4.6.15, "TLB Miss Exceptions."
dcbz with W = 1 or I = 1	dcbz instruction to write-through or cache-inhibited segment or block	Alignment exception (not required by architecture for this condition)
Iwarx, stwcx., eciwx, or ecowx instruction to direct-store segment	Reservation instruction or external control instruction when SR[T] =1	DSI exception DSISR[5] =1
Floating-point load or store to direct-store segment	FP memory access when SR[T] =1	See data access to direct-store segment in Table 5-3.

Table 5-4. Other MMU Exception Conditions (continued)

Condition	Description	Exception	
Load or store that results in a direct-store error	Does not occur in MPC7451	Does not apply	
eciwx or ecowx attempted when external control facility disabled	eciwx or ecowx attempted with EAR[E] = 0	DSI exception DSISR[11] = 1	
Imw, stmw, Iswi, Iswx, stswi, or stswx instruction attempted in little-endian mode	Imw, stmw, Iswi, Iswx, stswi, or stswx instruction attempted while MSR[LE] = 1	Alignment exception	
Operand misalignment	Translation enabled and a floating-point load/store, stmw, stwcx., Imw, Iwarx, eciwx, or ecowx instruction operand is not word-aligned	Alignment exception (some of these cases are implementation-specific). See Section 2.2.3, "Alignment and Misaligned Accesses."	

5.1.8 MMU Instructions and Register Summary

The MMU instructions and registers allow the operating system to set up the block address translation areas and the page tables in memory.

Note that because the implementation of TLBs is optional, the instructions that refer to these structures are also optional in the architecture. However, as these structures serve as caches of the page table, the architecture specifies a software protocol for maintaining coherency between these caches and the tables in memory whenever the tables in memory are modified. When the tables in memory are changed, the operating system purges these caches of the corresponding entries, allowing the translation caching mechanism to refetch from the tables when the corresponding entries are required.

Note that the MPC7451 implements all TLB-related instructions except **tlbia**, which is treated as an illegal instruction.

Because the MMU specification for processors that implement the PowerPC architecture is so flexible, it is recommended that the software using these instructions and registers be encapsulated into subroutines to minimize the impact of migrating across the family of implementations.

Table 5-5 summarizes MPC7451 instructions that specifically control the MMU. For more detailed information about the instructions, refer to Chapter 2, "Programming Model," in this book and Chapter 8, "Instruction Set," in *The Programming Environments Manual*.

Table 5-5. MPC7451 Microprocessor Instruction Summary—Control MMUs

Instruction	ruction Description		
PowerPC Instructions			
mtsr SR,rS	Move to Segment Register SR[SR#]← rS		

Table 5-5. MPC7451 Microprocessor Instruction Summary—Control MMUs

Instruction	Description
mtsrin rS,rB	Move to Segment Register Indirect SR[rB[0–3]]←rS
mfsr rD,SR	Move from Segment Register rD←SR[SR#]
mfsrin rD,rB	Move from Segment Register Indirect rD←SR[rB[0–3]]
	PowerPC Optional Instructions
tlbie rB	TLB Invalidate Entry For effective address specified by rB, TLB[V]←0 The tlbie instruction invalidates all TLB entries indexed by the EA, and operates on both the instruction and data TLBs simultaneously invalidating four TLB entries. The index corresponds to EA[14–19]. In addition, execution of this instruction causes all entries in the congruence class corresponding to the EA to be invalidated in the other processors attached to the same bus. Software must ensure that instruction fetches or memory references to the virtual pages specified by the tlbie instruction have been completed prior to executing the tlbie instruction.
tlbsync	TLB Synchronize Synchronizes the execution of all other tlbie instructions in the system. Specifically, this instruction causes a global (M = 1) TLBSYNC address-only transaction (TT[0–4] = 01001) on the bus. The TLBSYNC transaction terminates normally (without a retry) when all processors on the bus have completed pending TLB invalidations. See Section 5.4.4.2, "TLB Invalidation," for more detailed information on the tlbsync instruction.
	Implementation-Specific Instructions ¹
tlbld	Load Data TLB Entry Loads the contents of the PTEHI and PTELO registers into the DTLB; used for software table searching.
tlbli	Load Instruction TLB Entry Loads the contents of the PTEHI and PTELO registers into the ITLB; used for software table searching.

These instructions are MPC7450-, MPC7441/MPC7451-, MPC7445/MPC7455-, MPC7447/MPC7457-specific.

Table 5-6 summarizes the registers that the operating system uses to program the MPC7451 MMUs. These registers are accessible to supervisor-level software only with the **mtspr** and **mfspr** instructions. The PowerPC registers are described in Chapter 2, "Register Set," in *The Programming Environments Manual*. For MPC7451-specific registers, see Chapter 2, "Programming Model," of this book.

Table 5-6. MPC7451 Microprocessor MMU Registers

Register	Description	
PowerPC Registers		
Segment registers (SR0–SR15)	The sixteen 32-bit segment registers are present only in 32-bit implementations of the PowerPC architecture. The fields in the segment register are interpreted differently depending on the value of bit 0. The segment registers are accessed by the mtsr , mtsrin , mfsr , and mfsrin instructions.	
BAT registers (IBAT0U-IBAT3U, IBAT0L-IBAT3L, DBAT0U-DBAT3U, and DBAT0L-DBAT3L)	There are 16 BAT registers, organized as four pairs of instruction BAT registers (IBAT0U–IBAT3U paired with IBAT0L–IBAT3L) and four pairs of data BAT registers (DBAT0U–DBAT3U paired with DBAT0L–DBAT3L). These are special-purpose registers that are accessed by the mtspr and mfspr instructions.	
SDR1	The SDR1 register specifies the variables used in accessing the page tables in memory. This special-purpose register is accessed by the mtspr and mfspr instructions.	
	Implementation-Specific Registers	
Only MPC7445-, MPC7447, MPC7455-, and MPC7457-specific: additional BAT registers (IBAT4U-IBAT7U, IBAT4L-IBAT7L, DBAT4U-DBAT7U, and DBAT4L-DBAT7L) ¹	There are 16 additional BAT registers for the MPC7445, MPC7447, MPC7455, and the MPC7457, organized as four pairs of instruction BAT registers (IBAT4U–IBAT7U paired with IBAT4L–IBAT7L) and four pairs of data BAT registers (DBAT4U–DBAT7U paired with DBAT4L–DBAT7L). These are special-purpose registers that are accessed by the mtspr and mfspr instructions.	
SPRG4-SPRG7	The SPRG4–7 provide additional registers to be used by system software for software table searching.	
TLBMISS ²	When software table searching is enabled (HID0[STEN] = 1), and a TLB miss exception occurs, the effective address (EA[0–30]) of the instruction or data access that requires the table search is saved in the TLBMISS register.	
PTEHI ²	When software table searching is enabled (HID0[STEN] = 1), and a TLB miss exception occurs, the fields of the PTEHI register are loaded automatically with the corresponding SR[VSID] information, and the API of the missed address. The PTEHI register is also used by the tlbli and tlbld instructions.	
PTELO ²	When software table searching is enabled (HID0[STEN] = 1), and a TLB miss exception occurs, software determines the lower 32 bits of the PTE and places those bits in the PTELO register. The PTELO register is also used by the tlbli and tlbld instructions.	

¹ Only MPC7445/MPC7455- and MPC7447/MPC7457-specific

5.2 Real Addressing Mode

Real addressing is used when either MSR[IR] = 0 or MSR[DR] = 0, and an instruction or data access occurs, respectively. In this case, the default WIMG bits (0b0011) cause data accesses to be considered cacheable (I = 0) and thus load and store accesses are weakly ordered. This is the case even if the data cache is disabled in the HIDO register (as it is out of hard reset). If I/O devices require load and store accesses to occur in strict program order

² These registers are MPC7441/MPC7451-, MPC7445/MPC7455-, MPC447/MPC7457-specific.

(strongly ordered), translation must be enabled so that the corresponding I bit can be set. Note also, that the G bit must be set to ensure that the accesses are strongly ordered. For instruction accesses, the default memory access mode bits (WIMG) are also 0b0011. That is, instruction accesses are considered cacheable (I = 0), and the memory is guarded. Again, instruction accesses are considered cacheable even if the instruction cache is disabled in the HID0 register (as it is out of hard reset). The W and M bits have no effect on the instruction cache.

For information on the synchronization requirements for changes to MSR[IR] and MSR[DR], refer to Section 2.3.2.4, "Synchronization," in this book, and "Synchronization Requirements for Special Registers and for Lookaside Buffers" in Chapter 2, "Register Set," in the *Programming Environments Manual*.

5.2.1 Real Addressing Mode—32-Bit Addressing

If address translation is disabled (MSR[IR] = 0 or MSR[DR] = 0) and extended addressing is disabled (HID0[XAEN] = 0), for a particular access, the effective address is treated as the 32-bit physical address and is passed directly to the memory subsystem as described in the "Real Addressing Mode" section in Chapter 7, "Memory Management," of the *Programming Environments Manual*. In this case only PA[4–35] bit are used and the PA[0–3] bit are cleared.

5.2.2 Real Addressing Mode—Extended Addressing

When address translation is disabled (MSR[IR] = 0 or MSR[DR] = 0) and extended addressing is enabled (HID0[XAEN] = 1), the 36-bit physical address is generated by having the system software add 4 leading zeros to the 32-bit effective address. Figure 5-6 shows how an effective address is converted to a 36-bit physical address for real addressing mode address translation.

5.3 Block Address Translation

The block address translation (BAT) mechanism in the OEA provides a way to map ranges of effective addresses larger than a single page into contiguous areas of physical memory. Such areas can be used for data that is not subject to normal virtual memory handling (paging), such as a memory-mapped display buffer or an extremely large array of numerical data.

Block address translation in the MPC7451 is described in the "Block Address Translation" section in Chapter 7, "Memory Management," of the *Programming Environments Manual* for a 32-bit physical address. However, the information that is modified to allow for 36-bit physical addressing is described in the following sections.

The MPC7451 BAT registers are not initialized by the hardware after the power-up or reset sequence. Consequently, all valid bits in both instruction and data BAT areas must be

Block Address Translation

explicitly cleared before setting any BAT area for the first time and before enabling translation. Also, note that software must avoid overlapping blocks while updating a BAT area or areas. Even if translation is disabled, multiple BAT area hits (with the valid bits set) can corrupt the remaining portion (any bits except the valid bits) of the BAT registers.

Thus, multiple BAT hits (with valid bits set) are considered a programming error whether translation is enabled or disabled, and can lead to unpredictable results if translation is enabled, (or if translation is disabled, when translation is eventually enabled). For the case of unused BATs (if translation is to be enabled) it is sufficient precaution to simply clear the valid bits of the unused BAT entries.

5.3.1 BAT Register Implementation of BAT Array—Extended Addressing

The BAT array is comprised of four entries used for instruction accesses and four entries used for data accesses. The BAT array maintains the address translation information for 8 blocks of memory. When using the MPC7445, MPC7447, MPC7455, or the MPC7457 because of the additional 8 BAT registers, the BAT array maintains address translation information for 16 blocks of memory. Each BAT array entry consists of a pair of BAT registers—an upper and a lower BAT register for each entry. The BAT registers are accessed with the **mtspr** and **mfspr** instructions and are only accessible to supervisor-level programs. See Appendix F, "Simplified Mnemonics," in *The Programming Environments Manual* for a list of simplified mnemonics for use with the BAT registers. The block is defined by a pair of SPRs (upper and lower BAT registers) that contain the effective and physical addresses for the block.

The format and bit definitions of the upper and lower BAT registers for extended addressing are shown in Figure 5-10 and Figure 5-11, respectively. The upper BAT register format is the same as that for 32-bit addressing as shown in Figure 5-9. When using the MPC7445, MPC7447, MPC7455, or the MPC7457, the extended block length (XBL) for the BATs replaces BATU[15–18] reserved field, as shown in Figure 5-10. When extended addressing is used, the lower BAT contains the new BXPN and BX fields that comprise the extended physical page number.





Figure 5-9. Format of Upper BAT Register (BATU)—Extended Addressing for the MPC7441 and the MPC7451



Figure 5-10. Format of Upper BAT Register (BATU)—Extended Block Size for the MPC7445, MPC7447, MPC7455, or the MPC7457



¹ W and G bits are not defined for IBAT registers. Attempting to write to these bits causes boundedly undefined results.

Figure 5-11. Format of Lower BAT Register (BATL)—Extended Addressing

The BAT registers contain the effective-to-physical address mappings for blocks of memory. This mapping information includes the effective address bits that are compared with the effective address of the access, the memory/cache access mode bits (WIMG), and the protection bits for the block. In addition, the size of the block and the starting address of the block are defined by the block physical page number (BRPN) and block size mask (BL) fields.

Table 5-7 describes the bits in the upper and lower BAT registers. Note that the W and G bits are defined for BAT registers that translate data accesses (DBAT registers); attempting to write to the W and G bits in IBAT registers causes boundedly undefined results.

Table 5-7. BAT Registers—Field and Bit Descriptions for Extended Addressing

Upper/Lower BAT ¹	Bits	Name	Description
Upper BAT Register	0–14	BEPI	Block effective page index. This field is compared with high-order bits of the effective address to determine if there is a hit in that BAT array entry.
(BAT <i>n</i> U)	15–18	_	Reserved on the MPC7441 and the MPC7451.
		XBL ²	Extended block length. This XBL field is used only by the MPC7445, MPC7447, MPC7455, and the MPC7557 to lengthen the block size. 0 When HID0[XBBSEN] is cleared at startup, BATnU[15–18] are always cleared, (0b0000), and extended BAT block size translation does not occur. 1 When HID0[XBBSEN] is set at startup, the extended BAT block size is enabled and bits BATU[15–18] become the 4 MSBs of the extended 15-bit BL field (BATU[15–29]). This allows for extended BAT block sizes of 512MB, 1 GB, 2GB, and 4 GB. If HID0[XBBSEN] is set at startup and then cleared after startup, the XBL bits will not clear but stay the same as they were set at startup. Values for the extended block length mask are listed in Table 5-9.
	19–29	BL	Block length. BL is a mask that encodes the size of the block. Values for this field are listed in Table 5-8
	30	Vs	Supervisor mode valid bit. This bit interacts with MSR[PR] to determine if there is a match with the effective address. For more information, see the section, "Recognition of Addresses in BAT Arrays," in <i>The Programming Environments Manual</i> .
	31	Vp	User mode valid bit. This bit also interacts with MSR[PR] to determine if there is a match with the effective address. For more information, see the section, "Recognition of Addresses in BAT Arrays," in <i>The Programming Environments Manual</i> .

Table 5-7. BAT Registers—Field and Bit Descriptions for Extended Addressing

Upper/Lower BAT ¹	Bits	Name	Description
Lower BAT Register	0–14	BRPN	Block physical page number. This field is used in conjunction with the BL field to generate high-order bits of the physical address of the block.
(BAT <i>n</i> L)	15–19	_	Reserved
	20–22	BXPN ³	Block extended physical page number (BXPN). This field comprises bits 0–2 of the physical address.
	23–24	_	Reserved
	25–28	WIMG	Memory/cache access mode bits W Write-through I Caching-inhibited MMemory coherence G Guarded Attempting to write to the W and G bits in IBAT registers causes boundedly-undefined results. For detailed information about the WIMG bits, see Section 3.3.1, "Memory/Cache Access Attributes (WIMG Bits)."
	29	BX ³	Block extended physical page number (BX). This field comprises bit 3 of the physical address.
	30–31	PP	Protection bits for block. This field determines the protection for the block as described in the section, Block Memory Protection," in <i>The Programming Environments Manual</i> .

¹ A context synchronizing instruction must follow a mtspr.

BAT*n* registers can be accessed with **mtspr** and **mfspr**. For synchronization requirements on the BAT*n* registers see Table 2-33.

The BL field in the upper BAT register is a mask that encodes the size of the block. Table 5-8 defines the bit encoding for the BL field of the upper BAT register (the same as for 32-bit physical addressing on the MPC7441 and the MPC7451).

Table 5-8. Upper BAT Register Block Size Mask Encoding

Block Size	BATU[BL] Encoding
128 Kbytes	000 0000 0000
256 Kbytes	000 0000 0001
512 Kbytes	000 0000 0011
1 Mbyte	000 0000 0111
2 Mbytes	000 0000 1111
4 Mbytes	000 0001 1111
8 Mbytes	000 0011 1111

² Specific bits are only for the MPC7445, MPC7447, MPC7455, and MPC7457

³ MPC7450, MPC7441/MPC7451, MPC7445/MPC7455-specific bits

Block Size	BATU[BL] Encoding
16 Mbytes	000 0111 1111
32 Mbytes	000 1111 1111
64 Mbytes	001 1111 1111
128 Mbytes	011 1111 1111

256 Mbytes

Table 5-8. Upper BAT Register Block Size Mask Encoding (continued)

Only the values shown in Table 5-8 are valid for BL. An effective address is determined to be within a BAT area if the appropriate bits (determined by the BL field) of the effective address match the value in the BEPI field of the upper BAT register and if the appropriate valid bit (Vs or Vp) is set. Note that for an access to occur, the protection bits (PP bits) in the lower BAT register must be set appropriately, as described and defined in Chapter 7, "Memory Management," in *The Programming Environments Manual*.

111 1111 1111

The number of zeros in the BL field determines the bits of the effective address that are used in the comparison with the BEPI field to determine if there is a hit in that BAT array entry. The right most bit of the BL field is aligned with bit 14 of the effective address; bits of the effective address corresponding to ones in the BL field are then cleared to zero for the comparison.

The value loaded into the BL field determines both the size of the block and the alignment of the block in both effective address space and physical address space. The values loaded into the BEPI and BRPN fields must have at least as many low-order zeros as there are ones in BL. Otherwise, the results are undefined.

5.3.2 Block Physical Address Generation—Extended Addressing

When extended addressing is enabled (HID0[XAEN] = 1) and the block protection mechanism validates the access, then a 36-bit physical address is formed as shown in Figure 5-12. Bits in the effective address corresponding to ones in the BL field, concatenate with the 17 low-order bits of the effective address, and form the offset within the block of memory defined by the BAT array entry. Bits in the effective address corresponding to zeros in the BL field are then logically ORed with the corresponding bits in the BRPN field to form the next high-order bits of the physical address. The highest-order four bits of the BRPN field (BATL[0-3]) form bits 4–7 of the physical address (PA[4–7]). Finally, the four extended address bits from BATL[BXPN] and BATL[BX] are concatenated to form the highest-order four bits of the physical address (PA[0-2] and PA[3], respectively.

Figure 5-12 shows how a block physical address is generated for extended addressing.




Figure 5-12. Block Physical Address Generation—Extended Addressing

5.3.2.1 Block Physical Address Generation with an Extended BAT Block Size

On the MPC7445, MPC7447, MPC7455, and the MPC7457, when the extended BAT block size is enabled (HID0[XBBSEN]=1) the BAT block size is increased through the XBL field in the Upper BAT register, as shown in Figure 5-10. This allows for extended BAT block sizes of 512MB, 1 GB, 2GB, and 4 GB. If HID0[XBBSEN] is set at startup and then cleared after startup, the XBL bits do not clear but stay the same as they were set at startup. The BL field is extended to 15 bits, with the XBL bits becoming the 4 most significant bits (MSBs) for the block size. The encoding for the extended BL field are shown in Table 5-9.

Table 5-9. Upper BAT Register Block Size Mask Encoding when the Extended Block Size is Enabled (HID0[XBBSEN] = 1)

Block Size	BATU[XBL + BL] Encoding
128 Kbytes	000 0000 0000 0000
256 Kbytes	000 0000 0000 0001
512 Kbytes	000 0000 0000 0011
1 Mbyte	000 0000 0000 0111
2 Mbytes	000 0000 0000 1111
4 Mbytes	000 0000 0001 1111
8 Mbytes	000 0000 0011 1111
16 Mbytes	000 0000 0111 1111
32 Mbytes	000 0000 1111 1111
64 Mbytes	000 0001 1111 1111
128 Mbytes	000 0011 1111 1111
256 Mbytes	000 0111 1111 1111
512 Mbytes	000 1111 1111 1111
1 Gbytes	001 1111 1111 1111
2 Gbytes	011 1111 1111 1111
4 Gbytes	111 1111 1111 1111

Only the values shown in Table 5-9 are valid for an extended 15-bit BL field. An effective address is determined to be within a BAT area if the appropriate bits (determined by the XBL and BL fields) of the effective address match the value in the 15-bit BEPI field of the upper BAT register and if the appropriate valid bit (Vs or Vp) is set.

The number of zeros in the extended BL field determines the bits of the effective address that are used in the comparison with the BEPI field to determine if there is a hit in that BAT array entry. The right most bit of the BL field is still aligned with bit 14 of the effective address; bits of the effective address corresponding to ones in the BL field are then cleared to zero for the comparison.

The value loaded into the BL field determines both the size of the block and the alignment of the block in both effective address space and physical address space. The values loaded into the BEPI and BRPN fields must have at least as many low-order zeros as there are ones in BL, otherwise the results are undefined.

Figure 5-13 shows how a block physical address is generated for an extended block size with extended addressing (36-bit physical address).




Figure 5-13. Block Physical Address Generation—Extended Block Size for a 36-bit Physical Address

5.3.3 Block Address Translation Summary—Extended Addressing

Figure 5-14 is an expansion of the 'BAT Array Hit' branch of Figure 5-7 and shows the translation of address bits when extended addressing is enabled (HID0[XAEN] = 1) so that a 36-bit physical address is generated. Extended address bits from the lower BAT register are concatenated to the highest order bits of the physical address. Note that the figure does not show when many of the exceptions in Table 5-3 are detected or taken as this is implementation-specific. For further details on memory protection violations see the section, "Block Memory Protection," of *The Programming Environments Manual*.




Figure 5-14. Block Address Translation Flow—Extended Addressing

In the MPC7445, MPC7447, MPC7455, and the MPC7457, Figure 5-15 shows translation of address bits when the extended block size in enabled (HID0[XBBSEN]=1) and extended addressing is enabled (HID0[XAEN] = 1). In this case all 15 bits of the effective address are compared with the BEPI field to determine if there is a hit in the BAT array. Once a match has been found, the physical address is generated by using all the bits in the effective address that correspond to zeros in the BL field. The result is then logically ORed with the BRPN field to form bits 4–18 of the physical address.




Figure 5-15. Block Address Translation Flow—Extended Block Size for a 36-bit Physical Address

5.4 Memory Segment Model

The MPC7451 adheres to the memory segment model as defined in Chapter 7, "Memory Management," in *The Programming Environments Manual* for 32-bit implementations. Memory in the PowerPC OEA is divided into 256-Mbyte segments. This segmented memory model provides a way to map 4-Kbyte pages of effective addresses to 4-Kbyte pages in physical memory (page address translation), while providing the programming flexibility afforded by a large virtual address space (52 bits).

The segment/page address translation mechanism may be superseded by the block address translation (BAT) mechanism described in Section 5.3, "Block Address Translation." If there is not a BAT hit, the page address translation proceeds in the following two steps:

- 1. From effective address to the virtual address (that never exists as a specific entity but can be considered to be the concatenation of the virtual page number and the byte offset within a page)
- 2. From virtual address to physical address

Memory Segment Model

The following subsections highlight those areas of the memory segment model defined by the OEA that are specific to the MPC7451 as well as modifications that apply for extended 36-bit physical addressing. The memory segment model for 32-bit physical addressing is as described in Chapter 7, "Memory Management," in *The Programming Environments Manual*.

5.4.1 Page Address Translation Overview

A page address translation overview for 32-bit physical addresses is provided in the section, "Page Address Translation Overview," of *The Programming Environments Manual*. The following sections highlight the differences for 36-bit physical addressing. The general flow for page address translation is as shown in Figure 5-16. The effective address, EA[0–3], is used to find the correct segment descriptor in the segment registers. The segment descriptor is then used to generate the 52-bit virtual address (VA). The MMU then fetches the page table entry (PTE) from the virtual address. If the PTE is not found in the tables then a hardware or software page table search is performed. The following subsections describe the details of how page address translation is performed for an extended 36-bit physical address.

The translation of an effective address to an extended physical address is shown in Figure 5-16. Note that in the process of translating the physical address, a 52-bit virtual address is generated and that is used to find the PTE in the on-chip TLB or through a hardware or software table search operation. The physical address translation is as follows:

- Bits 0–3 of the effective address comprise the segment register number used to select a segment descriptor, from that the virtual segment ID (VSID) is extracted.
- Bits 4–19 of the effective address bits correspond to the page number within the segment. EA[4–9] defines the abbreviated page index (API), and EA[10–13] define the extended API (EAPI) bits in the PTE. EA[4–19] are concatenated with the VSID from the segment descriptor to form the virtual page number (VPN). The VPN is used to search for the PTE in either an on-chip TLB or the page table. The PTE then provides the physical page number (RPN) and the extended page number bits (XPN and X). The XPN and X fields of the page table entry (PTE) provide the extra bits for the extended physical page number. These become the most significant bits of the 36-bit physical address (PA[0–3]).
- Bits 20–31 of the effective address are the byte offset within the page; these are bits 24–35 of the physical address used to access memory.




Figure 5-16. Generation of Extended 36-bit Physical Address for Page Address Translation

5.4.1.1 Segment Descriptor Definitions

The segment registers are defined the same for both 32-and 36-bit physical addressing. See the description of the segment register format in the "Segment Descriptor Format" section of Chapter 7, "Memory Management," in *The Programming Environments Manual*. The segment descriptors are 32 bits long and reside in one of the 16 on-chip segment registers. The fields in the segment register are interpreted differently depending on the value of the T bit. When T=1 (SRn[T]=1), the segment descriptor defines a direct-store segment; however, the MPC7451 does not support the direct-store interface. When an access is determined to be to the direct-store interface space, the MPC7451 takes a DSI exception if it is a data access (see Section 4.6.3, "DSI Exception (0x00300)"), and takes an ISI exception if it is an instruction access (see Section 4.6.4, "ISI Exception (0x00400)").

5.4.1.2 Page Table Entry (PTE) Definition—Extended Addressing

The definition of a page table entry for 32-bit physical addressing is as described in the section, "PTE Format," of Chapter 7, "Memory Management," in *The Programming Environments Manual*. The PowerPC OEA defines PTEs that are 64 bits in length. This section highlights the aspects of page address translation that are unique for 36-bit physical addresses.

Figure 5-17 shows the format of the two words that comprise a PTE for a 36-bit physical address (HID0[XAEN] = 1).




Figure 5-17. Page Table Entry Format—Extended Addressing

Table 5-10 lists the corresponding bit definitions for each word in a PTE as defined above.

Word	Bit	Name	Description
0	0	V	Entry valid (V = 1) or invalid (V = 0)
	1–24	VSID	Virtual segment ID
	25	Н	Hash function identifier
	26–31	API	Abbreviated page index
1	0–19	RPN	Physical page number
	20–22	XPN	Extended page number provides physical address bits 0-2.
	23	R	Referenced bit
	24	С	Changed bit
	25–28	WIMG	Memory/cache control bits
	29	Х	Extended page number provides physical address bit 3
	30–31	PP	Page protection bits

Table 5-10. PTE Bit Definitions

A PTE contains an abbreviated page index rather than the complete page index field because at least ten of the low-order bits of the page index are used in the hash function to select a PTEG address (PTEG addresses define the location of PTE). Therefore, these ten low-order bits are not repeated in the 8 PTEs of that PTEG. The XPN and X fields have been added to form the extended page number. When extended addressing is not enabled (HID0[XAEN] = 0), the four most significant bits of the physical address are zeros, regardless of the XPN and X values of a PTE.

5.4.2 Page History Recording

Referenced (R) and changed (C) bits in each PTE keep history information about the page. When hardware table searching is enabled, the history bits are maintained by a combination of the MPC7451 table search hardware and the system software. When software table searching is enabled, the history bits are maintained by a combination of the following:

- Table search software provided by the exception
- Exception model

The operating system uses the information in each PTE to determine which areas of memory to write back to disk when new pages must be allocated in main memory

Referenced and changed recording is performed only for accesses made with page address translation and not for translations made with the BAT mechanism or for accesses that correspond to direct-store (T = 1) segments. Furthermore, R and C bits are maintained only for accesses made while address translation is enabled (MSR[IR] = 1 or MSR[DR] = 1).

While these bits are initially programmed by the operating system into the page table, the architecture specifies that the R and C bits may be maintained either by the processor hardware (automatically) or by some software-assist mechanism that updates these bits when required. Software table searching is optional in the MPC7451. When software table searching is enabled (HID0[STEN] = 1), the software table search routines are responsible for setting the R bit when a PTE is accessed. Additionally, the MPC7451 also causes an exception (to vector to the software table search routines) when the C bit in the corresponding TLB entry (and PTE entry) requires updating.

In the MPC7451, the referenced and changed bits are updated as follows:

- For TLB hits, the C bit is updated according to Table 5-11.
- For TLB misses, when a table search operation is in progress to locate a PTE. The R and C bits are updated (set, if required) to reflect the status of the page based on this access.

Table 5-11. Table Search Operations to Update History Bits—TLB Hit Case

R and C bits in TLB Entry	Processor Action
00	Combination does not occur
01	Combination does not occur
10	Read: No special action Write: Table search operation required to update C. Causes a data TLB miss on store exception.
11	No special action for read or write

Table 5-11 shows that the status of the C bit in the TLB entry (in the case of a TLB hit) is what causes the processor to update the C bit in the PTE (the R bit is assumed to be set in the page tables if there is a TLB hit). Therefore, when software clears the R and C bits in

Memory Segment Model

the page tables in memory, it must invalidate the TLB entries associated with the pages whose referenced and changed bits were cleared.

In some previous implementations, the **dcbt** and **dcbtst** instructions execute only if there is a TLB/BAT hit or if the processor is in real addressing mode. In case of a TLB or BAT miss, these instructions are treated as no-ops and do not initiate a table search operation, and do not set either the R or C bits. In the MPC7451, the **dcbt**, **dcbtst**, and data stream touch instructions (**dst[t]** and **dstst[t]**) do cause a table search operation in the case of a TLB miss. However, they never cause the C bit to be set and a failed table search operation does not cause an exception.

As defined by the PowerPC architecture, the referenced and changed bits are updated as if address translation were disabled (real addressing mode). If these update accesses hit any of the on-chip caches, they are not seen on the external bus. If they miss in the on-chip caches, they are performed as typical cache line fill accesses on the bus (if the data cache is enabled), or as discrete read and write accesses (if the data cache is disabled).

5.4.2.1 Referenced Bit

The referenced (R) bit of a page is located in the PTE in the page table. Every time a page is referenced (with a read or write access) and the R bit is zero, the R bit is set in the page table. The OEA specifies that the referenced bit may be set immediately, or the setting may be delayed until the memory access is determined to be successful. Because the reference to a page is what causes a PTE to be loaded into the TLB, the referenced bit in all MPC7451 TLB entries is effectively always set. The processor never automatically clears the referenced bit.

The referenced bit is only a hint to the operating system about the activity of a page. At times, the referenced bit may be set although the access was not logically required by the program or even if the access was prevented by memory protection. Examples of this in systems include the following:

- Fetching of instructions not subsequently executed
- A memory reference caused by a speculatively executed instruction that is mispredicted
- Accesses generated by an **lswx** or **stswx** instruction with a zero length
- Accesses generated by an stwcx. instruction when no store is performed because a reservation does not exist
- Accesses that cause exceptions and are not completed

5.4.2.2 Changed Bit

The changed bit of a page is located both in the PTE in the page table and in the copy of the PTE loaded into the TLB (if a TLB is implemented, as in the MPC7451). Whenever a data store instruction is executed successfully, if the TLB search (for page address translation)

results in a hit, the changed bit in the matching TLB entry is checked. If the C bit is already set, it is not updated. If the TLB changed bit is 0, the MPC7451 initiates a table search operation to set the C bit in the corresponding PTE in the page table. The MPC7451 then reloads the TLB (with the C bit set). This occurs automatically when hardware table searching is enabled. When software table searching is enabled, the MPC7451 takes a data TLB miss on store exception for this case so that the software can perform the table search operation to set the C bit. Refer to Section 5.5.5, "Implementation-Specific Software Table Search Operation," for an example code sequence that handles these conditions.

The changed bit (in both the TLB and the PTE in the page tables) is set only when a store operation is allowed by the page memory protection mechanism and the store is guaranteed to be in the execution path (unless an exception, other than those caused by the sc, rfi, or trap instructions, occurs). Furthermore, the following conditions may cause the C bit to be set:

- The execution of an **stwcx.** instruction is allowed by the memory protection mechanism but a store operation is not performed.
- The execution of an **stswx** instruction is allowed by the memory protection mechanism but a store operation is not performed because the specified length is zero.
- The store operation is not performed because an exception occurs before the store is performed.

Again, note that the execution of the **dcbt**, **dcbtst** and data stream touch instructions (**dst[t]** and **dstst**[t]) never cause the C bit to be set.



Scenarios for Referenced and Changed Bit Recording 5.4.2.3

This section provides a summary of the model (defined by the PowerPC OEA) that is used by processors for maintaining the referenced and changed bits. In some scenarios, the bits are guaranteed to be set by the processor; in some scenarios, the architecture allows that the bits may be set (not absolutely required), and in some scenarios, the bits are guaranteed to not be set. Note that when the MPC7451 updates the R and C bits in memory, the accesses are performed as if MSR[DR] = 0 and G = 0 (that is, as nonguarded cacheable operations in that coherency is required—WIMG = 0010).

When software table searching is enabled, the MPC7451 does not maintain the R and C bits in hardware, and software assistance is required. In this case, the information in this section still applies, except that the software performing the updates is constrained to the rules described (that is, the software must set bits shown as guaranteed to be set and it must not set bits shown as guaranteed to not be set).

Table 5-12 defines a prioritized list of the R and C bit settings for all scenarios. The entries in the table are prioritized from top to bottom, such that a matching scenario occurring closer to the top of the table takes precedence over a matching scenario closer to the bottom of the table. For example, if an **stwcx.** instruction causes a protection violation and there is

Memory Segment Model

no reservation, the C bit is not altered, as shown for the protection violation case. Note that in the table, load operations include those generated by load instructions, by the **eciwx** instruction, and by the cache management instructions that are treated as a load with respect to address translation. Similarly, store operations include those operations generated by store instructions, by the **ecowx** instruction, and by the cache management instructions that are treated as a store with respect to address translation.

In the columns for the MPC7451, the combination of the MPC7451 itself and the software used to search the page tables described in Section 5.5.5, "Implementation-Specific Software Table Search Operation") is assumed. For more information, see "Page History Recording" of *The Programming Environments Manual*.

Table 5-12. Model for Guaranteed R and C Bit Settings

Priority		Causes Setting of R Bit		Causes Setting of C Bit	
	Scenario	OEA	MPC7451	OEA	MPC7451
1	No-execute protection violation	No	No	No	No
2	Page protection violation	Maybe	Yes	No	No
3	Out-of-order instruction fetch or load operation	Maybe	No	No	No
4	Out-of-order store operation. Would be required by the sequential execution model in the absence of system-caused or imprecise exceptions, or of floating-point assist exception for instructions that would cause no other kind of precise exception.	Maybe ¹	No	No	No
5	All other out-of-order store operations	Maybe ¹	No	Maybe ¹	No
6	Zero-length load (Iswx)	Maybe	No	No	No
7	Zero-length store (stswx)	Maybe ¹	No	Maybe ¹	No
8	Store conditional (stwcx.) that does not store	Maybe ¹	Yes	Maybe ¹	Yes
9	In-order instruction fetch	Yes ²	Yes	No	No
10	Load instruction or eciwx	Yes	Yes	No	No
11	Store instruction, ecowx or dcbz instruction	Yes	Yes	Yes	Yes
12	icbi, dcbt, or dcbtst instruction	Maybe	No	No	No
13	dcbst or dcbf instruction	Maybe	Yes	No	No
14	dcbi instruction	Maybe ¹	Yes	Maybe ¹	Yes
15	dst instruction	n/a	Yes	n/a	No

¹ If C is set, R is guaranteed to be set also.

5.4.3 Page Memory Protection

The MPC7451 implements page memory protection as it is defined in the section, "Page Memory Protection," of *The Programming Environments Manual*.

² Includes the case in which the instruction is fetched out of order and R is not set (does not apply for MPC7451).

5.4.4 TLB Description

The MPC7451 implements separate 128-entry data and instruction TLBs to maximize performance. This section describes the hardware resources provided in the MPC7451 to facilitate page address translation. Note that the hardware implementation of the MMU is not specified by the architecture, and while this description applies to the MPC7451, it does not necessarily apply to other processors that implement the PowerPC architecture.

5.4.4.1 TLB Organization and Operation

Because the MPC7451 has two MMUs (IMMU and DMMU) that operate in parallel, some of the MMU resources are shared, and some are actually duplicated (shadowed) in each MMU to maximize performance. For example, although the architecture defines a single set of segment registers for the MMU, the MPC7451 maintains two identical sets of segment registers, one for the IMMU and one for the DMMU; when an instruction that updates the segment register executes, the MPC7451 automatically updates both sets.

The TLB entries contain on-chip copies of PTEs in the page tables in memory and are similar in structure. To uniquely identify a TLB entry as the required PTE, the TLB entry also contains four more bits of the page index, EA[10–13], called the extended API (EAPI) in addition to the API bits in the PTE.

Each TLB contains 128 entries organized as a two-way set-associative array with 64 sets as shown in Figure 5-18 for the DTLB (the ITLB organization is the same). When an address is being translated, a set of two TLB entries is indexed in parallel with the access to a segment register. If the address in one of the two TLB entries is valid and matches the 40-bit virtual page number, that TLB entry contains the translation. If no match is found, a TLB miss occurs.




Figure 5-18. Segment Register and DTLB Organization

Unless the access is the result of an out-of-order access, when HID0[STEN] = 0, a hardware table search operation begins if there is a TLB miss. If the access is out of order, the table search operation is postponed until the access is required, at that point the access is no longer out of order. When the matching PTE is found in memory, it is loaded into the TLB entry selected by the least-recently-used (LRU) replacement algorithm, and the translation process begins again, this time with a TLB hit.

A software table search is initiated when HID0[STEN] = 1 and a TLB miss occurs. In this case, MPC7451 causes an exception when the TLB and BAT both miss for an access. There are separate exception vectors for instruction fetches, data loads, and data stores. Refer to Section 5.5.5, "Implementation-Specific Software Table Search Operation," for more information on the loading of the TLBs in this case.

Each set of TLB entries has one associated LRU bit. The LRU bit for a set is updated any time either entry is used, even if the access is speculative. Invalid entries are always the first to be replaced.

Although both MMUs can be accessed simultaneously (both sets of segment registers and TLBs can be accessed in the same clock), only one exception condition is reported at a time. Exceptions are processed in strict program order, and a particular exception is processed when the instruction that caused it is the next instruction to be retired. When a particular instruction causes an instruction MMU exception, that exception is processed before that instruction can cause a data MMU exception.

ITLB miss conditions are reported when there are no more instructions to be dispatched or retired (the pipeline is empty), and DTLB miss conditions are reported when the load or store instruction is the next instruction to be retired. In the case that both an ITLB and DTLB miss are reported in the same clock, the DTLB miss takes precedence and is handled first. Refer to Chapter 6, "Instruction Timing," for more detailed information about the internal pipelines and the reporting of exceptions.

Although address translation is disabled on a soft or hard reset condition, the valid bits of TLB entries are not automatically cleared. Thus, TLB entries must be explicitly cleared by the system software (with a series of **tlbie** instructions) before address translation is enabled. Also, note that the segment registers do not have a valid bit, and so they should also be initialized before translation is enabled.

5.4.4.2 TLB Invalidation

The MPC7451 implements the optional **tlbie** and **tlbsync** instructions, that are used to invalidate TLB entries.

The **tlbia** instruction is not implemented on the MPC7451 and when its opcode is encountered, an illegal instruction program exception is generated. To invalidate all entries of both TLBs, 64 **tlbie** instructions must be executed, incrementing the value in EA[14–19] by one each time. See Chapter 8, "Instruction Set," in *The Programming Environments Manual* for architecture information about the **tlbie** instruction.

5.4.4.2.1 tlbie Instruction

The execution of the **tlbie** instruction always invalidates four entries—both the ITLB and DTLB entries indexed by EA[14–19]. The **tlbie** instruction executes regardless of the setting of the MSR[DR] and MSR[IR] bits.

The architecture allows **tlbie** to optionally enable a TLB invalidate signaling mechanism in hardware so that other processors also invalidate their resident copies of the matching PTE. When an MPC7451 processor executes a **tlbie** instruction it always broadcasts this operation on the system bus as a global (M = 1) TLBIE address-only transaction (TT[0-4] = 11000) with the 32-bit effective (not physical) address reflected on the address

Memory Segment Model

bus. Figure 5-19 shows the flow of events caused by execution of the **tlbie** instruction as well as the actions taken by the MPC7451 when a TLBIE transaction is detected on the processor bus.




Figure 5-19. tlbie Instruction Execution and Bus Snooping Flow

The execution of the **tlbie** instruction is performed as if the TLBIE operation was snooped from the system bus by loading a single-entry TLBIQ that contains EA[14–19] and a valid bit. When the invalidation of the TLBs is complete, the TLBIQ is invalidated. Also, all valid queues in the machine that contain a previously translated address (physical address) are internally marked because these queues could contain references to addresses from the just invalidated TLB entries. These references propagate through to completion, but are marked for the purposes of synchronizing multiple TLB invalidations in multiple processors. See Section 5.4.4.2.2, "tlbsync Instruction," for more information on the use of these internal marks.

When another processor on the system bus performs a TLBIE address-only transaction, the MPC7451 snoops the transaction and checks the status of its internal TLBIQ. If the TLBIQ is valid (that is, the processor is in the process of performing a TLB invalidation), it causes a retry of the transaction until the TLBIQ empties. If the TLBIQ is invalid and the

transaction is not retried by any other processor, the MPC7451 loads the TLBIQ with EA[14–19] and sets the TLBIQ valid bit. This causes the MPC7451 to invalidate the four TLB entries (both the ITLB and DTLB entries indexed by EA[14–19]), and internally mark all accesses with previously translated addresses.

The **tlbie** instruction does not affect the instruction fetch operation—that is, the prefetch buffer is not purged and the machine does not cause these instructions to be refetched.

5.4.4.2.2 tlbsync Instruction

The **tlbsync** instruction ensures that all previous **tlbie** instructions executed by the system have completed. Specifically, **tlbsync** causes a global (M = 1) TLBSYNC address-only transaction (TT[0-4] = 01001) on the bus if that processor has completed all previous **tlbie** instructions and any memory operations based on the contents of those invalidated TLB entries have propagated through to completion.

Execution of a **tlbsync** instruction affects outstanding VTQ operations in the same way as a **sync** instruction, (see Chapter 7, "AltiVec Technology Implementation") with the following additional effect: an outstanding table search operation for a VTQ-initiated access is cancelled when **tlbsync** is dispatched to the LSU, possibly causing a line fetch skip as described in Section 5.5.2, "Page Table Search Operations—Implementation."

The **tlbsync** instruction does not complete until it is the oldest instruction presented to the on-chip memory subsystem. This occurs when all of the following conditions exist:

- The **tlbsync** instruction is the oldest instruction in the store queue
- The instruction and data cache reload tables are idle
- There are no outstanding table search operations (note that a table search operation for a VTQ-initiated access may have been cancelled as described above)

Figure 5-20 shows the flow of events caused by execution of the **tlbsync** instruction as well as the actions taken by the MPC7451 when a TLBSYNC transaction is detected on the processor bus.




Figure 5-20. tlbsync Instruction Execution and Bus Snooping Flow

When an MPC7451 processor detects a TLBSYNC broadcast transaction, it causes a retry of that transaction until all pending TLB invalidate operations have completed. In this snoop process, the MPC7451 checks its TLBIQ and any pending marks for previously translated addresses. If the queue is valid or if any marks exist, the TLBSYNC transaction is retried, until the queue is invalid (idle) and no marks exist.

5.4.4.2.3 Synchronization Requirements for tlbie and tlbsync

In order to guarantee that a particular MPC7451 processor executing a **tlbie** instruction has completed the operation, a **sync** instruction must be placed after the **tlbie** instruction. A **tlbsync** instruction can also be used instead of the **sync** instruction for this purpose, but a **sync** will suffice for that processor. However, in order to guarantee that all MPC7451 processors in a system have coherently invalidated their respective TLB entries due to a **tlbie** instruction executing on any one of those processors, a **tlbsync** instruction is required.

The PowerPC architecture requires that when a **tlbsync** instruction has been executed by a processor, a **sync** instruction must be executed by that processor before a **tlbie** or **tlbsync** instruction is executed by another processor. If this requirement is not met, a livelock situation may occur in a system with multiple MPC7451 processors. Specifically, if more than one processor executes **tlbie** or **tlbsync** instructions simultaneously, it is likely that these processors will cause a system livelock.

5.4.5 Page Address Translation Summary—Extended Addressing

A detailed description of page address translation for a 32-bit physical address is provided in the section, "Page Address Translation Summary," of Chapter 7, "Memory Management," in the *Programming Environments Manual*. The following section highlights the differences for 36-bit physical addressing.

Figure 5-21 provides the detailed flow for the page address translation mechanism when using extended addressing.

When an instruction or data access occurs, the effective address is routed to the appropriate MMU. EA0–EA3 select 1 of the 16 segment registers and the remaining effective address bits and the VSID field from the segment register are passed to the TLB. EA[14–19] then select two entries in the TLB; the valid bits are checked and the 40-bit virtual page number (24-bit VSID concatenated with EA[4–19]) must match the VSID, EAPI, and API fields of the TLB entries. If one of the entries hits, the PP bits are checked for a protection violation. If these bits do not cause an exception, the C bit is checked. If the C bit must be updated, a table search operation is initiated. If the C bit does not require updating, the RPN value with the XPN and X extensions is passed to the memory subsystem and the WIMG bits are then used as attributes for the access.

Figure 5-21 includes the checking of the N bit in the segment descriptor and then expands on the 'TLB Hit' branch of Figure 5-8. The detailed flow for the 'TLB Miss' branch of Figure 5-8 is described in Section 5.5.2, "Page Table Search Operations—Implementation." Note that as in the case of block address translation, if an attempt is made to execute a **dcbz** instruction to a page marked either write-through or caching-inhibited (W = 1 or I = 1), an alignment exception is generated. The checking of memory protection violation conditions is described in Chapter 7, "Memory Management," in *The Programming Environments Manual*.




Figure 5-21. Page Address Translation Flow—TLB Hit—Extended Addressing

5.5 Hashed Page Tables—Extended Addressing

If a copy of the PTE corresponding to the VPN for an access is not resident in a TLB (corresponding to a miss in the TLB, provided a TLB is implemented), the processor must search (in hardware or software) for the PTE in the page tables set up by the operating system in main memory.

The algorithm specified by the architecture for accessing the page tables in hardware includes a hashing function on some of the virtual address bits. Thus, the addresses for PTEs are allocated more evenly within the page tables and the hit rate of the page tables is maximized. This algorithm must be synthesized by the operating system for it to correctly place the page table entries in main memory.


When page table search operations are performed automatically by the hardware, they are performed using physical addresses and as if the memory access attribute bit M=1 (memory coherency enforced in hardware). If the software performs the page table search operations, the accesses must be performed in real addressing mode (MSR[DR] = 0); this additionally guarantees that M=1.

The section, "Hashed Page Tables," in *The Programming Environments Manual* describes the format of the page tables and the algorithm used to access them for a 32-bit physical address. Section 5.4.1.2, "Page Table Entry (PTE) Definition—Extended Addressing," describes the PTE format for extended addressing. The following subsections highlight the differences when translating for 36-bit physical addresses. In addition, the constraints imposed on the software in updating the page tables and the software table searching exception handlers (and other MMU resources) are described.

5.5.1 SDR1 Register Definition—Extended Addressing

The SDR1 register definition for 32-bit physical addressing is as described in Chapter 7, "Memory Management," in *The Programming Environments Manual*. The SDR1 register contains the control information for the page table structure in that it defines the high-order bits for the physical base address of the page table and it defines the size of the table. Note that there are certain synchronization requirements for writing to SDR1 that are described in the section, "Synchronization Requirements for Special Registers and for Lookaside Buffers," in *The Programming Environments Manual*. The format of the SDR1 register for extended addressing is described in the following sections. The SDR1 register has been modified for the MPC7451 to support extended 36-bit physical addresses (for when HID0[XAEN = 1]). Figure 5-22 shows the format of the SDR1 register in the bottom half of the figure; the top half shows how the physical address generated corresponds to SDR1 fields.

Physical Address Generated:



SDR1 Register:




Figure 5-22. SDR1 Register Format—Extended Addressing

Bit settings for the SDR1 register are described in Table 5-13.

Table 5-13. SDR1 Register Bit Settings—Extended Addressing

Bits	Name	Description
0–15	HTABORG	Physical base address of page table pppplf HID0[XAEN] = 1, field contains physical address [4–19] pppplf HID0[XAEN] = 0, field contains physical address [0–15]
16–18	HTABEXT ¹	Extension bits for physical base address of page table pbpblf HID0[XAEN] = 1, field contains physical address [1–3] pbpbbbbb(and PA0 = 0) pbpblf HID0[XAEN] = 0, field is reserved
19–22	HTMEXT ¹	Hash table mask extension bits pbpbplf HID0[XAEN] = 1, field contains hash table mask [0–3] pbpbplf HID0[XAEN] = 0, field is reserved
23–31	HTABMASK	Mask for page table address pppppplf HID0[XAEN] = 1, field contains hash table mask [4–12] pppppplf HID0[XAEN] = 0, field contains hash table mask [0–7]

¹ MPC7441/MPC7451-,MPC7445/MPC7455-, MPC7447/MPC7457-specific bits

SDR1 can be accessed with **mtspr** and **mfspr** using SPR 25. For synchronization requirements on the register see Section 2.3.2.4, "Synchronization."

When extended addressing is disabled (HID0[XAEN] = 0), then the SDR1[HTABORG] field contains the high-order 16 bits of the 32-bit physical address of the page table. That is, SDR1[0–15] comprise the physical base address of the page table. Therefore, the beginning of the page table lies on a 2^{16} byte (64 Kbyte) boundary at a minimum. If extended addressing is enabled (HID0[XAEN] = 1), then a leading zero is concatenated with the values in the SDR1[HTABEXT] and SDR1[HTABORG] fields to produce the physical base address of the page table. In this case, the beginning of the page table lies on a 2^{19} (512 Kbyte) boundary at a minimum.

When extended addressing is enabled, a page table can be any size 2^n bytes where $16 \le n \le 29$. The HTMEXT field concatenated with the HTABMASK field in SDR1 contains a mask value that determines how many bits from the output of the hashing function are used as the

page table index. This mask must be of the form 0b00...011...1 (a string of 0 bits followed by a string of 1 bits). As the table size increases, more bits are used from the output of the hashing function to index into the table. The 1 bits in HTMEXT || HTABMASK determine how many additional bits (beyond the minimum of 10) from the hash are used in the index; the HTABORG field must have the same number of low-order bits equal to 0 as the HTMEXT || HTABMASK fields have low-order bits equal to 1.

The SDR1[HTABEXT] field is ignored when extended addressing is disabled (HID0[XAEN] = 0). If extended addressing is enabled (HID0[XAEN] = 1), then the SDR1[HTABEXT] field contains bits 1-3 of the physical address of the page table. Note that bit 0 of the physical address of the page table is always 0.

5.5.1.1 Page Table Size

The number of entries in the page table directly affects performance because it influences the hit ratio in the page table and thus the rate of page fault exception conditions. If the table is too small, not all virtual pages that have physical page frames assigned may be mapped via the page table. This can happen if more than 16 entries map to the same primary/secondary pair of PTEGs; in this case, many hash collisions may occur.

In a 32-bit implementation, the minimum size for a page table is 64 Kbytes (2¹⁰ PTEGs of 64 bytes each). However, it is recommended that the total number of PTEGs in the page table be at least half the number of physical page frames to be mapped. While avoidance of hash collisions cannot be guaranteed for any size page table, making the page table larger than the recommended minimum size reduces the frequency of such collisions by making the primary PTEGs more sparsely populated, and further reducing the need to use the secondary PTEGs.

Table 5-14 shows some example sizes for total main memory with the MPC7451 using extended addressing. The recommended minimum page table size for these example memory sizes are then outlined, along with their corresponding HTABORG, HTMEXT, and HTABMASK settings in SDR1. Note that systems with less than 8 Mbytes of main memory may be designed with 32-bit processors, but the minimum amount of memory that can be used for the page tables in these cases is 64 Kbytes.

Table 5-14. Minimum Recommended Page Table Sizes—Extended Addressing

	Recommended Minimum			Settings for Recommended Minimum		
Total Main Memory	Memory for Page Tables	Number of Mapped Pages (PTEs)	Number of PTEGs	HTABORG (Maskable Bits 3–15)	HTMEXT HTABMASK SDR1[19-31]	
8 Mbytes (2 ²³)	64 Kbytes (2 ¹⁶)	2 ¹³	2 ¹⁰	x xxxx xxxx xxxx	þ0 0000 0000 0000	
16 Mbytes (2 ²⁴)	128 Kbytes (2 ¹⁷)	2 ¹⁴	2 ¹¹	x xxxx xxxx xxx0	0 0000 0000 0001	
32 Mbytes (2 ²⁵)	256 Kbytes (2 ¹⁸)	2 ¹⁵	2 ¹²	x xxxx xxxx xx00	0 0000 0000 0011	

Table 5-14. Minimum Recommended Page Table Sizes—Extended Addressing

	Recommended Minimum			Settings for Recommended Minimum		
Total Main Memory	Memory for Page Tables	Number of Mapped Pages (PTEs)	Number of PTEGs	HTABORG (Maskable Bits 3–15)	HTMEXT HTABMASK SDR1[19-31]	
64 Mbytes (2 ²⁶)	512 Kbytes (2 ¹⁹)	2 ¹⁶	2 ¹³	x xxxx xxxx x000	0 0000 0000 0111	
128 Mbytes (2 ²⁷)	1 Mbyte (2 ²⁰)	2 ¹⁷	2 ¹⁴	x xxxx xxxx 0000	0 0000 0000 1111	
256 Mbytes (2 ²⁸)	2 Mbytes (2 ²¹)	2 ¹⁸	2 ¹⁵	x xxxx xxx0 0000	0 0000 0001 1111	
512 Mbytes (2 ²⁹)	4 Mbytes (2 ²²)	2 ¹⁹	2 ¹⁶	x xxxx xx00 0000	0 0000 0011 1111	
1 Gbytes (2 ³⁰)	8 Mbytes (2 ²³)	2 ²⁰	2 ¹⁷	x xxxx x000 0000	0 0000 0111 1111	
2 Gbytes (2 ³¹)	16 Mbytes (2 ²⁴)	2 ²¹	2 ¹⁸	x xxxx 0000 0000	0 0000 1111 1111	
4 Gbytes (2 ³²)	32 Mbytes (2 ²⁵)	2 ²²	2 ¹⁹	x xxx0 0000 0000	0 0001 1111 1111	
8 Gbytes (2 ³³)	64 Mbytes (2 ²⁶)	2 ²³	2 ²⁰	x xx00 0000 0000	0 0011 1111 1111	
16 Gbytes (2 ³⁴)	128 Mbytes (2 ²⁷	2 ²⁴	2 ²¹	x x000 0000 0000	0 0111 1111 1111	
32 Gbytes (2 ³⁵)	256 Mbytes (2 ²⁸)	2 ²⁵	2 ²²	x 0000 0000 0000	0 1111 1111 1111	
64 Gbytes (2 ³⁶)	512 Mbytes (2 ²⁹)	2 ²⁶	2 ²³	0 0000 0000 0000	1 1111 1111 1111	

As an example, if the physical memory size is 2^{35} bytes (32 Gbyte), then there are $2^{35} - 2^{12}$ (4 Kbyte page size) = 2^{23} (8 Mbyte) total page frames. If this number of page frames is divided by 2, the resultant minimum recommended page table size is 2^{22} PTEGs, or 2^{28} bytes (256 Mbytes) of memory for the page tables.

5.5.1.2 Page Table Hashing Functions

The MMU uses two different hashing functions, a primary and a secondary, in the creation of the physical addresses used in a page table search operation. These hashing functions distribute the PTEs within the page table, in that there are two possible PTEGs where a given PTE can reside. Additionally, there are eight possible PTE locations within a PTEG where a given PTE can reside. If a PTE is not found using the primary hashing function, the secondary hashing function is performed, and the secondary PTEG is searched. Note that these two functions must also be used by the operating system to set up the page tables in memory appropriately.

The address of a PTEG is derived from the HTABORG field of the SDR1 register, and the output of the corresponding hashing function (primary hashing function for primary PTEG and secondary hashing function for a secondary PTEG). The values in the HTMEXT and HTABMASK fields determine how many of the high-order hash value bits are masked and how many are used in the generation of the physical address of the PTEG.

Figure 5-23 depicts the hashing functions used by the MPC7451 to generate a 36-bit physical table entry group address. The inputs to the primary hashing function are the

low-order 23 bits of the VSID field of the selected segment register (VA[1–23]), and the page index field of the effective address (VA[24–39]) concatenated with seven zero high-order bits. The XOR of these two values generates the output of the primary hashing function (hash value 1).

When the secondary hashing function is required, the output of the primary hashing function is complemented with one's complement arithmetic, to provide hash value 2.




Figure 5-23. Hashing Functions for Page Table Entry Group Address

5.5.1.3 Page Table Address Generation

The following sections illustrate the generation of the addresses used for accessing the hashed page tables. As stated earlier, the operating system must synthesize the table search algorithm for setting up the tables. This process is as described in Chapter 7, "Memory Management," in *The Programming Environments Manual*.

For extended addressing, PTEG[0] is zero and PTEG[1–3] is defined by the HTABEXT field of SDR1 (SDR1[16–18]) as shown in Figure 5-25. PTEG[4–6] is defined by the highest order bits of the HTABORG field (SDR1[0–2]). PTEG[7–19] are derived from the

Hashed Page Tables—Extended Addressing

masking of the high-order bits of the hash value[0–12] with SDR1[HTABMASK] and SDR1[HTMEXT]. The value from the AND function is then concatenated with (implemented as an OR function) the high-order bits of the unmasked HTABORG bits SDR1[3–15]. PTEG[20–29] are the 10 low-order bits of the hash value. PTEG[30–35] are zeros. In the process of searching for a PTE, the processor checks up to eight PTEs located in the primary PTEG and up to eight PTEs located in the secondary PTEG, if required, searching for a match.




Figure 5-24. PTEG Address Generation for a Page Table Search—Ext. Addressing

5.5.1.4 Page Table Structure Example—Extended Addressing

Figure 5-26 shows the structure of an example page table. The base address of the page table is defined as shown in Figure 5-25. In this example, the address is identified by 0 || HTBEXT || HTABORG[0–13]; note that bits 14 and 15 of HTABORG must be zero because the low-order two bits of HTABMASK are ones. The addresses for individual PTEGs within this page table are then defined by bits 18–29 as an offset from bits 0–17 of this base address. Thus, the size of the page table is defined as 4096 PTEGs.




Figure 5-25. Example Page Table Structure—Extended Addressing

Two example PTEG addresses are shown in the figure as PTEGaddr1 and PTEGaddr2. Bits 18–29 of each PTEG address in this example page table are derived from the output of the hashing function (bits 30–35 are zero to start with PTEO of the PTEG). In this example, the

'b' bits in PTEGaddr2 are the one's complement of the 'a' bits in PTEGaddr1. The 'n' bits are also the one's complement of the 'm' bits, but these two bits are generated from bits 11–12 of the output of the hashing function, logically ORed with bits 14–15 of the HTABORG field (that must be zero). If bits 18–29 of PTEGaddr1 were derived by using the primary hashing function, then PTEGaddr2 corresponds to the secondary PTEG.

Note, however, that bits 18–29 in PTEGaddr2 can also be derived from a combination of effective address bits, segment register bits, and the primary hashing function. In this case, then PTEGaddr1 corresponds to the secondary PTEG. Thus, while a PTEG may be considered a primary PTEG for some effective addresses (and segment register bits), it may also correspond to the secondary PTEG for a different effective address (and segment register value).

It is the value of the H bit in each of the individual PTEs that identifies a particular PTE as either primary or secondary (there may be PTEs that correspond to a primary PTEG and PTEs that correspond to a secondary PTEG, all within the same physical PTEG address space). Thus, only the PTEs that have H = 0 are checked for a hit during a primary PTEG search. Likewise, only PTEs with H = 1 are checked in the case of a secondary PTEG search.

5.5.1.5 PTEG Address Mapping Examples—Extended Addressing

This section contains two examples of an effective address and how its address translation (the PTE) maps into the primary PTEG in physical memory. The examples illustrate how the processor generates PTEG addresses for a table search operation; this is also the algorithm that must be used by the operating system in creating page tables.

Figure 5-27 shows an example of PTEG address generation for extended addressing. In the example, the value in SDR1 defines a page table at address $0x4_0F98_0000$ that contains 8192 PTEGs. The example effective address selects segment register 0 (SR0) with the highest order four bits. The contents of SR0 are then used along with bits 4–31 of the effective address to create the 52-bit virtual address.

To generate the address of the primary PTEG, bits 1–23, and bits 24–39 of the virtual address are then used as inputs into the primary hashing function (XOR) to generate hash value 1. The low-order 13 bits of hash value 1 are then concatenated with the high-order 13 bits of HTABORG and HTBEXT with an added leading zero. Finally the address is appended with six low-order 0 bits, defining the address of the primary PTEG (0x4_0F9F_F980).




Figure 5-26. Example Primary PTEG Address Generation

Figure 5-27 shows the generation of the secondary PTEG address for this example. If the secondary PTEG is required, the secondary hash function is performed and the low-order 13 bits of hash value 2 are then ORed with the high-order 16 bits of HTABORG (bits 13–15 should be zero), and HTBEXT with an added leading zero. Finally, the address is appended with six low-order 0 bits, defining the address of the secondary PTEG (0x4_0F98_0640).

As described in Figure 5-24, the 10 low-order bits of the page index field are always used in the generation of a PTEG address (through the hashing function) for a 32-bit implementation. This is why only the abbreviated page index (API) is defined for a PTE (the entire page index field does not need to be checked). For a given effective address, the low-order 10 bits of the page index (at least) contribute to the PTEG address (both primary and secondary) where the corresponding PTE may reside in memory. Therefore, if the high-order 6 bits (the API field) of the page index match with the API field of a PTE within the specified PTEG, the PTE mapping is guaranteed to be the unique PTE required.




Figure 5-27. Example Secondary PTEG Address Generation

Note that a given PTEG address does not map back to a unique effective address. Not only can a given PTEG be considered both a primary and a secondary PTEG (as described in Section 5.5.1.4, "Page Table Structure Example—Extended Addressing"), but in this example, bits 24–26 of the page index field of the virtual address are not used to generate the PTEG address. Therefore, any of the eight combinations of these bits will map to the same primary PTEG address. (However, these bits are part of the API and are therefore compared for each PTE within the PTEG to determine if there is a hit.) Furthermore, an effective address can select a different segment register with a different value such that the output of the primary (or secondary) hashing function happens to equal the hash values shown in the example. Thus, these effective addresses would also map to the same PTEG addresses shown.

5.5.2 Page Table Search Operations—Implementation

If the translation is not found in the TLBs (a TLB miss), the MPC7451 initiates a hardware or software table search operation as described in this section for 36-bit addressing.

Formats for the PTEs used in 32-bit addressing are described in "PTE Format for 32-Bit Implementations," in Chapter 7, "Memory Management," of *The Programming Environments Manual*.

5.5.2.1 Conditions for a Page Table Search Operation

For instruction accesses, the MPC7451 processor does not initiate a table search operation for an ITLB miss until the completion buffer is empty and the completed store queue is empty. Also, the instruction buffer must be empty, there must be no other exceptions pending, there must be no branch processing in progress, and there must be no outstanding instruction cache misses.

Also, the MMU does not perform a hardware table search due to DTLB misses (or to modify the C bit) until the access is absolutely required by the program flow and there are no other exceptions pending.

In the MPC7451, a TLB miss (and subsequent page table search operation) occurs transparently to the program. Thus, if a TLB miss occurs when a misaligned access crosses a translation boundary, the second portion of the misaligned access is completed automatically once the table search operation completes successfully. If the table search operation results in a page fault, an exception occurs and upon returning from the page fault handling routine, the entire misaligned access is restarted beginning with the first portion of the access.

Note that, as described in Chapter 6, "Instruction Timing," store gathering does not occur while a page table search operation is in progress.

The AltiVec data stream touch instructions (**dst**[t] and **dstst**[t]) provide the ability to prefetch up to 128 Kbytes of data per instruction. As described in Chapter 6, "Instruction Timing," a **dst**[t] or **dstst**[t] instruction can be retired from the completion buffer as soon as the instruction is loaded into the vector touch queue (VTQ). However, if a line fetch in the VTQ requires a table search operation before the instruction is retired, then the table search operation is delayed until the instruction is retired. If a line fetch in the VTQ requires a table search operation after the instruction has been retired, the table search operation is initiated immediately.

To further increase performance, the VTQ stream engines operate in parallel with the other execution units. Also, the TLBs are non-blocking, and are available to the instruction unit and LSU for both instruction and data address translation during a VTQ-initiated table search operation.

5.5.2.2 AltiVec Line Fetch Skipping

As described in Chapter 7, "AltiVec Technology Implementation," there are many conditions (exceptions, etc.) that cause the stream fetch performed by a VTQ stream engine to abort. In the case of a VTQ-initiated table search operation, when an exception or

interrupt condition occurs, the stream engine pauses, the line-fetch that caused the table search operation is effectively dropped, and no MMU exceptions are reported for this line-fetch. When the stream engine resumes operation, the next line fetch is attempted, causing a skip of one line fetch in the stream engine.

Also, when a **tlbsync** instruction is executed while a VTQ-initiated table search operation is in progress, that table search operation is aborted, potentially causing a line fetch skip.

5.5.2.3 Page Table Search Operation—Conceptual Flow

The following is a summary of the page table search process performed automatically by the MPC7451 when hardware table searching is enabled. A very similar flow occurs when the software table searching is enabled.

- 1. The 32-bit physical address of the primary PTEG is generated as described in Chapter 7, "Memory Management," of *The Programming Environments Manual*. When extended addressing is enabled, the 36-bit address generation is described in Section 5.5.1.3, "Page Table Address Generation".
- 2. The first PTE (PTE0) in the primary PTEG is read from memory. PTE reads occur with an implied WIM memory/cache mode control bit setting of 0b001. Therefore, they are considered cacheable and read (burst) from memory and placed in the cache. Because the table search operation is never speculative and is cacheable, the G-bit has no effect
- 3. The PTE in the selected PTEG is tested for a match with the virtual page number (VPN) of the access. The VPN is the VSID concatenated with the page index field of the virtual address. For a match to occur, the following must be true:
 - --PTE[H] = 0
 - --- PTE[V] = 1
 - -- PTE[VSID] = VA[0-23]
 - -- PTE[API] = VA[24-29]
- 4. If a match is not found, step 3 is repeated for each of the other seven PTEs in the primary PTEG. If a match is found, the table search process continues as described in step 8. If a match is not found within the 8 PTEs of the primary PTEG, the address of the secondary PTEG is generated.
- 5. The first PTE (PTE0) in the secondary PTEG is read from memory. Again, because PTE reads have a WIM bit combination of 0b001, an entire cache line is read into the on-chip cache.

- 6. The PTE in the selected secondary PTEG is tested for a match with the virtual page number (VPN) of the access. For a match to occur, the following must be true:
 - -- PTE[H] = 1
 - --- PTE[V] = 1
 - -- PTE[VSID] = VA[0–23]
 - PTE[API] = VA[24-29]
- 7. If a match is not found, step 6 is repeated for each of the other seven PTEs in the secondary PTEG. If it is never found, an exception is taken (step 9).
- 8. If a match is found, the PTE is written into the on-chip TLB and the R bit is updated in the PTE in memory (if necessary). If there is no memory protection violation, the C bit is also updated in memory (if the access is a write operation) and the table search is complete.
- 9. If a match is not found within the 8 PTEs of the secondary PTEG, the search fails, and a page fault exception condition occurs (either an ISI exception or a DSI exception). Note that the software routines that implement this algorithm for the MPC7451 must synthesize this condition by appropriately setting the bits in SRR1 (or DSISR) and branching to the ISI or DSI handler routine.

Reads from memory for hardware table search operations are performed as global (but not exclusive), cacheable operations, and can be loaded into the on-chip cache. These types of transactions should be generated when software table searching is enabled.

Figure 5-28 and Figure 5-29 show how the conceptual flow diagrams for the primary and secondary page table search operations, described in the section, "Page Table Search Operation," in *The Programming Environments Manual*, are realized in the MPC7451. Recall that the architecture allows for implementations to perform the page table search operations automatically (in hardware) or software assistance may be allowed, as is an option with the MPC7451.

Figure 5-28 shows the case of a **dcbz** instruction that is executed with W = 1 or I = 1, and that the R bit may be updated in memory (if required) before the operation is performed or the alignment exception occurs. The R bit may also be updated if memory protection is violated.




Figure 5-28. Primary Page Table Search—Conceptual Flow




Figure 5-29. Secondary Page Table Search Flow—Conceptual Flow

5.5.3 Page Table Updates

When TLBs are implemented (as in the MPC7451) they are defined as noncoherent caches of the page tables. TLB entries must be flushed explicitly with the TLB invalidate entry instruction (**tlbie**) whenever the corresponding PTE is modified.

Chapter 7, "Memory Management," in *The Programming Environments Manual* describes some required sequences of instructions for modifying the page tables. In a multiprocessor MPC7451 environment, PTEs can only be modified by adhering to the procedure for deleting a PTE, followed by the procedure for adding a PTE. Thus, the following code should be used:

```
/* Code for Modifying a Page Table Entry */
/* First delete the current page table entry */
PTE_V \leftarrow 0/* (other fields don't matter) */
                    /* ensure update completed */
tlbie(old_EA)
eieio
                    /* invalidate old translation */
                    /* order tlbie before tlbsync */
tlbsync
                    /* ensure tlbie completed on all processors */
                    /* ensure tlbsync completed */
sync
                     /* Then add new PTE over old */
PTE_{RPN,R,C,WIMG,PP} \leftarrow new values
                   /* order 1st PTE update before 2nd */
PTE_{VSID,API,H,V} \leftarrow new values (V=1)
                   /* ensure updates completed */
```

Processors may write referenced and changed bits with unsynchronized, atomic byte store operations. Note that the V, R, and C bits each reside in a distinct byte of a PTE. Therefore, extreme care must be taken to use byte writes when updating only one of these bits.

Explicitly altering certain MSR bits (using the **mtmsr** instruction), or explicitly altering PTEs, or certain system registers, may have the side effect of changing the effective or physical addresses from that the current instruction stream is being fetched. This kind of side effect is defined as an implicit branch. Implicit branches are not supported and an attempt to perform one causes boundedly-undefined results. Therefore, PTEs must not be changed in a manner that causes an implicit branch. Chapter 2, "PowerPC Register Set," in *The Programming Environments Manual*, lists the possible implicit branch conditions that can occur when system registers and MSR bits are changed.

5.5.4 Segment Register Updates

Synchronization requirements for using the move to segment register instructions are described in "Synchronization Requirements for Special Registers and for Lookaside Buffers" in Chapter 2, "PowerPC Register Set," in *The Programming Environments Manual*.

5.5.5 Implementation-Specific Software Table Search Operation

The MPC7540 has a set of implementation-specific registers, exceptions, and instructions that facilitate very efficient software searching of the page tables in memory for when software table searching is enabled (HID0[STEN] = 1). This section describes those resources and provides three example code sequences that can be used in a MPC7540 system for an efficient search of the translation tables in software. These three code sequences can be used as handlers for the three exceptions requiring access to the PTEs in the page tables in memory in this case,—instruction TLB miss, data TLB miss on load, and data TLB miss on store exceptions.

5.5.5.1 Resources for Table Search Operations

When software table searching is enabled, the system software must set up the translation page tables in memory, and assist the processor in loading PTEs into the on-chip TLBs. When a required TLB entry is not found in the appropriate TLB, the processor vectors to one of the three TLB miss exception handlers so that the software can perform a table search operation and load the TLB. When this occurs, the processor automatically saves information about the access and the executing context. Table 5-15 provides a summary of the implementation-specific exceptions, registers, and instructions, that can be used by the TLB miss exception handler software in MPC7540 systems. Refer to Chapter 4, "Exceptions," for more information about exception processing.

Table 5-15. Implementation-Specific Resources for Software Table Search Operations

Resource	Name	Description
Exceptions	ITLB miss exception (vector offset 0x1000)	No matching entry found in ITLB
	DTLB miss on load exception (vector offset 0x1100)	No matching entry found in DTLB for a load data access
	DTLB miss on store exception—also caused when changed bit must be updated (vector offset 0x1200)	No matching entry found in DTLB for a store data access or matching DLTB entry has C = 0 and access is a store.
Registers	TLBMISS	When either an instruction TLB miss, data TLB miss on load, and data TLB miss on store exception occurs, the TLBMISS register contains part of the effective address of the instruction or data access that caused the miss exception.
	PTEHI	When software table searching is enabled (HID0[STEN] = 1), and a TLB miss exception occurs, the fields of the PTEHI register are loaded automatically with the VSID information from the corresponding SR, and the API of the miss address. The PTEHI register is also used by the tlbli and tlbld instructions.
	PTELO	When software table searching is enabled (HID0[STEN] = 1), and a TLB miss exception occurs, software determines the lower 32 bits of the PTE and places those bits in the PTELO register. The PTELO register is also used by the tlbli and tlbld instructions.
	SPRG4-7 ¹	For the MPC7445, MPC7447, MPC7455, and the MPC7457, when software table searching is enabled (HID0[STEN] = 1), and a TLB miss exception occurs, the SPRGs provide additional registers to be used by system software for table software searching.

Table 5-15. Implementation-Specific Resources for Software Table Search Operations

Resource	Name	Description
Instructions	tlbli rB	Loads the contents of the PTEHI and PTELO registers into the ITLB entry selected by <ea> where <ea> = bits 10–19 of rB. Way to be loaded is selected by and rB[31] (LRU way bit).</ea></ea>
	tlbld rB	Loads the contents of the PTEHI and PTELO registers into the DTLB entry selected by <ea> where <ea> = bits 10–19 of rB. Way to be loaded is selected by and rB[31] (LRU way bit).</ea></ea>

¹ Specific only to the MPC7445/MPC7455 and MPC7447/MPC7457 registers

In addition, the MPC7540 contains the following features that do not specifically control the MPC7540 MMU but that are implemented to increase performance and flexibility in the software table search routines whenever one of the three TLB miss exceptions occurs:

- TLBMISS[31] identifies the associativity class of the TLB entry selected for replacement by the LRU algorithm. The software can change this value, effectively overriding the replacement algorithm. In the case of a store hit with C = 0, TLBMISS[31] points to the way that missed on the store access (and not the entry that hit with C = 0). Therefore, software must toggle this bit before placing it into rB[31]. Then tlbld rB is executed by software, updating the entry that originally hit with C = 0.
- The SRR1[KEY] bit is used by the table search software to determine if there is a protection violation associated with the access (useful on data write misses for determining if the C bit should be updated in the table). Table 5-16 summarizes the SRR1 bits updated whenever one of the three TLB miss exceptions occurs.

Table 5-16. Implementation-Specific SRR1 Bits

Bit Number	Name	Function
11	CEQ0	Set if the exception was caused by the a store to a page with PTE[C] = 0.
12	KEY	Key for TLB miss (either SR[Ks] or SR[Kp] from the segment register, depending on whether the access is a supervisor or user access)

The key bit saved in SRR1 is derived as shown in Figure 5-30.

Select KEY from segment register:

If MSR[PR] = 0, KEY = Ks

If MSR[PR] = 1, KEY = Kp

Figure 5-30. Derivation of Key Bit for SRR1

The remainder of this section describes the format of the implementation-specific SPRs that are not defined by the PowerPC architecture, but are used by the TLB miss exception

handlers. These registers can be accessed by supervisor-level instructions only. Any attempt to access these SPRs with user-level instructions results in a privileged instruction program exception. As TLBMISS, PTEHI, and PTELO are used to access the translation tables for software table search operations, they should only be accessed when address translation is disabled (that is, MSR[IR] = 0 and MSR[DR] = 0). Note that MSR[IR] and MSR[DR] are cleared by the processor whenever an exception occurs.

Software must ensure that a TLB lookup never results in a match on both ways of the same set. It is a programming error for multiple ways to match and it can produce unpredictable results. Software is required to keep track of the current contents of the TLBs.

In a multiprocessing system, software must take steps to ensure coherency during a software table search operation. If a processor executes a **tlbie** instruction while another processor is handling a software table search exception, coherency can be lost and the TLB could be corrupted. A semaphore mechanism should be used when performing a software table search operation in a multiprocessing environment to ensure that coherency is maintained.

5.5.5.1.1 TLB Miss Register (TLBMISS)

The TLBMISS register is automatically loaded by the MPC7451 when software searching is enabled (HID0[XAEN] = 1) and a TLB miss exception occurs. Its contents are used by the TLB miss exception handlers (the software table search routines) to start the search process. Note that the MPC7451 always loads a big-endian address into the TLBMISS register. This register is read-only. The TLBMISS register has the format shown in Figure 5-31.



Figure 5-31. TLBMISS Register

Table 5-17 described the bits in the TLBMISS register.

Table 5-17. TLBMISS Register—Field and Bit Descriptions

Bit Number	Name	Function
0–30	PAGE	Effective page address. Stores EA[0–30] of the access that caused the TLB Miss exception.
31	LRU	Least recently used way of the addressed TLB set. The LRU bit can be loaded into bit 31 of r B, prior to execution of tlbli or tlbld to select the way to be replaced for a TLB miss. However, this value should be inverted in r B prior to execution of tlbli or tlbld for a TLB miss exception caused by the need to update the C-bit.

5.5.5.1.2 Page Table Entry Registers (PTEHI and PTELO)

The PTEHI and PTELO registers are used by the **tlbld** and **tlbli** instructions to create a TLB entry when extended addressing is enabled (HID0[XAEN] = 1). When software table searching is enabled (HID0[STEN] = 1), and a TLB miss exception occurs, the bits of the page table entry (PTE) for this access are located by software and saved in the PTE registers. Figure 5-32 shows the format for two supervisor registers PTEHI and PTELO, respectively.




Figure 5-32. PTEHI and PTELO Registers—Extended Addressing

Note that the contents of PTEHI are automatically loaded when any of the three software table search exceptions is taken. PTELO is loaded by the software table search routines (the TLB miss exception handlers) based on the valid PTE located in the page tables prior to execution of **tlbli** or **tlbld** instruction.

Figure 5-19 lists the corresponding bit definitions for the PTEHI and PTELO registers.

Word	Bit	Name	Description
PTEHI	0	V	Entry valid (V = 1) or invalid (V = 0). Always set by the processor on a TLB miss exception.
	1–24	VSID	Virtual segment ID. The corresponding SR[VSID] field is copied to this field.
	25	_	Reserved
	26–31	API	Abbreviated page index. TLB miss exceptions will set this field with bits from TLBMISS[4–9] which are bits from the effective address for the access that caused the software table search operation. The tlbId and tlbIi instructions will ignore the API bits in PTEHI register and get the API from instruction's operand, r B. However, for future compatibility, the API in r B should match the PTEHI[API].

Table 5-18. PTEHI and PTELO Bit Definitions

Word	Bit	Name	Description
PTELO	0–19	RPN	Physical page number
	20–22	XPN	Extended page number. The XPN field provides the physical address bits, PA[0–2].
	23	_	Reserved
	24	С	Changed bit
	25–28	WIMG	Memory/cache control bits
	29	Х	Extended page number. The X field provides the physical address bit 3, PA[3].
	30–31	PP	Page protection bits

Table 5-18. PTEHI and PTELO Bit Definitions (continued)

Note that PTELO[23] corresponds to the reference bit in a PTE. The reference bit is not stored in the page tables, so this bit is ignored in the PTELO register. All the other bits in PTELO correspond to the bits in the low word of the PTE. When extended addressing is not enabled, (HID0[XAEN] = 0), the PTELO[XPI] and PTELO[X] values should be zeros so that the four most significant bits of the physical address are zeros.

5.5.5.1.3 Special Purpose Registers (4–7)

Four additional SPRGs are provided on the MPC7445, MPC7447, MPC7455, and the MPC7457. The registers are provided to assist in a software table search. For example, in the example code in Section 5.5.5.2.2, "Code for Example Exception Handlers," the register values are saved into the SPRGs to avoid any latency in storing the values out to memory. Thus using the additional SPRGs made the code faster and simpler.

5.5.5.2 Example Software Table Search Operation

When a TLB miss occurs, the instruction or data MMU loads the TLBMISS register with the effective address (EA[0–30]) of the access. The processor completes all instructions dispatched prior to the exception, status information is saved in SRR1, and one of the three TLB miss exceptions is taken.

The software uses whatever routine it implemented to generate the PTE. Then it places the upper and lower portions of the PTE into PTEHI and PTELO, respectively. Then it uses the **tlbli** or **tlbld** instructions to load the contents of the PTE into the selected TLB entry. The TLB entry is selected by bits 10–19 of **r**B and the way is selected by bit 31 of **r**B.

Note that a miss caused by a **dcbt**, **dst**, or **dstst** instruction while HID0[STEN] = 1 does not cause one of the software table searching exceptions; the **dcbt** in this case functions as a no-op and **dst/dstst** cause the stream to terminate.

If the PTE search algorithm does not produce a desired PTE, a page fault exception must be synthesized. Thus the appropriate bits must be set in SRR1 (or DSISR) and the TLB miss

handler must branch to either the ISI or DSI exception handler, that handles the page fault condition.

This section provides a flow diagram outlining an example software algorithm that mimics the hardware table search procedure used by the MPC7451 (and other processors that implement the PowerPC architecture). This software can be used to handle the three TLB miss exceptions. Some example assembly language that implements that flow is also provided. However, software can implement other types of page tables and PTE search algorithms using the same resources.

5.5.5.2.1 Flow for Example Exception Handlers

Figure 5-33 shows the flow for the example TLB miss exception handlers. Figure 5-34 shows the flow for how a PTEG address is generated. The flow shown is common for the three exception handlers. Also, in the cases of store instructions that cause either a TLB miss or require a table search operation to update the C bit, the flow shows that the C bit is set in both the TLB entry and the PTE in memory. Note that in the case of a page fault (no PTE found in the table search operation), the setup for the ISI or DSI exception is slightly different.

Figure 5-35 shows the flow for checking the R and C bits and setting them appropriately, Figure 5-36 shows the flow for synthesizing a page fault exception when no PTE is found. Figure 5-37 shows the flow for managing the cases of a TLB miss on an instruction access to guarded memory, and a TLB miss when C = 0 and a protection violation exists. The setup for these protection violation exceptions is very similar to that of page fault conditions (as shown in Figure 5-36) except that different bits in SRR1 (and DSISR) are set.




Figure 5-33. Flow for Example Software Table Search Operation




Figure 5-34. Flow for Generation of PTEG Address




Figure 5-35. Check and Set R and C Bit Flow




Figure 5-36. Page Fault Setup Flow




Figure 5-37. Setup for Protection Violation Exceptions

5.5.5.2.2 Code for Example Exception Handlers

This section provides some assembly language examples that implement the flow diagrams described above. Note that although these routines fit into a few cache lines, they are supplied only as a functional example; they could be further optimized for faster performance.

```
# TLB software load for MPC7451
# New Instructions:
       tlbld - write the dtlb with the ptehi and ptelo values
       tlbli - write the itlb with the ptehi and ptelo values
# New SPRs
       tlbmiss - address of access that missed. Also contains LRU information
       ptehi - VSID of access that missed. Gets written to TLB on tlbld or
tlbli
#
       ptelo - RPN value written to TLB on tlbld or tlbli
#
# there are three flows.
   tlbDataMiss - tlb miss on data load
            - tlb miss on data store or store with tlb change bit == 0
#
   tlbInstrMiss- tlb miss on instruction fetch
#+
# place labels for rel branches
#.machine PPC_7451
# gpr r0..r3 are saved into SPR0-3
      r0, 0
.set
      r1, 1
.set
      r2, 2
.set
      r3, 3
.set
.set tlbmiss, 980
.set ptehi, 981
     ptelo, 982
.set
.set
     c0, 0
.set dar, 19
      dsisr, 18
.set
     srr0, 26
.set
.set srr1, 27
.set sprg0, 272
     sprg1, 273
.set
.set
     sprg2, 274
     sprg3, 275
.set
.csect tlbmiss[PR]
vec0:
.globl vec0
       vec0+0x300
.org
vec300:
.org
       vec0+0x400
vec400:
#+
```

```
# Exception vector serves as jump table
# Register usage:
  Existing values of r0-r3 saved into sprg0-sprg3
# Note: It is assumed that the OS uses r31 as a pointer to the current top of
stack.
       vec0+0x1000
.ora
# Instruction TLB Miss
       stwur1,-4(r31) # store r1 to stack
                 # save link register
       stwur1,-4(r31) # store link register to stack
       bl tlbInstrMiss# handler routine
       lwz r1, 0(r31) # link register from the stack
       addir31,r31, 4 # pop stack
       mtlrr1
                     # restore the link register
       lwz r1, 0(r31) # r1 from the stack
       addir31,r31, 4 # pop stack
       rfi
       vec0+0x1100
.org
# Data TLB Miss
       stwur1,-4(r31) # store r1 to stack
       mflrr1
                     # save link register
       stwurl, -4(r31) # store link register to stack
       bl tlbDataMiss # handler routine
       lwz r1, 0(r31) # link register from the stack
       addir31,r31, 4 # pop stack
       mtlrr1
                      # restore the link register
       lwz r1, 0(r31) # r1 from the stack
       addir31,r31, 4 # pop stack
       rfi
      vec0+0x1200
.org
# Data TLB Miss for Store
       stwur1,-4(r31) # store r1 to stack
       mflrr1  # save link register
       stwur1,-4(r31) # store link register to stack
       bl tlbCeq0 # handler routine
       lwz r1, 0(r31) # link register from the stack
       addir31,r31, 4 # pop stack
                     # restore the link register
       lwz r1, 0(r31) # r1 from the stack
       addir31,r31, 4 # pop stack
       rfi
# Instruction TB miss flow
# Entry:
#
       From Exception Vec = 1000
#
       srr0-> address of instruction that missed
#
      srr1-> 16:31 = saved MSR
#
       tlbMiss-> ea that missed
       tlbhi-> upper 32-bits of pte value
```

```
#
       tlblo-> lower 32-bits of pte value
# Register usage:
   r0-r3 used in the exception handler as follows
#
       r0 is scratch pad
#
       rl is scratch pad
       r2 is pointer to pteg
       r3 is current compare value
       r31 pointer to top of stack
# Note: It is assumed that the OS uses r31 as a pointer to the current top of
       stack.
       0 \times 2000
.orig
tlbInstrMiss:
       mtsprsprg0, r0 # save r0 into sprg0
       mtsprsprg1, r1 # save r1 into sprg1
       mtsprsprg2, r2  # save r2 into sprg2
       mtsprsprg3, r3 # save r3 into sprg3
# Save CTR and CR on stack.
       mfctrr0
                       # save counter
       stwur0,-4(r31) # store counter to stack
       mfcrr0
                       # save CR
       stwur0, -4(r31) # store CR to stack
       mfsprr0, tlbMiss# EA of access that missed
       rlwinmr0,r0,20,16,31# Mask out lower 16 bits of EA
       mfsprrl, ptehi # VSID of access that missed
       rlwinmr1,r1,25,8,31# Mask out uppder 23 bits of VSID
       xor r1,r0,r1 # Primary HASH
                      # SDR1 value
       mfsprr3,sdr1
       rlwinmr0,r3,10,13,31# align HTMEXT and HTABMASK fields
       ori r0,r0,0x3ff # Mask out HTMEXT and HTABMASK
                      # and result
       and r1,r0,r1
       rlwinmr0, r3, 26, 13, 21
       or r1,r0,r1
                      # or result
# 32-bit PTEG Address generation into r2
       andis.r2,r3,0xfe00
       rlwimir2, r1, 6, 7, 25
       xor r1,r1,r1 # zero out req.
       addir1, r0, 8 # load 8 for counter
       mfctrr0
                       # save counter
       mfsprr3, ptehi # get first compare value
       addir2, r2, -8 # pre dec the pointer
im0:
       mtctrr1
                       # load counter
im1:
       lwzur1,8(r2)
                      # get next pte
                     # see if found pte
       cmp c0,r1,r3
                      # dec count br if cmp ne and if count not zero
       bdnzfeq,im1
       bne instrSecHash# if not found set up second hash or exit
       lwz r1,4(r2) # load tlb entry lower-word
       andi.r3,r1,8  # check G-bit
                      # if guarded, take an ISI
       bne doISIp
       ori r1,r1,0x100 # set reference bit
```

```
mtsprptelo,r1
                       # put rpn into ptelo reg.
       mfsprr0, tlbmiss
                  # load the itlb
       tlblir0
                      # get byte 7 of pte
       srwir1,r1,8
       stb r1,6(r2)
                       # update page table
# Restore application values
       lwz r0,0(r31) # get counter value
       addir31,r31,4 # pop stack
       mtctrr0
                      # restore counter
       lwz r0,0(r31) # get CR value
       addir31,r31,4 # pop stack
       mtcrf0xff,r0
                      # restore CR
       mfsprr0, sprg0 # restore old value of r0
       mfsprr1, sprg1 # restore old value of r1
       mfsprr2, sprg2 # restore old value of r2
       mfsprr3, sprg3 # restore old value of r3
                       # return to jump table
       blr
#+
# Register usage:
       r0 is saved counter
       r1 is junk
#
#
       r2 is pointer to pteg
       r3 is current compare value
#-
instrSecHash:
       andi.r1,r3,0x0040\# see if we have done second hash
                       # if so, go to ISI exception
       bne doISI
       mfsprr0,tlbMiss # EA of access that missed
       rlwinmr0,r0,20,16,31# Mask out lower 16 bits of EA
       mfsprrl,ptehi  # VSID of access that missed
       rlwinmr1,r1,25,8,31# Mask out uppder 23 bits of VSID
       xor r1,r0,r1  # Primary HASH
                      # SDR1 value
       mfsprr3,sdr1
       rlwinmr0,r3,10,13,31# align HTMEXT and HTABMASK fields
       ori r0,r0,0x3ff # Mask out HTMEXT and HTABMASK
       and r1,r0,r1 # and result
       rlwinmr0,r3,26,13,21
       or r1,r0,r1
                      # or result
# 32-bit PTEG Address generation into r2
       andis.r2,r3,0xfe00
       rlwimir2, r1, 6, 7, 25
       ori r3,r3,0x0040# change the compare value
       addir1, r0, 8 # load 8 for counter
       addir2, r2, -8 # pre dec for update on load
           im0
                      # try second hash
       h
#+
# entry Not Found: synthesize an ISI exception
# guarded memory protection violation: synthesize an ISI exception
# Entry:
       r0 is saved counter
```

```
r1 is junk
       r2 is pointer to pteg
       r3 is current compare value
doISIp:
       mfsprr3,srr1
                      # get srr1
       andi.r2,r3,0xFFFF# clean upper srr1
       addisr2,r2,0x0800# or in srr<4> = 1 to flag prot violation
           isi1
       b
doISI:
       mfsprr3,srr1
                      # get srr1
       andir2,r3,0xFFFF# clean srr1
       addisr2,r2,0x4000# or in srr1<1> = 1 to flag pte not found
isi1:
       mtctrr0
                      # restore counter
       mtcrf0x80,r3  # restore CR0
       mfsprr0,sprg0 # restore old value of r0
       mfsprr1,sprg1  # restore old value of r1
       mfsprr2,sprg2  # restore old value of r2
       mfsprr3,sprq3  # restore old value of r3
                      # go to instr. access exception
           isiExc
# Data TLB miss flow
# Entry:
   From Exception Vec = 1100
       srr0-> address of instruction that caused data tlb miss
#
#
      srr1-> store 16:31 = saved MSR
#
      tlbMiss-> ea that missed
       tlbhi-> upper 32-bits of pte value
#
#
       tlblo-> lower 32-bits of pte value
# Register usage:
      r0 is scratch pad
#
      rl is scratch pad
#
      r2 is pointer to pteg
       r3 is current compare value
       r31 pointer to top of stack
# Note: It is assumed that the OS has a stack for saving and restoring
#
        application variables. r31 serves as a pointer to the current top
#
        of stack.
.csect tlbmiss[PR]
tlbDataMiss:
       mtsprsprq0,r0  # save r0 into sprq0
       mtsprsprg1,r1  # save r1 into sprg1
       mtsprsprg2,r2  # save r2 into sprg2
       mtsprsprg3, r3 # save r3 into sprg3
# Save CTR and CR on stack.
       mfctrr0 # save counter
       stwur0,-4(r31) # store counter to stack
```

```
mfcrr0
                        # save CR
       stwur0,-4(r31) # store CR to stack
       mfsprr0,tlbMiss # EA of access that missed
       rlwinmr0,r0,20,16,31# Mask out lower 16 bits of EA
       mfsprrl,ptehi  # VSID of access that missed
       rlwinmr1,r1,25,8,31# Mask out uppder 23 bits of VSID
       xor r1,r0,r1 # Primary HASH
       mfsprr3,sdr1
                       # SDR1 value
       rlwinmr0,r3,10,13,31# align HTMEXT and HTABMASK fields
       ori r0,r0,0x3ff # Mask out HTMEXT and HTABMASK
       and r1,r0,r1
                       # and result
       rlwinmr0, r3, 26, 13, 21
       or r1,r0,r1
                      # or result
# 32-bit PTEG Address generation into r2
       andis.r2,r3,0xfe00
       rlwimir2, r1, 6, 7, 25
       xor r1,r1,r1
                       # zero out req.
                       # load 8 for counter
       addir1,r1,8
       mfsprr3,ptehi  # get first compare value
       addir2,r2,-8
                      # pre dec the pointer
dm0:
                       # load counter
       mtctrr1
dm1:
                      # get next pte
       lwzur1,8(r2)
       cmp c0,r1,r3
                       # see if found pte
       cmp c0,r1,r3  # see if found pte
bdnzfeq,dm1  # dec count br if cmp ne and if count not zero
       bne dataSecHash # if not found set up second hash or exit
       lwz r1,4(r2) # load tlb entry lower-word
       ori r1,r1,0x100 # set reference bit
       mtsprptelo,r1 # put rpn into ptelo reg.
       mfsprr0,tlbmiss
       tlbldr0
                        # load the dtlb
       srwir1,r1,8
                      # get byte 7 of pte
       stb r1,6(r2)
                       # update page table
# Restore application values
       lwz r0,0(r31) # get counter value
       addir31,r31,4 # pop stack
       mtctrr0
                # restore counter
       lwz r0,0(r31) # get CR value
       addir31,r31,4  # pop stack
       mtcrf0xff,r0  # restore CR
       mfsprr0,sprg0 # restore old value of r0
       mfsprr1,sprg1  # restore old value of r1
       mfsprr2,sprg2  # restore old value of r2
       mfsprr3,sprg3 # restore old value of r3
                        # return to jump table
       blr
dataSecHash:
       andi.r1,r3,0x0040\# see if we have done second hash
       bne doDSI
                       # if so, go to DSI exception
       mfsprr0,tlbMiss # EA of access that missed
       rlwinmr0,r0,20,16,31# Mask out lower 16 bits of EA
       mfsprrl,ptehi  # VSID of access that missed
```

```
rlwinmr1,r1,25,8,31# Mask out uppder 23 bits of VSID
                       # Primary HASH
       xor r1,r0,r1
                       # SDR1 value
       mfsprr3,sdr1
       rlwinmr0,r3,10,13,31# align HTMEXT and HTABMASK fields
       ori r0,r0,0x3ff # Mask out HTMEXT and HTABMASK
                       # and result
       and r1, r0, r1
       rlwinmr0, r3, 26, 13, 21
       or r1,r0,r1
                      # or result
# 32-bit PTEG Address generation into r2
       andisr2,r3,0xfe00
       rlwimir2, r1, 6, 7, 25
       ori r3,r3,0x0040# change the compare value?
       addir1,r0,8
                      # load 8 for counter
       addir2,r2,-8 # pre dec for update on load
           dm0
                       # try second hash
# C=0 in dtlb and dtlb miss on store flow
# Entry:
       From Exception Vec = 1200
#
       srr0-> address of store that caused the exception
#
       srr1 -> 16:31 = saved MSR
       tlbMiss-> ea that missed
#
#
       tlbhi-> upper 32-bits of pte value
       tlblo-> lower 32-bits of pte value
# Register usage:
      r0 is saved counter
       r1 is junk
#
#
       r2 is pointer to pteg
       r3 is current compare value
       r31 pointer to top of stack
# Note: It is assumed that the OS has a stack for saving and restoring
        application variables. r31 serves as a pointer to the current
#
#
        top of stack.
#-
.csect tlbmiss[PR]
tlbCeq0:
       mtspr
               sprg0,r0 # save r0 into sprg0
       mtspr sprg1,r1 # save r1 into sprg1
       mtspr sprg2,r2 # save r2 into sprg2
       mtspr sprg3,r3 # save r3 into sprg3
# Save CTR reg and CR on stack.
       mfctr r0
                       # save counter
             r0,-4(r31)# store counter to stack
       stwu
       mfcr r0
                       # save CR
               r0,-4(r31)# store CR to stack
       stwu
       mfspr r0,tlbMiss# EA of access that missed
       rlwinm r0,r0,20,16,31# Mask out lower 16 bits of EA
       mfspr r1,ptehi # VSID of access that missed
       rlwinm r1,r1,25,8,31# Mask out uppder 23 bits of VSID
               r1,r0,r1 # Primary HASH
```

```
mfspr
               r3,sdr1 # SDR1 value
        rlwinm r0,r3,10,13,31# align HTMEXT and HTABMASK fields
        ori
                r0,r0,0x3ff# Mask out HTMEXT and HTABMASK
                r1,r0,r1 # and result
        rlwinm r0, r3, 26, 13, 21
                r1,r0,r1# or result
# 32-bit PTEG Address generation into r2
        andis. r2,r3,0xfe00
        rlwimi r2,r1,6,7,25
        xor
                r1,r1,r1
                           # zero out req.
                             # load 8 for counter
        addi
               r1,r1,8
        mfspr r3,ptehi
                             # get first compare value
                            # pre dec the pointer
        addi
               r2,r2,-8
ceq0:
                            # load counter
        mtctr r1
ceq1:
               r1,8(r2) # get next pte
        lwzu
        cmp c0,r1,r3 # see if found pte bdnzf eq, ceq1 # dec count br if cmp ne and if count not zero
        bne
               cEq0SecHash # if not found set up second hash or exit
                            # load tlb entry lower-word
        lwz
               r1, 4(r2)
        andi. r3,r1,0x80 # check the C-bit
               cEq0ChkProt # if (C==0) go check protection modes
ceq2:
        mtspr
               ptelo,r1
                             # put rpn into ptelo req.
        mfspr r0,tlbmiss
               r0,r0,0x01 # toggles lru bit
        xori
        tlbld r0
                            # load the dtlb
# Restore application values
        lwz
              r0,0(r31) # get counter value
        addi
               r31,r31,4 # pop stack
        mtctr r0
                            # restore counter
        lwz
              r0, 0(r31) # get CR value
        addi
               r31,r31,4 # pop stack
                           # restore CR
        mtcrf 0xff,r0
       mfspr r0,sprg0  # restore old value of r0
mfspr r1,sprg1  # restore old value of r1
mfspr r2,sprg2  # restore old value of r2
                           # restore old value of r3
        mfspr r3,sprg3
        blr
                             # return to jump table
#+
# Register usage:
#
       r0 is saved counter
#
       r1 is junk
#
       r2 is pointer to pteg
#
       r3 is current compare value
#-
cEq0SecHash:
               r1,r3,0x0040 \# see if we have done second hash
        andi
                doDSI
                             # if so, go to DSI exception
        bne
        andi
               r1,r3,0x004 # see if we have done second hash
```

```
bne
              doDSI
                         # if so, go to DSI exception
              r0,tlbMiss # EA of access that missed
       mfspr
       rlwinm r0,r0,20,16,3# Mask out lower 16 bits of EA
              r1,pteh
                         # VSID of access that missed
       rlwinm r1,r1,25,8,31# Mask out uppder 23 bits of VSID
              r1,r0,r1 # Primary HASH
       xor
              r3,sdr1
                          # SDR1 value
       mfspr
       rlwinm r0,r3,10,13,3# align HTMEXT and HTABMASK fields
              r0,r0,0x3f # Mask out HTMEXT and HTABMASK
       and
              r1,r0,r1
                          # and result
       rlwinm r0,r3,26,13,21
              r1,r0,r1 # or result
# 32-bit PTEG Address generation into r2
       andis. r2,r3,0xfe00
       rlwimi r2,r1,6,7,25
              r3,r3,0x004 # change the compare value
                       # load 8 for counter
        addi r1,r0,8
                          # pre dec for update on load
        addi r2,r2,-8
        h
              ceq0
                         # try second hash
#+
# entry found and PTE(c-bit==0):
# (check protection before setting PTE(c-bit)
# Register usage:
      r0 is saved counter
#
       rl is PTE entry
      r2 is pointer to pteg
#
      r3 is trashed
#-
cEq0ChkProt:
       rlwinm r3,r1,30,0,1 # test PP
       bae-
              # test PP[0]
       andi
             r3,r1,1
                         # return if PP[0]==0
       beq+
              chk2
       b
              doDSIp
                        # else DSIp
chk0:
                          # get old msr
       mfspr
              r3,srr1
       andis r3,r3,0x0008 \# test the KEY bit (SRR0-bit 12)
              doDSIp
                         # else DSIp
chk2:
              r1,r1,0x180 # set reference and change bit
       ori
       sth
              r1,6(r2) # update page table
       b
              ceq2
                        # and back we go
#+
# entry Not Found: synthesize a DSI exception
       # Entry:
       r0 is saved counter
       r1 is junk
```

```
r2 is pointer to pteg
#
       r3 is current compare value
#
doDSI:
       mfspr r3,srr1
                            # get srr1
       rlwinm r1,r3,9,6,6 # get srrl<flag> to bit 6 for load/store, zero rest
        addis r1,r1,0x4000 # or in dsisr<1> = 1 to flag pte not found
               dsi1
doDSIp:
       mfspr r3, srr1
                           # get srr1
        rlwinm r1, r3,9,6,6 # get srr1<flag> to bit 6 for load/store, zero rest
       addis r1, r1, 0x0800\# or in dsisr<4> = 1 to flag prot violation
dsi1:
       mtctr r0
                            # restore counter
        andis. r2,r3, 0x0200# Keep the AltiVec Avail bit in r2
        andi
               r3,r3,0xFFFF# Zero out the upper bits of SRR1
              r2, r2, r3 # OR back in the lower bits into r2
       or
       mtspr srr1, r2
                            # set srr1
       mtspr dsisr, r1
                            # load the dsisr
       mfspr r1, tlbmiss # get miss address
       rlwinm r1,r1,0,0,30 # Clear the LRU bit
        rlwinm. r2,r2,0,31,31# test LE bit
             dsi2
                           # if little endian then:
       beq
       xori r1,r1,0x07 # de-mung the data address
dsi2:
       mtspr dar,r1
                           # put in dar
       mtcrf 0x80,r3
                           # restore CR0?
       mfspr r0,sprq0 # restore old value of r0
       mfspr r1,sprg1  # restore old value of r1
mfspr r2,sprg2  # restore old value of r2
       mfspr r3,sprg3 # restore old value of r3
b dsiExc # branch to DSI exception
```

Chapter 6 Instruction Timing

This chapter describes how the MPC7451 microprocessor performs operations defined by instructions and how it reports the results of instruction execution. It gives detailed descriptions of how the MPC7451 execution units work and how these units interact with other parts of the processor, such as the instruction fetching mechanism, register files, and caches. It gives examples of instruction sequences, showing potential bottlenecks and how to minimize their effects. Finally, it includes tables that identify the unit that executes each instruction implemented on the MPC7451, the latency for each instruction, and other information useful to assembly language programmers.

AltiVec Technology and Instruction Timing



The AltiVec functionality in the MPC7451 affects instruction timing in the following ways:

- Execution units are provided for vector computations:
 - Vector permute unit (VPU). See Section 6.4.5.1.1, "AltiVec Permute Unit (VPU) Execution Timing."
 - Short-latency vector integer unit 1 (VIU1). See Section 6.4.5.1.2, "Vector Simple Integer Unit (VIU1) Execution Timing."
 - Long-latency vector complex integer unit (VIU2). See Section 6.4.5.1.3, "Vector Complex Integer Unit (VIU2) Execution Timing."
 - Vector floating-point unit (VFPU). See Section 6.4.5.1.4, "Vector Floating-Point Unit (VFPU) Execution Timing."
- The AltiVec technology defines data streaming instructions that allow automated loading of data for non-speculative accesses. These instructions can be identified as either static (likely to be reused) or transient (unlikely to be reused). See Chapter 7, "AltiVec Technology Implementation."
- The AltiVec technology defines the difference between the instructions **lvxl** and **stvxl** with other AltiVec load and store instructions. See Section 6.4.4.3.1, "LRU Instructions."

6.1 Terminology and Conventions

This section provides an alphabetical glossary of terms used in this chapter. These definitions offer a review of commonly used terms and point out specific ways these terms are used in this chapter.

NOTE

Many of these definitions differ slightly from those used to describe previous processors that implement the PowerPC architecture, in particular with respect to dispatch, issue, finishing, retirement, and write back, so please read this glossary carefully.

- Branch prediction—The process of guessing the direction or target of a branch. Branch direction prediction involves guessing whether a branch will be taken. Target prediction involves guessing the target address of a **bclr** branch. The PowerPC architecture defines a means for static branch prediction as part of the instruction encoding.
- Branch resolution—The determination of whether a branch prediction was correct or not. If the prediction is correct, the instructions following the predicted branch that may have been speculatively executed can complete (*see* completion). If the prediction is incorrect, instructions on the mispredicted path and any results of speculative execution are purged from the pipeline and fetching continues from the correct path.
- Complete—An instruction is in the complete stage after it executes and makes its results available for the next instruction (*see* finish). At the end of the complete stage, the instruction is retired from the completion queue (CQ). When an instruction completes, it is guaranteed that this instruction and all previous instructions can cause no exceptions.
- Dispatch—The dispatch stage decodes instructions supplied by the instruction queue, renames any source/target operands, determines to which issue queue each non-branch instruction is dispatched, and determines whether the required space is available in both that issue queue and the completion queue.
- Fall-through folding (branch fall-through)—Removal of a not-taken branch. On the MPC7451, not-taken branch instructions that do not update LR or CTR can be removed from the instruction stream if the branch instruction is in IQ3–IQ7 the cycle after execution.
- Fetch—The process of bringing instructions from memory (such as a cache or system memory) into the instruction queue.
- Finish—An executed instruction finishes by updating the completion queue that execution is complete and results have been made available to subsequent instructions. For most execution units, finishing occurs at the end of the last cycle of

- execution; however, FPU, IU2, and VIU2 instructions finish at the end of a single-cycle finish stage after the last cycle of execution.
- Folding (branch folding)—The replacement with target instructions of a branch instruction and any instructions along the not-taken path when a branch is either taken or predicted as taken.
- Issue—The pipeline stage responsible for reading source operands from rename registers and register files. This stage also assigns and routes instructions to the proper execution unit.
- Latency— The number of clock cycles necessary to execute an instruction and make the results of that execution available to subsequent instructions.
- Pipeline—In the context of instruction timing, the term 'pipeline' refers to the interconnection of the stages. The events necessary to process an instruction are broken into several cycle-length tasks to allow work to be performed on several instructions simultaneously—analogous to an assembly line. As an instruction is processed, it passes from one stage to the next. When it does, the stage becomes available for the next instruction.
 - Although an individual instruction can take many cycles to make results available (*see* latency), pipelining makes it possible to overlap processing so that the throughput (number of instructions processed per cycle) is greater than if pipelining were not implemented.
- Program order—The order of instructions in an executing program. More specifically, this term is used to refer to the original order in which program instructions are fetched into the instruction queue from the cache.
- Rename registers—Temporary buffers for holding results of instructions that have finished execution but have not completed.
- Reservation station—A buffer between the issue and execute stages that allows instructions to be issued even though the results of other instructions on which the issued instruction may depend are not available.
- Retirement—Removal of a completed instruction from the CQ.
- Speculative instruction—Any instruction which is currently behind an older branch that has not been resolved yet.
- Stage—Used in two different senses, depending on whether the pipeline is being discussed as a physical entity or a sequence of events. In the latter case, a stage is an element in the pipeline during which certain actions are performed, such as decoding the instruction, performing an arithmetic operation, or writing back the results. Typically, the latency of a stage is one processor clock cycle. Some events, such as dispatch, write-back, and completion, happen instantaneously and may be thought to occur at the end of a stage.

Instruction Timing Overview

An instruction can spend multiple cycles in one stage. An integer multiply, for example, takes multiple cycles in the execute stage. When this occurs, subsequent instructions may stall.

An instruction can also occupy more than one stage simultaneously, especially in the sense that a stage can be seen as a physical resource—for example, when instructions are dispatched they are assigned a place in the CQ at the same time they are passed to the issue queues.

- Stall—An occurrence when an instruction cannot proceed to the next stage.
- Superscalar—A superscalar processor is one that can issue multiple instructions concurrently from a conventional linear instruction stream. In a superscalar implementation, multiple instructions can be in the execute stage at the same time.
- Throughput—The number of instructions that are processed per cycle. For example, a series of **mulli** instructions have a throughput of one instruction per clock cycle.
- Write-back—Write-back (in the context of instruction handling) occurs when a result is written into the architecture-defined registers (typically the GPRs, FPRs, and VRs). On the MPC7451, write back occurs in the clock cycle after the completion stage. Results in the write-back buffer cannot be flushed. If an exception occurs, results from previous instructions must write back before the exception is taken.

6.2 Instruction Timing Overview

The MPC7451 design minimizes the number of clock cycles it takes to fetch, decode, dispatch, issue, and execute instructions and to make the results available for a subsequent instruction. Some instructions, such as loads and stores, access memory and require additional clock cycles between the execute phase and the write-back phase. These latencies vary depending on whether the access is to cacheable or noncacheable memory, whether it hits in the L1, L2, or L3 cache, whether the cache access generates a write-back to memory, whether the access causes a snoop hit from another device that generates additional activity, and other conditions that affect memory accesses. Note that L3 cache is not supported on the MPC7441 and the MPC7445.

To improve throughput, the MPC7451 implements pipelining, superscalar instruction issue, branch folding, removal of fall-through branches, three-level speculative branch handling, and multiple execution units that operate independently and in parallel.

As an instruction passes from stage to stage, the subsequent instruction can follow through the stages as the former instruction vacates them, allowing several instructions to be processed simultaneously. Although it may take several cycles for an instruction to pass through all the stages, when the pipeline is full, one instruction can be completed its work on every clock cycle. Figure 6-1 represents a generic four-stage pipelined execution unit, which when filled has a throughput of one instruction per clock cycle.




Figure 6-1. Pipelined Execution Unit

Figure 6-2 shows the entire path that instructions take through the fetch1, fetch2, decode/dispatch, execute, issue, complete, and write-back stages, which is considered the MPC7451's master pipeline. The FPU, LSU, IU2, VIU2, VFPU, and VPU are also multiple-stage pipelines.

The MPC7451 contains the following execution units:

- Branch processing unit (BPU)
- Three Single-cycle IUs (IU1a, IU1b, IU1c)—executes all integer (fixed-point) instructions except multiply, divide, and move to/from special-purpose register instructions. Note that all IU1 instructions execute in 1 cycle, except for some instructions like tw[i] and sraw[i][.], which take 2. See Table 6-5 for details.
- Multiple-cycle IU (IU2)—executes miscellaneous instructions including the CR logical operations, integer multiplication and division instructions, and move to/from special-purpose register instructions
- 64-bit floating-point unit (FPU)
- Load/store unit (LSU)
- The AltiVec unit contains the following four independent execution units for vector computations and the latencies are shown in Table 6-8:
 - Vector permute unit (VPU)
 - Vector simple integer unit (VIU1)
 - Vector complex integer unit (VIU2)
 - Vector floating-point unit (VFPU)

A maximum of two AltiVec instructions can be issued in order to any combination of AltiVec execution units per clock cycle. Moreover, the VIU2, VFPU, and VPU are pipelined, so they can operate on multiple instructions.

Instruction Timing Overview

The MPC7451 can complete as many as three instructions on each clock cycle. In general, the MPC7451 processes instructions in seven stages—fetch1, fetch2, decode/dispatch, issue, execute, complete, and write-back as shown in Figure 6-2. Note that the pipeline example in Figure 6-1 is similar to the four-stage VFPU pipeline in Figure 6-2.




Figure 6-2. Superscalar/Pipeline Diagram

The instruction pipeline stages are described as follows:

• Instruction fetch—Includes the clock cycles necessary to request an instruction and the time the memory system takes to respond to the request. Instructions retrieved are latched into the instruction queue (IQ) for subsequent consideration by the dispatcher.

Instruction fetch timing depends on many variables, such as whether an instruction is in the branch target instruction cache (BTIC), the on-chip instruction cache, or the L2 or L3 cache. Those factors increase when it is necessary to fetch instructions from system memory and include the processor-to-bus clock ratio, the amount of bus traffic, and whether any cache coherency operations are required.

Because there are so many variables, unless otherwise specified, the instruction timing examples in this chapter assume optimal performance and show the portion of the fetch stage in which the instruction is in the instruction queue. The fetch1 and fetch2 stages are primarily involved in retrieving instructions.

- The decode/dispatch stage fully decodes each instruction; most instructions are dispatched to the issue queues (branch, **isync**, **rfi**, and **sc** instructions do not go to issue queues).
- The three issue queues FIQ, VIQ, and GIQ can accept as many as one, two, and three instructions, respectively, in a cycle. Instruction dispatch requires the following:
 - Instructions can be dispatched only from the three lowest IQ entries—IQ0, IQ1, and IQ2.
 - A maximum of three instructions can be dispatched to the issue queues per clock cycle.
 - Space must be available in the CQ for an instruction to dispatch (this includes instructions that are assigned a space in the CQ but not in an issue queue).

In this chapter, dispatch is treated as an event at the end of the fetch stage. Dispatch dependencies are described in Section 6.7.2, "Dispatch Unit Resource Requirements."

The issue stage reads source operands from rename registers and register files and determines when instructions are latched into the execution unit reservation stations. The GIQ, FIQ, and VIQ (AltiVec) issue queues have the following similarities:

- Operand lookup in the GPRs, FPRs, and VRs, and their rename registers.
- Issue queues issue instructions to the proper execution units.
- Each issue queue holds twice as many instructions as can be dispatched to it in 1 cycle; the GIQ has six entries, the VIQ has four, and the FIQ has two.

The three issue queues are described as follows:

- The GIQ accepts as many as three instructions from the dispatch unit each cycle. IU1, IU2, and all LSU instructions (including floating-point and AltiVec loads and stores) are dispatched to the GIQ.
- Instructions can be issued out-of-order from the bottom three GIQ entries (GIQ2–GIQ0). An instruction in GIQ1 destined for an IU1 does not have to wait for an instruction in GIQ0 that is stalled behind a long-latency integer divide instruction in the IU2.

Instruction Timing Overview


- The VIQ accepts as many as two instructions from the dispatch unit each cycle. All AltiVec instructions (other than load, store, and vector touch instructions) are dispatched to the VIQ. As many as two instructions can be issued to the four AltiVec execution units, but unlike the GIQ, instructions in the VIQ cannot be issued out of order.
- The FIQ can accept one instruction from the dispatch unit per cycle. It looks at the first instruction in its queue and determines if the instruction can be issued to the FPU in this cycle.
- The execute stage accepts instructions from its issue queue when the appropriate reservation stations are not busy. In this stage, the operands assigned to the execution stage from the issue stage are latched.
 - The execution unit executes the instruction (perhaps over multiple cycles), writes results on its result bus, and notifies the CQ when the instruction finishes. The execution unit reports any exceptions to the completion stage. Instruction-generated exceptions are not taken until the excepting instruction is next to retire.
 - Most integer instructions have a 1-cycle latency, so results of these instructions are available 1 clock cycle after an instruction enters the execution unit. The FPU, LSU, IU2, VIU2, VFPU, and VPU units are pipelined, as shown in Figure 6-3.
 - Note that AltiVec computational instructions are executed in the four independent, pipelined AltiVec execution units. The VPU has a two-stage pipeline, the VIU1 has a one-stage pipeline, and the VIU2 and VFPU have four-stage pipelines. As many as 10 AltiVec instructions can execute concurrently.
- The complete and write-back stages maintain the correct architectural machine state and commit results to the architecture-defined registers in the proper order. If completion logic detects an instruction containing an exception status, all following instructions are cancelled, their execution results in rename buffers are discarded, and the correct instruction stream is fetched.
 - The complete stage ends when the instruction is retired. Three instructions can be retired per clock cycle. If no dependencies exist, as many as three instructions are retired in program order. Section 6.7.4, "Completion Unit Resource Requirements," describes completion dependencies.

The write-back stage occurs in the clock cycle after the instruction is retired.

Notation conventions used in the instruction timing examples in Figure 6-8 through

Fetch—Instructions are fetched from memory and placed in the 12-entry IQ. The latency associated with accessing an instruction depends on whether the instruction is in the BTIC, the on-chip caches, the off-chip L3 cache, or system memory (in which case latency is further affected by bus traffic, bus clock speed, and address translation issues). Therefore, in the examples in this chapter, the diagrams and fetch stage shown is for the common case of instructions hitting in the instruction cache.





The following events are associated with the stages described above:

- Dispatch—An instruction is dispatched to the appropriate issue queue at the end of the dispatch stage. At dispatch, the instruction passes to the issue pipeline stage by taking a place in the completion queue and in one of the three issue queues.
- Issue—The issue stage ends when the instruction is issued to the appropriate execution unit.
- Finish—An instruction finishes when the CQ is signalled that execution results are available to subsequent instructions. Architecture-defined registers are not updated until the instruction is retired. For FPU, IU2, and VIU2, finishing occurs at the end of a separate, one-cycle stage after the final execution stage.
- Retire—An instruction is retired when it has updated architecture-defined registers with its results and is removed from the completion queue.
- Write back—The results of a retired instruction are written back to the architecture-defined register.

Instruction Timing Overview

Figure 6-3 shows the relationships between stages and events.

Stages and Events: IU1, LSU, VPU, VIU2, and VFPU)




Figure 6-3. Stages and Events

IU1¹/VPU Instructions Fetch1 Fetch2 Dispatch Issue Execute Complete IU2¹/VIU1 Instructions Fetch1 Fetch2 Dispatch Issue Execute² Finish Complete LSU Instructions¹ Execute Fetch1 Fetch2 E0 E1 E2 Complete Dispatch Issue FPU Instructions¹ Execute Fetch1 Fetch2 Dispatch E0-E4 Finish Complete Issue **BPU Instructions** Branch In Dispatch Complete³ Fetch2 Fetch1 Execution Entry In Instruction Queue Execute VIU2 Instructions E2 Complete Fetch1 Fetch2 Dispatch Issue E0 E1 E3 Execute 4 VFPU Instructions E2 Fetch1 Fetch2 Dispatch E0 E1 E3 Complete Issue

Figure 6-4 shows the stages of MPC7451 execution units.

Figure 6-4. MPC7451 Microprocessor Pipeline Stages

6.3 Timing Considerations

When the fetch pipeline is full, as many as four instructions can be fetched to the IQ during each clock cycle. Three instructions can be dispatched to the issue queues per clock cycle.

¹ Execution-serialized instructions require additional execution cycles (not shown).

² Several integer instructions, such as multiply and divide instructions, require multiple cycles in the execute stage.

³ Branches that are not folded take an entry in the completion queue.

Some VFPU instructions skip VFPU-E1 and VFPU-E2, which may increase the latency of other VFPU instructions. See Section 6.4.5.1.4, "Vector Floating-Point Unit (VFPU) Execution Timing."

Timing Considerations

The MPC7451 improves performance by executing multiple instructions at a time, using hardware to manage dependencies. When an instruction is issued, the register file or rename registers send the source data to the appropriate reservation station. Register files and rename registers have sufficient bandwidth to allow dispatch of three instructions per clock cycle under most conditions.

The BPU decodes and executes branches immediately after they reach the IQ. When a branch cannot be resolved due to a CR, CTR, or LR dependency, the branch may be predicted and that case execution continues from the predicted path. If the prediction is incorrect, the following steps are taken:

- 1. The IQ is purged and fetching continues from the correct path.
- 2. If mispredicted instructions have entered the CQ, any instructions older than the predicted branch are allowed to retire, after which remaining instructions are purged from the CQ and execution units.
- 3. Dispatching resumes from the correct path.

After an instruction executes, results are made available to subsequent instructions in the appropriate rename registers. The architecture-defined GPR, FPR, and VR registers are updated during the write-back stage. Branch instructions that update the LR or CTR write back their results in a similar fashion.

After instruction execution, results are made available to subsequent instructions in the appropriate GPR, FPR, or VR rename registers. Results are then stored into the correct GPR, FPR, or VR during the write-back stage. If a subsequent instruction needs the result as a source operand, the result is simultaneously made available to the appropriate execution unit, which allows a data-dependent instruction to be decoded and dispatched without waiting to read the data from the register file. Branch instructions that update either the LR or CTR write back their results in a similar fashion.

The following section describes this process.

6.3.1 General Instruction Flow

As many as four instructions can be fetched into the IQ during each clock cycle. An instruction fetch consists of two single-cycle fetch stages—fetch1 and fetch2.

As many as three instructions can be dispatched per clock cycle, within the limitations of individual issue queues—the GIQ can accept as many as three, the FIQ can accept one, and the VIQ can accept as many as two instructions. Likewise, the GIQ can issue at most three instructions, the FIQ can issue one instruction, and the VIQ can issue two instructions per clock cycle. The MPC7451 tries to keep the IQ full at all times, unless instruction cache throttling is enabled, as described in Chapter 10, "Power and Thermal Management."

The number of instructions fetched in a clock cycle is determined by the number of vacant spaces in the IQ during the previous clock cycle. This is shown in the examples in this

chapter. If IQ8–IQ11 are available, the fetcher tries to initiate a fetch every cycle. Because the two fetch stages are pipelined, as many as four instructions can reach the IQ every cycle. However, the fetcher normally initiates a fetch only if IQ8–IQ11 are empty.

Typically, instructions are fetched from the L1 instruction cache, but as many as four instructions from a targeted stream can be fetched on a BTIC hit in 2 clock cycles, allowing the next four instructions to be fetched from the instruction cache with no idle cycles.

Branch instructions in IQ0-IQ7 are identified and forwarded to the BPU directly for immediate execution.

If a branch is predicted as taken, all instructions are flushed from the IQ in the next clock cycle. If the branch is unconditional or if the specified conditions are already known, the branch can be resolved immediately. That is, the branch direction and target address are known and instruction fetching can continue from the correct location. Otherwise, the branch direction or branch target address must be predicted. The MPC7451 offers several resources to resolve branch instructions and to improve the accuracy of branch predictions. These include the following:

• Branch target instruction cache (BTIC)—The 128-entry, four-way-associative BTIC, shown in Figure 6-5, holds as many as four branch target instructions in each entry, so when a branch is encountered in a repeated loop, usually the first four instructions in the target stream can be fetched into the instruction queue on the next two clock cycles. The BTIC can be disabled and invalidated through bits in HID0.




Figure 6-5. BTIC Organization

Timing Considerations

BTIC entries are indexed not from the address of the first target instruction but from the address of the branching instruction, so multiple branches sharing a target generate duplicate BTIC entries. Each entry can hold as many as four instructions, depending on where the first target instruction falls in the cache block.

As with other aspects of MPC7451 instruction timing, BTIC operation is optimized for cache-line alignment. If the first target instruction is one of the first five instructions in the cache block, the BTIC entry holds four instructions. If the first target instruction is the last instruction before the cache block boundary, it is the only instruction in the corresponding BTIC entry. If the next-to-last instruction in a cache block is the target, the BTIC entry holds two valid target instructions, as shown in Figure 6-6.




Figure 6-6. Alignment of Target Instructions in the BTIC

BTIC ways are updated using a FIFO algorithm.

Note that the entire BTIC is invalidated if translation changes (for example, a **tlbie** instruction executes, a TLB or BAT is updated, or an exception puts the processor in real mode) or if an **icbi** instruction invalidates an instruction cache block.

- Dynamic branch prediction—The 2048-entry branch history table (BHT) is implemented with 2 bits per entry for four levels of prediction—not taken, strongly not, and strongly taken. Whether a branch instruction is taken or not taken can change the strength of the next prediction. Dynamic branch prediction is not defined by the PowerPC architecture.
 - To reduce aliasing, only predicted branches update BHT entries. Dynamic branch prediction is enabled by setting HID0[BHT]; otherwise, static branch prediction is used.
- Static branch prediction—Static branch prediction is defined by the PowerPC architecture and involves encoding the branch instructions. See 6.4.1.3.1, "Static Branch Prediction."

• Link stack registers—The MPC7451 also avoid stalls by implementing an eight-entry branch link stack. As many as eight levels of **bclr**/branch-and-link pairs can be held and the **bclr** target address can be predicted from the link stack rather than requiring a stall until the **ld/mtlr** subroutine restore sequence completes.

The link register and rules required for correct use are as described in the *Programming Environments Manual*.

Correct use of the link stack requires that computed GOTO statements consist of the **mtctr/bcctr** instruction pair rather than the **mtlr/bclr** pair, which lowers link stack performance by requiring an expensive mispredict drain/flush as well as clearing the link stack to its initial empty state.

Attempting link stack and conditional branch prediction on the same instruction can affect performance. It may be necessary to avoid conditional **bclr** instructions because the BPU stalls execution until either the directional condition or the target address (LR) is resolved. Additionally, even if both are resolved when the conditional **bclr** is presented to the BPU, the conditional **bclr** takes 2 cycles to execute. Thus, except for code size, following a conditional branch (**bc**) with an unconditional **bclr** may be preferable to a conditional **bclr**.

Branch instructions that do not update the LR or CTR can be removed from the instruction stream, as described in Section 6.4.1.1, "Branch Folding and Removal of Fall-Through Branch Instructions." Branch instructions that update the LR or CTR are treated as if they require dispatch, even though they are not dispatched to one of the issue queues. They must be assigned CQ entries to ensure that the CTR and LR are updated sequentially. The dispatch rate is affected by the serializing behavior of some instructions and on the availability of issue queues, execution units, rename registers, and CQ entries. Instructions are dispatched in program order; an instruction in IQ1 cannot be dispatched ahead of one in IQ0.

Figure 6-7 shows instruction paths.




Figure 6-7. Instruction Flow Diagram

6.3.2 Instruction Fetch Timing

Instruction fetch latency depends on whether the fetch hits the BTIC, the instruction MMU, the L1 instruction cache, the on-chip L2-cache, or the off-chip L3 cache (if one is implemented). If no cache hit occurs, a memory transaction is required in which fetch latency is affected by bus traffic and bus clock speed. These issues are discussed further in the following sections.

6.3.2.1 Cache Arbitration

When the instruction fetcher requests instructions from the instruction cache, two things may happen. If the access hits the instruction cache and the cache is idle, the instructions arrive two clock cycles later. However, if the cache or MMU is busy due to a higher priority operation, such as a **tlbie**, **icbi**, or a cache line reload, instructions cannot be fetched until that operation completes.

6.3.2.2 Cache Hit

If the instruction fetch hits the instruction cache, it takes only two clock cycles after the request for as many as four instructions to enter the IQ. Note that the cache is not blocked to internal accesses during a cache reload (hits under misses). The critical quad word is written simultaneously to the cache and forwarded to the requesting unit, minimizing stalls due to load delays. Note that the cache allows a hit under one miss and is only blocked by a cache line reload for the cycle when the cache write happens. So, if a cache miss is discarded by a misprediction and a new fetch hits, the cache allows instructions to come back. As many as four instructions are pipelined from the cache per cycle until the original miss comes back and a cache reload is performed, which blocks the cache for 1 cycle.

Figure 6-8 shows a simple example of instruction fetching that hits in the on-chip cache. This example uses a series of integer add instructions and double-precision, floating-point add instructions to show the following:

- How the number of instructions to be fetched is determined
- How program order is maintained by the IQ and CQ
- How instructions are dispatched, issued and completed
- How the FPU and IU2 pipelines function

Timing Considerations

Note that for the following instruction sequence instruction 0 is assumed to be the first instruction in the cache block. Also, there are no critical dependencies between instructions.

0	add		
1	fadd		
2	add		
3	fadd		
4	b 8		
5	fsub		
6	fadd		
7	fadd		
8	add		
9	add		
10	add		
11	add		
12	fadd		
13	add		
14	fadd		
15			
16			
17			




Figure 6-8. Instruction Timing—Cache Hit

Timing Considerations

The instruction timing for this example is described cycle-by-cycle as follows:

- 0. In cycle 0, instructions 0–3 are fetched from the instruction cache and are available in the IQ. These instructions are placed in IQ0–IQ3. Instructions 0–2 are dispatched at the end of this cycle to the GIQ, FIQ, and GIQ, respectively. As they are dispatched, they are also allocated in the bottom three entries of the CQ.
- 1. Instructions 0 and 2 are issued to two of the IU1s and instruction 1 is issued to the FPU. Note that because these instructions were dispatched in the last cycle, they have been assigned sequential positions in the CQ. In this case, instructions 0–2 are in the bottom three entries of the CQ. Instruction 3 is in IQ0 from which it is dispatched to the FIQ at the end of this cycle. Instructions 4–7 have arrived from the instruction cache at the end of the last cycle, which are also allocated in the IQ1–IQ4. The eight-instruction cache block boundary falls between instructions 7 and 8. Instruction 4 (the unconditional branch) is executed in this cycle and is immediately resolved as taken and therefore can be folded from the IQ.
- 2. Instructions 0 and 2 execute in the single-stage IU1s. Instruction 1 proceeds to the first of the five FPU stages. Instruction 3 is in the fourth entry of the CQ and is issued from the FIQ to the FPU. Because instruction 4 was an unconditional taken branch, it is folded from the IQ and instructions 5–7 are discarded. No new instructions are available because of the latency of the BTIC and instruction cache fetching.
- 3. Instruction 0 is retired at the end of this cycle. Instruction 1 proceeds to the second FPU stage. Instruction 2 has finished executing but must remain in the CQ until instruction 1 retires. Instruction 3 replaces instruction 1 in the first FPU stage. Instructions 8–11 are arrived from the BTIC and are also allocated in the bottom four entries of the IQ. Instructions 8-10 are dispatched to the GIQ at the end of this cycle.
- 4. Instruction 0 is retired from the CQ, so the remaining instructions are shifted down in the CQ. Instructions 1 and 3 are in the third and second FPU stages, respectively. Instruction 2 is still waiting in the CQ for instruction 1 to retire. Instructions 8–10 take positions in CQ. Instructions 12–14, which arrived from the instruction cache at the end of last cycle, are now in the IQ1–IQ3. Instructions 11–13 are dispatched at the end of this cycle.
- 5. Instructions 1 and 3 occupy to the fourth and third FPU stages, respectively. Instruction 2 waits in the CQ for instruction 1 to retire. Instructions 8–10 execute in the IU1s. Instructions 11–13 are issued and occupy CQ6–CQ8. Instruction 14 is dispatched at the end of this cycle.
- 6. Instruction 1 reaches the last FPU stage, while instruction 3 advances through the FPU pipeline. Instructions 2, 8, 9, and 10 wait in the CQ. Instructions 11–13 begin executing. Instruction 14 is issued to the FPU and occupies CQ9.

- 7. Instruction 1 occupies the FPU finish stage, while instruction 3 moves to the last FPU stage. Instructions 2, 8–11, and 13 wait in the CQ. Instruction 12 advances through the FPU pipeline, while instruction 14 moves to the first FPU stage.
- 8. Instructions 1 and 2 are retired at the end of this cycle. Instruction 3 moves to the FPU finish stage. Instructions 8–11 and 13 wait in the CQ. Instructions 12 and 14 advance through the FPU.
- 9. Because instructions 1 and 2 were retired in the last clock cycle, the remaining instructions shift down in the CQ and instructions 3, 8, and 9 are retired at the end of this clock cycle. Instructions 10, 11, and 13 wait in the CQ. Instructions 12 and 14 continue through the FPU.
- 10. Instructions 3, 8, and 9 retired in the last clock cycle, so the remaining instructions shift down in the CQ. Instructions 10 and 11 are retired at the end of this clock cycle, while instruction 13 waits in the CQ. Instructions 12 and 14 continue through the FPU.

6.3.2.3 Cache Miss

Figure 6-9 uses a similar instruction sequence as in Section 6.3.2.2, "Cache Hit," but here the fetch misses the caches and requires a bus access. Note that because the target instruction is not in the L1 cache, it cannot be in the BTIC. A 5:1 processor:bus clock ratio is used. The difference in the following code sample from that shown in Figure 6-8 is that the branch instruction 4 jumps to instruction 6 instead of instruction 8, and also cache block boundary lies between instructions 5 and 6. The following example assumes the minimum possible cycles for a bus transaction to occur, but any real system is likely to see further delays due to real DRAM latencies.

0 add 1 fadd 2 add 3 fadd 4 b 6 5 fsub fadd 6 7 fadd 8 add 9 add 10 add add 11 fadd 12 13 add 14 fadd 15 16 17

Timing Considerations




Figure 6-9. Instruction Timing—Cache Miss

A cache miss extends the latency of the fetch stage, so the fetch stage represents the time the instruction spends in the IQ and the time required for the instruction to be loaded from system memory, beginning in clock cycle 2.

The first four instructions follow the same pattern as in the cache hit example. The cache miss occurs in clock cycle 3, so the fetcher initiates a four-beat burst transaction to system memory. The critical quad word, which contains instructions 6–9, arrives in the first two beats and is forwarded to the IQ after the second beat. In clock cycle 52, these instructions are forwarded both to the instruction cache and to the instruction fetcher. Instructions 10–13

arrive 11 cycles later in clock cycle 63. Assuming that instructions 14–17 are also not in any of the caches, they are available to the IQ in cycle 102. The second half of this cache block (instructions 18–21) arrive 11 cycles later (cycle 113).

6.3.2.4 L2 Cache Access Timing Considerations

If an instruction fetch misses the BTIC and the on-chip instruction cache, the MPC7451 next looks in the L2 cache. If the requested instructions are there, they are burst into the MPC7451 in much the same way as shown in Figure 6-6.

The example shown is for the fastest possible L2 response. Other factors can effect this latency, including whether the L2 cache is busy with other operations, like servicing a load request from the LSU.

6.3.2.4.1 Instruction Cache and L2 Cache Hit

Full fetch latency (from fetch1 to arrival into IQ) for an instruction cache miss/L2 cache hit is 13 cycles. Note that an L2 hit provides a full cache line, so the instructions are fetched into the IQ back to back (see cycles 15 and 16 in Figure 6-10). This is the difference between the L3 cache and main memory bus, which use quad-word forwarding. Figure 6-10 shows the same code sequence as Figure 6-9.




Figure 6-10. Instruction Timing—Instruction Cache Miss/L2 Cache Hit

6.3.2.4.2 Instruction Cache Miss/L3 Cache Hit

Figure 6-11 shows the same code sequence as Figure 6-9, except that there is an instruction cache/L2 cache miss and an L3 cache hit. Note that L3 cache is not supported on the MPC7441 and the MPC7445. This example assumes the following:

- Use of DDR SRAM
- 4:1 bus ratio
- 5-cycle L3 clock sample point
- 0-cycle L3 processor-clock sample point

For an L3 hit, full fetch latency (from fetch1 to the arrival into IQ) is 39 cycles. Note that an L3 forwards a quad word at a time, followed by a full cache-line reload. The time for the first beat is affected by three major parameters—miss time, SRAM time, and forwarding time. Miss and forwarding times are constant and do not interfere with traffic. The SRAM time takes 23 cycles; the formula for calculating the SRAM time is as follows:

synchronization to L3 clock + (SRAM_RATIO) x (L3 clock sample point) + (L3 P-clock sample)

For the example shown in Figure 6-11, the synchronization to L3 clock is 3 cycles.




Figure 6-11. Instruction Timing—Instruction Cache Miss/L3 Cache Hit

6.3.3 Dispatch, Issue, and Completion Considerations

Several factors affect the core's ability to dispatch instructions at a peak rate of three per cycle—the mix of instructions and the availability of issue queues, destination rename registers, and CQ entries. Several of these factors are shown in the previous instruction timing examples.

Although as many as three instructions can be dispatched in parallel, they cannot be dispatched out of order; for example, an instruction in IQ1 cannot be dispatched unless the instruction in IQ0 can also dispatch.

To reduce issue unit stalls due to data dependencies, the LSU, IU2, and FPU have two-entry reservation stations; the other execution units have single-entry reservation stations. If a data dependency keeps an instruction from starting execution, that instruction is issued to a reservation station and the rename registers are assigned, eliminating the issue queue stalls. Execution begins during the same clock cycle that the rename buffer is updated with the data the instruction is dependent on.

The issue queues allow the MPC7451 to dispatch decoded instructions even if execution units are busy. The dispatcher also allocates rename registers, locates source operands, and assigns rename registers for destination operands. The issue logic reads operands from register files and rename registers and supplies rename tags for unavailable operands. The issue stage routes instructions to the proper execution unit. Execution begins when all operands are available, the instruction is in the bottom reservation station, and any execution serialization requirements are met.

The CQ maintains program order after instructions are dispatched, guaranteeing in-order completion and a precise exception model. In-order completion ensures the correct architectural state when the MPC7451 must recover from a mispredicted branch or exception.

Instruction state and other information required for completion are kept in the 16-entry, FIFO completion queue. Instructions cannot be retired ahead of previous instructions, as shown in Section 6.3.2.2, "Cache Hit," and Section 6.3.2.3, "Cache Miss."

Instructions are retired much as they are dispatched. As many as three instructions can be retired simultaneously, but instructions cannot be retired out of order. Note the following:

- Instructions must be non-speculative to complete.
- As many as three rename registers can be updated in a given register file. For example, a sequence of three **lfdu** instructions, which requires three GPR rename registers and three FPR rename registers, can complete in one cycle. However, the sequence **lwzu**, **add**, **add** requires four GPR rename registers, so only the first two instructions can complete in a cycle.

Program-related exceptions are signaled when the instruction causing the exception reaches CQ0. Previous instructions are allowed to complete before the exception is taken, which ensures that any exceptions those instructions may cause are taken.

6.3.3.1 Rename Register Operation

To avoid contention for a given register file location in the course of out-of-order execution, the MPC7451 provides rename registers for holding instruction results before the completion commits them to the architecture-defined register. The GPRs, FPRs, and VRs each have 16 rename registers. The CR, LR, and CTR have 1 rename register.

When an instruction is dispatched, a rename register (or registers) are allocated for the results of that instruction. If an instruction is issued to a reservation station because of a data dependency, issue logic also provides a tag to the execution unit identifying the rename register that forwards the required data at completion. Execution can begin when source data reaches the rename register.

Results from rename registers are transferred to the architecture-defined registers in the write back stage. Renames are also deallocated in the write-back stage.

If branch prediction is incorrect, instructions after the branch are flushed from the CQ and any results of those instructions are flushed from the rename registers.

6.3.3.2 Instruction Serialization

Although the MPC7451 core can dispatch and complete three instructions per cycle, serializing instructions limit dispatch and completion to one instruction per cycle. There are three basic types of instruction serialization:

- Execution serialization—Execution-serialized instructions are issued and held in the
 functional unit's reservation station. They do not execute until all prior instructions
 have completed. A functional unit holding an execution-serialized instruction does
 not accept further instructions from the issue queues. For example, execution
 serialization is used for instructions that modify non-renamed resources. Results
 from these instructions are generally not available or forwarded to subsequent
 instructions until the instruction completes.
- Refetch serialization—Refetch-serialized instructions force refetching of subsequent instructions after completion. Refetch serialization is used when an instruction has changed or may change a particular context needed by subsequent instructions. Examples include **isync**, **sc**, **rfi**, **mtspr[XER]**, and any instruction that toggles the summary-overflow (SO) bit.
- Store serialization—(Applicable to stores and some LSU instructions that access the data cache.) Store-serialized instructions are dispatched and held in the LSU's finished store queue. They are not committed to memory until all prior instructions have completed. While a store serialized instruction waits in the finished store queue, other load/store instructions can be freely executed. Store-serialized instructions complete only from CQ0, so only one store-serialized instruction can complete per cycle, although non-serialized instructions can complete in the same cycle as a store-serialized instruction. In general, all stores and cache operation instructions are store serialized.

6.4 Execution Unit Timings

The following sections describe instruction timing considerations within each of the respective execution units in the MPC7451.

6.4.1 Branch Processing Unit Execution Timing

Flow control operations (conditional branches, unconditional branches, and traps) are sometimes expensive to execute in most machines because they may disrupt normal instruction flow. When program flow changes, the IQ must be reloaded with the target instruction stream. Previously issued instructions continue executing while the new instruction stream makes its way into the IQ, but depending on whether the target instruction is in the BTIC, instruction cache, L2 cache, off-chip L3 cache, or in system memory, opportunities may be missed to execute instructions, as the examples in Section 6.3.2.3, "Cache Miss," show. Note that L3 cache is not supported on the MPC7441 and the MPC7445.

The penalties associated with MPC7451 flow control operations are minimized by performance features such as branch folding, removal of fall-through branch instructions, BTIC, dynamic branch prediction (implemented in the BHT), three-level branch prediction, an eight-entry link stack, and the implementation of nonblocking caches. Timing for branch instruction execution is affected by whether the following occur:

- The branch is taken.
- Instructions in the target stream, typically the first four instructions in the target stream, are in the BTIC.
- The target instruction stream is in the on-chip cache.
- The branch is predicted.
- The prediction is correct.

6.4.1.1 Branch Folding and Removal of Fall-Through Branch Instructions

After a branch enters the IQ, the BPU immediately begins to decode it and tries to resolve it. Except those that update the LR or CTR, most branch instructions are removed from the instruction flow before they take a position in the CQ.

Branch folding occurs either when a branch is predicted taken or is resolved taken (as in the case with unconditional branches). The cycle after branch execution, the BPU folds the branch out of the instruction stream (removes the branch from the IQ) and also flushes instructions in the IQ after the branch.

Figure 6-12 shows branch folding with a BTIC hit and with a BTIC miss/instruction cache hit. Here a **b** instruction encountered in a series of **add** instructions is resolved as taken.

Execution Unit Timings

What happens on the next clock cycle depends on whether the target instruction stream is cached or if a bus transfer is required.

If there is a BTIC hit, on the next clock cycle the **b** instruction is folded and the instructions after the branch (**add**4 and **add**5) are flushed. The cycle after that (clock2), instructions **xor**1–**xor**4 have arrived from the BTIC, and **xor**1–**xor**3 are dispatched. In clock 3, **xor**5–**xor**8 arrive.

If the target instructions are not in the BTIC, it takes 2 cycles (fetch1 and fetch2) to attempt to fetch the first four instructions from the instruction cache. These instructions arrive and are ready for dispatch in clock 3.

The effect of the taken branch on the instruction supply is known as the branch-taken bubble. For the BTIC hit case, there is a 1-cycle bubble (clock1). For the BTIC miss case, there is a 2-cycle bubble (clocks 1 and 2).

If the fetch misses all of the caches, a system memory access is required, the latency of which depends on factors such as processor:bus clock ratio. In most cases, an L3 cache or memory access indicates that execution units remain idle, as shown in Section 6.3.2.3, "Cache Miss."




Figure 6-12. Branch Folding

Figure 6-13 shows the attempted removal of fall-through branch instructions, which can occur when a branch is not taken or is predicted as not taken.




Figure 6-13. Removal of Fall-Through Branch Instruction

A not-taken branch instruction stays in the IQ for at least the cycle after execution. If it does not update the LR or CTR and is in IQ3–IQ7 in the cycle after execution, it can be removed from the IQ. In Figure 6-13, the branch is predicted as not taken and executes in cycle 0 in both cases. When the branch is in IQ3, it is removed from the IQ (clock 2). In the unsuccessful case, it reaches IQ2 in clock 2, from which it cannot be removed and so must be dispatched.

When a correctly predicted taken branch instruction is detected before reaching a dispatch position, folding the branch instruction and flushing any instructions from the incorrect path may eliminate any latency required for control flow. Execution proceeds as though the branch were never there. However, in many cases the branch-taken bubble may waste a few dispatch opportunities.

The advantage of removing not-taken branch instructions (fall-through) is slightly less than that of branch folding. Although the branch may be removed from the instruction stream and not require a dispatch slot, if the branch reaches IQ0–IQ2 it requires both a dispatch slot and a CQ entry.

6.4.1.2 Branch Instructions and Completion

As described in the previous section, instructions that do not update the LR or CTR are often removed from the instruction stream before they reach the CQ. However, branch instructions that update the architecture-defined LR and CTR must write back in program order like the instructions that update the FPRs, GPRs, and VRs.

Executed branch instructions that are not removed are not sent to an issue queue at dispatch but are assigned a CQ slot, as shown in Figure 6-14.




Figure 6-14. Branch Completion (LR/CTR Write-Back)

In this example, the **bc** that executes in clock cycle 0 depends on **cmp** and is predicted as not taken. Because the branch executes in clock cycle 0, it cannot be dispatched. Because

Execution Unit Timings

the branch is in IQ0 in the cycle after execution, it cannot be folded and is dispatched with **add1** and **add2**. The **cmp** executes in clock cycle2 and the branch resolves as correctly predicted in clock cycle 3.

Also at the end of clock cycle 3, **cmp** and **bc** retire. Even if **add1** were finished, it could not retire because the **bc** is resolving in this cycle. In the cycle after branch resolution, cycle 4, **add1–add5** are marked as non-speculative and **add1–add3** are allowed to retire.

6.4.1.3 Branch Prediction and Resolution

The MPC7451 supports the following two types of branch direction prediction:

- Static branch prediction—This is defined by the PowerPC architecture as part of the encoding of branch instructions.
- Dynamic branch prediction—This is a processor-specific mechanism implemented in hardware (in particular the branch history table, or BHT) that monitors branch instruction behavior and maintains a record from which the next occurrence of the branch instruction is predicted.

When a conditional branch direction cannot be resolved due to a CR or CTR data dependency, the BPU predicts whether it will be taken and instruction fetching proceeds down the predicted path. If the prediction is wrong, subsequent instructions and their results are purged. Instructions ahead of the predicted branch proceed normally, and instruction fetching resumes along the correct path.

The MPC7451 executes through three prediction levels. Instructions from all three unresolved branches are allowed to execute but cannot complete until all older branches are resolved. If three predicted branches are outstanding, no further conditional branches can be processed (although BPU processes any unconditional branch). When one or more of the three previous conditional branches is resolved, the BPU can begin processing new conditional branches.

The number of instructions that can be executed after the issue of a predicted branch instruction is limited by the fact that no instruction executed after a predicted branch can update the register files or memory until the branch is resolved. That is, instructions may be issued and executed, but cannot reach the write-back stage. When an instruction a in predicted branch stream finishes, it does not write back its results to the architecture-defined registers until the branch is resolved, which may cause a stall in the CO.

In case of a misprediction, the MPC7451 can easily redirect its machine state because the programming model has not been updated. If a branch is mispredicted, all instructions dispatched after the predicted branch instruction are flushed from the CQ and any results are flushed from the rename registers.

If the search for the branch target hits in the BTIC, one of the four target instructions is available in the IQ 2 cycles later (shown in Figure 6-12). The BTIC is described in detail in Section 6.3.1, "General Instruction Flow."

In some situations, an instruction sequence creates dependencies that keep a branch instruction from being resolved immediately, thereby delaying execution of the subsequent instruction stream based on the prediction. The instruction sequences and the resulting action of the branch instruction are as follows:

- An **mtspr**(LR) followed by a **bclr**—The link stack is used to predict the instruction target address.
- An **mtspr**(LR) followed by a conditional bclr—The BPU stalls this branch until either the LR becomes available or the required CR/CTR data becomes available. The BPU can predict a branch either on a direction basis (CR/CTR) or an address basis (LR) but not both simultaneously. Note that a conditional **bclr** also requires 2 cycles to execute in the BPU.
- An **mtspr**(CTR) followed by a **bcctr**—Fetching stops and the branch waits for the **mtspr** to execute.
- A fourth conditional branch—A fourth conditional branch is encountered while three branches are unresolved (based on CR and CTR direction predictions or LR address predictions). The fourth **bc** is not executed and the BPU stalls. This normally forces the fetcher to stall a cycle or two later when the IQ fills up behind the stalled branch. This stall continues until at least one unresolved branch resolves. Note that branch conditions can be a function of the CTR and the CR; if the CTR condition is sufficient to resolve the branch, any CR dependency is ignored.

6.4.1.3.1 Static Branch Prediction

The PowerPC architecture provides a field in branch instructions (the BO field) to allow software to hint whether a branch is likely to be taken. Rather than delaying instruction processing until the condition is known, the MPC7451 begins fetching and executing along the predicted path. When the branch condition is known, the prediction is evaluated. If the prediction is correct, program flow continues along that path; otherwise, the processor flushes any instructions and their results from the mispredicted path, and program flow resumes along the correct path.


Static branch prediction is used when HID0[BHT] is cleared, which disables the branch history table. For information about static branch prediction, see "Conditional Branch Control," in Chapter 4, "Addressing Modes and Instruction Set Summary," in the "*Programming Environments Manual*."

Execution Unit Timings

6.4.1.3.2 Predicted Branch Timing Examples

Figure 6-15 shows cases where branch instructions are predicted. It shows how both taken and not-taken branches are handled and how the MPC7451 handles both correct and incorrect predictions. The example shows the timing for the following instruction sequence:

0	add			
1	add			
2	bc			
3	mulhw			
4	bc T0			
5	fadd			
6	add			
7	add			
T0	add			
T1	add			
Т2	add			
Т3	add			
Т4	and			
T5	add			



* Instructions 5 and 6 are not in the IQ in clock cycle 5. Here, the fetch stage shows cache latency.

Figure 6-15. Branch Instruction Timing

Execution Unit Timings

Instruction timing for this example is described cycle-by-cycle as follows:

- 0. At the end of clock cycle 0, instructions 0 and 1 are dispatched. Instruction 2, a branch instruction that updates the CTR, is predicted as not taken. Instruction 3 is in IQ3.
- 1. Instructions 0 and 1 are in the GIQ. After the branch instruction is executed, it goes into the CQ from which it updates the CTR when it retires. At the end of this cycle, instruction 3 is dispatched to the GIQ. Because the second **bc** instruction (instruction 4) is predicted as taken, it can be folded. Because it is a BTIC hit, the target instruction stream can be fetched and available for dispatch at the end of clock cycle 3. Although the second **bc** is predicted as taken it continues through the IQ until the misprediction is detected. Instructions 5–7 are fetched. Because the second branch (instruction 4) is predicted as taken, instructions 5–7 are removed from the IQ at the end of this cycle.
- 2. Instructions 0 and 1 enter two IU1s. Instruction 2 must remain in the CQ until instructions 0 and 1 complete. Instruction 3 is issued to the IU2.
- 3. Instructions 0–2 are retired. Instruction 3 continues through the IU2. The BTIC provides instructions T0–T3 to the IQ as branch instruction 4 is executed, predicted taken, and folded. T0–T2 are dispatched at the end of this cycle.
- 4. Instruction 3 recognizes an early-out condition and moves to the final IU2 stage. Instructions T0–T2 are issued to the three IU1s, and T3 and T4 are dispatched at the end of this clock cycle.
- 5. Instruction 3 moves to the final IU2 stage. T0–T2 are executed in the IU1s. Instructions T3 and T4 are issued at the end of this clock cycle.
- 6. Instruction 3 enters the IU2 finish stage. T3 and T4 execute in two IU1s, and T0–T2 wait in the CQ.
- 7. Instruction 3 is retired and its results indicate that the branch (instruction 4) was mispredicted, so instructions T0–T4 are flushed at the end of this cycle.
- 8. The mispredicted branch is resolved, so instructions 5–7 are refetched and are now in the fetch1 stage.
- 9. Instructions 5–7 are in fetch2 and instructions 8–11 are in fetch1.
- 10. Instructions 5–7 are dispatched at the end of this cycle and instructions 8–11 are in fetch2.
- 11. Instructions 5–7 are issued and instructions 8–11 are dispatched.

6.4.2 Integer Unit Execution Timing

The MPC7451 has three single-cycle integer (IU1s) and one multiple-cycle integer unit (IU2). The three IU1s execute all integer instructions except multiplies and divides. The IU2 executes multiplies, divides, and several miscellaneous instructions, including CR logic and move to/from SPR instructions. Table 6-5 lists integer unit instruction latencies. As Figure 6-5 shows, most integer instructions have a single-cycle execution latency.

6.4.3 FPU Execution Timing

The FPU executes single- and double-precision floating-point operations compliant with the IEEE-754 floating-point standard. Single- and double-precision floating-point multiply, add, and subtract execute in a five-stage pipeline. Most floating-point instructions execute with 5-cycle latency and 1-cycle throughput; however, **fdivs**, **fres**, and **fdiv** have latencies of 14 to 35 cycles. The **fdivs**, **fdiv**, **fres**, **mcrfs**, **mtfsb0**, **mtfsb1**, **mtfsfi**, **mffs**, and **mtfsf** instructions block the FPU pipeline until they complete execution, inhibiting the issue of additional floating-point instructions. Table 6-6 shows floating-point instruction execution timing.

6.4.3.1 Effect of Floating-Point Exceptions on Performance

For the best, most predictable MPC7451 floating-point performance, IEEE floating-point exceptions should be disabled in the FPSCR and MSR.

If an exception is enabled (through a combination of MSR[FE0, FE1] and one or more FPSCR enable bits), the instruction traps to the program interrupt handler. Floating-point operations that create an exception sticky bit in the FPSCR may degrade performance.

6.4.4 Load/Store Unit Execution Timing

The LSU executes load and store instructions, including AltiVec LRU and transient instructions. The execution of most load instructions is pipelined in the three LSU stages, during which the effective address is calculated, MMU translation are performed, the data cache array and tags are read, and cache way selection and data alignment is performed. If there are no data dependencies, cacheable GPR and vector register load instructions have a 3-cycle latency and a 1-cycle throughput. Cacheable FPR load instructions have a 4-cycle latency and a 1-cycle throughput. The data cache array is updated after a store instruction is retired.

If operands are misaligned, additional latency may be required either for an alignment exception or for additional bus accesses. Load instructions that miss in the cache block subsequent cache accesses during the cache line refill. Table 6-7 gives load and store instruction execution latencies.

6.4.4.1 Effect of Operand Placement on Performance

The location and alignment of operands in memory may affect performance of memory accesses, in some cases significantly, as shown in Table 6-1.

Alignment of memory operands on natural boundaries guarantees the best performance. For the best performance across the widest range of implementations, the programmer should assume the performance model described in Chapter 3, "Operand Conventions," in the "*Programming Environments Manual*."

Execution Unit Timings

The effect of alignment on memory operation performance is the same for big- and little-endian addressing modes except for multiple and string operations, which cause an alignment interrupt in little-endian mode.

In Table 6-1, optimal means that one effective address (EA) calculation occurs during the memory operation. Fair means that multiple EA calculations occur during the operation, which may cause additional bus activities with multiple bus transfers. Poor means that an alignment interrupt is generated by the memory operation.

Table 6-1. Performance Effects of Memory Operand Placement

Operand		Boundary Crossing ¹					
Size	Byte Alignment	None	8 Byte	Cache Line	Protection Boundary		
Integer							
4 byte	4 <4	Optimal Optimal	— Fair	— Fair	— Fair		
2 byte	2 <2	Optimal Optimal	— Fair	— Fair	— Fair		
1 byte	1	Optimal	_	_	_		
lmw, stmw ²	4 <4	Fair Poor	Fair Poor	Fair Poor	Fair Poor		
String ^{2, 4}		Fair	Fair	Fair	Fair		
Floating-Point							
8 byte	8 4 <4	Optimal — —	— Fair Poor	— Fair Poor	— Fair Poor		
4 byte	4 <4	Optimal Poor	— Poor	— Poor	— Poor		
AltiVec ³							
16 byte	16	Optimal	_	_	_		

¹ Vector operands are not shown because they are always aligned.

Note that the MPC7451 differs from the MPC750 in some aspects of little-endian operation; in little-endian mode, the MPC7451 does not work with the MPC106.

Optimal: One EA calculation occurs.

Fair: Multiple EA calculations occur which may cause additional bus activities with multiple bus transfers.

Poor: Alignment exception occurs.

² These operations are not supported in little-endian mode and would cause an alignment exception.

³ AltiVec memory operations are forced to align on a 16-byte boundary.

⁴ Usage of String instructions is strongly discouraged.

6.4.4.2 Store Gathering

The MPC7451 performs store gathering for cache-inhibited and write-through operations to nonguarded space as well as for cacheable write-back stores. However, stores are gathered only if the successive stores meet the criteria and are queued and pending. Store gathering occurs regardless of the address order of the stores and is enabled by setting HID0[SGE]. Bytes can be gathered into half words, which can be gathered into words, which can be gathered into double words, which can be gathered into quad words (MPX bus mode only), and quad words can be gathered into cache lines. In addition, cacheable write-back stores to the same cache line can be merged regardless of size or alignment.

Store gathering is not done for the following:

- Stores to guarded cache-inhibited or write-through space
- **stwcx.** instructions
- **ecowx** instructions
- Double word-to-quad word gathering if in 60x mode
- Cache-inhibited or write-through stores if the result would violate MPX bus alignment

If store gathering is enabled and the stores do not fall under the above categories, an **eieio** or **sync** instruction must be used to prevent two stores from being gathered.

6.4.4.3 AltiVec Instructions Executed by the LSU



The LSU executes the AltiVec LRU and transient instructions.

6.4.4.3.1 LRU Instructions

The AltiVec architecture specifies that the **lvxl** and **stvxl** instructions differ from other AltiVec load and store instructions in that they leave cache entries in a least-recently-used state instead of a most-recently-used state. This is used to identify data that is known to have little reuse and poor caching characteristics.

On the MPC7451, these instructions follow the cache allocation and replacement policies described in Chapter 3, "L1, L2, and L3 Cache Operation," but they leave their addressed cache entries in the LRU state. In addition, all LRU instructions are also interpreted to be transient and are also treated as described in the next section. Additional discussion of LRU effects can be found in Chapter 3, "L1, L2, and L3 Cache Operation."

6.4.4.3.2 Transient Instructions

The AltiVec architecture describes a difference between static and transient memory accesses. A static memory access should have some reasonable degree of locality and should be referenced several times or reused over some reasonably long period of time. A

Execution Unit Timings

transient memory reference has poor locality and is likely to be referenced a very few times or over a very short period of time.

The MPC7451 supports both static and transient memory access behavior. If a memory access is designated as transient, that cache block is not allocated into the L2 or L3. As L1 castouts are not consumed by the L2 or L3 caches unless the line is already resident in the L2 or L3 cache, this forces the block to be written directly to main memory, bypassing the L2 and L3 caches. Note that L3 cache is not supported on the MPC7441 and the MPC7445.

The following instructions are interpreted to be transient:

- **dstt** and **dststt** (transient forms of the two data stream touch instructions)
- lvxl and stvxl

Use of the **dstst** and **dststt** instructions is not recommended. Almost always, a **dst** or **dstt**, or sometimes a series of **dcbz** instructions, is more appropriate.

a 6.4.5 AltiVec Instructions

The MPC7451 implements all instructions in the AltiVec specification. The AltiVec instruction set has no optional instructions; however, a few instructions associated with the load/store model are defined to allow significant differences between implementations. The following sections describe the MPC7451 implementation of these options.

6.4.5.1 AltiVec Unit Execution Timing

The AltiVec unit contains the following four independent execution units:

- Vector permute unit (VPU)—All AltiVec permute instructions are executed in a two cycles
- Vector simple integer unit (VIU1)
- Vector complex integer unit (VIU2)
- Vector floating-point unit (VFPU)

Execution timing for these unit is described in the following sections.

6.4.5.1.1 AltiVec Permute Unit (VPU) Execution Timing

The VPU executes all AltiVec permute instructions, which have a 2-cycle latency.

6.4.5.1.2 Vector Simple Integer Unit (VIU1) Execution Timing

The VIU1 executes all AltiVec simple integer instructions, all of which have a single-cycle latency plus a separate finish stage.

The mtvscr, mfvscr, vcmpbpfp, vcmpeqfp, vcmpgtfp, vmaxfp, and vminfp instructions, which were in the VIU1 (VALU(VSIU)) in the MPC7400 and MPC7410, have been moved

to the VFPU in MPC7451. The **vsl** are **vsr** instructions, which were also in the VIU1 (VALU(VSIU)) in the MPC7400, have been moved to the VPU in the MPC7451.

6.4.5.1.3 Vector Complex Integer Unit (VIU2) Execution Timing

The VIU2 executes all AltiVec complex integer instructions, which have a 4-cycle latency.

6.4.5.1.4 Vector Floating-Point Unit (VFPU) Execution Timing

Most AltiVec floating-point instructions (regardless of Java/non-Java mode) have a 4-cycle latency on the MPC7451, unlike the MPC7400 or MPC7410 which has a 4- or 5-cycle latency depending on non-Java or Java mode, respectively. However, the **vcmpbfp**, **vcmpeqfp**, **vcmpgtfp**, **vmaxfp**, and **vminfp** instructions have 2-cycle latency. Under the conditions shown in Figure 6-17, these instructions may increase the latency of other VFPU instructions.

The following two examples show a VFPU pipelining special case for vector-float-compare instructions.

In the following code sequence, **vcmpbfp** takes only two cycles. Note that the **vcmpbfp** jumps from execution stage 0 in clock cycle 2 to execution stage 3 in clock cycle 3. However, the bypass does not block other instructions.

- 0 vcmpbfp
- 1 vaddfp
- 2 vaddfp




Figure 6-16. Vector Floating-Point Compare Bypass Non-Blocking

In next sequence, **vcmpbfp** has a 2-cycle latency and bypasses other instructions. Note that in clock cycle 5, the bypass blocks all other instructions in the sequence. Because of the bypass, the second and third **vaddfp** do not advance in that cycle. Effectively, the bypass causes the second and third **vaddfp** to have a 5th cycle of latency.




Figure 6-17. Vector Float Compare Bypass Blocking

6.5 Memory Performance Considerations

Because the MPC7451 has a maximum instruction throughput of three instructions per clock cycle, lack of memory bandwidth can affect performance. To maximize performance, the MPC7451 must be able to read and write data efficiently. If a system has multiple bus devices, one device may experience long memory latencies while another device (for example, a direct-memory access controller) is using the external bus.

6.5.1 Caching and Memory Coherency

To minimize the effect of bus contention, the PowerPC architecture defines WIM bits that define caching characteristics for the corresponding page or block. Accesses to caching-inhibited memory locations never update the L1, L2, or L3 caches. Note that L3 cache is not supported on the MPC7441 and the MPC7445. If a cache-inhibited access hits in any of the caches, the cache block is invalidated. If the cache block is marked modified, it is copied back to memory before being invalidated. Where caching is permitted, memory is configured as either write-back or write-through, as described in the Chapter 3, "L1, L2, and L3 Cache Operation."

6.6 Instruction Latency Summary

Instruction timing is shown in Table 6-2 through Table 6-8. The latency tables use the following conventions:

- Pipelined load/store and floating-point instructions are shown with cycles of total latency and throughput cycles separated by a colon.
- Floating-point instructions with a single entry in the cycles column are not pipelined.
- In addition, additional cycles due to serialization are indicated in the cycles column with the following:
 - e (execution serialization)
 - r (refetch serialization)
 - s (store serialization)

Figure 6-2 through Figure 6-8 list latencies associated with instructions executed by each execution unit. Figure 6-2 describes branch instruction latencies.

Table 6-2. Branch Operation Execution Latencies

Mnemonic	Primary	Extend	Form	Unit	Cycles
b[l][a]	18	_	i	BPU	1 ¹
bc[l][a]	16	_	b	BPU	1 ¹
bcctr[l]	19	528	xl	BPU	1 ¹
bclr[l]	19	016	xl	BPU	1, 2 ¹

Branches that do not modify the LR or CTR can be folded and not dispatched. Branches that are dispatched go only to the CQ.

Figure 6-3 lists system operation instruction latencies.

Table 6-3. System Operation Instruction Execution Latencies

Mnemonic	Primary	Extend	Form	Unit	Cycles
eieio	31	854	Х	LSU	3:5 {s}
isync	19	150	XL	_1	0{r}
mfmsr	31	083	Х	IU2	3-2
mfspr (DBATs)	31	339	XFX	IU2	4:3{e}
mfspr (IBATs)	31	339	XFX	IU2	4:3
mfspr (MSS)	31	339	XFX	IU2	5{e} ²
mfspr (other)	31	339	XFX	IU2	3{e}
mfspr (Time Base)	31	339	XFX	IU2	5{e}
mfspr (VRSAVE)	31	339	XFX	IU2	3:2
mfsr	31	595	Х	IU2	4:3
mfsrin	31	659	Х	IU2	4:3
mftb	31	371	Х	IU2	5{e}
mtmsr	31	146	Х	IU2	2{e}
mtspr (DBATs)	31	467	XFX	IU2	2{e}
mtspr (IBATs)	31	467	XFX	IU2	2{e}
mtspr (MSS)	31	467	XFX	IU2	5{e}
mtspr (other)	31	467	XFX	IU2	2{e}
mtspr (XER)	31	467	XFX	IU2	2{e,r} ¹
mtsr	31	210	Х	IU2	2{e}
mtsrin	31	242	Х	IU2	2{e}
mttb	31	467	XFX	IU2	5{e}
rfi	19	050	XL	1	0{r}

Table 6-3. System Operation Instruction Execution Latencies (continued)

Mnemonic	Primary	Extend	Form	Unit	Cycles
sc	17	—1	SC	1	0{r}
sync	31	598	Х	LSU	35 ³ {e,s}
tlbsync	31	566	Х	LSU	3:5{s}

Refetch serialized instructions (if marked with a 0-cycle execution time) do not have an execute stage, and all refetch serialized instructions have 1 cycle between the time they are completed and the time the target/sequential instruction enters the fetch1 stage.

Figure 6-4 lists condition register logical instruction latencies.

Table 6-4. Condition Register Logical Execution Latencies

Mnemonic	Primary	Extend	Form	Unit	Cycles
crand	19	257	XL	IU2	2{e}
crandc	19	129	XL	IU2	2{e}
creqv	19	289	XL	IU2	2{e}
crnand	19	225	XL	IU2	2{e}
crnor	19	033	XL	IU2	2{e}
cror	19	449	XL	IU2	2{e}
crorc	19	417	XL	IU2	2{e}
crxor	19	193	XL	IU2	2{e}
mcrf	19	000	XL	IU2	2{e}
mcrxr	31	512	Х	IU2	2{e}
mfcr	31	019	Х	IU2	2{e}
mtcrf	31	144	XFX	IU2/IU1	2{e}/1 ¹

¹ mtcrf of a single field is executed by an IU1 in a single cycle and is not serialized.

Table 6-5 lists integer unit instruction latencies.

Table 6-5. Integer Unit Execution Latencies

Mnemonic	Primary	Extend	Form	Unit	Cycles
addc[o][.]	31	010	ХО	IU1	1
adde[o][.]	31	138	ХО	IU1	1{e}
addi	14	_	D	IU1	1
addic	12	_	D	IU1	1
addic.	13	_	D	IU1	1

Memory subsystem SPRs are implementation specific and are described in Chapter 2, "Programming Model."

³ Assuming a 5:1 processor to clock ratio.

Table 6-5. Integer Unit Execution Latencies (continued)

Mnemonic	Primary	Extend	Form	Unit	Cycles
addis	15	_	D	IU1	1
addme[o][.]	31	234	XO	IU1	1{e}
addze[o][.]	31	202	XO	IU1	1{e}
add[o][.]	31	266	XO	IU1	1
andc[.]	31	060	Х	IU1	1
andi.	28	_	D	IU1	1
andis.	29	_	D	IU1	1
and[.]	31	028	Х	IU1	1
стр	31	000	Х	IU1	1
cmpi	11	_	D	IU1	1
cmpl	31	032	Х	IU1	1
cmpli	10	_	D	IU1	1
cntlzw[.]	31	026	Х	IU1	1
divwu[o][.] ¹	31	459	XO	IU2	23
divw[o][.] ²	31	491	XO	IU2	23
eqv[.]	31	284	Х	IU1	1
extsb[.]	31	954	Х	IU1	1 ³
extsh[.]	31	922	Х	IU1	1 ³
mulhwu[.]	31	011	XO	IU2	4:2 ⁴
mulhw[.]	31	075	XO	IU2	4:2 ⁴
mulli	07	_	D	IU2	3:1
mull[o][.]	31	235	XO	IU2	4:2 ⁴
nand[.]	31	476	Х	IU1	1
neg[o][.]	31	104	XO	IU1	1
nor[.]	31	124	Х	IU1	1
orc[.]	31	412	Х	IU1	1
ori	24	_	D	IU1	1
oris	25	_	D	IU1	1
or[.]	31	444	Х	IU1	1
rlwimi[.]	20	_	М	IU1	1 ³
rlwinm[.]	21	_	М	IU1	1 ³
rlwnm[.]	23	_	М	IU1	1 ³
slw[.]	31	024	Х	IU1	1 ³
srawi[.]	31	824	Х	IU1	2 5

Table 6-5. Integer Unit Execution Latencies (continued	Table 6-5	. Integer	Unit Execution	Latencies	(continued)
--	-----------	-----------	-----------------------	-----------	-------------

Mnemonic	Primary	Extend	Form	Unit	Cycles
sraw[.]	31	792	Х	IU1	2 ⁵
srw[.]	31	536	Х	IU1	1 ¹
subfc[o][.]	31	800	ХО	IU1	1
subfe[o][.]	31	136	ХО	IU1	1{e}
subfic	08	_	D	IU1	1
subfme[o][.]	31	232	ХО	IU1	1{e}
subfze[o][.]	31	200	ХО	IU1	1{e}
subf[.]	31	040	ХО	IU1	1
tw	31	004	Х	IU1	2
twi	03	_	D	IU1	2
xori	26	_	D	IU1	1
xoris	27	_	D	IU1	1
xor[.]	31	316	X	IU1	1

¹ For the special case of division by zero, the latency is 3 cycles.

Table 6-6 shows latencies for FPU instructions. Instructions with a single entry in the cycles column are not pipelined; all FPU stages are busy for the full duration of instruction execution and are unavailable to subsequent instructions. Floating-point arithmetic instructions execute in the FPU; floating-point loads and stores execute in the LSU

For pipelined instructions, two numbers are shown separated by a colon. The first shows the number of cycles required to fill the pipeline. The second is the throughput once the pipeline is full. For example, **fabs**[.] passes through five stages with a 1-cycle throughput.

Table 6-6. Floating-Point Unit (FPU) Execution Latencies

Mnemonic	Primary	Extend	Form	Cycles
fabs[.]	63	264	Х	5:1
fadds[.]	59	021	Α	5:1
fadd[.]	63	021	Α	5:1
fcmpo	63	032	Х	5:1
fcmpu	63	000	Х	5:1

For the special case of division by zero or 0x8000_0000 divided by 0xFFFF_FFFF, the latency is 3 cycles

³ If the record bit is set, the result is available in 1 cycle and execution takes 2 cycles.

^{4 32*32-}bit multiplication has an early exit condition. If the 15 msbs of the B operand are either all set or all cleared, the multiply finishes with a latency of 3 and a throughput of 1.

⁵ srawi[.] and sraw[.] produce a GPR result in 1 cycle, but the full results, including the CA, OV, CR results, are available in 2 cycles.

Table 6-6. Floating-Point Unit (FPU) Execution Latencies (continued)

Mnemonic	Primary	Extend	Form	Cycles
fctiwz[.]	63	015	Х	5:1
fctiw[.]	63	014	Х	5:1
fdivs[.]	59	018	Α	21
fdiv[.]	63	018	А	35
fmadds[.]	59	029	А	5:1
fmadd[.]	63	029	А	5:1
fmr[.]	63	072	Х	5:1
fmsubs[.]	59	028	А	5:1
fmsub[.]	63	028	А	5:1
fmuls[.]	59	025	А	5:1
fmul[.]	63	025	А	5:1
fnabs[.]	63	136	Х	5:1
fneg[.]	63	040	Х	5:1
fnmadds[.]	59	031	Α	5:1
fnmadd[.]	63	031	Α	5:1
fnmsubs[.]	59	030	Α	5:1
fnmsub[.]	63	030	Α	5:1
fres[.]	59	024	Α	14
frsp[.]	63	012	Х	5:1
frsqrte[.]	63	026	А	5:1
fsel[.]	63	023	А	5:1
fsubs[.]	59	020	А	5:1
fsub[.]	63	020	А	5:1
mcrfs	63	064	Х	5{e}
mffs[.]	63	583	Х	5{e}
mtfsb0[.]	63	070	Х	5{e}
mtfsb1[.]	63	038	Х	5{e}
mtfsfi[.]	63	134	Х	5{e}
mtfsf[.]	63	711	XFL	5{e}

Table 6-7 shows load and store instruction latencies. Load/store multiple and string instruction cycles are represented as a fixed number of cycles plus a variable number of cycles, where n = the number of words accessed by the instruction. Pipelined load/store instructions are shown with total latency and throughput separated by a colon.

Table 6-7. Load/Store Unit (LSU) Instruction Latencies

Mnemonic	Primary	Extend	Form	Cycles ¹
dcba	31	758	X	3:1{s}
dcbf	31	86	X	3:11{s}
dcbst	31	54	Х	3:11{s}
dcbt	31	278	Х	3:1
dcbtst	31	246	Х	3:1
dcbz	31	1014	Х	3:1{s}
dss	31	582	Х	3:1
dssall	31	582	Х	3:1
dsts[t]	31	550	Х	3:1
dst[t]	31	518	Х	3:1
eciwx	31	310	X	3:1
icbi	31	982	Х	3:1{s}
lbz	34	_	D	3:1
lbzu	35	_	D	3:1
lbzux	31	119	X	3:1
lbzx	31	87	X	3:1
lfd	50	_	D	4:1
lfdu	51	_	D	4:1
lfdux	31	631	X	4:1
lfdx	31	599	X	4:1
Ifs	48	_	D	4:1
Ifsu	49	_	D	4:1
lfsux	31	567	X	4:1
lfsx	31	535	X	4:1
lha	42	_	D	3:1
lhau	43	_	D	3:1
lhaux	31	375	X	3:1
lhax	31	343	X	3:1
Ihbrx	31	790	X	3:1
lhz	40	_	D	3:1
lhzux	31	311	X	3:1
lhzx	31	279	X	3:1
lmw	46	_	D	3 + n
Iswi	31	597	X	3 + n

Table 6-7. Load/Store Unit (LSU) Instruction Latencies (continued)

Mnemonic	Primary	Extend	Form	Cycles ¹
Iswx	31	533	Х	3 + n
lvebx	31	7	X	3:1
lvehx	31	39	Х	3:1
Ivewx	31	71	Х	3:1
lvsl	31	6	Х	3:1
lvsr	31	38	Х	3:1
lvx	31	103	Х	3:1
lvxl	31	359	Х	3:1
lwarx	31	20	Х	3{e}
lwbrx	31	534	Х	3:1
lwz	32	_	D	3:1
lwzu	33	_	D	3:1
lwzux	31	55	Х	3:1
lwzx	31	23	Х	3:1
stb	38	_	D	3:1{s}
stbu	39	_	D	3:1{s}
stbux	31	247	Х	3:1{s}
stbx	31	215	Х	3:1{s}
stfd	54	_	D	3:3{s} ²
stfdu	55	_	D	3:3{s} ²
stfdux	31	759	Х	3:3{s} ²
stfdx	31	727	Х	3:3{s} ²
stfiwx	31	983	Х	3:1{s}
stfs	52	_	D	3:3{s} ²
stfsu	53	_	D	3:3{s} ²
stfsux	31	695	Х	3:3{s} ²
stfsx	31	663	Х	3:3{s} ²
sth	44	_	D	3:1{s}
sthbrx	31	918	Х	3:1{s}
sthu	45	_	D	3:1{s}
stmw	47	_	D	3 + n{s}
stswi	31	725	Х	3+ n{s}
stswx	31	661	Х	3 + n{s}
stvebx	31	135	X	3:1{s}

Table 6-7. Load/Store Unit (LSU) Instruction Latencies (continued)

Mnemonic	Primary	Extend	Form	Cycles ¹
stvehx	31	167	Х	3:1{s}
stvewx	31	199	Х	3:1{s}
stvx	31	231	Х	3:1{s}
stvxl	31	487	Х	3:1{s}
stw	36	_	D	3:1{s}
stwbrx	31	662	Х	3:1{s}
stwcx.	31	150	Х	3:1{s}
stwu	37	_	D	3:1{s}
stwux	31	183	Х	3:1{s}
stwx	31	151	Х	3:1{s}
tlbie	31	306	Х	3:1{s}
tlbld	31	978	Х	3{e}
tlbli	31	1010	Х	3{e}

¹ For cache operations, the first number indicates the latency for finishing a single instruction and the second number indicates the throughput for a large number of back-to-back cache operations. The throughput cycle may be larger than the initial latency because more cycles may be needed for the data to reach the cache. If the cache remains busy, subsequent cache operations cannot execute.

Table 6-8 describes AltiVec instruction latencies.



Table 6-8. AltiVec Instruction Latencies

Mnemonic	Primary	Extend	Form	Unit	Cycles ¹
mfvscr	04	1540	VX	VFPU	2{e}
mtvscr	04	1604	VX	VFPU	2{e}
vaddcuw	04	384	VX	VIU1	1
vaddfp	04	10	VX	VFPU	4:1
vaddsbs	04	768	VX	VIU1	1
vaddshs	04	832	VX	VIU1	1
vaddsws	04	896	VX	VIU1	1
vaddubm	04	0	VX	VIU1	1
vaddubs	04	512	VX	VIU1	1
vadduhm	04	64	VX	VIU1	1
vadduhs	04	576	VX	VIU1	1
vadduwm	04	128	VX	VIU1	1

² Floating-point stores may take as many as 24 additional cycles if the value being stored is a denormalized number.

Table 6-8. AltiVec Instruction Latencies (continued)

Mnemonic	Primary	Extend	Form	Unit	Cycles ¹
vadduws	04	640	VX	VIU1	1
vand	04	1028	VX	VIU1	1
vandc	04	1092	VX	VIU1	1
vavgsb	04	1282	VX	VIU1	1
vavgsh	04	1346	VX	VIU1	1
vavgsw	04	1410	VX	VIU1	1
vavgub	04	1026	VX	VIU1	1
vavguh	04	1090	VX	VIU1	1
vavguw	04	1154	VX	VIU1	1
vcfsx	04	842	VX	VFPU	4:1
vcfux	04	778	VX	VFPU	4:1
vcmpbfp[.]	04	966 [1990]	VX	VFPU	2:1
vcmpeqfp[.]	04	198 [1222]	VX	VFPU	2:1
vcmpequb[.]	04	6 [1030]	VX	VIU1	1
vcmpequh[.]	04	70 [1094]	VX	VIU1	1
vcmpequw[.]	04	134 [1158]	VX	VIU1	1
vcmpgefp[.]	04	454 [1478]	VX	VFPU	2:1
vcmpgtfp[.]	04	710 [1734]	VX	VFPU	2:1
vcmpgtsb[.]	04	774 [1798]	VX	VIU1	1
vcmpgtsh[.]	04	838 [1862]	VX	VIU1	1
vcmpgtsw[.]	04	902 [1926]	VX	VIU1	1
vcmpgtub[.]	04	518 [1542]	VX	VIU1	1
vcmpgtuh[.]	04	582 [1606]	VX	VIU1	1
vcmpgtuw[.]	04	646 [1670]	VX	VIU1	1
vctsxs	04	970	VX	VFPU	4:1
vctuxs	04	906	VX	VFPU	4:1
vexptefp	04	394	VX	VFPU	4:1
vlogefp	04	458	VX	VFPU	4:1
vmaddfp	04	46	VA	VFPU	4:1
vmaxfp	04	1034	VX	VFPU	2:1
vmaxsb	04	258	VX	VIU1	1
vmaxsh	04	322	VX	VIU1	1
vmaxsw	04	386	VX	VIU1	1
vmaxub	04	2	VX	VIU1	1

Table 6-8. AltiVec Instruction Latencies (continued)

Mnemonic	Primary	Extend	Form	Unit	Cycles ¹
vmaxuh	04	66	VX	VIU1	1
vmaxuw	04	130	VX	VIU1	1
vmhaddshs	04	32	VA	VIU2	4:1
vmhraddshs	04	33	VA	VIU2	4:1
vminfp	04	1098	VX	VFPU	2:1
vminsb	04	770	VX	VIU1	1
vminsh	04	834	VX	VIU1	1
vminsw	04	898	VX	VIU1	1
vminub	04	514	VX	VIU1	1
vminuh	04	578	VX	VIU1	1
vminuw	04	642	VX	VIU1	1
vmladduhm	04	34	VA	VIU2	4:1
vmrghb	04	12	VX	VPU	2:1
vmrghh	04	76	VX	VPU	2:1
vmrghw	04	140	VX	VPU	2:1
vmrglb	04	268	VX	VPU	2:1
vmrglh	04	332	VX	VPU	2:1
vmrglw	04	396	VX	VPU	2:1
vmsummbm	04	37	VA	VIU2	4:1
vmsumshm	04	40	VA	VIU2	4:1
vmsumshs	04	41	VA	VIU2	4:1
vmsumubm	04	36	VA	VIU2	4:1
vmsumuhm	04	38	VA	VIU2	4:1
vmsumuhs	04	39	VA	VIU2	4:1
vmulesb	04	776	VX	VIU2	4:1
vmulesh	04	840	VX	VIU2	4:1
vmuleub	04	520	VX	VIU2	4:1
vmuleuh	04	584	VX	VIU2	4:1
vmulosb	04	264	VX	VIU2	4:1
vmulosh	04	328	VX	VIU2	4:1
vmuloub	04	8	VX	VIU2	4:1
vmulouh	04	72	VX	VIU2	4:1
vnmsubfp	04	47	VA	VFPU	4:1
vnor	04	1284	VX	VIU1	1

Table 6-8. AltiVec Instruction Latencies (continued)

Mnemonic	Primary	Extend	Form	Unit	Cycles ¹
vor	04	1156	VX	VIU1	1
vperm	04	43	VA	VPU	2:1
vpkpx	04	782	VX	VPU	2:1
vpkshss	04	398	VX	VPU	2:1
vpkshus	04	270	VX	VPU	2:1
vpkswss	04	462	VX	VPU	2:1
vpkswus	04	334	VX	VPU	2:1
vpkuhum	04	14	VX	VPU	2:1
vpkuhus	04	142	VX	VPU	2:1
vpkuwum	04	78	VX	VPU	2:1
vpkuwus	04	206	VX	VPU	2:1
vrefp	04	266	VX	VFPU	4:1
vrfim	04	714	VX	VFPU	4:1
vrfin	04	522	VX	VFPU	4:1
vrfip	04	650	VX	VFPU	4:1
vrfiz	04	586	VX	VFPU	4:1
vrlb	04	4	VX	VIU1	1
vrlh	04	68	VX	VIU1	1
vrlw	04	132	VX	VIU1	1
vrsqrtefp	04	330	VX	VFPU	4:1
vsel	04	42	VA	VIU1	1
vsl	04	452	VX	VPU	2:1
vslb	04	260	VX	VIU1	1
vsldoi	04	44	VA	VPU	2:1
vslh	04	324	VX	VIU1	1
vslo	04	1036	VX	VPU	2:1
vslw	04	388	VX	VIU1	1
vspltb	04	524	VX	VPU	2:1
vsplth	04	588	VX	VPU	2:1
vspltisb	04	780	VX	VPU	2:1
vspltish	04	844	VX	VPU	2:1
vspltisw	04	908	VX	VPU	2:1
vspltw	04	652	VX	VPU	2:1
vsr	04	708	VX	VPU	2:1

Table 6-8. AltiVec Instruction Latencies (continued)

Mnemonic	Primary	Extend	Form	Unit	Cycles ¹
vsrab	04	772	VX	VIU1	1
vsrah	04	836	VX	VIU1	1
vsraw	04	900	VX	VIU1	1
vsrb	04	516	VX	VIU1	1
vsrh	04	580	VX	VIU1	1
vsro	04	1100	VX	VPU	2:1
vsrw	04	644	VX	VIU1	1
vsubcuw	04	1408	VX	VIU1	1
vsubfp	04	74	VX	VFPU	4:1
vsubsbs	04	1792	VX	VIU1	1
vsubshs	04	1856	VX	VIU1	1
vsubsws	04	1920	VX	VIU1	1
vsububm	04	1024	VX	VIU1	1
vsububs	04	1536	VX	VIU1	1
vsubuhm	04	1088	VX	VIU1	1
vsubuhs	04	1600	VX	VIU1	1
vsubuwm	04	1152	VX	VIU1	1
vsubuws	04	1664	VX	VIU1	1
vsum2sws	04	1672	VX	VIU2	4:1
vsum4sbs	04	1800	VX	VIU2	4:1
vsum4shs	04	1608	VX	VIU2	4:1
vsum4ubs	04	1544	VX	VIU2	4:1
vsumsws	04	1928	VX	VIU2	4:1
vupkhpx	04	846	VX	VPU	2:1
vupkhsb	04	526	VX	VPU	2:1
vupkhsh	04	590	VX	VPU	2:1
vupklpx	04	974	VX	VPU	2:1
vupklsb	04	654	VX	VPU	2:1
vupklsh	04	718	VX	VPU	2:1
vxor	04	1220	VX	VIU1	1

Most AltiVec floating-point instructions on the MPC7451 (regardless of Java/non-Java mode) have a 4-cycle latency, unlike the MPC7400 or the MPC7410. However, some VFPU instructions have 2-cycle latency which under some conditions may cause other instructions to have greater than 4-cycle latency (see Section 6.4.5.1.4, "Vector Floating-Point Unit (VFPU) Execution Timing" for details).

6.7 Instruction Scheduling Guidelines

This section provides an overview of instruction scheduling guidelines, followed by detailed examples showing how to optimize scheduling with respect to various pipeline stages. Performance can be improved by avoiding resource conflicts and scheduling instructions to take fullest advantage of the parallel execution units. Instruction scheduling can be improved by observing the following guidelines:

- To reduce branch mispredictions, separate the instruction that sets CR bits from the branch instruction that evaluates them. Because there can be no more than 24 instructions in the processor (with the instruction that sets CR in CQ0 and the dependent branch instruction executing in IQ7), there is no advantage to having more than 22 instructions between them.
 - The MPC7451 branch prediction table is four times larger than the MPC7400's. This helps prevent aliasing in the BHT, which often reduces prediction accuracy.
- Likewise, when branching to a location specified by the CTR or LR, separate the **mtspr** instruction that initializes the CTR or LR from the dependent branch instruction. This ensures the register values are immediately available to the branch instruction.
- Schedule instructions so three can be dispatched at a time.
- Schedule instructions to minimize stalls due to busy execution units. To avoid branch stalls, MPC7451 has added a third branch prediction buffer over MPC7400's two. This allows the branch prediction engine to go one level deeper before stalling.
- Avoid scheduling high-latency instructions close together. Interspersing single-cycle latency instructions between longer-latency instructions minimizes the effect that instructions such as integer divide and multiply can have on throughput.
- Avoid using serializing instructions.
- Schedule instructions to avoid dispatch stalls:
 - Intersperse instructions to maximize the ability to dispatch three GPR instructions, two VR instructions, and one FPR instruction.
 - 16 instructions can be tracked in the CQ; therefore, 16 instructions can be in the execute stages at any one time
 - There are 16 GPR rename registers, so only 16 GPRs can be specified as destination operands at any time. If no rename registers are available, instructions cannot enter the execute stage and remain in the reservation station or IQ until they become available.
 - Note that load with update address instructions use two destination registers
 - Similarly, there are 16 FPR rename registers and 16 VR rename registers, so 16 FPR and 16 AltiVec rename registers destination operands can be in the execute and complete stages at any time.
- Avoid branches where possible; favor fall-through branches over taken branches.



Instruction Scheduling Guidelines

The following sections give detailed information regarding optimizing code for the MPC7451 pipeline stages.

6.7.1 Fetch/Branch Considerations

The following is a list of branch instructions and the resources required to avoid stalling the fetch unit in the course of branch resolution:

- The **bclr** instruction requires LR availability for resolution. However, it uses the link stack to predict the target address in order to avoid stalling fetch.
- The **bcctr** instruction requires CTR availability.
- The branch conditional on counter decrement and the CR condition requires CTR availability or the CR condition must be false.
- A fourth conditional branch instruction cannot be executed following three unresolved predicted branch instructions.

6.7.1.1 Fetching Examples

Branches that target an instruction at or near the end of a cache block can cause instruction supply problems. Consider a four-instruction loop branch (including the branch) where the entry point is the last word of the cache block. The MPC7451 needs at least 2 cycles to fetch the four instructions because the cache block boundary breaks the four instructions into two accesses. Aligning this loop significantly increases the instruction supply.

Additionally, on the MPC7451 this tight loop encounters the branch-taken bubble problem. That is, the BTIC supplies instructions 1 cycle after the branch executes. For the instructions in the cache block crossing case, this leads to four instructions fetched every 3 cycles. Aligning instructions to be within a cache block increases the number of instructions fetched to 4 every 2 cycles. For longer loops, the branch-taken bubble overhead can be better amortized or in some cases can disappear (because the branch is executed early and the bubble disappears at dispatch time). Software loop unrolling can increase the number of instructions per branch.

NOTE

The BTIC contains targets for only **b** and **bc** branches. Indirect branches (**bcctr** and **bclr**) must go to the instruction cache for instructions, which incurs an additional cycle of fetch latency (branch-taken bubble).

6.7.1.1.1 Fetch Alignment Example

The following code loop is a simple array accumulation operation.

xxxxxx18 loop: lwzu r10,0x4(r9)
xxxxxx1C add r11,r11,r10
xxxxxx20 bdnz loop

The **lwzu** and **add** are the last two instructions in one cache block, and the **bdnz** is the first instruction in the next. In this example, the fetch supply is the primary restriction. Table 6-9 assumes instruction cache and BTIC hits. The **lwzu/add** of the second iteration are available for dispatch in cycle 3, as a result of a BTIC hit for the **bdnz** executed in cycle 1. The **bdnz** of the second iteration is available in the IQ one cycle later (cycle 4) because the cache block break forced a fetch from the instruction cache. Overall, the loop is limited to one iteration for every 3 cycles.

Table 6-9. Fetch Alignment Example

Instruction	0	1	2	3	4	5	6	7	8	9	10	11
lwzu (1)	D	I	E0	E1	E2	С						
add (1)	D	I	-	-	-	Е	С					
bdnz (1)	F2	BE	D	-	-	-	С					
lwzu (2)				D	I	E0	E1	E2	С			
add (2)				D	I	-	-	-	Е	С		
bdnz (2)			F1	F2	BE	D	-	-	-	С		
lwzu (3)							D	I	E0	E1	E2	С
add (3)							D	I	-	1	1	Е
bdnz (3)						F1	F2	BE	D	1	ı	1

Performance can be increased if the loop is aligned so that all three instructions are in the same cache block, as in the following example.

xxxxxx00 loop: lwzu r10,0x4(r9) xxxxxx04 add r11,r11,r10

xxxxxx08 bdnz loop

The fact that the loop fits in the same cache block allows the BTIC entry to provide all three instructions. Table 6-10 shows pipelined execution results (again assuming BTIC and instruction cache hits). While fetch supply is still a bottleneck, it is improved by proper alignment. The loop is now limited to one iteration every 2 cycles, increasing performance by 50%.

Instruction 0 1 2 3 4 5 6 7 8 9 С lwzu (1) D ı E0 E1 E2 add (1) D ı Ε С D С bdnz (1) ΒE **Iwzu** (2) D ı E0 E1 E2 С add (2) ı Ε D С **bdnz** (2) ΒE D С Iwzu (3) D I E0 E1 E2 С add (3) D Ι Ε **bdnz** (3) ΒE D

Table 6-10. Loop Example—Three Iterations

Loop unrolling and vectorization can further increase performance.

6.7.1.1.2 Branch-Taken Bubble Example

The following code shows how favoring taken branches affects fetch supply.

```
xxxxxx00 lwz r10,0x4(r9)
xxxxxx04 cmpi 4,r10,0x0
xxxxxx08 bne 4, targ
xxxxx0C stw r11,0x4(r9)
xxxxxx10 targ add (next basic block)
```

This example assumes the **bne** is usually taken (that is, most of the data in the array is non-zero). Table 6-11 assumes correct prediction of the **bne**, and cache and BTIC hits.

Table 6-11. Branch-Taken Bubble Example

Instruction	0	1	2	3	4	5	6
lwz	D	I	E0	E1	E2	С	
cmpi	D	I	-	-	-	Е	С
bne	BE						
add			D	I	Е	-	С

Rearranging the code as follows improves the fetch supply.

Using the same assumptions as before, Table 6-12 shows the performance improvement. Note that the first instruction of the next basic block (add) completes in the same cycle as

before. However, by avoiding the branch-taken bubble (because the branch is usually not taken), it also dispatches 1 cycle earlier, so that the next basic block begins executing 1 cycle sooner.

6 Instruction 1 2 5 9 10 lwz D Τ E0 E1 E2 С D ı Е С cmpi С ΒE D beq add D ı F C

Table 6-12. Eliminating the Branch-Taken Bubble

6.7.1.2 Branch Conditionals

The cost of mispredictions increases with pipeline length. The following section shows common problems and suggests how to minimize them.

6.7.1.2.1 Branch Mispredict Example

Table 6-13 uses the same code as the two previous examples but assumes the **bne** mispredicts. The compare executes in cycle 5, which means the branch mispredicts in cycle 6 and the fetch pipeline restarts at that correct target for the add in cycle 7. This particular mispredict effectively costs 7 cycles (**add** dispatches in cycle 2 in Table 6-11 and in cycle 9 in Table 6-13).

Instruction	0	1	2	3	4	5	6	7	8	9	10	11	12
lwz	D	I	E0	E1	E2	С							
cmpi	D	I	-	-	-	Е	С						
bne	BE						М						
add								F1	F2	D	I	Е	С

Table 6-13. Misprediction Example

6.7.1.2.2 Branch Loop Example

Use CTR whenever possible for branch loops, especially for tight inner loops. After the CTR is loaded (using **mtctr**), a branch dependent on the CTR requires no directional prediction. Additionally, loop termination conditions are always handled correctly, which is not so with the normal branch predictor.

```
xxxxxx18outer_loop:addi. r6,r6,#FFFF
xxxxxx1C cmpi 1,r6,#0
xxxxxxx20inner_loop:addic. r7,r7,#FFFF
xxxxxx24 lwzu r10,0x4(r9)
xxxxxx28 add r11,r11,r10
xxxxxx2C bne inner loop
```

Instruction Scheduling Guidelines

```
xxxxxx30   stwu r11,0x4(r8)
xxxxxx34   xor r11,r11,r11
xxxxxx38   ori r7,r0,#4
xxxxxx3C   bne cr1,outer_loop
```

For this example, assume the inner loop executes four times per outer iteration. The inner loop termination is always mispredicted because the branch predictor learns to predict the inner **bne** as taken, which is wrong every fourth time. Table 6-14 shows that the misprediction causes the outer loop code to be dispatched in cycle 13. If the branch had been correctly predicted as not taken, these instructions would have dispatched 5 cycles earlier in cycle 8.

Table 6-14. Three Iterations of Code Loop

Instruction	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14
addi	D	I	Е	С											
стр	D	I	-	Е	С										
addic (1)	F2	D	I	Е	С										
lwzu (1)	F2	D	I	E0	E1	E2	С								
add (1)	F2	D	I	-	-	-	Е	С							
bne (1)	F2	BE													
addic. (2)				D	I	Е	-	С							
lwzu (2)				D	I	E0	E1	E2	С						
add (2)				D	I	-	-	-	Е	С					
bne (2)				BE											
addic. (3)						D	I	Е	-	С					
lwzu (3)						D	I	E0	E1	E2	С				
add (3)						D	I	-	-	-	Е	С			
bne (3)						BE									
addic. (4)								D	I	Е	-	С			
lwzu (4)								D	I	E0	E1	E2	С		
add (4)								D	I	-	-	-	Е	С	
bne (4)								BE			М				
stwu												F1	F2	D	I
xor												F1	F2	D	I
ori												F1	F2	D	I
bne												F1	F2	BE	

The following code uses CTR, which shortens the loop because the compare test (done by the **addic.** at xxxxxx20) is combined into the **bdnz** branch.

```
xxxxxx1Couter_loop:addic. r6,r6,#FFFF
xxxxxx20inner_loop:lwzu r10,0x4(r9)
xxxxxx24          add r11,r11,r10
xxxxxx28          bdnz inner_loop
xxxxxx2C          mtctr r7
xxxxxx30          stwu r11,0x4(r8)
xxxxxx34          xor r11,r11,r11
xxxxxx38         bne 0,outer_loop
```

As Table 6-15 shows, the inner loop termination branch does not need to be predicted and is executed as a fall-through branch. Instructions in the outer loop start dispatching in cycle 8, saving 5 cycles over the code in Table 6-14. Note that because **mtctr** is execution serialized, it does not complete until cycle 16; nevertheless, the CTR value is forwarded to the BPU by cycle 11. This early forwarding starts for a **mtctr/mtlr** when the instruction reaches reservation station 0 of the IU2 and the source register for the **mtctr/mtlr** is available.

Instruction 0 1 2 3 4 5 6 10 11 12 13 14 15 16 17 Ε C addic D Ι lwzu (1) F2 D I E0 E1 E2 С F2 С add (1) D I Ε С bdnz (1) F2 ΒE D lwzu (2) E2 D Т E0 E1 C add (2) D Ε С **bdnz** (2) ΒE D С E1 E2 Iwzu (3) D Ι E0 С add (3) D Е С Т С **bdnz** (3) BE D С lwzu (4) D 1 E0 E1 E2 add (4) D Ε C bdnz (4) ΒE D -С ı С D Ε mtctr stwu D ı E0 C D Ε C xor Т bne ΒE

Table 6-15. Code Loop Example Using CTR

6.7.1.3 Static versus Dynamic Prediction

Using static prediction (HID0[BHT] = 0) means that the hint bit in the branch opcode predicts the branch and the dynamic predictor (the BHT) is ignored. Sometimes static prediction is superior, either through informed guessing or through available

Instruction Scheduling Guidelines

profile-directed feedback. Run-time for code using static prediction is more nearly deterministic, which can be useful in an embedded system.

6.7.1.4 Using the Link Stack for Branch Indirect

On the MPC7451, a **bclr** uses the link stack to predict the target. To use the link stack correctly, each branch-and-link instruction must be paired with a branch-to-link instruction. Using the architecture-defined LR for computed targets corrupts the link stack. In general, the CTR should be used for computed target addresses and the LR should be used only for call/return addresses. If using the CTR for a loop conflicts with a computed GOTO, the computed GOTO should be used and the loop should be converted to a GPR form.

When generating position-independent code, many compilers use an instruction sequence such as the following to obtain the current instruction address.

```
bcl 20,31,$+4 mflr r3
```

Note that this is not a true call and is not paired with a return. The link stack is optimized to ignore position-independent code where the **bcl 20,31,\$+4** form is used. This conditional call, which is used only for putting the instruction address in a program-visible register, does not force a push on the link stack and is treated as a not-taken branch.

6.7.1.4.1 Link Stack Example

The following code sequence is a common code sequence for a subroutine call/return sequence, where main calls foo, foo calls ack, and ack possibly calls additional functions (not shown).

```
main:
        mflr r5
        stwu r5, -4(r1)
        bl
              foo
5
        add
             r3,r3,r20
        stwu r31,-4(r1)
foo:
        stwu r30,-4(r1)
        . . . .
        mflr r4
        stwu r4,-4(r1)
        bl
             ack
        add r3,r3,r6
        . . . .
        lwzu r30,4(r1)
0
        lwzu r31,4(r1)
1
2
        lwzu r5,4(r1)
3
        mtlr r5
        bclr
```

```
ack: ....
     (possible calls to other functions)
     ....
     lwzu r4,4(r1)
     mtlr r4
     bclr
```

The **bl** in main pushes a value onto the hardware-managed link stack (and to the architecturally-defined LR). Then, the **bl** in foo pushes a second value onto the stack.

When ack later returns through the **bclr**, the hardware link stack is used to predict the value of the LR, if the actual value of the LR is not available when the branch is executed (typically because the **lwzu/mtlr** pair has not finished executing). It also pops a value off of the stack, leaving only the first value on the stack. This occurs again with the **bclr** in foo, which returns to main, leaving the stack empty.

Table 6-16 shows the performance implications of the link stack. The following code starts executing from the instruction 0 in procedure foo.

Inst#	Instruction	0	1	2	3	4	5	6	7	8	9	10	11	12
0	lwzu r30, 4(r1)	F1	F2	D	I	E0	E1	E2	С					
1	lwzu r31, 4(r1)	F1	F2	-	D	I	E0	E1	E2	С				
2	lwzu r5, 4(r1)	F1	F2	-	-	D	I	E0	E1	E2	С			
3	mtlr		F1	F2	-	D	I	-	-	-	*	-	Е	С
4	bclr		F1	F2	BE	D								
5	add r3,r3,r20					F1	F2	D	I	Е	-	-	-	С

Table 6-16. Link Stack Example

With link stack prediction, the BPU can successfully predict the target of the **bclr** (instruction 4), which allows the instruction to be executed at the return address (instruction 5) in cycle 8. The IU2 forwards the LR value to the BPU in cycle 9 (which implies that the branch resolution occurs in cycle 10), even though it cannot execute from a execution serialization viewpoint until cycle 11.

Without link stack prediction, the branch would stall on the LR dependency and not execute until after the LR is forwarded (that is, branch execution would occur in cycle 10), which allows instruction 5 not to execute until cycle 15 (seven cycles later than it executes with link stack prediction).

6.7.1.4.2 Position-Independent Code Example

Position-independent code is used when not all addresses are known at compile time or link time. Because performance is typically not good, position-independent code should be avoided when possible. The following example expands on the code sequence, which is described in Section 4.2.4.2, "Conditional Branch Control," in the *Programming Environments Manuals*.

Inst#	Instruction	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
0	bcl 20, 31, \$+4	F1	F2	BE	D	С													
1	mflr r2	F1	F2	-	D	I	-	E0	E1	E2	E3	F	С						
2	addi r2, r2,#constant	F1	F2	-	D	I	-	-	-	-	-	Е	С						
3	mtctr r2	F1	F2	-	-	D	I	-	-	-	-	-	*	-	Е	С			
4	bcctr		F1	F2	-	-	-	-	-	-	-	-	-	BE					
5	add r3, r3, r20														F1	F2	D	Ι	Е

Table 6-17. Position-Independent Code Example

Because a return (**bclr**) is never paired with this **bcl** (instruction 0), the MPC7451 takes two special actions when it recognizes this special form ("**bcl** 20,31,\$+4"):

- Although the **bcl** does update the link register as architecturally required, it does not push the value onto the link stack. Not pairing a return with this **bcl** prevents the link stack from being corrupted, which would likely require a later branch mispredict for some later **bclr**.
- Because the branch has the same next instruction address whether it is taken or fall-through, the branch is forced as a fall-through branch. This avoids a potential branch-taken bubble and saves a cycle.

The instruction address is available for executing a subsequent operation (instruction 2, **addi**) in cycle 10, primarily due to the long latency of the execution-serialized **mflr**. However, the data must be transferred back to the BPU through the CTR, which prevents the **bcctr** from executing until cycle 12, so its target instruction (5) cannot start execution until cycle 17.

Note that instructions 3 and 4 must be a **mtctr/bcctr** pair rather than a **mtlr/bclr** pair. A **bclr** would try to use the link stack to predict the target address, which would almost certainly be an address mispredict, which would be even more costly than the 7-cycle branch execution stall for instruction 4 in this example. In addition, an address mispredict would require the link stack to be flushed, which would mean that **bclr** instructions later in the program would stall rather than use link stack address prediction, further degrading performance.

6.7.1.5 Branch Folding

Branches that do not set the LR or update the CTR are eligible for folding. Taken branches are folded immediately. In the MPC7451, not-taken branches cannot be fall-through folded if they are in IQ0–IQ2; however, branches are removed in the cycle after execution if they are in IQ3–IQ7.

6.7.2 Dispatch Unit Resource Requirements

The following is a list of resources required to avoid stalls in the dispatch unit (IQ0–IQ2 are the three dispatch entries in the instruction queue):

- Appropriate issue queue is available.
- The CQ is not full.
- Previous instructions the IQ dispatch entries must dispatch.
- Needed rename registers are available.

The following sections describe how to optimize code for dispatch.

6.7.2.1 Dispatch Groupings

Maximum dispatch throughput is three instructions per cycle. The dispatch process includes a CQ available check, an issue queue available check, a branch ready check, and a rename check.

The dispatcher can send three instructions to the various issues queues, with a maximum of three to the GIQ, two to the VIQ, and one to the FIQ. Thus only two instructions can be be dispatched per cycle to the AltiVec units (VIU1, VIU2, VPU, and VFPU). Only one FPU instruction can be dispatched per cycle, so three **fadds** would take three cycles to dispatch.

Only one load/store instruction can dispatch per cycle.

The dispatcher can rename as many as four GPRs, three VRs, and two FPRs per cycle, so a three-instruction dispatch window composed of **vaddfp**, **vaddfp**, and **lvewx** could be dispatched in one cycle.

Note that an load/store update form (for example, **lwzu**), requires a GPR rename for the update. This means that an **lwzu** needs two GPR renames and an **lfdu** needs one FPU rename and one GPR rename. The possibility that one instruction may need two GPR renames means that even though the MPC7451 has a 16-entry CQ and 16 GPR renames, GPR renames could run out even though there is space in the CQ, as when eight **lwzu** instructions are in the CQ. Eight CQ entries are available, but because all 16 GPR renames are in use, no instruction needing a GPR target can be dispatched.

The restriction to four GPR renames in a dispatch group means that the sequence **lwzu**, **add**, **add** can be dispatched in one cycle. The instruction pair **lwzu**, **lwzu** also uses four GPR renames and passes this rule but is disallowed by the rule that enforces a dispatch of only one load/store per cycle.

6.7.2.1.1 Dispatch Stall due to Rename Availability

Table 6-18 shows the code example which allows dispatch stall due to rename availability:

Inst# Instruction 0 1 2 3 4 5 6 7 8 9 27 28 25 26 29 30 F1 E1 E5 WB 0 divw r4,r3,r2 F2 D 1 E0 E2 E3 E4 E21 E22 С 1 lwzu r22,0x04(r1) F2 D I E0 E1 E2 С WB ... E0 _ _ С WB 2 lwzu r23,0x04(r1) F2 _ D Ι E1 E2 -3 lwzu r24,0x04(r1) F2 D 1 E0 E1 E2 С WB 4 lwzu r25,0x04(r1) -D E2 С F1 F2 ı E0 E1 ... 5 lwzu r26,0x04(r1) F1 F2 D E0 E1 1 6 lwzu r27,0x04(r1) F1 F2 D I E0 -... 7 _ _ _ lwzu r28,0x04(r1) F1 F2 -D Ι _ 8 lwzu r29,0x04(r1) F1 F2 D I

Table 6-18. Dispatch Stall Due to Rename Availability

Instruction 8 stalls in cycle 9 because it needs 2 renames, and 15 renames are in use (1 for the **divw**, and 2 each for instructions 1 through 7). Since only 16 GPR renames are allowed, instruction 8 cannot be dispatched until at least one rename is released.

When the **div** later completes (cycle 27 in example above), renames are released during the write-back stage and instruction 8 can thus dispatch in cycle 29.

6.7.2.2 Dispatching Load/Store Strings and Multiples

The MPC7451 splits multiples (**lmw** and **stmw**) and strings (**lsw*** and **stsw***) into micro-operations at the dispatch point. The processor can dispatch only one micro-operation per cycle, which does not use the dispatcher to its full advantage.

Using load/store multiple instructions is best restricted to cases where minimizing code size is critical or where there is no other available instructions to be scheduled, such that the under-utilization of the dispatcher is not a consideration.

6.7.2.2.1 Example of Load/Store Multiple Micro Operation Generation

Consider the following assembly instructions code:

```
0 lmw r25,0x00(r1)

1 addi r25,r25,0x01

2 addi r26,r26,0x01

3 addi r27,r27,0x01

4 addi r28,r28,0x01

5 addi r29,r29,0x01

6 addi r30,r30,0x01

7 addi r31,r31,0x01
```

The load multiple specified with value 25 loads registers 25–31. The MPC7451 splits this instruction into seven micro-operations at dispatch, after which the **lmw** executes as multiple operations, as Table 6-19 shows.

Inst# Instruction 0 1 2 3 4 5 7 8 9 10 11 12 13 14 15 F2 D 0-0 lmw r25,0x00(r1) F1 1 E0 E1 E2 С 0-1 lmw r26,0x04(r1) F1 F2 D I E0 E1 E2 С 0-2 **Imw** r27,0x08(**r**1) F2 D ١ E2 С F1 _ E0 E1 Imw r28,0x0C(r1) 0-3F1 F2 D E0 E1 E2 С Τ 0-4 lmw r29,0x10(r1) F2 -D E2 С F1 Т E0 E1 0-5 Imw r30,0x14(r1) F1 F2 D E0 E1 E2 С E2 0-6 Imw r31,0x1C(r1) F1 F2 D ı E0 E1 С _ _ _ _ Ε _ С 1 addi r25,r25,0x01 F1 F2 D I 2 addi r26,r26,0x01 F1 F2 D ı Ε С 3 F2 D ī Ε С addi r27,r27,0x01 F1 D Ε addi r28,r28,0x01 F1 F2 I С F1 D Ι Ε С addi r29,r29,0x01 F2 6 F1 F2 _ D ı Ε С addi r30,r30,0x01 -----7 addi r31,r31,0x01 F1 F2 Ε С D

Table 6-19. Load/Store Multiple Micro Operation Generation Example

Because the MPC7451 can dispatch only one LSU operation per cycle, the **lmw** is micro-oped at a rate of 1 per cycle and so in this example takes 7 cycles to dispatch all the operations. However, when the last operation in the multiple is dispatched (cycle 8), instructions 1 and 2 can dispatch along with it.

The use of load/store string instructions is strongly discouraged.

6.7.3 Issue Queue Resource Requirements

Instructions cannot be issued unless the specified execution unit is available. The following sections describe how to optimize use of the three issue queues.

6.7.3.1 GPR Issue Queue (GIQ)

As many as three instructions can be dispatched to the six-entry GPR issue queue (GIQ) per cycle. As many as three instructions can be issued in any order to the LSU, IU2, and IU1 reservation stations from the bottom three GIO entries.

Issuing instructions out-of-order can help in a number of situations. For example, if the IU2 is busy and a multiply is stalled at the bottom GIQ entry, instructions in the next two GIQ entries can be issued to LSU or IU1s, bypassing that multiply.

The following sequence is not well scheduled, but effectively the MPC7451 micro-architecture dynamically reschedules around the potential multiply bottleneck.

Instruction Scheduling Guidelines

0	xxxxxx00	mulhw r10,r20,r21
1	xxxxxx04	mulhw r11,r22,r23
2	80xxxxxx	mulhw r12,r24,r25
3	xxxxxx0C	lwzu r13,0x4(r9)
4	xxxxxx10	add r10,r10,r11
5	xxxxxx14	add r13,r13,r25
6	xxxxxx18	add r14,r5,r4
7	xxxxxx20	subf r15,r6,r4

The timing for this sequence (Table 6-20) shows which instructions are in which GIQ entries. Instruction 3 issues out-of-order in cycle 2; instructions 4 and 5 issue out-of-order in cycle 3.

Note that instruction 7 (**subf**) does not issue in cycle 4 because all three IU1 reservation stations have an instruction (4, 5, and 6). Instructions 4 and 5 are waiting in the reservation station for their source registers to be forwarded from the IU2 and LSU, respectively. Because instruction 6 executes immediately after issue (in cycle 5), instruction 7 can issue in that cycle.

Inst# Instruction 0 1 2 5 7 8 9 10 11 F 0 mulhw D E0 E1 С 1 E0 mulhw F 1 D E0 E0 E1 С 2 mulhw D Ι E0 E0 E1 F С 3 lwzu D Ι E0 E1 E2 С С 4 add F2 D Ε 5 ı Ε С add F2 D -С 6 F2 D add Ε ı 7 F2 D Ε С subf GIQ5 GIQ4 5 GIQ3 4 GIQ2 3 7 5 GIQ1 2 1 4 6

Table 6-20. GIQ Timing Example

Similar examples could also be given for load bypassing adds, multiply bypassing loads.

2

7

2

6.7.3.2 Vector Issue Queue (VIQ)

GIQ0

0

1

The four-entry vector issue queue (VIQ) handles all AltiVec computational instructions. Two instructions can dispatch to it per cycle, and it can issue two instructions in-order per cycle from its bottom two entries if reservation stations are available.

Table 6-21 shows two cases where a vector add and a vector multiply-add (**vmsummbm**) start execution simultaneously (cycles 2 and 3). Note that the load-vector instructions go to the GIQ because its address source operands (**r**A and **r**B) are GPRs. This example also shows the MPC7451's ability to dispatch three instructions with vector targets in a cycle (cycles 0 and 1) as well as to retire three instructions with vector targets (cycle 7).

7 0 1 2 4 5 6 Instruction Е F vaddshs V20, V24, V25 D С vmsummbm V10.V11.V12.V13 E0 E1 E2 E3 Ivewx V5,r5,r9 D ı E0 E1 E2 С D vmsummbm V11,V11,V14,V15 ı E0 E1 E2 E3 С F vaddshs V21, V26, V27 D I Ε С Ivewx V5.r6.r9 F1 C D F0 F2

Table 6-21. VIQ Timing Example

6.7.3.3 Floating-Point Issue Queue (FIQ)

The two-entry floating-point issue queue (FIQ) can accept one dispatched instruction per cycle, and if an FPU reservation station is available, it can also issue one instruction from the bottom FIQ entry.

6.7.4 Completion Unit Resource Requirements

The MPC7451 completion queue has 16 entries, so as many as 16 instructions can be in the execution window, not counting branches, which execute from the IQ. The following resources are required to avoid stalls in the completion unit; note that the three completion entries are described as CQ–CQ2, where CQ0 is located at the end of the CQ (see Figure 6-4). Requirements for retiring instructions from CQ0–CQ2 are as follows:

- Instruction must have finished execution.
- Previous instructions that must be retired by the CQ retirement entries.
- Instructions in the CQ must not follow an unresolved predicted branch.
- Instructions in CQ1 and CQ2 must not cause an exception.
- Instructions in CQ1 and CQ2 must be integer (IU1 only), floating-point, load, **dcbt**, data streaming, non-folded resolved branches, or AltiVec instructions.



- Number of CR updates from CQ0–CQ2 must not exceed three.
- Number of GPR updates from CQ0–CQ2 must not exceed three.
- Number of FPR updates from CQ0–CQ2 must not exceed three.
- Number of VR updates from CQ0–CQ2 must not exceed three.



6.7.4.1 Completion Groupings

The MPC7451 can retire as many as three instructions per cycle. Only three renames of a given type can be retired per cycle. For example, an **lwzu**, **add**, **subf** sequence has four GPR rename targets and all cannot retire in the same cycle. The **lwzu** and **add** retire first and **subf** retires one cycle later.

6.7.5 Serialization Effects

The MPC7451 supports refetch, execution, and store serialization. Store serialization is described in Section 6.7.6.5.2, "Store Hit Pipeline."

Refetch serialized instructions include **isync**, **rfi**, **sc**, **mtspr[XER]**, and any instruction that toggles XER[SO]. Refetch serialization forces a pipeline flush when the instruction is the oldest in the machine. Avoid these instructions in performance critical code.

Note that XER[SO] is a sticky bit for XER[OV] updates, so avoiding toggling XER[SO] often means avoiding these instructions (overflow-record, O form).

Execution-serialized instructions wait until the instruction is the oldest in the machine to begin executing. Tables in Section 6.6, "Instruction Latency Summary," list execution-serialized instructions, which include **mtspr**, **mfspr**, CR logical instructions, and carry consuming instructions (such as **adde**).

Table 6-22 shows the execution of a carry chain. The **addc** executes normally and generates a carry. As an execution-serialized instruction, **adde** must become the oldest instruction (cycle 4) before it can execute (cycle 5). A long chain of carry generation/carry consumption can execute at a rate of one instruction every 3 cycles.

Table 6-22. Serialization Example

6.7.6 Execution Unit Considerations

The following sections describes how to optimize use of the execution units.

6.7.6.1 IU1 Considerations

Each of the three IU1s has one reservation station in which instructions are held until operands are available. The IU1s allow a potentially large window for out-of-order execution. IU1 instructions can progress until three IU1 instructions are stuck in the three reservation stations, requiring operands (or until the GIQ or dispatcher stalls for other reasons).

Table 6-20 shows a case where although two IU1s are blocked and the third makes progress.

Also note that some IU1 instructions take more than one cycle and that some are not fully pipelined. The most common 2-cycle instructions are **sraw** and **srawi**.

The following instructions are not fully pipelined when their record bit is set: **extsb**, **extsh**, **rlwimi**, **rlwinm**, **rlwnm**, **slw**, and **srw**. These instructions return GPR data after the first cycle but continue executing into a second cycle to generate the CR result.

Table 6-23 shows **sraw**, **extsh**, and **extsh**. latency effects. The two **sraw** instructions both take 2 cycles of execution, blocking the **extsh/extsh**. pair from issuing until cycle 3 but allowing the dependent **add** to execute in cycle 3 (See Table 6-5, footnote 3). Note that **extsh**. takes 2 cycles to execute, but that the dependent **subf** can pick up the forwarded GPR value after the first cycle of execution (cycle 4) and execute in cycle 5.

Code	0	1	2	3	4	5	6
sraw r 1,r20,r21	D	I	Е	Е	С		
sraw r2,r20,r22	D	I	Е	Е	С		
add r4,r2,r3	D	I	-	Е	С		
extsh r5,r25,	F2	D	-	I	Е	С	
extsh. r6,r26	F2	D	-	I	E	Е	С
subf r7,r5,r6	F2	D	-	I	-	Е	С

Table 6-23. IU1 Timing Example

6.7.6.2 IU2 Considerations

The IU2 has two reservation station entries. Instruction execution is allowed only from the bottom station. Although **mtctr/mtlr** instructions are execution serialized, if data is available, their values are forwarded to the BPU as soon as they are in the bottom reservation station.

Divides, **mulhwu**, **mulhw**, and **mull** are not fully pipelined; they iterate in execution stage 0 and block other instructions from entering reservation station 0. For example, in Table 6-20, the second multiply issues to IU2 in cycle 2. Because the first multiply still occupies reservation station 0, the second is issued to reservation station 1. When the first multiply enters E1, the second moves down to reservation station 0 and begins execution.

Note that the IU2 takes an extra cycle beyond the latencies listed in Table 6-5 to return CR data and finish. This implies that, as the example in Section 6.7.3.1, "GPR Issue Queue (GIQ)," shows, a 3-cycle instruction such as **mulhw** requires a separate finish stage, even though GPR data is still forwarded and used after 3 execution cycles. In the previous example, instruction 4 executes in cycle 7, the cycle after the dependent instruction 2 had gone through its third execution stage.

6.7.6.3 FPU Considerations

The FPU has two reservation station entries. Instruction execution is allowed from only the bottom reservation station (reservation station 0).

Like the IU2, the FPU requires a separate finish stage to return CR and FPSCR data, as shown in Table 6-24. However, FPR data produced in E4 (the fifth stage) is ready and can be forwarded directly (if needed) to an instruction entering E0 in the next cycle.

The five-stage scalar FPU pipeline has a 5-cycle latency. However, when the pipeline contains instructions in stages E0–E3, the pipeline stalls and does not allow a new instruction to start in E0 on the following cycle. This bubble limits maximum FPU throughput to four instructions every 5 cycles, as the following code example shows:

```
fadd f10,f20,f21
xxxxxx00
                fadd f11,f20,f22
xxxxxx04
80xxxxxx
                fadd f12,f20,f23
                fadd f13,f20,f24
xxxxxx0c
                fadd f14,f20,f25
xxxxxx10
                fadd f15, f20, f26
xxxxxx14
                fadd f16,f20,f27
xxxxxx18
xxxxxx1c
                fadd f17,f20,f28
xxxxxx20
                fadd f18,f20,f29
```

Table 6-24 shows the timing for this sequence.

Instruction 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 fadd D 1 E0 E1 E2 E3 E4 F С fadd -D Т E0 E1 E2 E3 E4 F C fadd D E0 E1 E2 E3 E4 F С D F С fadd E0 E1 E2 E3 E4 F2 -_ D 1 E0 E1 E4 F С fadd E2 E3 fadd F2 D ı E0 E1 E2 E3 E4 F С F2 D F С fadd _ ı E0 E1 E2 E3 E4 fadd F2 D ı E0 E1 E2 **E**3 E4 F С F1 D fadd F2 E0 E1 E2 **E3** E4

Table 6-24. FPU Timing Example

The FPU is also constrained by the number of FPSCR renames. The MPC7451 supports four outstanding FPSCR updates. An FPSCR is allocated in the E3 FPU stage and is deallocated at completion. If no FPSCR rename is available, the FPU pipeline stalls. A fully pipelined case such as that in Table 6-24 is not affected, but if something blocks completion it can become a bottleneck. Consider the following code example:

```
xxxxxx001fdu f3,0x8(r9)

xxxxxx04fadd f11,f20,f22

xxxxxx08fadd f12,f20,f23

xxxxxx0cfadd f13,f20,f24

xxxxxx10fadd f14,f20,f25

xxxxxx14fadd f15,f20,f26

xxxxxx18fadd f16,f20,f27

xxxxxx1cfadd f17,f20,f28

xxxxxx20fadd f18,f20,f29
```

The timing for this sequence in Table 6-25 assumes that the load misses in the data cache. Here, after the first four **fadds**, the MPC7451 runs out of FPSCR renames and the pipeline stalls. When the load completes, the pipeline restarts after an additional 2-cycle lag.

Instruction 2 7 8 12 0 1 3 4 5 6 9 10 11 13 14 15 lfdu С D Ι E0 E1 С fadd D E0 E1 E2 **E**3 E4 F fadd D Т E₀ E1 E2 E3 E4 F C fadd D 1 E0 E1 E2 E3 E4 F С E0 F С fadd F2 D I E1 E2 E3 E4 fadd F2 D E0 E1 E2 **E**3 E4 E4 E4 E4 F fadd F2 D E1 E3 Т E0 E2 E3 E3 E3 E4 fadd F2 D Τ E0 E1 E2 E2 E2 E2 E3 fadd F1 F2 E0 E1 E1 E1 E1 E2

Table 6-25. FPSCR Rename Timing Example

Note that denormalized numbers can cause problems for the FPU pipeline, so the normal latencies in Table 6-6 may not apply. Output denormalization in the very unlikely worst case can add as many as 4 cycles of latency. Input denormalization takes 4–6 additional cycles, depending on whether 1, 2, or 3 input source operands are denormalized.

6.7.6.4 Vector Unit Considerations

On the MPC7451, the four vector execution units are fully independent and fully pipelined. Latencies are given in Table 6-26.

Table 6-26. Vector Execution Latencies

Unit	Latency				
VIU1	1				
VIU2	4				
VFPU	4				
VPU	2				

VFPU latency is usually 4 cycles, but some instructions, particularly the vector float compares and vector float min/max (see Table 6-8 for a list) have only a 2-cycle latency. This can create competition for the VFPU register forwarding bus. This is solved by forcing a partial stall when a bypass is needed. Consider the following code example:

Table 6-27 shows the timing for this vector compare bypass/stall situation. In cycle 6 the **vcmp** bypasses from E0 to E3, stalling the **vsubfp** and **vlogefp** for a cycle in stages E1 and E2. Note that an instruction in E1 stalls in E1 under a bypass scenario even if no instruction is in E2.

Table 6-27. Vector Unit Example

Instruction	0	1	2	3	4	5	6	7	8	9	10
vaddfp	D	- 1	E0	E1	E2	E3	С				
vsubfp	D	-	I	E0	E1	E2	E2	E3	С		
vlogefp	-	D	-	I	E0	E1	E1	E2	E3	С	
vcmpbfp.	-	D	-	-	I	E0	E3	-	-	С	
vmaddfp	F2	-	D	-	-	I	E0	E1	E2	E3	С

6.7.6.5 Load/Store Unit (LSU)

The LSU controls the 32 Kbyte L1 data cache and contains a variety of queues and latches, as shown in Figure 6-18. The memory subsystem interconnect referred to on the diagram is an interface point to the L2 cache, L3 cache, and system bus. Note that L3 cache is not supported on the MPC7441 and the MPC7445. Note that this is a simplified block diagram, and does not contain the fully detailed LSU microarchitecture.

Instruction execution is allowed only from the lower of the two reservation stations.




Figure 6-18. LSU Block Diagram

Loads that have all required available source operands can start execution. If the load hits in the data cache, data is forwarded to one of the three register rename types. A floating-point load has one additional cycle of latency (4 cycles) beyond that of an integer or vector load (3 cycles). If a stall or hazard occurs, the instruction is typically held in the required address (**r**A) latch.

Loads that miss go to the 5-entry load miss queue (LMQ), where they are held while the line transaction proceeds to the L2 cache, the L3 cache, and/or the system bus. Critical data forwarding can occur from the L3 cache or system bus to directly update the required rename. A load that receives critical data can finish.

However (for a cacheable load), the LMQ entry can be deallocated only when the full line returns. As the full line is available, the L1 data cache is updated. If a L1 data cache update requires that a line currently in the cache be evicted, that line is cast out and placed into the 6-entry L1 castout queue.

Instruction Scheduling Guidelines

Stores that have required address source operands (rA and possibly rB) available start execution similar to loads. However, they are transferred to the three entry finished store queue (FSQ). The FSQ holds stores until they have been retired by the completion unit. Once retired, the stores travel through wb0 and wb1 two write-back stages (not shown in Figure 6-18) while acquiring data (rS, frS, or vS) from the appropriate register file, and are written into the 5-entry committed store queue (CSQ). Stores in the CSQ arbitrate into the L1 data cache. When arbitration is successful, the data is written and the store is removed from the CSQ.

The vector touch engine (VTE) contains the control logic execution of the **dst** instructions.

6.7.6.5.1 Load Hit Pipeline

The following code sequence shows the various normal load latencies:

```
xxxxxx001fdu f3,0x8(r10)

xxxxxx04fadd f1,f3,f4

xxxxxx08lwzu r3,0x4(r11)

xxxxxx0cadd r1,r3,r4

xxxxxx10subf r5,r11,r6

xxxxxx14lvewx v3,r12,r13

xxxxxx18vaddsws v1,v3,v4
```

As Table 6-28 shows, the load-floating-point latency is 4 and the load-integer and load-vector latency are each 3. Although the load has a 4-cycle latency, it also completes on that fourth cycle. The update has an effective latency of 1. The **lwzu** forwards its update target R11 from E0 in cycle 3 to the **subf** instruction, such that it executes in cycle 4.

Inst#	Instruction	0	1	2	3	4	5	6	7	8	9	10	11	12	13
0	lfdu	D	I	E0	E1	E2	E3/C								
1	fadd	D	I	-	-	-	-	E0	E1	E2	E3	E4	F	С	
2	lwzu	-	D	I	E0	E1	E2	-	-	-	-	-	-	С	
3	add	-	D	I	-	-	-	Е	-	-	-	-	-	С	
4	subf	F2	D	I	-	Е	-	-	-	-	-	-	-	-	С
5	Ivewx	F2	-	D	I	E0	E1	E2	-	-	-	-	-	-	С
6	vaddsws	F2	-	D	I	-	-	-	Е	F	-	-	-	-	С

Table 6-28. Load Hit Pipeline Example

6.7.6.5.2 Store Hit Pipeline

The pipeline for stores before the data is written to the cache includes several different queues. A store must go through E0 and E1 to handle address generation and translation. It is then placed in the three-entry finished store queue (FSQ). When the store is the oldest instruction, it can access the store data and update architecture-defined resources (store serialization). From this point on, the store is considered part of architectural state.

However, before the data reaches the data cache, two write-back stages (WB0 and WB1) are needed to acquire the store data and transfer it from the FSQ to the 5-entry committed store queue (CSQ). Arbitration into the data cache from the CSQ is pipelined so a one store per cycle throughput can be maintained. During this arbitration and cache write, stores arbitrate into the data cache from the CSQ and stay there for at least 4 cycles. Table 6-29 shows pipelining of four **stw** instructions to the data cache.

Table 6-29. Store Hit Pipeline Example

Instruction	0	1	2	3	4	5	6	7	8	9	10	11	12	13
stw	D	I	E0	E1	FSQ0/C	WB0	WB1	CSQ0	CSQ0	CSQ0	CSQ0			
stw	-	D	I	E0	E1	FSQ0/C	WB0	WB1	CSQ1	CSQ1	CSQ1	CSQ0		
stw	-	-	D	I	E0	E1	FSQ0/C	WB0	WB1	CSQ2	CSQ2	CSQ1	CSQ0	
stw	-	-	-	D	I	E0	E1	FSQ0/C	WB0	WB1	CSQ3	CSQ2	CSQ1	CSQ0

Floating-point stores are not fully pipelined. The bottleneck is at the FSQ point, where only one floating-point store can be done every 3 cycles. See Table 6-30 for an example execution of four **stfd** instructions. Vector stores do not suffer from this problem and are fully pipelined (similar to the integer stores as shown in Table 6-29).

To avoid floating-point store throughput bottlenecks, avoid strings of back to back floating point stores (like that shown in Table 6-30). Instead, intermix floating-point stores with other instructions wherever possible. For maximum store throughput, use vector stores.

Table 6-30. Execution of Four stfd Instructions

Inst#	Instruction					Cycle N	Number				
		0	1	2	3	4	5	6	7	8	9
0	stfd	D	I	E0	E1	FSQ0/ C	WB0	WB1	CSQ0	CSQ0	CSQ0
1	stfd	-	D	I	E0	E1	FSQ0	FSQ0	FSQ0/ C	WB0	WB1
2	stfd	-	-	D	I	E0	E1	FSQ1	FSQ1	FSQ0	FSQ0
3	stfd	-	-	-	D	I	E0	E1	FSQ2	FSQ1	FSQ1
		10	11	12	13	14	15	16	17	18	19
0	stfd	CSQ0									
1	stfd	CSQ1	CSQ0	CSQ0	CSQ0						
2	stfd	FSQ0/ C	WB0	WB1	CSQ1	CSQ0	CSQ0	CSQ0			_
3	stfd	FSQ1	FSQ0	FSQ0	FSQ0/ C	WB0	WB1	CSQ1	CSQ0	CSQ0	CSQ0

6.7.6.5.3 Load/Store Interaction

When loads and stores are intermixed, the stores normally lose arbitration to the cache. A store that repeatedly loses arbitration can stay in the CSQ much longer than 4 cycles, which is not normally a performance problem because a store in the CSQ is effectively part of the architecture-defined state. However, sometimes—including if the CSQ fills up or if a store causes a pipeline stall (as in a partial address alias case of store to load)—the arbiter gives higher priority to the store, guaranteeing forward progress.

Also, accesses to the data cache are pipelined (two stages) such that back-to-back loads and back-to-back stores are fully pipelined (single-cycle throughput). However, a store followed by a load cannot be performed in subsequent clock cycles. Loads have higher priority than stores and the LSU store queues stage store operations until a cache cycle is available. When the LSU store queues become full, stores take priority over subsequent loads.

From an architectural perspective, when a load address aliases to a store address the load needs to read the store data rather than the data in the cache. A store can forward only after acquiring its data, which means forwarding happens only from the CSQ. Additionally, the load address and size must be contained within the store address and size for store forwarding to occur. If the alias is only a partial alias (for example a **stb** and a **lwz**) the load stalls. Table 6-31 shows a forwardable load/store alias, where the load stalls in E1 for 3 cycles until the store arrives in CSQ0 and can forward its data.

2 3 5 7 Instruction 0 1 4 8 6 stw r3,0x0(r9) E0 E1 FSQ0/C WB0 WB1 CSQ0 CSQ0 CSQ0 CSQ0 lwz r4,0x0(r9)ı E1 E1 E2 С E0 E1

Table 6-31. Load/Store Interaction (Assuming Full Alias)

6.7.6.5.4 Misalignment Effects

Misalignment, particularly the back-to-back misalignment of loads, can cause strange performance effects. The MPC7451 splits misaligned transactions into two transactions, so misaligned load latency is at least 1 cycle greater than the default latency. On the MPC7451, misalignment typically occurs when an access crosses a double-word boundary. Table 6-32 shows what is considered misaligned based on the EA of the access. Note that vector transactions ignore non-size-aligned low-order address bits and so are not considered misaligned.

Table 6-32. Misaligned Load/Store Detection

EA[29:31]	Byte	Halfword	Word	Double Word	Quad-Word Bus (Not supported in 60x bus mode)
000	_	_	_	_	_
001	_	_	Multi/floating-point exception	Floating-point exception	Align to QW
010	_	_	Multi/floating-point exception	Floating-point exception	Align to QW
011	_	_	Multi/floating-point exception	Floating-point exception	Align to QW
100	_	_		Misaligned	Align to QW
101	_	_	Misaligned or multi/floating-point exception	Floating-point exception	Align to QW
110	_	_	Misaligned or multi/floating-point exception	Floating-point exception	Align to QW
111	_	Misaligned	Misaligned or multi/floating-point exception	Floating-point exception	Align to QW

Future generations of high-performance microprocessors that implement the PowerPC architecture may experience greater misalignment penalties.

6.7.6.5.5 Load Miss Pipeline

The MPC7451 supports as many as five outstanding load misses in the load miss queue (LMQ). Table 6-33 shows a load followed by a dependent **add**. Here, the load misses in the data cache and the full line is reloaded from the L2 cache back into the data cache. The load L2 cache hit latency is effectively 9 cycles.

Table 6-33. Data Cache Miss, L2 Cache Hit Timing

Instruction	0	1	2	3-7	8	9	10
lwz r4,0x0(r9)	E0	E1	Miss	LMQ0	LMQ0/E2	С	
add r5,r4,r3	_	_	_	_	_	Е	С

If a load misses in the L1 data cache and in the L2 data cache, critical data forwarding occurs, followed shortly by the rest of the line. The following example shows that the load L3 cache hit latency is effectively 33 cycles. Note that L3 cache is not supported on the MPC7441 and the MPC7445.

The following L3 parameters are assumed for the example in Table 6-34:

- DDR SRAM at 4:1 L3 bus ratio
- L3 Clock sample point is 5 Clocks
- L3 P-Clock sample point is 0 Clocks

Table 6-34. Data Cache Miss, L2 Cache Miss, L3 Cache Hit Timing

Instruction	0	1	2	3–31	32	33	34	35–36
lwz r4,0x0(r9)	E0	E1	Miss	LMQ0	LMQ0/E2	LMQ0/C	LMQ0	LMQ0
add r5,r4,r3	_	_	_	_	_	Е	С	_

Note that the LMQ0 entry for the load remained allocated for 4 cycles after the critical data arrived in cycle 32. This is because with a 4:1 DDR SRAM, there is a 4 cycle gap between critical data and full line data, and the LMQ entry is only deallocated when the full line has returned.

If a load/store miss aliases to the same line as a previously outstanding miss, the LSU halts new access until this stall condition is resolved. The example in Table 6-35 contains a series of loads, where the data starts in the L3 cache, with the L3 cache configured similarly to the example in Table 6-34.

Table 6-35. Load Miss Line Alias Example

Inst#	Instruction				Cycle l	Number			
		0	1	2	3–31	32	33	34	35–36
0	lwz r3,0x0(r9)	E0	E1	Miss	LMQ0	LMQ0/E2	LMQ0/C	LMQ0	LMQ0
1	add r4,r3,r20						Е	С	
2	lwz r5,0x4(r9)	I	E0	E1	E1	E1	E1	E1	E1
3	add r6,r5,r4	I							
4	lwz r7,0x20(r9)	D	I	E0	E0	E0	E0	E0	E0
5	add r8,r7,r6	D	I						
		37–39	40	41	42	43–61	62	63	64
0	lwz r3,0x0(r9)								
1	add r4,r3,r20								
2	lwz r5,0x4(r9)	E1	E2	С					
3	add r6,r5,r4			E	С				
4	lwz r7,0x20(r9)	E0	E1	Miss	LMQ0	LMQ0	LMQ0/E2	LMQ0/C	LMQ0
5	add r8,r7,r6							Е	С

Note that instruction 2 stalls in stage E1 (in the rA latch in Table 6-35). This stall is due to the fact that the line miss caused by instruction 0 is the same line that instruction 2 requires. Instruction 2 does not finish execution until cycle 40—8 cycles after instruction 0. This delay is due to 2 major components. The first delay component is that instruction 0 finished by using critical forwarded data, whereas instruction 2 must wait for the full cache line to appear before it can start execution (a 4 cycle delay, in this example). The second delay component is also due to the cache being updated and a pipeline restart.

The second problem that this example shows is that the misses are not fully pipelined. Instructions 0 and 4 miss in the data cache and L2 cache but hit in the L3 cache. The stall caused by the line miss alias between instructions 0 and 2 has caused the miss for instruction 4 to delay its access start by many cycles. A simple reordering of the code, as the example in Table 6-36 allows the two load misses to pipeline to the L3 cache, improving performance by nearly 50%.

Table 6-36. Load Miss Line Alias Example With Reordered Code

Inst#	Instruction			C	ycle Numb	er		
		0	1	2	3	4–31	32	33
0	lwz r3,0x0(r9)	E0	E1	Miss	LMQ0	LMQ0	LMQ0/E2	LMQ0/C
1	add r4,r3,r20							E
2	lwz r7,0x20(r9)	I	E0	E1	Miss	LMQ1	LMQ1	LMQ1
3	lwz r5,0x4(r9)	D	I	E0	E1	E1	E1	E1
4	add r6,r5,r4	D	I					
5	add r8,r7,r6	D	I					
		34	35–36	37–39	40	41	42	43
0	lwz r3,0x0(r9)	LMQ0	LMQ0					
1	add r4,r3,r20	С						
2	lwz r7,0x20(r9)	LMQ1	LMQ1	LMQ1	LMQ1	LMQ1/E2	LMQ1/C	LMQ1
3	lwz r5,0x4(r9)	E1	E1	E1	E2		С	
4	add r6,r5,r4					E	С	
5	add r8,r7,r6						Е	С

This type of stall is common in some specific kinds of code, including simple data streaming or striding array accesses. For example, a long stream of vector loads with addresses incrementing by 16 bytes (a quad word) per load stalls every other load stalled in this manner, and no miss pipelining occur.s This stall causes an even larger performance bottleneck when cache misses are required to go to the system bus and when missed opportunities to pipeline system bus misses occur. This performance problem can be solved by code reordering as shown in Table 6-36 or by the use of prefetch instructions (dcbt or dst).

The MPC7451 does back-end allocation of the L1 data cache, which means that it selects the line replacement (and pushes to the six-entry castout queue as needed) only when a reload returns. Because any new miss transaction may later require a castout, a new miss is not released to the memory subsystem until a castout queue slot is guaranteed.

6.7.6.5.6 Store Miss Pipeline

The MPC7451 supports only one outstanding store miss, which uses the committed store queue entry 0 (CSQ0). Having only one outstanding store miss allows no store miss pipelining; this can be a bottleneck. For applications needing considerable store-miss bandwidth to a cacheable memory region and doing read/modify/write operations, consider using **dst** or **dcbtst** instructions to prefetch needed lines. This allows the use of the five-entry LMQ to provide miss pipelining.

However, using **dcbz** instruction is strongly encouraged for storing to a new cache block, when the entire block will be written (and not be read before being written). The **dcbz** creates an address-only transaction that avoids waiting for data to be read from the L2/L3 or the bus and then updating the data cache only to be immediately overwritten by the store. Using **dstst** instruction is discouraged (either the operation is read/modify/write, in which case **dcbt** or **dst** instructions should be used; or the operation is write-only, in which case prefetching the data is a bad idea and a **dcbz** should instead be used).

Table 6-37 shows a series of cacheable stores, where the stores miss in the data cache, L2 cache, and L3 cache and take an arbitrarily long time (N cycles) to return from the main system bus. Instructions 0–7 are all storing data to the same cache line, while instructions 8–9 are storing data to the next adjacent cache line. Instruction 0 data cache access occurs in cycle 7 and the miss is transferred to the lower levels of the cache hierarchy starting in cycle 9.

Table 6-37. Store Miss Pipeline Example

Inst#	Instruction			С	ycle Numbe	er		
		0	1	2	3	4	5	6
0	stw r10,0x0(r8)	E0	E1	FSQ0/C	WB0	WB1	CSQ0	CSQ0
1	stwu r11,0x4(r8)	1	E0	E1	FSQ0/C	WB0	WB1	CSQ1
2	stwu r12,0x4(r8)	D	I	E0	E1	FSQ0/C	WB0	WB1
3	stwu r13,0x4(r8)		D	I	E0	E1	FSQ0/C	WB0
4	stwu r14,0x4(r8)			D	I	E0	E1	FSQ0/C
5	stwu r15,0x4(r8)				D	I	E0	E1
6	stwu r16,0x4(r8)					D	I	E0
7	stwu r17,0x4(r8)						D	I
8	stwu r18,0x4(r8)							D
9	stwu r19,0x4(r8)							
		7	8	9	10	11	12	13
0	stw r10,0x0(r8)	CSQ0	CSQ0	CSQ0	CSQ0	CSQ0	CSQ0	CSQ0
1	stwu r11,0x4(r8)	CSQ1	CSQ1	CSQ1	CSQ1	CSQ1	CSQ1	CSQ1
2	stwu r12,0x4(r8)	CSQ2	CSQ2	CSQ2	CSQ2	CSQ2	CSQ1	CSQ1

Table 6-37. Store Miss Pipeline Example (continued)

In a 1."	In atmostice.				anda Massal			
Inst#	Instruction			T	ycle Numb	ı	1	
3	stwu r13,0x4(r8)	WB1	CSQ3	CSQ3	CSQ3	CSQ3	CSQ2	CSQ2
4	stwu r14,0x4(r8)	WB0	WB1	CSQ4	CSQ4	CSQ4	CSQ3	CSQ3
5	stwu r15,0x4(r8)	FSQ0/C	WB0	WB1	WB1	WB1	CSQ4	CSQ4
6	stwu r16,0x4(r8)	E1	FSQ0	FSQ0	FSQ0	FSQ0	FSQ0/C	WB0
7	stwu r17,0x4(r8)	E0	E1	FSQ1	FSQ1	FSQ1	FSQ1	FSQ0
8	stwu r18,0x4(r8)	I	E0	E1	FSQ2	FSQ2	FSQ2	FSQ1
9	stwu r19,0x4(r8)	D	I	E0	E1	E1	E1	E1
		14	15	16	17	18	19	20
0	stw r10,0x0(r8)	CSQ0	CSQ0	CSQ0	CSQ0	CSQ0	CSQ0	CSQ0
1	stwu r11,0x4(r8)	CSQ1	CSQ1	CSQ1	CSQ1	CSQ1	CSQ1	CSQ1
2	stwu r12,0x4(r8)	CSQ1	CSQ1	CSQ1	CSQ1	CSQ1	CSQ1	CSQ1
3	stwu r13,0x4(r8)	CSQ2	CSQ2	CSQ1	CSQ1	CSQ1	CSQ1	CSQ1
4	stwu r14,0x4(r8)	CSQ2	CSQ2	CSQ1	CSQ1	CSQ1	CSQ1	CSQ1
5	stwu r15,0x4(r8)	CSQ3	CSQ3	CSQ2	CSQ2	CSQ2	CSQ2	CSQ1
6	stwu r16,0x4(r8)	WB1	CSQ4	CSQ3	CSQ3	CSQ2	CSQ2	CSQ1
7	stwu r17,0x4(r8)	FSQ0/C	WB0	WB1	CSQ4	CSQ3	CSQ3	CSQ2
8	stwu r18,0x4(r8)	FSQ1	FSQ0	FSQ0/C	WB0	WB1	CSQ4	CSQ3
9	stwu r19,0x4(r8)	FSQ2	FSQ1	FSQ1	FSQ0	FSQ0/C	WB0	WB1
		21	22	23–24	25	26-N	N+1-N+4	N+5
0	stw r10,0x0(r8)	CSQ0	CSQ0	CSQ0	CSQ0	CSQ0		
1	stwu r11,0x4(r8)	CSQ1	CSQ1	CSQ1	CSQ1	CSQ1	CSQ0	
2	stwu r12,0x4(r8)	CSQ1	CSQ1	CSQ1	CSQ1	CSQ1	CSQ0	
3	stwu r13,0x4(r8)	CSQ1	CSQ1	CSQ1	CSQ1	CSQ1	CSQ0	
4	stwu r14,0x4(r8)	CSQ1	CSQ1	CSQ1	CSQ1	CSQ1	CSQ0	
5	stwu r15,0x4(r8)	CSQ1	CSQ1	CSQ1	CSQ1	CSQ1	CSQ0	
6	stwu r16,0x4(r8)	CSQ1	CSQ1	CSQ1	CSQ1	CSQ1	CSQ0	
7	stwu r17,0x4(r8)	CSQ2	CSQ1	CSQ1	CSQ1	CSQ1	CSQ0	
8	stwu r18,0x4(r8)	CSQ3	CSQ2	CSQ2	CSQ2	CSQ2	CSQ1	CSQ0
9	stwu r19,0x4(r8)	CSQ4	CSQ3	CSQ3	CSQ2	CSQ2	CSQ1	CSQ0

In this example a store gathering opportunity occurs as a store miss has happened. See Section 6.4.4.2, "Store Gathering" and Section 3.1.2.3 "Store Gathering/Merging" for rules about how and when a store gathering opportunity can be taken advantage of. To maximize the potential for store gathering, stores to adjacent datum should not be interleaved with other stores.

Instruction Scheduling Guidelines

The first store gathering occurs in cycle 12, where adjacent stores instructions 1 and 2 are gathered to the same CSQ entry (1). The gathering also occurs in cycles 14, 16, 18, 20, and 22. In cycle 22, an entire cache line has gathered except for the first access that caused the miss. The second cache line (for instructions 8 and 9) access gathers in cycle 25. Given a sufficiently long miss latency for instruction 0, a full line could have been gathered into entry CSQ2, if instructions 10–15 had been shown and also were storing to the same line as instructions 8–9.

As the data reload occurs in cycle N, instruction 0 is removed from the CSQ. It takes another 4 cycles for the next store access (the gathered access of instructions 1–7) to restart and write into the cache.

6.7.6.5.7 DST Instructions and the Vector Touch Engine (VTE)

The MPC7451 VTE engine is similar to that on the MPC7400 but can only initiate an access every 3 cycles rather than 2. However, due to miss-handling differences described in Section 6.7.6.5.5, "Load Miss Pipeline," the engine may fall behind and conflict with the processor work. Therefore, retuning the **dst** may be necessary to optimize MPC7451 performance.

Also, note the information on hardware prefetching in Section 6.7.7.3, "Hardware Prefetching." Although hardware prefetching is useful for many general-purpose applications, it may not be the best choice for when active prefetch control through software is attempted. Hardware prefetching can sometimes interfere with the **dst** engine's attempt to keep the bus busy with specific prefetch transactions, especially for **dst** strides larger than one cache block or transient **dst** operations. Experimentation is encouraged, but in this instance the best solution may be to disable hardware prefetching.

6.7.7 Memory Subsystem Considerations

The three-level cache implementation affects instruction fetching, the loading and storing source, and destination operands, as described in the following sections.

6.7.7.1 L2 Cache Effects

For the MPC7451, the unified 256-Kbyte on-board L2 cache has 8-way set associativity and 64-byte lines (with two sectors/lines). This implies 4096 lines (256 K/64) and 512 sets (256 Kbyte/64/8). The MPC7457 has 512-Kbyte of unified cache, with 8192 lines (512 K/64) and 1024 sets (512 Kbyte/64/8). Each line has two sectors with one tag per line but separate valid and dirty bits for each sector. Because of the sectoring, code uses more of the L2 storage if spatial locality is characterized by use of the adjacent 32-byte line.

A load that misses the L1 but hits the L2 causes a full line reload. Its latency is ideally 9 cycles (6 more than for an L1 hit) assuming higher priority L2 traffic. See Table 6-33.

An access missing the L2 goes to the L3 or main memory bus to fetch the needed 32-byte sector.

The L2 cache uses a pseudo-random replacement algorithm. With 8-way set associativity, a miss randomly replaces 1 of 8 ways. This works well for smaller working set sizes, but for working set sizes close to the size of the cache, the hit rate is not quite as good. Imagine a 64-Kbyte array structure and a byte striding access pattern that loops over the array several times. The access of the first 32 Kbytes (256 Kbyte/8 ways) misses and loads correctly, but the second 32 Kbytes has a 1 in 8 chance per set of knocking out an index of the first 32 Kbytes. This means that the first pass is likely to leave 93.75% of the 64-Kbyte structure in the L2 cache; a second pass is likely to leave 99.8% of the structure in the L2 cache.

For a 128-Kbyte object, 82.8% is left in the L2 cache after one pass, but a 256-Kbyte object only slightly less than 2/3 of the structure is left in the L2 cache. However, in both cases the percentages improve with subsequent passes.

6.7.7.2 L3 Cache Effects

The L3 cache is an off-chip SRAM with on-chip cache tags. The MPC7451 supports 1- and 2-Mbyte L3 caches. A 1-Mbyte cache is two-sectored (64-byte lines) and a 2-Mbyte cache is 4-sectored (128-byte lines). The L3 is 8-way set associative, implying 16,384 lines (1 Mbyte/64 or 2 Mbyte/128) or 2,048 sets (1 Mbyte/64/8 or 2 Mbyte/128/8).

An access missing in the L3 fetches the required 32-byte sector regardless of the L3 line size. Like the L2, the L3 uses a random replacement algorithm, the implications of which are described in Section 6.7.7.1, "L2 Cache Effects." Note that L3 cache is not supported on the MPC7441 and the MPC7445.

6.7.7.3 Hardware Prefetching

The MPC7451 supports alternate sector prefetching from the L2 cache. Because the L2 cache is two-sectored, an access requesting a 32-byte line from the L1 that also misses in the L2 and the L3, can generate a prefetch (if enabled) for the alternate sector as needed. As many as three outstanding prefetches are allowed.

The example shown in Table 6-35 can also be used to illustrate the benefits of hardware prefetching for code when other software techniques are not applied.

The example in Table 6-38 shows timing when the loads miss all levels of the cache hierarchy and go to the system bus. Hardware prefetching is disabled. The load misses to the bus are serialized by the load miss line alias stall (instruction 2 on instruction 0).

Table 6-38. Timing for Load Miss Line Alias Example

Inst#	Instruction	Cycle Number										
		0	1	2	3–81	82	83	84	85–99			
0	lwz r3,0x0(r9)	E0	E1	Miss	LMQ0	LMQ0/E2	LMQ0/C	LMQ0	LMQ0			
1	add r4,r3,r20						Е	С				
2	lwz r5,0x4(r9)	I	E0	E1	E1	E1	E1	E1	E1			
3	add r6,r5,r4	I										
4	lwz r7,0x20(r9)	D	I	E0	E0	E0	E0	E0	E0			
5	add r8,r7,r6	D	I									
		100–102	103	104	105	106–184	185	186	187			
0	lwz r3,0x0(r9)											
1	add r4,r3,r20											
2	lwz r5,0x4(r9)	E1	E2	С								
3	add r6,r5,r4			E	С							
4	lwz r7,0x20(r9)	E0	E1	Miss	LMQ0	LMQ0	LMQ0/E2	LMQ0/C	LMQ0			
5	add r8,r7,r6							E	С			

However, if hardware prefetching is enabled, hardware starts prefetching the line desired by instruction 4 before instruction 4 accesses (and misses) in the L1 data cache, thus parallelizing some serialized bus accesses. In the example shown in Table 6-39, with prefetching enabled, performance improves by about 40%. In this case, the prefetch was not finished when instruction 4 went to the L2 cache, so the load is forced to stall while the prefetch bus access completes. However, in other cases, the hardware prefetch is entirely finished, allowing subsequent loads to have the access time of a L2 cache hit. In general, hardware prefetch benefits are very dependent on what type of applications are run and how the system is configured.

Table 6-39. Hardware Prefetching Enable Example

Inst#	Instruction	Cycle Number										
		0	1	2	3–81	82	83	84	85–99			
0	lwz r3,0x0(r9)	E0	E1	Miss	LMQ0	LMQ0	LMQ0/E2	LMQ0/C	LMQ0			
1	add r4,r3,r20							E	С			
2	lwz r 5,0x4(r9)	I	E0	E1	E1	E1	E1	E1	E1			
3	add r6,r5,r4	I										
4	lwz r7,0x20(r 9)	D	1	E0	E0	E0	E0	E0	E0			
5	add r8,r7,r6	D	I									
	•	100–102	103	104	105	106–133	134	135	136			

Table 6-39. Hardware Prefetching Enable Example (continued)

Inst#	Instruction		Cycle Number								
0	lwz r3,0x0(r9)										
1	add r4,r3,r20										
2	lwz r5,0x4(r9)	E1	E2	С							
3	add r6,r5,r4			E	С						
4	lwz r7,0x20(r9)	E0	E1	Miss	LMQ0	LMQ0	LMQ0/E2	LMQ0/C	LMQ0		
5	add r8,r7,r6							E	С		

Hardware prefetching is often preferable. However, sometimes an unnecessary prefetch transaction can delay a later-arriving demand transaction and slow down the processor. Also, as described in Section 6.7.6.5.7, "DST Instructions and the Vector Touch Engine (VTE)," if software prefetching is used, hardware prefetching may sometimes provide more interference than benefit.

Instruction Scheduling Guidelines

Chapter 7 AltiVec Technology Implementation

a

The AltiVec technology, a short vector parallel architecture, extends the instruction set architecture (ISA) of the PowerPC architecture. The AltiVec ISA is based on separate vector/SIMD-style (single instruction stream, multiple data streams) execution units that have high-data parallelism. That is, the AltiVec technology operations can perform on multiple data elements in a single instruction. The term 'vector' in this document refers to the spatial parallel processing of short, fixed-length, one-dimensional matrices performed by an execution unit. It should not be confused with the temporal parallel (pipelined) processing of long, variable-length vectors performed by classical vector machines. High degrees of parallelism are achievable with simple, in-order instruction dispatch and low instruction bandwidth. However, the ISA is designed to not impede additional parallelism through superscalar dispatch in multiple execution units or multithreaded execution unit pipelines. Note that the L3 cache is not supported by the MPC7441 or the MPC7445.

The AltiVec specification is defined in the *AltiVec Technology Programming Environments Manual*. That document describes but does not require many aspects of a preferred implementation. The MPC7451 implements the following key features of preferred implementation:

- All data paths and execution units are 128 bits wide.
- There are four independent AltiVec subunits for executing AltiVec instructions: permute, complex, simple, and float.
- The memory subsystem is redesigned to provide high bandwidth.
- The data stream touch instructions, **dst(t)** (for loads) and **dstst(t)** (for stores) are implemented in their full, four-tag form.

The AltiVec instruction set both defines entirely new resources and extends the functionality of the PowerPC architecture. These changes are described in the following sections.

7.1 AltiVec Technology and the Programming Model

The following sections describe how the AltiVec technology affects features of the programming model as described in Chapter 2, "Programming Model." Although the AltiVec specification describes four optional user-mode SPRs for thread management, the MPC7451 does not implement these registers.

7.1.1 Register Set

The incorporation of AltiVec technology affects the register set in the MPC7451 as described in the following sections. These features are detailed in the *AltiVec Programming Environments Manual*.

7.1.1.1 Changes to the Condition Register

AltiVec vector-compare operations with Rc set can update condition register field 6 (CR[6]) in user mode.

7.1.1.2 Addition to the Machine State Register

The AltiVec available bit, MSR[VEC], indicates the availability of the AltiVec instruction set. Its default state for the MPC7451 is a zero (not available). It can be set by the supervisor-level **mtmsr** instruction.

7.1.1.3 Vector Registers (VRs)

The AltiVec programming model defines vector registers (VRs) that are used as source and destination operands for AltiVec load, store, and computational instructions.

Figure 7-1 shows the 32 registers of the vector register file (VRF). Each is 128 bits wide and can hold sixteen 8-bit elements, eight 16-bit elements, or four 32-bit elements.




Figure 7-1. Vector Registers (VRs)

7.1.1.4 Vector Status and Control Register (VSCR)

The vector status and control register (VSCR) is a 32-bit vector register (not an SPR) that functions similarly to the FPSCR and is accessed by AltiVec instructions. The Move from Vector Status and Control Register (**mfvscr**) and Move to Vector Status and Control Register (**mtvscr**) instructions are provided to move the contents of the VSCR from and to the least-significant bits of a vector register. The VSCR is shown in Figure 7-2.




Figure 7-2. Vector Status and Control Register (VSCR)

The VSCR has two defined bits, the AltiVec non-Java mode bit (VSCR[NJ]) and the AltiVec saturation bit (VSCR[SAT]). The remaining bits are reserved.

VSCR bits are described in Table 7-1.

Table 7-1. VSCR Field Descriptions

Bits	Name	Description
0–14	_	Reserved. The handling of reserved bits is the same as that for other PowerPC registers. Software is permitted to write any value to such a bit. A subsequent reading of the bit returns 0 if the value last written to the bit was 0 and returns an undefined value (0 or 1) otherwise.
15	NJ	 Non-Java. This bit determines whether AltiVec floating-point operations are performed in a Java-compliant mode or a possibly faster non-Java mode. Java-compliant mode (default). In this mode, the AltiVec assist exception is enabled. The AltiVec assist exception allows software to handle denormalized values as specified in the Java standard. Non-Java mode. If an element in a source vector register contains a denormalized value, the value 0 is used instead. If an instruction causes an underflow condition, the corresponding element in the target VR is cleared to 0. In both cases the 0 has the same sign as the denormalized or underflowing value.

Table 7-1. VSCR Field Descriptions (continued)

Bits	Name	Description
16–30	_	Reserved. The handling of reserved bits is the same as that for other PowerPC registers. Software is permitted to write any value to such a bit. A subsequent reading of the bit returns 0 if the value last written to the bit was 0 and returns an undefined value (0 or 1) otherwise.
31	SAT	Saturation. This sticky status bit indicates that a field in a saturating instruction saturated since the last time SAT was cleared. It is sticky in that when SAT = 1, it remains set to 1 until it is cleared to 0 by an mtvscr instruction. 0 Indicates no saturation occurred; mtvscr can explicitly clear this bit. 1 The AltiVec saturate instruction is set when saturation occurs for the results of one of the AltiVec instructions having 'saturation' in its name, as follows: Move To VSCR (mtvscr) Vector Add Integer with Saturation (vaddubs, vadduhs, vadduws, vaddsbs, vaddshs, vaddsws) Vector Subtract Integer with Saturation (vsububs, vsubuhs, vsubuws, vsubsbs, vsubshs, vsubsws) Vector Multiply-Add Integer with Saturation (vmhaddshs, vmhraddshs) Vector Multiply-Sum with Saturation (vmsumuhs, vmsumshs, vsumsws) Vector Sum-Across with Saturation (vsumsws, vsum2sws, vsum4sbs, vsum4sbs, vsum4ubs) Vector Pack with Saturation (vpkuhus, vpkuwus, vpkshus, vpkswus, vpkshss, vpkswss) Vector Convert to Fixed-Point with Saturation (vctuxs, vctsxs)

7.1.1.5 Vector Save/Restore Register (VRSAVE)

The vector save/restore register (VRSAVE) is a user-mode register used to assist application and operating system software in saving and restoring the architectural state across process context-switched events. Shown in Figure 7-3, VRSAVE is a 32-bit special-purpose register (SPR 256) entirely maintained and managed by software.




Figure 7-3. Vector Save/Restore Register (VRSAVE)

VRSAVE bit settings are shown in Table 7-2.

Table 7-2. VRSAVE Bit Settings

Bits	Name	Description
0–31	VR	Determine which VRs are used in the current process. 0 Not being used for the current process 1 Used for the current process

7.1.2 AltiVec Instruction Set

The MPC7451 implements all of the defined AltiVec instructions. The AltiVec instruction set has no optional instructions; however, a few instructions associated with the load/store model are defined to allow significant differences between implementations. The following sections describe the MPC7451's implementation of these options.

AltiVec instructions are primarily user-level and are divided into the following categories:

- Vector integer arithmetic instructions—These include arithmetic, logical, compare, rotate, and shift instructions.
- Vector floating-point arithmetic instructions
- Vector load and store instructions
- Vector permutation and formatting instructions—These include pack, unpack, merge, splat, permute, select, and shift instructions.
- Processor control instructions—These instructions are used to read and write from the VSCR.
- Memory control instructions—These instructions are used for managing caches (user- and supervisor-level).

7.1.2.1 LRU Instructions

The AltiVec architecture suggests that the **lvxl** and **stvxl** instructions differ from other AltiVec load and store instructions in that they leave data cache entries in a least recently used (LRU) state instead of a most recently used state (MRU). This is used to identify data known to have little reuse and poor caching characteristics.

On the MPC7451, these instructions follow the cache allocation and replacement policies described in Section 3.5, "L1 Cache Operation," but they leave their addressed data cache entries in the LRU state. In addition, all LRU instructions are also interpreted to be transient and are treated as described in Section 7.1.2.2, "Transient Instructions and Caches."

7.1.2.2 Transient Instructions and Caches

The MPC7451 supports both static and transient memory access behavior as defined by the AltiVec technology.

A static memory access assumes a reasonable degree of locality and that the data will be needed several times over a relatively long period. A transient memory reference has poor locality and is likely to be referenced few times or over a short period of time.

For transient memory accesses that miss in the L1 cache, the MPC7451 allocates (and loads) the line in the L1 cache and marks it as LRU. The MPC7451 does not allocate entries in the L2 or L3 cache for transient accesses that miss. If the L1 cache line is modified and the line is the next candidate for replacement, a castout occurs to system memory. Note that

AltiVec Technology and the Programming Model

the MPC7451 writes back to memory in this case and does not allocate the L1 castout in the L2 or L3 cache.

The following instructions are interpreted to be transient:

- lvxl and stvxl
- **dstt** and **dststt** (transient forms of the two data stream touch instructions). These are described in detail in the following section.

The AltiVec architecture specifies the data stream touch instructions **dst(t)** and **dstst(t)**, and it specifies two data stream stop (**dss(all)**) instructions. The MPC7451 implements all of them. The term **dst**x used below refers to all of the data stream touch instructions. The T field in the **dst**x instruction is used as the transient hint bit indicator.

The instructions summarized in this section provide user-level programs the ability to manage on-chip caches; see Chapter 5, "Cache Model and Memory Coherency," in *The Programming Environments Manual* for more information about cache topics.

Bandwidth between the processor and memory is managed explicitly through the use of cache management instructions that provide a way to indicate to the cache hardware how it should prefetch and prioritize the writeback of data. The principal instruction for this purpose is the software-directed cache prefetch Data Stream Touch (**dst**). Other related instructions are provided for complete control of the software-directed cache prefetch mechanism.

Table 7-3 summarizes the directed prefetch cache instructions defined by the AltiVec VEA. Note that these instructions are accessible to user-level programs.

Name	Mnemonic	Syntax	Implementation Notes
Data Stream Touch (non-transient)	dst	rA,rB,STRM	_
Data Stream Touch (transient)	dstt	rA,rB,STRM	Used for last access
Data Stream Touch for Store (non-transient)	dstst	rA,rB,STRM	Not recommended for use in the MPC7451
Data Stream Touch for Store (transient)	dststt	rA,rB,STRM	Not recommended for use in the MPC7451
Data Stream Stop (one stream)	dss	STRM	_
Data Stream Stop (all streams)	dssall	STRM	_

Table 7-3. AltiVec User-Level Cache Instructions

7.1.2.3 Data Stream Touch Instructions

Note that, in general, prefetching data to which the program is performing only store instructions does not help and can sometimes hinder performance. User-level programs should not use the touch-for-store prefetches (**dstt**, **dstst**, and **dststt**) unless the program is performing loads and stores to the data that is being prefetched. If the user is performing only stores to the data, then performance is almost certainly better if the data is not

prefetched and the stores are performed independently. In this case, a **dcbz** instruction is often the best method to initialize the cache block without creating an external memory access request.

So, in general, touch-for-store instructions (**dstt**, **dstst**, and **dststt**) should not be used. The only exception in using touch-for-store instructions is when prefetching data that is going to be both loaded from and then stored to. Otherwise, a programmer should use the normal touch-for-load instruction (**dst**) to prefetch data that the program is loading.

If HIDO[NOPDST] = 1, all subsequent $\mathbf{dst}x$ instructions are treated as no-ops, and all previously executed \mathbf{dst} streams are canceled. This no-op means that the touch does not cause a load operation and cannot perform address translation. Therefore, no table search operations are initiated, and no page table entry (PTE) referenced bits are set.

The **dst***x* instructions are broken into one or more self-initiated **dcbt**-like touch line fetches by the memory subsystem. When the **dst***x* instruction is dispatched to the LSU and all of its operands are available, the **dst***x* is queued in a vector-touch queue (VTQ) in the next cycle. There are four data stream engines within the VTQ—data stream 0 uses engine VT0 within the VTQ, data stream 1 uses VT1, and so forth.

The operation of a VT data stream engine does not consume any dispatch or completion resources. A VT is an asynchronous line-fetch or line-touch engine that can prefetch data in units of 32-byte cache blocks by inserting touch requests into the normal load/store pipeline.

After the **dst***x* is queued in the VTQ, the VTQ begins to unroll the stream into 32-byte line touches. As early as the third cycle after the LSU sends its request to the VTQ, the VTQ could make its first line-fetch touch request to the data cache.

Note that a data stream engine bases its accesses on effective addresses. This means that each line fetch within a stream accesses the data MMU simultaneously with the L1 data cache and performs a normal translation. There are no arbitrary address boundaries that affect the progress of a given stream.

In addition, if a VTQ line touch accesses a page whose translation does not reside in the data MMU, a table search operation is performed to load that PTE into the data TLB. The TLB is non-blocking during a VTQ-initiated table search operation, meaning that normal loads and stores can hit in the TLB (and in the data cache) during the table search. For details on a table search operation see Section 5.5.2.1, "Conditions for a Page Table Search Operation."

7.1.2.3.1 Stream Engine Tags

The opcodes for the **dst***x* instructions is shown in Table 7-4.

Table 7-4. Opcodes for dstx Instructions

Name	0 5		7 8	9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30	31
dst	0111_11	0	00	STRM	А	В	01_0101_0110	0
dstst	0111_11	0	00	STRM	А	В	01_0111_0110	0
dststt	0111_11	1	00	STRM	А	В	010_111_0110	0
dstt	0111_11	1	00	STRM	А	В	01_0101_0110	0

The STRM field in the **dst***x* instruction designates which of the four data stream engines (VT0, VT1, VT2, or VT3) is used by a given instruction, as described in Table 7-5.

Table 7-5. DST[STRM] Description

Value of STRM Field in dstx Instruction	Data Stream Engines (VTs)
00	VT0
01	VT1
10	VT2
11	VT3

Bits 7 and 8 of the **dst***x* opcode are reserved. If bit 7 is set, it is ignored. If bit 8 is set, the VTQ does not queue up the stream and that **dst***x* instruction is ignored.

7.1.2.3.2 Speculative Execution and Pipeline Stalls for Data Stream Instructions

Like a load miss instruction or a **dcbt/dcbtst** instruction, a **dst**x instruction is executed speculatively. If the target of a particular **dst**x line fetch is mapped with G = 1 (guarded), any reload for that line fetch is under the same constraints as a guarded load. If any of the four data stream engines encounter a TLB miss, all four pause until the **dst**x access that caused the TLB miss is retired from the completion queue or is the oldest instruction in the queue. The **dst**x then initiates a table search operation and completes its current cache access.

If a **dst***x* instruction to a given data stream is dispatched and the VTQ is processing a previous **dst***x* to the same data stream, the second **dst** to that tag supersedes the first one, but only after the second **dst***x* becomes non-branch-speculative; it can still be speculative with respect to exceptions. If a third **dst***x* is ready for dispatch while the second is waiting for branch speculation to resolve, instruction dispatch stalls.

7.1.2.3.3 Static/Transient Data Stream Touch Instructions

The AltiVec ISA defines two of the **dst**x instructions as static (**dst** and **dstst**) and two as transient (**dstt** and **dststt**). Static data is likely to have a reasonable degree of locality and is referenced several times or over a reasonably long period of time. Transient data is assumed to have poor locality and is likely to be referenced only a few times over a short period of time.

The MPC7451 supports both static and transient memory-access behavior. The **lvxl** and **stvxl** instructions are interpreted as transient data accesses.

7.1.2.3.4 Relationship with the sync/tblsync Instructions

If a **sync** instruction is executed while a **dst***x* is in progress, the following happens for each of the four VTs:

- Any cache line fetch in progress continues until that single cache line refill has completed.
- The VTQ pauses and does not continue to its next line-fetch location.
- When all other necessary conditions are met in the machine, the **sync** instruction is completed.
- The **dst**x resumes with cache accesses/reloads to the next line-fetch location.

The effect of the **sync** is a short pause in **dst**x operation. Code sequences that are truly intended to quiet the machine, like those used to enter reduced-power states, must use **dss/dssall** followed by a **sync** instruction to kill outstanding transactions initiated by **dst**x instructions. Refer to Section 7.1.2.3.8, "Differences Between dst/dstt and dstst/dststt Instructions," for more details on the **dst**x and **dss/dssall** instructions.

Note that a **tlbsync** instruction affects the VTQ identically to a **sync** instruction with the additional effect that an outstanding VTQ-initiated table search operation is canceled when a **tlbsync** is dispatched to the LSU.

7.1.2.3.5 Data Stream Termination

If one of the conditions in Table 7-6 is determined to be true when a given line fetch of a **dst**x stream is translated, the entire **dst**x stream is terminated. Note that this can occur in the middle of many line fetches for a **dst**x stream.

If the condition involves address translation and the **dst**x stream specifies an access that would cross into another page, the processor does not attempt to continue the **dst**x stream at those new pages if it had an opportunity to fully translate the access.

Table 7-6. The dstx Stream Termination Conditions

Conditions

Successfully reached end of stream

The **dst**x stream is still speculative with respect to program flow, and the control unit issues a cancel due to a mispredicted branch or exception.

Another **dst***x* instruction to this stream tag is executed, and this new **dst***x* is non-speculative with respect to branch prediction.

A dss instruction to this stream tag is completed.

Current line fetch caused a table search operation that did not find a matching entry in the page table.

Current line fetch is translated as cache-inhibited.

Current line fetch is translated as write-through and the stream is a touch-for-store.

Current line fetch is translated to direct-store space (SR[T] = 1).

Current line fetch is to a protected page.

L1 data cache is locked or disabled.

The processor has encountered a condition that causes a machine check exception.

Note that asserting \overline{SRESET} does not terminate a **dst**x stream.

7.1.2.3.6 Line Fetch Skipping

When an exception condition occurs, the MPC7451 terminates any **dst***x*-initiated table search operations and pauses the stream engine that initiated the table search. In this situation, the line fetch of the **dst** that caused the table search is effectively dropped and any translation exception that would have terminated the stream had the table search operation completed does not occur. Instead, the engine attempts the next line fetch when the stream resumes. This, in effect, causes a skip of one line fetch in the stream engine.

Also note that the execution of a **tlbsync** instruction cancels any **dst***x*-initiated table search operations in progress, which can cause a line fetch skip.

7.1.2.3.7 Context Awareness and Stream Pausing

Stream accesses can take place only when data translation is enabled (MSR[DR] = 1), and when the processor is in the same privilege state as it was when the $\mathbf{dst}x$ instruction was executed.

If the privilege level setting changes or if data translation is disabled, the stream engine suspends generation of new accesses. Any outstanding transactions initiated before the pause (like cache refills and bus activity) finish normally. The stream engine resumes when translation is again enabled and the privilege level again matches the level in place when the **dst**x instruction for that stream was executed.

7.1.2.3.8 Differences Between dst/dstt and dstst/dststt Instructions

The only difference between touch-for-load (**dst/dstt**) and touch-for-store (**dstst/dststt**) streams is that touch-for-load streams are subdivided into line fetches that are treated identically to individual **dcbt** fetches, while touch-for-store streams are subdivided into line fetches that are treated identically to individual **dcbtst** fetches.

Note that if a touch-for-store stream instruction is mapped to a write-through page, that stream is terminated. The use of the touch-for-store streams is not recommended when store-miss merging is enabled, which is the default case. See Section 3.4.4.4, "Data Cache Block Store (dcbst)," for further details on store-miss merging.

Although the MPC7451 implements touch-for-store stream instructions, use of these instructions is not recommended because it can degrade performance.

7.1.2.4 dss and dssall Instructions

The Data Stream Stop instruction (**dss**) is never executed speculatively. Instead, **dss** instructions flow into a four-entry **dss** queue (DSSQ) in which one entry is dedicated to each possible tag. If another **dss** is dispatched with a tag that matches a non-completed but valid DSSQ entry, that new **dss** remains in a hold queue and waits for the previous **dss** in the DSSQ to be completed.

If a subsequent **dst***x* is queued in the VTQ, it cancels an older **dss** entry in the DSSQ (for the same tag). When a given DSSQ entry completes, the valid bit for the VTQ entry corresponding to that tag is immediately cleared.

If a **dssall** instruction is executed, the DSSQ queues all four queue entries in order to terminate all four VT streams when the **dssall** instruction is the oldest. The **dssall** opcode differs from **dss** in that bit 6 (the A field) is set and bits 7–10 are ignored.

Note that line fetches in progress for a given **dst**x stream are not canceled by the **dss** instruction. Only subsequent line fetches are prevented. To ensure that all line fetches from a **dst**x are completed, a **sync** instruction must be issued after the **dss** instruction.

7.1.2.5 Java Mode, NaNs, Denormalized Numbers, and Zeros

This section describes the MPC7451 floating-point behavior for various special-case data types. The descriptions cover both Java and non-Java modes (see Section 7.1.1.4, "Vector Status and Control Register (VSCR)" for setting Java/non-Java mode), including the following:

- Denormalization for all instructions
- NaNs, denormalized numbers, and zeros for compare, min, and max MPC7451 operations
- Zero and NaN data for round-to-float integral operations

AltiVec Technology and the Programming Model

Note the following:

- The MPC7451 defaults to Java mode.
- The MPC7451 handles NaNs the same way regardless of Java or non-Java mode.
- The MPC7451 handles most denormalized numbers in Java mode by taking a trap to exception 0x01600 (AltiVec assist exception) but, for some instructions the MPC7451 can produce the exact result without trapping.

Table 7-7 describes denormalization instructions.

Table 7-7. Denormalization for AltiVec Instructions

Instruction	Input Denorm	alization Detected	Output Denorma	alization Detected	
mstruction	Java	Non-Java	Java	Non–Java	
vaddfp, vsubfp, vmaddfp, vnmsubfp	Trap (unless result is a NaN) 1	Input treated as correctly signed zero	Trap	Result squashed to correctly signed zero	
vrefp	vrefp Trap Denormalized number squashed to zero, returning +/-∞		Trap	Result squashed to zero	
vrsqrtefp	Trap	Denormalized number squashed to zero, returning +/-∞	Never produces a denormalized number	Never produces a denormalized number	
vlogefp	Trap	Denormalized number squashed to zero, returning -∞	Never produces a denormalized number	Never produces a denormalized number	
vexptefp	Result is +1.0	Input squashed to zero, output result is +1.0	Trap	Result squashed to zero	
vcfux, vcfsx	Never detects denorn	nalized numbers			
vctsxs, vctuxs	Trap ¹	Output result is 0x0	Never produces a denormalized number	Never produces a denormalized number	

May change in the future to produce an IEEE default result in hardware instead of trapping. If the instruction has a denorm operand that would produce a NaN result, the MPC7451 returns the NaN result and does not cause an AltiVec assist exception.

Table 7-8 describes the behavior of the vector floating-point compare, min, and max instructions in non-Java mode.

Table 7-8. Vector Floating-Point Compare, Min, and Max in Non-Java Mode

vA	vB	vminfp	vmaxfp	vomnatín	vomnastn	vomnogfn	vcm	pbfp
VA	VB	Villing		vcmpgtfp	vcmpgefp	vcmpeqfp	LE	GE
NaN_A	_	QNaN_A	QNaN_A	False	False	False	0	0
_	NaN_B	QNaN_B	QNaN_B	False	False	False	0	0
+Den_A	-В	-B	+Zero	True	True	False	0	0

Table 7-8. Vector Floating-Point Compare, Min, and Max in Non-Java Mode (continued)

VΑ	v.P.	veninfo	v m o v f n	vcmpgtfp	vommente	verneefn	vcm	pbfp
VA	vB	vininip	vminfp vmaxfp		vcmpgefp	vcmpeqfp	LE	GE
-Den_A	-B	-B	-Zero	True	True	False	0	0
+Den_A	+B	+Zero	+B	False	False	False	1	1
-Den_A	+B	-Zero	+B	False	False	False	1	1
-A	+Den_B	-A	+Zero	False	False	False	1	0
-A	-Den_B	-A	-Zero	False	False	False	1	0
+A	+Den_B	+Zero	+A	True	True	False	0	1
+A	-Den_B	-Zero	+A	True	True	False	0	1
+Den_A/+Zero	+Den_B/+Zero	+Zero	+Zero	False	True	True	1	1
+Den_A/+Zero	-Den_B/-Zero	-Zero	+Zero	False	True	True	1	1
-Den_A/-Zero	+Den_B/+Zero	-Zero	+Zero	False	True	True	1	1
-Den_A/-Zero	-Den_B/-Zero	-Zero	-Zero	False	True	True	1	1

Table 7-9 describes the behavior of the same instructions in Java mode.

Table 7-9. Vector Floating-Point Compare, Min, and Max in Java Mode

vA	vB	vminfp	vmovén	vomnatín	vompaofn	vomnogfn	vcmpbfp		
VA	VD	viiiiiip	vmaxfp	vcmpgtfp	vcmpgefp	vcmpeqfp	LE	GE	
NaN_A	_	QNaN_A	QNaN_A	False	False	False	0	0	
_	NaN_B	QNaN_B	QNaN_B	False	False	False	0	0	
+Den_A	-B	-B	+Den_A	True	True	False	0	0	
-Den_A	-B	-B	-Den_A	True	True	False	0	0	
+Den_A	+B	+Den_A	+B	False	False	False	1	1	
-Den_A	+B	-Den_A	+B	False	False	False	1	1	
-A	+Den_B	-A	+Den_B	False	False	False	1	0	
-A	-Den_B	-A	-Den_B	False	False	False	1	0	
+A	+Den_B	+Den_B	+A	True	True	False	0	1	
+A	-Den_B	-Den_B	+A	True	True	False	0	1	
+Den_A	±Zero	±Zero	+Den_A	True	True	False	0	1	
-Den_A	±Zero	-Den_A	±Zero	False	False	False	1	0	
±Zero	+Den_B	±Zero	+Den_B	False	False	False	1	1	
±Zero	-Den_B	-Den_B	±Zero	True	True	False	0	0	

Table 7-9. Vector Floating-Point Compare, Min, and Max in Java Mode (continued)

vA	vB	vminfp	vmaxfp	vcmpgtfp	vcmpgefp	vcmpeqfp		vcmpbfp			
VA	VB	viiiiiip	villaxip	vempgup	vepge.p	vepge.p	vempeqip	vompoqip	vompoqip	LE	GE
-Den_A	+Den_B	-Den_A	+Den_B	False	False	False	1	Result depends on			
+Den_A	-Den_B	-Den_B	+Den_A	True	True	False	0	input operands			
-Den_A	= =										
+Den_A	+Den_A +Den_B Result depends on input operands						1				

Table 7-10 describes the behavior of round-to-integer instructions in non-Java mode.

Table 7-10. Round-to-Integer Instructions in Non-Java Mode

vB Sign	vB exponent	Instruction				
		vrfin	vrfiz	vrfip	vrfim	
neg	127 > exp > 24	v B	v B	v B	v B	
	23 > exp > 0	Round towards nearest	Truncate fraction	Round towards +∞	Round towards -∞	
	Exp = -1	Round to nearest	-Zero	-Zero	-1.0	
	-2 > exp > -126	-Zero	-Zero	-Zero	-1.0	
	Input is denormalized	-Zero	-Zero	-Zero	-Zero	
	Input is zero	-Zero	-Zero	-Zero	-Zero	
pos	input is zero	+Zero	+Zero	+Zero	+Zero	
	Input is denormalized	+Zero	+Zero	+Zero	+Zero	
	-126 < exp < -2	+Zero	+Zero	+1.0	+Zero	
	exp = -1	Round towards nearest	+Zero	+1.0	+Zero	
	0 < exp < 23	Round towards nearest	Truncate fraction	Round towards +∞	Round towards -∞	
	24 < exp < 126	v B	v B	v B	v B	

Table 7-11 describes round-to-integer instructions in Java mode. Note that round-to-integer instructions never produce denormalized numbers.

Instruction vB Sign **vB** Exponent vrfiz vrfin vrfip vrfim $127 > \exp > 24$ **v**B **v**B **v**Β **v**B neg $23 > \exp > 0$ Round towards nearest Truncate fraction Round towards +∞ Round towards -∞ Exp = -1-1.0 Round to nearest -Zero -Zero $-2 > \exp > -126$ -Zero -Zero -1.0 -Zero Input is Trap Trap Trap Trap denormalized Input is zero -Zero -Zero -Zero -Zero pos Input is zero +Zero +Zero +Zero +Zero Input is Trap Trap Trap Trap denormalized $-126 < \exp < -2$ +Zero +Zero +1.0 +Zero Exp = -1Round towards nearest +Zero +1.0 +Zero $0 < \exp < 23$ Round to nearest Truncate fraction Round To +∞ Round To -∞ $24 < \exp < 126$ **v**B vΒ **v**Β vΒ

Table 7-11. Round-to-Integer Instructions in Java Mode

The MPC7451 detects underflows and production of denormalized numbers on vector float results before rounding, not after. Future versions of the *AltiVec Technology Programming Environments Manual* may reflect this ordering.

7.1.3 Differences between the MPC7400/MPC7410 and the MPC7451

There exist a few differences in the AltiVec implementation between the MPC7400/MPC7410 and the MPC7451. These differences are within the bounds outlined in the *AltiVec Technology Programming Environments Manual*. The AltiVec technology implementation differences between the processors are described below.

7.1.3.1 Java and Non-Java Mode

The floating-point behavior for special case types is described in Section 7.1.2.5, "Java Mode, NaNs, Denormalized Numbers, and Zeros." In the MPC7400/MPC7410, the default setting for floating point behavior is non-Java mode (VSCR[NJ] = 1), and for the MPC7451 it is Java mode (VSCR[NJ] = 0).

7.1.3.2 AltiVec Instructions

The **vrefp** instruction on the MPC7451 returns a different result from the MPC7400/MPC7410 for exact powers of two. The MPC7451 reciprocal estimate for

AltiVec Technology and the Programming Model

powers of two is exact. For example, in the MPC7451 vrefp(+2.0) = +0.50 and in the MPC7400/MPC7410 vrefp(+2.0) = +0.499939.

Also, unlike the MPC7400/MPC7410, for the 1/sqrt(x) estimate instruction **vrsqrtefp**, the MPC7451 does not round the least significant bit of the mantissa.

The **vsr** and **vsl** instructions are executed by the vector permute unit on MPC7451. In the MPC7400/MPC7410, these instructions are executed by the vector simple fixed point unit.

7.1.3.3 AltiVec Instruction Sequencing

The MPC7451 implements the AltiVec execution unit as four subunits: simple, complex, permute, and float. In the MPC7400/MPC7410, the AltiVec execution unit has two subunits: the permute and the vector arithmetic logic unit (ALU), which contains the simple, complex, and float subunits. Because of this difference, the MPC7451 has more Altivec unit parallelism than the MPC7400/MPC7410. The four-entry AltiVec issue queue can issue up to two instructions to two of the four AltiVec subunits (simple, complex, permute, and floating-point). For example, the MPC7451 can issue both a vector simple and a vector complex instruction simultaneously.

The MPC7451 implements the AltiVec execution unit as four subunits: simple (VIU1), complex (VIU2), float (VFPU), and permute (VPU). In the MPC7400/MPC7410, the AltiVec execution unit has two subunits: the permute (VPU) and the vector arithmetic logic unit (VALU), which contains the simple, complex, and float subunits. Because of this difference, the MPC7451 has more AltiVec unit parallelism than the MPC7400/MPC7410. The four-entry AltiVec issue queue (VIQ) can issue up to two instructions to two of the four AltiVec subunits (VIU1, VIU2, VFPU, and VPU). For example, the MPC7451 can issue both a vector simple and a vector complex instruction simultaneously, unlike the MPC7400/MPC7410, which only allows pairing between VPU and one of the other three VALU subunits. Some of the high-level AltiVec implementation specific differences between the MPC7400/MPC7410 and the MPC7451 are listed in Table 7-12. To determine the specific differences for an AltiVec instruction, a comparison can be made between the execution latencies listed in the "Instruction Timing" chapters for the MPC7400/MPC7410 and the MPC7451.

Table 7-12. AltiVec Implementation-specific Differences between the MPC7400/MPC7410 and the MPC7451

Microarchitectural Feature	MPC7400/MPC7410	MPC7451	
Available vector execution units	Vector execution units 2-issue to VPU and VALU (VALU has VIU1, VIU2, VFPU subunits) v	2-issue to any 2 vector units (VIU1, VPU, VIU2, VFPU)	
VIU1 Execution Unit Timings (Latency-Throughput)	1-1	1-1	
VIU2 Execution Unit Timings (Latency-Throughput)	3-1	4-1	

Table 7-12. AltiVec Implementation-specific Differences between the MPC7400/MPC7410 and the MPC7451

Microarchitectural Feature	MPC7400/MPC7410	MPC7451
VFPU Execution Unit Timings (Latency-Throughput)	4-1	4-1
VPU Execution Unit Timings (Latency-Throughput)	1-1	2-1

Because the MPC7451 contains more execution units, some of the instructions are executed from different execution units. The instructions that execute in different execution units from the MPC7400/MPC7410 to the MPC7451 are listed in Table 7-13.

Table 7-13. MPC7400/MPC7410 and MPC7451 AltiVec Instructions
Using a Different Execution Unit

Mnemonic	Where instruction executed in MPC7400/MPC7410	Where instruction executed in MPC7451
mfvscr	VALU (VIU1)	VFPU
mtvscr	VALU (VIU1)	VFPU
vcmpbfp[.]	VALU (VIU1)	VFPU
vcmpeqfp[.]	VALU (VIU1)	VFPU
vcmpgefp[.]	VALU (VIU1)	VFPU
vcmpgtfp[.]	VALU (VIU1)	VFPU
vmaxfp	VALU (VIU1)	VFPU
vminfp	VALU (VIU1)	VFPU
vsl	VALU (VIU1)	VPU
vsr	VALU (VIU1)	VPU

7.2 AltiVec Technology and the Cache Model

The MPC7451 uses a unified LSU to load and store operands into the GPRs, FPRs, and VRs. The MPC7451's high-bandwidth memory subsystem supports anticipated AltiVec workloads.

The memory subsystem features summarized in the following sections combine to provide high bandwidth while maintaining latencies and cache capacities similar to the MPC7410.

The following list summarizes features of the MPC7451 cache implementation that affect the AltiVec implementation:

- The 32-Kbyte, 8-way set associative L1 data cache is fully non-blocking.
 - The 128-bit interface is designed to support AltiVec load/store operations.
 - It supports both MRU (most recently used) and LRU (least recently used) vector loads.

- New castout and modified bits support lvx/stvx LRU operations
- The L2 and L3 cache can be shared when the L1 is exclusive or modified, and the L2 can be shared when the L3 is exclusive or modified or vice-versa. By allowing this, it eliminates the need to allocate or update states in the L2 or L3 when a transient (AltiVec) store is performed to a line shared in the L2 or L3. The true coherency state of the MPC7451 requires all three levels of the cache hierarchy. The LMQ treats the L2 as invalid for stores if it is shared and the L3 is exclusive or modified. The L3 state is ignored for LMQ operations if the L2 is exclusive or modified. Refer to Chapter 3, "L1, L2, and L3 Cache Operation" for more information.
- Pseudo LRU (PLRU) replacement algorithm for L1 cache
- Random replacement for L2 and L3 cache
- Support for AltiVec LRU instructions. LRU instructions are described in Section 7.1.2.1, "LRU Instructions."
- Support for AltiVec transient instructions. Transient instructions are described in Section 7.1.2.2, "Transient Instructions and Caches."

7.3 AltiVec and the Exception Model

Only the four following exceptions can result from execution of an AltiVec instruction:

- An AltiVec unavailable exception occurs when executing any non-stream AltiVec instruction with MSR[VEC] = 0. After this exception occurs, execution resumes at offset 0x00F20 from the base physical address indicated by MSR[IP]. This exception does not occur for data streaming instructions (dst(t), dstst(t), and dss). Also note that VRSAVE is not protected by this exception which is consistent with the AltiVec Programming Environments Manual. Thus, any access to the VRSAVE register does not cause an exception when MSR[VEC] = 0.
- A DSI exception occurs only if an AltiVec load or store operation encounters a protection violation or a page fault (does not find a valid PTE during a table search operation).
- An AltiVec assist exception may occur if an AltiVec floating-point instruction detects denormalized data as an input or output in Java mode.
- AltiVec loads and stores—The 60x bus protocol does not support a 16-byte bus transaction. Therefore, cache-inhibited AltiVec loads, stores, and write-through stores take an alignment exception. This requires a re-write of the alignment exception routines in software that supports AltiVec quad word access in 60x bus mode on the MPC7451.

7.4 AltiVec and the Memory Management Model

The AltiVec functionality in the MPC7451 affects the MMU model in the following ways:

- A data stream instruction (**dst**(**t**) or **dstst**(**t**)) can cause table search operations to occur after the instruction is retired.
- MMU exception conditions can cause a data stream operation to abort.
- Aborted VTQ-initiated table search operations can cause a line fetch skip.
- Execution of a **tlbsync** instruction can cancel an outstanding table search operation for a VTO.

Data stream touch instructions may use either of the two translation mechanisms as specified by the PowerPC architecture—segment/page or BAT. For more information, see Chapter 5, "Memory Management."

7.5 AltiVec Technology and Instruction Timing

AltiVec computational instructions are executed in the four independent pipelined AltiVec execution units. The VPU has a two-stage pipeline, the VIU1 has a one-stage pipeline, and the VIU2 and VFPU have four-stage pipelines. As many as 10 AltiVec instructions can be executing concurrently.

The AltiVec technology defines additional data streaming instructions to help improve throughput. Those instructions are described in Section 7.1.2.3, "Data Stream Touch Instructions." A complete description of the AltiVec instruction timing is provided in Chapter 6, "Instruction Timing."



Chapter 8 Signal Descriptions

This chapter describes the MPC7451 microprocessor's external signals. It contains a concise description of individual signals, showing behavior when the signal is an input or an output and when the signal is asserted, negated, or tristated.

The MPC7451 provides a mode switch via the BMODE0 signal that, when sampled asserted at HRESET negation, enables the MPX bus protocol operation, and when sampled negated at HRESET negation, enables a limited subset of the 60x bus protocol. The MPX bus is derived from the 60x bus interface and includes a 72-bit data bus (including 8 parity bits) and a 44-bit address bus (including 5 parity bits) along with sufficient control signals to allow for unique system level optimizations.

The 60x bus protocol signals described in the second part of this chapter provides the MPC7451 with compatibility to earlier devices that implement the PowerPC architecture.

Refer to the MPC7451 RISC Microprocessor Hardware Specifications for detailed electrical and mechanical information for each signal.

8.1 Signal Groupings

The MPC7451 MPX and 60x bus interface protocol signals are grouped as follows:

- Address arbitration—The MPC7451 uses these signals to arbitrate for address bus mastership.
- Address transfer start—These signals indicate that a bus master has begun a transaction on the address bus.
- Address transfer—These signals include the address bus and address parity signals. They are used to transfer the address and to ensure the integrity of the transfer.
- Transfer attribute—These signals provide information about the type of transfer, such as the transfer size and whether the transaction is bursted, write-through, or cache-inhibited.
- Address transfer termination—These signals are used to acknowledge the end of the address phase of the transaction. They also indicate whether a condition exists that requires the address phase to be repeated.
- Data arbitration—The MPC7451 uses these signals to arbitrate for data bus mastership.

Signal Groupings

- Data transfer—These signals, which consist of the data bus and data parity signals, are used to transfer the data and to ensure the integrity of the transfer.
- Data transfer termination—Data termination signals are required after each data beat in a data transfer. In a single-beat transaction, data termination signals also indicate the end of the tenure. In burst accesses, data termination signals apply to individual beats and indicate the end of the tenure only after the final data beat. Data termination signals also indicate whether a condition exists that requires the data phase to be repeated.

In addition there are many other signals on the MPC7451 that control and affect other aspects of the device, aside from the bus protocol. They are as follows:

- L3 cache address/data—The MPC7451 has separate address and data buses for accessing the L3 cache. Note that the L3 cache is not supported on the MPC7441 and the MPC7445.
- L3 cache clock/control—These signals provide clocking and control for the L3 cache.
- Interrupts/resets—These signals include the external interrupt signal, checkstop signals, and both soft reset and hard reset signals. They are used to interrupt and, under various conditions, to reset the processor.
- Processor status and control—These signals enable the time-base facility and are used to select the bus mode and control sleep mode.
- Clock control—These signals determine the system clock frequency. They are also used to synchronize multiprocessor systems.
- Test interface—The JTAG (IEEE 1149.1a-1993) interface and the common on-chip processor (COP) unit provide a serial interface to the system for performing board-level boundary-scan interconnect tests.
- Voltage selection—These signal control the electrical characteristics of the I/O circuitry of the device as appropriate to support various signalling levels.

8.1.1 Signal Summary

Table 8-1 lists in alphabetical order all the MPC7451 signals and provides a cross-reference to the section of this chapter that contains the detailed description for each. The table also shows which signals provide multiple functions and are multiplexed on the MPC7451.

A bar over a signal name indicates that the signal is active low—for example, \overline{ARTRY} (address retry) and \overline{TS} (transfer start). Active-low signals are referred to as asserted (active) when they are low and negated when they are high. Signals that are not active low, such as AP[0:4] (address bus parity signals) and TT[0:4] (transfer type signals) are referred to as asserted when they are high and negated when they are low.

Table 8-1. MPC7451 Signal Cross Reference

<u> </u>	<u> </u>		l		
Signal	Signal Name	Interface	Pins	1/0	Section No.
A[0:35]	Address	60x, MPX	36	I/O	8.2.6.1
AACK	Address acknowledge	60x, MPX	1	I	8.3.5.1
AP[0:4]	Address parity	60x, MPX	5	I/O	8.3.3.3
ARTRY	Address retry	60x, MPX	1	I/O	8.2.8.2
BG	Bus grant	60x, MPX	1	I	8.2.5.2
BMODE0	Bus mode select 0	60x, MPX	1	I	8.4.4.5
BMODE1	Bus mode select 1	60x, MPX	1	I	8.4.4.5
BR	Bus request	60x, MPX	1	0	8.2.5.1
BVSEL	Bus voltage select	60x, MPX	1	I	8.4.4.4
CI	Cache-inhibited	60x, MPX	1	0	8.3.4.7
CKSTP_IN	Checkstop in	60x, MPX	1	I	8.4.3.5
CKSTP_OUT	Checkstop out	60x, MPX	1	0	8.4.3.6
CLK_OUT	Clock out	60x, MPX	1	0	8.4.5.4
DBG	Data bus grant	60x, MPX	1	I	8.3.6.1
D[0:63]	Data bus	60x, MPX	64	I/O	8.3.7.1
DP[0:7]	Data parity	60x, MPX	8	I/O	8.3.7.2
DRDY	Data ready	MPX	1	0	8.2.3.3
DTI[0:3]	Data transaction index	MPX	4	I	8.2.9.2
EXT_QUAL	PLL bypass clock	60x, MPX	1	I	8.4.5.3
GBL	Global	60x, MPX	1	I/O	8.3.4.5
HIT	Snoop hit	MPX	1	0	8.2.8.4
HRESET	Hard reset	60x, MPX	1	I	8.4.3.4
ĪNT	Interrupt request	60x, MPX	1	I	8.4.3.1
L3_ADDR[17:0] ¹ (For MPC7457, L3_ADDR[18:0]) ²	L3 address		18	0	8.4.1.1
L3_CLK[0:1] ¹	L3 clock	1	2	0	8.4.2.1
L3_CNTL0 ¹	L3 load		1	0	8.4.2.3.1
L3_CNTL1 ¹	L3 write]	1	0	8.4.2.3.2
L3_DATA[0:63] ¹	L3 data	L3	64	I/O	8.4.1.2
L3_DP[0:7] ¹	L3 data parity		8	I/O	8.4.1.3
L3_ECHO_CLK[0:3] ¹	L3 synchronizing clock		4	I/O ³	8.4.2.2
L3_VSEL ¹	L3 voltage select		1	I	8.4.2.4
MCP	Machine check	60x, MPX	1	I	8.4.3.3

Table 8-1. MPC7451 Signal Cross Reference (continued)

Signal	Signal Name	Interface	Pins	I/O	Section No.
PLL_CFG[0:4]	PLL configuration	60x, MPX	4	I	8.4.5.2
PMON_IN	Performance monitor in	60x, MPX	1	I	8.4.4.6
PMON_OUT	Performance monitor out	60x, MPX	1	0	8.4.4.7
QACK	Quiescent acknowledge	60x, MPX	1	I	8.4.4.3
QREQ	Quiescent request	60x, MPX	1	0	8.4.4.2
SRESET	Soft reset	60x, MPX	1	I	8.4.3.4
SHD[0]	Shared 0	60x, MPX	1	I/O	8.3.5.3
SHD[1]	Shared 1	MPX	1	I/O	8.2.8.3
SMI	System management interrupt	60x, MPX	1	I	8.4.3.2
SYSCLK	System clock	60x, MPX	1	I	8.4.5.1
TA	Transfer acknowledge	60x, MPX	1	I	8.2.11.1
TBEN	Time base enable	60x, MPX	1	I	8.4.4.1
TBST	Transfer burst	60x, MPX	1	0	8.3.4.3
TCK	Scan clock		1	I	8.4.6.1
TDI	Serial scan input	JTAG	1	I	8.4.6.2
TDO	Serial scan output		1	0	8.4.6.3
TEA	Transfer error acknowledge	60x, MPX	1	I	8.2.11.2
TMS	Test mode select	JTAG	1	I	8.4.6.4
TS	Transfer start	60x, MPX	1	I/O	8.3.4.1
TRST	Test reset	JTAG	1	I	8.4.6.5
TSIZ[0:2]	Transfer size	60x, MPX	3	0	8.3.4.4
TT[0:4]	Transfer type	60x, MPX	5	I/O	8.3.4.2
WT	Write-through	60x, MPX	1	0	8.3.4.6

¹ Note that L3 cache interface is not supported on the MPC7441 and the MPC7445.

8.1.2 Output Signal States During Reset

The assertion of HRESET causes all bi-directional signals to be in the input state. Table 8-2 shows the state of MPC7451 output signals during HRESET assertion.

² MPC7457 supports an additional signal (L3_ADDR[18].

³ These are either input or output signals depending on the type of SRAM used.

Table 8-2. Output Signal States During System Reset

Signal Group	Signals	State During System Reset
Address arbitration	BR	High impedance
Address bus	A[0:35] AP[0:4]	High impedance
Address transfer Attributes	TS TT[0:4] TBST TSIZ[0:2] GBL WT CI	High impedance
Address termination	HIT ARTRY SHD0 SHD1	High impedance
Data	D[0:63]	High impedance
Data arbitration	DRDY	High impedance
L3 cache address/data 1	L3_ADDR[17:0] ² L3_DATA[0:63]	High impedance
L3 cache clock/control ¹	L3_CNTL[0]	<u>L3_CNTL[0]</u> = 1
	L3_CNTL[1]	L3_CNTL[1] = 0
	L3_CLK[0:1]	L3_CLK[0:1] = 0
	L3_ECHO_CLK[0:3]	High impedance
Interrupts/resets	CKSTP_OUT	High impedance
Processor status/control	QREQ	High impedance
Clock control	CLK_OUT	High impedance

Note that L3 cache interface is not supported on the MPC7441 and the MPC7445.

8.2 MPX Bus Signal Configuration

The MPC7451 has an advanced bus interface that is derived from the 60x bus. This interface, the MPX bus, includes several additional features that provide higher memory bandwidth than the 60x bus and more efficient use of the system bus in a multiprocessing environment.

The value of the BMODE0 signal during HRESET negation determines whether the MPC7451 operates with the 60x bus or the MPX bus. The inverse of this value is stored in bit 16 of the BMODE field in MSSCR0. The state of MSSCR0[BMODE] is active high, meaning that if $\overline{BMODE0}$ is detected as asserted at the negation of \overline{HRESET} , MSSCR0[16] = 1 and MPX bus mode is selected; if negated at the negation of \overline{HRESET} , MSSCR0[16] = 0 and 60x bus mode is selected.

² MPC7457 supports an extra signal (L3_ADDR[18:0].

Note that the BMODE1 signal must be held negated during HRESET negation or no bus mode will be selected.

8.2.1 MPX/60x Bus Protocol Signal Compatibility

The MPX bus mode protocol defines several signals not present in the 60x bus protocol. Additionally, there are 60x signals not supported by the MPC7451. These signal differences are summarized in Table 8-3. Note that a few 60x signals have expanded or modified functionality in the MPX bus mode.

MPX Bus Mode Signals	60x Bus Signals Not in MPC7451
Hit HIT Data ready DRDY Shared SHD1	Address bus busy ABB Data bus busy DBB Data bus write only DBWO Data retry DRTRY Extended transfer protocol XATS Transfer code TC[0:1] Cache set element CSE[0:1] Address parity error APE Data parity error DPE

Table 8-3. Signal Compatibility Summary

The two types of signals in Table 8-3 (shown in the column headings) are described in Section 8.2, "MPX Bus Signal Configuration," and Section 8.3, "60x Bus Signal Configuration."

8.2.2 MPX Bus Mode Signals

The MPX bus mode's support for data intervention and full data streaming for burst reads and writes is realized through the addition of two new signals—HIT and DRDY. See Section 9.4, "MPX Bus Data Tenure," for a complete description of these functions.

The HIT signal is a point-to-point signal output from the processor or local bus slave to the system arbiter. This signal indicates a valid snoop response in the address retry (ARTRY) window (the cycle after an address acknowledge (AACK) that indicates that the MPC7451 will supply intervention data). That is, the MPC7451 has found the data that has been requested by another master's bus transaction in its L1, L2, or L3 cache. Instead of asserting ARTRY and flushing the data to memory, the MPC7451 may assert HIT to indicate that it can supply the data directly to the other master. This external intervention functionality is disabled by MSSCR0[EIDIS].

The \overline{DRDY} signal is also used by the MPX bus protocol to implement data intervention in the case of a cache hit. See Section 8.2.9.3, "Data Ready (DRDY)—Output."

The $\overline{SHD1}$ signal operates in conjunction with the $\overline{SHD0}$ signal to indicate that a cached item is shared. See Section 8.2.8.3, "Shared (SHD0, SHD1) Signals."

8.2.3 60x Bus Signals Not in the MPC7451

Several signals defined in the 60x bus protocol are not implemented in the MPC7451; however, new signals provide similar functionality for compatibility reasons.

8.2.3.1 Address Bus Busy and Data Bus Busy (ABB and DBB)

The MPC7451 does not use or provide the \overline{ABB} or \overline{DBB} signals. The MPC7451 tracks its own outstanding transactions and relies on the system arbiter to provide grants for the address and data buses only when the bus is available and the grant may be accepted. Bus arbiters must not rely upon an \overline{ABB} or \overline{DBB} signal to properly arbitrate for the address or data bus.

8.2.3.2 Data Bus Write Only (DBWO)

The DBWO signal is not implemented on the MPC7451. This functionality is replaced for MPX mode with the DTI[0:3] signals, which implement more extensive data reordering functionality. DTI support is not functional in 60x mode, leaving this mode with no data reordering capability. See Section 8.2.9.2, "Data Transaction Index (DTI[0:3])—Input."

8.2.3.3 Data Retry (DRTRY)

The data retry input signal is not implemented on the MPC7451. Only the no-DRTRY mode defined in the 60x bus protocol is supported.

8.2.3.4 Extended Transfer Protocol (XATS)

The extended transfer protocol signal, used for accesses to direct-store segments, is not supported by the MPC7451 processor interface. The MPC7451 does not generate extended transfer protocol (\overline{X} ATS) transactions.

8.2.3.5 Transfer Code (TC[0:1])

The transfer code signals are not implemented on the MPC7451. The information provided by these pins for code versus data during read operations is provided on the $\overline{\text{WT}}$ signal.

8.2.3.6 Cache Set Element (CSE[0:1])


These signals are not implemented as the MPC7451 does not support snoop-filtering devices.

8.2.3.7 Address Parity Error and Data Parity Error (APE, DPE)

The address parity and data parity error signals are not implemented in the MPC7451.

8.2.4 MPX Bus Mode Functional Groupings

Figure 8-1 illustrates the MPC7451's signal configuration in MPX bus mode, showing how the signals are grouped. A pinout showing pin numbers is included in the *MPC7451 RISC Microprocessor Hardware Specifications*. Note that the left side of the figure depicts the signals that implement the MPX bus protocol and the right side of the figure shows the remaining signals on the MPC7451 (not part of the bus protocol)



¹ For the MPC7457, there are 19 L3_ADDR signals, (L3_ADDR[0:18])

Figure 8-1. MPX Bus Signal Groups

² For the MPC7447 and MPC7457, there are 5 PLL_CFG signals, (PLL_CFG[0:4])

³ MPC7447A-specific

MPX Bus Signal Configuration

Note that the following sections summarize MPX signal functions. Chapter 9, "System Interface Operation," describes many of these signals in greater detail, both with respect to how individual signals function and how groups of signals interact. The 60x bus protocol signals start in Section 8.3, "60x Bus Signal Configuration."

8.2.5 Address Bus Arbitration Signals

The address arbitration signals are the input and output signals the MPC7451 uses to request the address bus, recognize when the request is granted, and indicate to other devices when mastership is granted. For a detailed description of how these signals interact, see Section 9.3.1, "MPX Bus Address Bus Arbitration."

8.2.5.1 Bus Request (BR)—Output

Following are the state meaning and timing comments for the BR output signal on the MPC7451 in MPX bus mode.

State Meaning

Asserted—Indicates that the MPC7451 is requesting mastership of the address bus, that its pipeline depth allows it to start the transaction, and that it is waiting for a qualified \overline{BG} to begin the address tenure. Note that \overline{BR} may be asserted for one or more cycles, and then negated due to an internal cancellation of the bus request. See Section 9.3.1, "MPX Bus Address Bus Arbitration," for more information.

Negated—Indicates that the MPC7451 is not requesting the address bus. The MPC7451 may have no bus operation pending, the address bus may be parked, or the \overline{ARTRY} input may have been asserted on the previous bus clock cycle.

Timing Comments

Assertion—Occurs when the MPC7451 is not parked, it does not have a qualified bus grant, and a bus transaction is needed

Negation—Occurs the cycle after a qualified \overline{ARTRY} on the bus unless the MPC7451 asserted the \overline{ARTRY} and is required to perform a snoop copyback; may also occur on any cycle if the request is internally cancelled before a qualified \overline{BG} .

High Impedance—Occurs during a hard reset or checkstop condition.

8.2.5.2 Bus Grant (BG)—Input

Following are the state meaning and timing comments for the \overline{BG} output signal on the MPC7451 in MPX bus mode.

State Meaning

Asserted—Indicates that the MPC7451 may, with the proper qualification, begin a bus transaction. A qualified bus grant is determined from the bus state as follows:

QBG = $\overline{BG} \bullet \neg \overline{ARTRY} \bullet \neg \overline{TS} \bullet \neg (latched state variables)$

Note that the assertion of \overline{BR} is not required for a qualified bus grant. Because \overline{AACK} is not in the qualified bus grant equation, the bus arbiter must negate \overline{BG} in every cycle the arbiter is delaying \overline{AACK} . Negated—Indicates that the MPC7451 is not granted next address

bus ownership.

Timing Comments

Assertion—May occur on any cycle. Because \overline{AACK} is not in the qualified bus grant equation, the bus arbiter must negate \overline{BG} in every cycle the arbiter is delaying \overline{AACK} to prevent a qualified bus grant.

Negation—May occur whenever the MPC7451 must be prevented from starting a bus transaction. The MPC7451 may still assume address bus ownership on the cycle \overline{BG} is negated if \overline{BG} was asserted in the previous cycle with the other bus grant qualifications. Negation must occur in every cycle the arbiter delays \overline{AACK} .

8.2.6 Address Bus and Parity in MPX Bus Mode

The following sections describe the address bus and parity signals used to transmit the address and to generate and monitor parity for the address transfer. The address bus driven mode is enabled with the assertion of BMODEO after HRESET negation (assertion of BMODEO during HRESET negation sets the MPC7451's bus mode). Note that this selection is reflected in the read-only ABD bit in MSSCRO. See Section 2.1.5.3, "Memory Subsystem Control Register (MSSCRO)."

8.2.6.1 Address Bus (A[0:35])

The address bus (A[0:35]) consists of 36 signals that are both input and output signals. A[0:3] are always driven as a zero when extended addressing is disabled through HID0[XAEN] (extended addressing is not enabled, HID0[XAEN] = 0). See Section 9.3.2, "MPX Bus Address Transfer" for more information on extended addressing.

8.2.6.1.1 Address Bus (A[0:35])—Output

Following are the state meaning and timing comments for the address bus A[0:35] as output signals on the MPC7451 in MPX bus mode.

State Meaning

Asserted/Negated—Represents the physical address of the data to be transferred. On burst transfers, the address bus presents the double-word-aligned address containing the critical code/data that missed the cache on a read operation, or the first double word of the

MPX Bus Signal Configuration

cache line on a write operation. Note that the address output during burst operations is not incremented. See Section 9.3.2, "MPX Bus Address Transfer."

Timing Comments

Assertion/Negation—Occurs on the bus clock cycle that \overline{TS} is asserted; remains asserted for the duration of the address tenure.

High Impedance—Occurs one bus clock cycle following the assertion of \overline{AACK} unless address bus streaming is occurring and the MPC7451 qualified a \overline{BG} on the previous cycle.

Note that if MSSCR0[ABD] is set the address bus is always driven on the bus clock cycle after a qualified bus grant is asserted to the processor, regardless of whether the MPC7451 has a queued transaction.

8.2.6.1.2 Address Bus (A[0:35])—Input

Following are the state meaning and timing comments for the address bus A[0:35] as input signals on the MPC7451 in MPX bus mode.

State Meaning Asserted/Negated—Represents the physical address of a snoop

operation.

Timing Comments Assertion/Negation—Must be valid on the same bus clock cycle as

the assertion of \overline{TS} ; it is sampled by MPC7451 only on this cycle.

Note that unused address signals cannot be left floating. If any address signals are unused by the system, they must be driven by the system during the address tenure of the transaction to be snooped, or

tied low with a pull-down resistor.

High Impedance—Occurs on the bus clock cycle after the assertion

of AACK unless address bus streaming is occurring and the

MPC7451 qualified a \overline{BG} on the previous cycle.

8.2.6.2 Address Bus Parity (AP[0:4])

The address bus parity (AP[0:4]) signals, both input and output, reflect one bit of odd-byte parity for each of the 4 bytes and the one extra nibble of address when a valid address is on the bus.

8.2.6.2.1 Address Bus Parity (AP[0:4])—Output

Following are the state meaning and timing comments for AP[0:4] as output signals on the MPC7451.

State Meaning

Asserted/Negated—Represents odd parity for each of the 4 bytes and the one extra nibble of the physical address for a transaction. Odd parity means that an odd number of bits, including the parity bit, are driven high. Address parity is generated by the MPC7451 when it is the address bus master.

Table 8-4 shows the address parity signal assignments. For more information, see Section 9.3.2.3, "Address Bus Parity."

Table 8-4. Address Parity Bit Assignments

Address Parity Bit	Corresponding Address Bus Signals
AP0	A[0:3]
AP1	A[4:11]
AP2	A[12:19]
AP3	A[20:27]
AP4	A[28:35]

Timing Comments Assertion/Negation—The same as A[0:35].

High Impedance—The same as A[0:35].

8.2.6.2.2 Address Bus Parity (AP[0:4])—Input

Following are the state meaning and timing comments for AP[0:4] as input signals on the MPC7451.

State Meaning

Asserted/Negated—Represents odd parity for each of the 4 bytes and one nibble of the physical address for snooping operations (if enabled through HID1). Detected even parity causes the processor to take a machine check exception or enter the checkstop state if address parity checking is enabled (HID1[EBA] = 1); see Section 2.1.5.2, "Hardware Implementation-Dependent Register 1 (HID1)."

Timing Comments

Assertion/Negation—The same as A[0:35].

Note that unused address parity signals cannot be left floating. If the address bits corresponding to an address parity bit are always driven to a 0, then the parity bit must be driven to a 1. If the address bits are connected to pull-down resistors, then the corresponding address parity bit should be attached to a pull-up resistor.

Address Transfer Attribute Signals in MPX Bus Mode 8.2.7

The transfer attribute signals are a set of signals that characterize the following:

- Size of the transfer
- Whether it is a read or write operation
- Whether it is a burst or single-beat transfer

For a detailed description of how these signals interact, see Section 9.3.2, "MPX Bus Address Transfer."

8.2.7.1 Transfer Start (TS)

The address transfer start (\overline{TS}) signal indicates that an address bus transfer has begun and is both an input and an output signal on the MPC7451.

8.2.7.1.1 Transfer Start (TS)—Output

Following are the state meaning and timing comments for \overline{TS} as an output signal.

State Meaning Asserted—Indicates that the MPC7451 has begun a bus transaction

and that the address bus and transfer attribute signals are valid. When asserted with the appropriate TT[0:4] signals, it is also an implied

data bus request for a memory transaction (unless it is an

address-only operation).

Negated—Indicates that no bus transaction is occurring during

normal operation.

Timing Comments Assertion—May occur on any cycle following a qualified \overline{BG} .

Remains asserted for one clock only.

Negation—Occurs one bus clock cycle after \overline{TS} is asserted and

continues negated through the cycle of AACK.

High Impedance—Occurs the cycle after AACK, unless address bus

streaming is occurring and the MPC7451 qualified a \overline{BG} on the

previous cycle.

8.2.7.1.2 Transfer Start (TS)—Input

Following are the MPC7451's state meaning and timing comments for \overline{TS} as an input signal.

State Meaning Asserted—Indicates that another master has begun a bus transaction

and that the address bus and transfer attribute signals are valid for

snooping; see Section 8.2.7.5, "Global (GBL)."

Negated—Indicates that no bus transaction is occurring.

Timing Comments Assertion—Must be asserted for one cycle only. Can occur on any

bus clock cycle following a qualified BG that is accepted by the

processor.

Negation—Must occur one bus clock cycle after \overline{TS} is asserted.

8.2.7.2 Transfer Type (TT[0:4])

The transfer type (TT[0:4]) signals consist of five input/output signals on the MPC7451. For a complete description of the TT[0:4] signals for MPX bus mode, see Section 9.3.2.4, "Address Transfer Attributes."

8.2.7.2.1 Transfer Type (TT[0:4])—Output

Following are the state meaning and timing comments for TT[0:4] as output signals on the MPC7451 in MPX bus mode. Note that there is a new transfer type called read claim (RCLAIM; TT[0:4] = 0b0111) defined for MPX bus mode that is used for accesses generated by touch-for-store instructions.

State Meaning Asserted/Negated—Indicates the type of transfer in progress.

Timing Comments Assertion/Negation—The same as A[0:35].

8.2.7.2.2 **Transfer Type (TT[0:4])—Input**

Following are the state meaning and timing comments for TT[0:4] as input signals on the MPC7451 in MPX bus mode.

State Meaning Asserted/Negated—Indicates the type of transfer in progress.

Timing Comments Assertion/Negation—The same as A[0:35].

Transfer Burst (TBST)—Output 8.2.7.3

The transfer burst ($\overline{\text{TBST}}$) signal is an output signal on the MPC7451 that indicates a burst transfer is in progress. Following are the state meaning and timing comments for the $\overline{\text{TBST}}$ output signal on the MPC7451 in MPX bus mode.

State Meaning Asserted—Indicates that a burst transfer is in progress.

> For transactions initiated by external control instructions (eciwx and ecowx), TBST forms part of the 4-bit Resource ID field on the bus as follows:

 $\overline{\text{TBST}} \parallel \text{TSIZ}[0:2] \leftarrow \text{EAR}[28-31]$

Negated—Indicates that a burst transfer is not in progress.

Timing Comments Assertion/Negation—The same as A[0:35].

High Impedance—The same as A[0:35].

Transfer Size (TSIZ[0:2])—Output 8.2.7.4

The TSIZ[0:2] signals specify the data transfer size of a transaction. For memory accesses, these signals along with $\overline{\text{TBST}}$, indicate the data transfer size for the current bus operation. See Section 9.3.2.4.1, "Transfer Type (TT[0:4]) Signals." Also, Section 9.3.2.6, "Effect of Alignment in Data Transfers," shows how the transfer size signals are used with the address signals for aligned and misaligned transfers. Note that the MPC7451 does not generate all possible TSIZ[0:2] encodings.

Following are the state meaning and timing comments for the transfer size (TSIZ[0:2]) output signals on the MPC7451 in MPX bus mode.

Asserted—Indicates the size of the transfer in progress. **State Meaning**

Asserted/Negated—For transactions initiated by external control instructions (**eciwx** and **ecowx**), the TSIZ[0:2] signals form part of the 4-bit resource ID field (they are used to output bits 29–31 of the external access register (EAR)) on the bus as follows:

 $\overline{\text{TBST}} \parallel \text{TSIZ}[0:2] \leftarrow \text{EAR}[28-31]$

Timing Comments Assertion/Negation—The same as A[0:35].

High Impedance—The same as A[0:35].

8.2.7.5 Global (GBL)

The global (GBL) signal is an input and output signal on the MPC7451.

8.2.7.5.1 Global (GBL)—Output

Following are the state meaning and timing comments for \overline{GBL} as an output signal in MPX bus mode.

State Meaning Asserted—Indicates that a transaction is global, reflecting the setting

of the M bit for the block or page that contains the address of the current transaction (except during certain data cache, memory synchronization, TLB management, and external control operations as described in Table 3-27). Thus, this transaction must be snooped.

Negated—Indicates that a transaction is not global and does not need

to be snooped by other masters.

Timing Comments Assertion/Negation—The same as A[0:35].

8.2.7.5.2 Global (GBL)—Input

Following are the state meaning and timing comments for \overline{GBL} as an input signal in MPX bus mode.

State Meaning Asserted—Indicates that a transaction must be snooped by the

MPC7451.

Negated—Indicates that a transaction must not be snooped by the

MPC7451.

Timing Comments Assertion/Negation—The same as A[0:35].

8.2.7.6 Write-Through (WT)—Output

The \overline{WT} signal is an output signal on the MPC7451. Following are the state meaning and timing comments for the \overline{WT} signal.

State Meaning Asserted—Indicates that a single-beat write transaction is

write-through, reflecting the value of the W bit for the block or page

MPX Bus Signal Configuration

that contains the address of the current transaction (except during certain data cache, memory synchronization, TLB management, and external control operations as described in Table 3-27).

Negated—Indicates that a write transaction is not write-through. The MPC7451 negates \overline{WT} for instruction fetches. Note that this is different from previous processors.

Timing Comments Assertion/Negation—The same as A[0:35].

8.2.7.7 Cache Inhibit (CI)—Output

The $\overline{\text{CI}}$ signal is an output signal on the MPC7451. Following are the state meaning and timing comments for the $\overline{\text{CI}}$ signal as an output.

State Meaning

Asserted—Indicates that a single-beat transfer is not cached, reflecting the setting of the I bit for the block or page that contains the address of the current transaction (except during certain data cache, memory synchronization, TLB management, and external control operations as described in Table 3-27).

 $\overline{\text{CI}}$ is also asserted for reads and writes if the L1 cache is disabled. Negated—Indicates that a burst transfer allocates an MPC7451 data cache block.

Timing Comments Assertion/Negation—The same as A[0:35].

8.2.8 MPX Address Transfer Termination Signals

The address transfer termination signals are used to indicate either that the address phase of the transaction has completed successfully or must be repeated, and when it must be terminated. For detailed information about how these signals interact, see Section 9.3.3, "MPX Bus Address Tenure Termination."

8.2.8.1 Address Acknowledge (AACK)—Input

The address acknowledge (\overline{AACK}) signal is an input signal on the MPC7451. Following are the state meaning and timing comments for the \overline{AACK} signal in MPX bus mode.

State Meaning

Asserted—Indicates that the address tenure of a transaction should be terminated. On the following bus clock cycle, the MPC7451, as address bus master, releases the address and attribute signals to high impedance (unless the MPC7451 received another qualified bus grant and is in address streaming mode), and samples \overline{ARTRY} to determine a qualified \overline{ARTRY} condition. As a snooping device, the MPC7451 requires an assertion of \overline{AACK} for every assertion of \overline{TS} that it detects.

Negated—(During an address tenure) indicates that the address bus and the transfer attributes must remain driven.

Timing Comments

Assertion—May occur as early as the bus clock cycle after $\overline{\text{TS}}$ is asserted; assertion can be delayed to allow adequate address access time for slow devices. For example, if an implementation supports slow snooping devices, an external arbiter can postpone the assertion of $\overline{\text{AACK}}$. Because $\overline{\text{AACK}}$ is not in the qualified bus grant equation, the bus arbiter must negate $\overline{\text{BG}}$ in every cycle the arbiter is delaying $\overline{\text{AACK}}$ to prevent a qualified bus grant when a delayed $\overline{\text{AACK}}$ is desired.

Negation—Must occur one bus clock cycle after the assertion of AACK.

8.2.8.2 Address Retry (ARTRY)

The address retry (ARTRY) signal is both an input and output signal on the MPC7451.

8.2.8.2.1 Address Retry (ARTRY)—Output

Following are the state meaning and timing comments for \overline{ARTRY} as an output signal in MPX bus mode.

State Meaning

Asserted—Indicates that the MPC7451, as a snooping device, detects a condition in which a snooped address tenure must be retried. If the MPC7451 needs to update memory as a result of the snoop that caused the retry, the MPC7451 asserts \overline{BR} in the bus clock cycle following the assertion of \overline{ARTRY} .

High Impedance—Indicates that the MPC7451 does not need the snooped address tenure to be retried.

Timing Comments

Assertion—Asserted as early as the second bus cycle following the assertion of \overline{TS} if a retry is required. \overline{ARTRY} will remain asserted until the cycle following the assertion of \overline{AACK} . Note that the MPC7451 requires a minimum of five core cycles to process a snoop and generate a response after latching \overline{TS} and associated transfer attributes. As a result, if the processor core frequency is less than five times the system bus frequency, \overline{ARTRY} is asserted later than the second bus cycle following the assertion of \overline{TS} .

Negation/High Impedance—Driven asserted until the bus clock cycle following the assertion of AACK. Because this signal may be simultaneously driven by multiple devices, it negates in a unique fashion. First the output buffer goes to high impedance for a fraction of a bus clock cycle (dependent on the clock mode—minimum of

MPX Bus Signal Configuration

one-half of a bus clock cycle), then it is driven negated for one bus clock cycle before returning to high impedance.

This special method of negation may be disabled by setting the precharge disable bit (HID1[PAR]).

8.2.8.2.2 Address Retry (ARTRY)—Input

Following are the state meaning and timing comments for the ARTRY input signal in MPX bus mode.

State Meaning

Asserted—If the MPC7451 is the address bus master, \overline{ARTRY} indicates that the MPC7451 must retry and rerun the entire transaction (address and data tenure). The MPC7451 does not support transfer of data before the \overline{ARTRY} window. If the MPC7451 is in address streaming mode and has started the next transaction, it will also be aborted.

If the MPC7451 is not the address bus master, this input indicates that the MPC7451 must immediately negate \overline{BR} to allow an opportunity for a copyback operation to main memory after a snooping bus master asserts \overline{ARTRY} . Note that the subsequent address presented on the address bus may not be the same one associated with the assertion of the \overline{ARTRY} signal.

Note that the MPC7451 ignores the \overline{BG} signal on the cycle in which \overline{ARTRY} is detected and the cycle following the assertion of \overline{ARTRY} .

Negated/High Impedance—Indicates that the MPC7451 does not need to retry the last address tenure.

Timing Comments

Assertion—May occur as early as the second cycle following the assertion of \overline{TS} and must remain asserted until the clock cycle following the assertion of \overline{AACK} .

Negation/High Impedance—Must occur two bus clock cycles after the assertion of AACK.

Note that during the second bus clock cycle after the assertion of \overline{AACK} , masters release \overline{ARTRY} to high impedance and then negate it. Thus, care must be taken when sampling \overline{ARTRY} during this clock period as it could be sampled in an indeterminate state.

8.2.8.3 Shared (SHD0, SHD1) Signals

The SHD0 and SHD1 signals act together to indicate a shared snoop response. The MPX bus mode interface allows a given master to drive a new address tenure every other cycle, so the shared signal must be able to be driven every other cycle. But, because it must be actively negated and might be driven by multiple masters at any given time, electrical

requirements dictate that two shared signals be implemented. When signaling a snoop response of shared, the MPC7451 must assert $\overline{SHD0}$ unless $\overline{SHD0}$ was asserted in any of the three cycles prior to the snoop response window for the current transaction. In that case, the MPC7451 asserts $\overline{SHD1}$. Thus, both $\overline{SHD0}$ and $\overline{SHD1}$ can be released to high-impedance, driven negated, then released to high-impedance again before they need to be reasserted. When the MPC7451 is a bus master, the MPC7451 considers the snoop response to be shared if either $\overline{SHD0}$ or $\overline{SHD1}$ is asserted. Note that the $\overline{SHD1}$ signal is only provided in MPX bus mode.

8.2.8.3.1 Shared (SHD0, SHD1)—Output

If $\overline{SHD0}$ was not asserted the cycle before or the cycle of \overline{TS} , $\overline{SHD0}$ should be asserted to indicate a shared response. But if $\overline{SHD0}$ was asserted in any of the three cycles before the snoop response window for the current transaction then $\overline{SHD1}$ is used to indicate a shared response in this cycle. Following are the state meaning and timing comments for $\overline{SHD0}$ and $\overline{SHD1}$ as output signals in MPX bus mode.

State Meaning

Asserted—If ARTRY is negated, SHD0 and SHD1 indicate that the MPC7451 had a cache hit on a shared block or the reservation address.

If ARTRY is asserted, the SHD0 and SHD1 are don't care.

Negated/High Impedance—Indicates that the processor did not contain the data or has invalidated the snooped address.

Timing Comments

Assertion/Negation—If the MPC7451 needs to assert a shared snoop response and $\overline{SHD0}$ was not asserted in the cycle before or the cycle of \overline{TS} , it should be asserted in the snoop response window to indicate a shared response. If $\overline{SHD0}$ was asserted the cycle before or the cycle of \overline{TS} , then $\overline{SHD1}$ must be used to indicate a shared response. A master observing the snoop response must consider the shared response asserted if either $\overline{SHD0}$ or $\overline{SHD1}$ is asserted.

High Impedance—The timing of $\overline{SHD0}$ and $\overline{SHD1}$ for the release to high-impedance, negating, and re-release to high-impedance, may vary. To ensure compatibility with the standard 60x interface in which \overline{SHDn} might need to be asserted up to every three bus cycles, the MPC7451 implements the 60x-style timing for both $\overline{SHD0}$ and $\overline{SHD1}$; that is $\overline{SHD0}$ and $\overline{SHD1}$ have the same timing as \overline{ARTRY} , in which the signal is released to high-impedance for a fraction of a cycle, then negated for up to an entire cycle (crossing a bus cycle boundary) before being released to high-impedance again. Note that future implementations with the MPX bus protocol may define this timing differently. The MPC7451 does not assert either $\overline{SHD0}$ or $\overline{SHD1}$ any more often than every fourth bus clock cycle.

8.2.8.3.2 Shared (SHD0, SHD1)—Input

Following are the state meaning and timing comments for $\overline{SHD0}$ and $\overline{SHD1}$ as input signals in MPX bus mode.

State Meaning

Asserted—If ARTRY is negated, the MPC7451 uses SHD0 and SHD1 to allocate the incoming cache block as shared (S) for a self-generated transaction. Applies only to relaim, read, and read atomic transactions.

If \overline{ARTRY} is asserted, $\overline{SHD0}$ and $\overline{SHD1}$ are ignored as an input.

Negated—If ARTRY is negated and SHD0 and SHD1 are negated, the MPC7451 allocates the incoming cache block as exclusive (E) for a self-generated read or read-atomic transaction or for an relaim transaction.

Timing Comments Assertion/Negation—The same as ARTRY.

8.2.8.4 Snoop Hit (HIT)—Output

The snoop response of the MPC7451 (or local bus slave) uses the $\overline{\text{HIT}}$ output signal to communicate to the system arbiter whether or not data intervention occurs for the current transaction. See Section 9.3, "MPX Bus Address Tenure," and Section 9.4, "MPX Bus Data Tenure," for more detailed information about the data-only transactions used by the MPC7451 in MPX bus mode for data intervention.

This signal is a snoop response, valid in the \overline{ARTRY} window (the cycle after \overline{AACK}) that indicates that the MPC7451 as a snooper will supply intervention data. That is, the MPC7451 has found the data in its cache that has been requested by another master's bus transaction. Instead of asserting \overline{ARTRY} and flushing the data to memory, the MPC7451 asserts \overline{HIT} the cycle after \overline{AACK} to indicate that it can supply the data directly to the other master.

The MPC7451 does not implement the optional protocol of the MPX bus to communicate to the system whether or not the intervention data needs to be forwarded to memory. The system needs to identify which transactions it is required to snarf and which transactions it is not required to snarf.

It is possible for the MPC7451 to assert simultaneously both \overline{ARTRY} and \overline{HIT} for the same snoop response. When simultaneously asserted, \overline{ARTRY} supersedes \overline{HIT} and \overline{HIT} should be ignored by the system.

Following are the state meaning and timing comments for the $\overline{\text{HIT}}$ signal.

State Meaning Asserted—The MPC7451 has the requested data in its cache and will

supply it through a data-only transaction.

Negated—The MPC7451 cannot provide data for a snoop request through the HIT intervention protocol.

Timing Comments Asserted— $\overline{\text{HIT}}$ is driven the cycle after $\overline{\text{AACK}}$.

 $\overline{\text{HIT}}$ is held asserted for one cycle beyond the assertion of $\overline{\text{AACK}}$ if the snoop hit data is modified and must be forwarded to memory.

Negated— $\overline{\text{HIT}}$ is negated two cycles after $\overline{\text{AACK}}$.

8.2.9 Data Bus Arbitration Signals

Like the address bus arbitration signals, data bus arbitration signals maintain an orderly process for determining data bus mastership. Note that there is no data bus arbitration signal equivalent to the address bus arbitration signal \overline{BR} (bus request), because, except for address-only transactions, \overline{TS} implies data bus requests. For a detailed description on how these signals interact, see Section 9.4.1, "MPX Bus Data Bus Arbitration."

8.2.9.1 Data Bus Grant (DBG)—Input

The data bus grant (\overline{DBG}) signal is an input-only signal on the MPC7451. Following are the state meaning and timing comments for the \overline{DBG} signal.

State Meaning

Asserted—Indicates that the MPC7451 may assume ownership of the data bus with the proper qualification:

QDBG = \overline{DBG} & $\neg(\overline{ARTRY}$ & retriable) & $\neg(\text{state_variables})$ where:

- ARTRY is only for the address bus tenure associated with the data bus tenure about to be granted (that is, not from another address tenure due to address pipelining).
- •Retriable indicates whether the current transaction can still be retried.
- •State variables include whether or not:
 - —The data bus is being used by this master.
 - —The master has back-to-back burst accesses in progress.
 - —The processor is currently receiving the last \overline{TA} for the current burst.

Thus, a qualified data bus grant occurs when:

- •DBG is asserted
- •ARTRY was negated in the address retry window for the address phase of this transaction
- •The MPC7451 is ready to begin a data transaction

Note that data streaming is allowed in MPX bus mode.

Negated—Indicates that the MPC7451 must hold off its data tenures.

MPX Bus Signal Configuration

Timing Comments Assertion—May occur any time to indicate the MPC7451 is free to take data bus mastership. It is not sampled until \overline{TS} is asserted.

> Negation—May occur at any time to indicate the MPC7451 cannot assume data bus mastership.

Data Transaction Index (DTI[0:3])—Input 8.2.9.2

The MPC7451 can be configured to support a generalized reordering scheme using the new 4-bit data transfer index (DTI[0:3]) input signals.

The DTI signals can be bused or point-to-point. They must be driven valid by the system arbiter on the cycle before a data bus grant (\overline{DBG}). They are sampled on each bus clock cycle by the MPC7451 and are qualified by the assertion of \overline{DBG} on the following cycle.

The data transfer index is a pointer into the MPC7451's queue of outstanding transactions, indicating which transaction is to be serviced by the subsequent data tenure. The number of outstanding transactions is configurable to 2-8 or 16. The default is 8 outstanding transactions.

Data tenure reordering can be disabled by clearing DTI[0:3] to 0b0000. This setting causes the MPC7451 to always select the oldest transaction in the outstanding transaction queue. See Section 9.4.2.4.5, "Ordering of Data-Only Transactions."

Following are the state meaning and timing comments for the DTI[0:3] signals.

State Meaning

Asserted—The DTI[0:3] signals act as a pointer into the queue of outstanding transactions for the MPC7451, indicating which transaction is to be served by the subsequent data tenure. For example, DTI = 0b0000 means that the oldest transaction is to be serviced, DTI = 0b0001 means the second oldest transaction is to be serviced up to DTI = 0b1111 meaning the 16th oldest transaction is to be serviced.

Negated—DTI = 0b0000 indicates that the MPC7451 must run the data bus tenures in the same order as the address tenures. DTI[0-3] must be driven negated in 60x mode.

Timing Comments

Assertion/Negation—Sampled each cycle and qualified by a qualified \overline{DBG} in the following cycle.

Data Ready (DRDY)—Output 8.2.9.3

The data ready (\overline{DRDY}) signal is a point-to-point output signal from the MPC7451 to the system arbiter. It functions as a data bus request indicating to the arbiter that data for an outstanding data intervention transaction previously signaled with a HIT is ready. The arbiter responds by granting the data bus. Note that the EIDIS bit of MSSCR0 disables data intervention for the MPC7451 caches. See Section 2.1.5.3, "Memory Subsystem Control

Register (MSSCR0)." Also, see Section 9.4, "MPX Bus Data Tenure," for more information about the data intervention functionality. Following are the state meaning and timing comments for the \overline{DRDY} signal.

State Meaning

Asserted—The MPC7451 has data ready for a pending bus operation initiated elsewhere in the system (for which the MPC7451 has previously signaled HIT during the snoop response window), and the MPC7451 is requesting the data bus in order to service that bus operation.

Negated—The MPC7451 is not requesting the data bus to service an outstanding bus request.

Timing Comments

Asserted— \overline{DRDY} is asserted no earlier than \overline{HIT} and no earlier than two cycles before the MPC7451 is able to drive the data (because \overline{DRDY} may be followed immediately by \overline{DBG} and then \overline{TA}).

Negated— \overline{DRDY} is negated on the cycle after it is asserted unless another \overline{DRDY} is asserted for the next transaction. \overline{DRDY} may be fully pipelined on back-to-back cycles when multiple hits are outstanding.

8.2.10 Data Transfer Signals

Like the address transfer signals, the data transfer signals are used to transmit data and to generate and monitor parity for the data transfer. They are also used for data-only transactions. For a detailed description of how the data transfer signals interact, see Section 9.4.2.4.1, "Data-Only Transaction Protocol."

8.2.10.1 Data Bus (D[0:63])

The data bus (D[0:63]) consists of 64 signals that are both inputs and outputs on the MPC7451. The data bus is driven once for cache-inhibited or write-through transactions of 64 bits or less, two times for $\overline{\text{CI}}$ or $\overline{\text{WT}}$ AltiVec quad-word loads and stores, and four times for cache-line burst transactions. See Table 8-5 for the data bus lane assignments.

 Data Bus Signals
 Byte Lane

 D[0:7]
 0

 D[8:15]
 1

 D[16:23]
 2

 D[24:31]
 3

 D[32:39]
 4

 D[40:47]
 5

Table 8-5. Data Bus Lane Assignments

Table 8-5. Data Bus Lane Assignments (continued)

Data Bus Signals	Byte Lane		
D[48:55]	6		
D[56:63]	7		

8.2.10.1.1 Data Bus (D[0:63])—Output

Following are the state meaning and timing comments for D[0:63] as output signals.

State Meaning Asserted/Negated—Represent the state of data during data-write

(including data-only [data intervention]) transactions. Byte lanes not

selected for data transfer do not supply valid data.

Timing Comments Assertion/Negation—Initial beat occurs one cycle after a qualified

DBG is sampled, and, for bursts, changes one bus cycle following

each assertion of \overline{TA} .

High Impedance—Occurs on the bus clock cycle after the final assertion of \overline{TA} , following the assertion of \overline{TEA} , or in certain

ARTRY cases

8.2.10.1.2 Data Bus (D[0:63])—Input

Following are the state meaning and timing comments for D[0:63] as input signals.

State Meaning Asserted/Negated—Represent the state of data during a data read

transaction.

Timing Comments Assertion/Negation—Data must be valid on the same bus clock

cycle that \overline{TA} is asserted.

8.2.10.2 Data Bus Parity (DP[0:7])

The eight data bus parity (DP[0:7]) signals on the MPC7451 are both input and output. They can also be used for data-only transactions.

8.2.10.2.1 Data Bus Parity (DP[0:7])—Output

Following are the state meaning and timing comments for DP[0:7] as output signals.

State Meaning

Asserted/Negated—Represents odd parity for each of the eight bytes during data write transactions. Odd parity means that an odd number of bits, including the parity bit, are driven high. All eight parity bits are driven with valid parity on all bus operations. HID1[EBA] and HID1[EBD] control whether control whether the processor will check address and data parity respectively. The MPC7451 always generates parity regardless of whether checking is enabled or disabled. The signal assignments are listed in Table 8-6.

Timing Comments Assertion/Negation—The same as (D[0:63]) High Impedance—The same as (D[0:63])

Table 8-6. DP[0:7] Signal Assignments

Signal Name	Signal Assignments
DP0	D[0:7]
DP1	D[8:15]
DP2	D[16:23]
DP3	D[24:31]
DP4	D[32:39]
DP5	D[40:47]
DP6	D[48:55]
DP7	D[56:63]

8.2.10.2.2 Data Bus Parity (DP[0:7])—Input

Following are the state meaning and timing comments for DP[0:7] as input signals.

State Meaning Asserted/Negated—Represents odd parity for each byte of read data.

Parity is checked on all data byte lanes, regardless of the size of the transfer. Detected even parity causes a machine check exception if data parity errors are enabled in the machine-specific HID1 register.

Timing Comments Assertion/Negation—The same as (D[0:63])

8.2.11 Data Transfer Termination Signals

Data termination signals are required after each data beat in a data transfer. Note that, in a single-beat transaction, the data termination signals also indicate the end of the tenure, while in burst accesses, the data termination signals apply to individual beats and indicate the end of the tenure only after the final data beat.

For a detailed description of how these signals interact, see Section 9.4.3, "MPX Bus Data Tenure Termination."

8.2.11.1 Transfer Acknowledge (TA)—Input

Following are the state meaning and timing comments for the \overline{TA} signal.

State Meaning Asserted—Indicates that a single-beat data transfer or

Asserted—Indicates that a single-beat data transfer or a data beat in a burst transfer completed successfully. On the following cycle, the MPC7451 terminates the data beat, or if a burst, advances to the next data beat. If it is the last or only data beat, MPC7451 also terminates the data tenure. Note that TA must be asserted for each data beat in a burst transaction.

MPX Bus Signal Configuration

Negated—(During a data tenure) indicates that, until \overline{TA} is asserted, the MPC7451 must continue to drive the data (insert wait states) for the current write or must wait to sample the data for reads. Note that it is the responsibility of the system to ensure that \overline{TA} is negated by the start of the next data bus tenure.

Timing Comments

Assertion—Must not occur before \overline{ARTRY} for the current transaction (if the address retry mechanism is to be used to prevent invalid data from being used by the processor); otherwise, assertion may occur at any time during a data tenure. The system can withhold assertion of \overline{TA} to indicate that the MPC7451 should insert wait states to extend the duration of the data beat, for details see Section 9.4.2.2.1, "Data Streaming in MPX Bus Mode."

Negation—Must occur after the bus clock cycle of the final (or only) data beat of the transfer. For a burst transfer, the system can assert TA for one bus clock cycle and then negate it to advance the burst transfer to the next beat and insert wait states during the next beat.

8.2.11.2 Transfer Error Acknowledge (TEA)—Input

Following are the state meaning and timing comments for the $\overline{\text{TEA}}$ signal.

State Meaning

Asserted—Indicates that a data bus error occurred. On the following cycle, the MPC7451 must terminate the current data tenure (assertion of \overline{TA} is ignored). Causes a machine check exception (and possibly causes the processor to enter checkstop state if machine check enable bit is cleared (MSR[ME] = 0)). For more information, see Section 4.6.2.2, "Checkstop State (MSR[ME] = 0)." For reads, assertion of \overline{TEA} does not invalidate data entering the GPRs or the caches.

Negated—Indicates that no bus error was detected.

Timing Comments

Assertion—May be asserted on any bus clock cycle during a normal data tenure, from the cycle following a qualified data bus grant to the cycle of the final TA. TEA should be asserted for one cycle only. If TEA is asserted at the same time as ARTRY, then ARTRY takes precedence and the address tenure will be rerun. It is the responsibility of the system to ensure that this scenario does not recur (causing a deadlock).

Negation—TEA must be negated one cycle after it is asserted. Note that it is the responsibility of the system to ensure that TEA is negated by the start of the next data bus tenure.

8.3 60x Bus Signal Configuration

The signals that implement the 60x bus protocol on the MPC7451 are very similar to those of MPX bus mode, with the exceptions noted in the following subsections.

8.3.1 60x Bus Mode Functional Groupings

Figure 8-2 shows how the signals are grouped in the MPC7451's 60x bus mode. A pinout showing pin numbers is included in the MPC7451 RISC Microprocessor Hardware Specifications. Note that the left side of the figure depicts the signals that implement the 60x bus protocol and the right side of the figure shows the remaining signals on the MPC7451 (not part of the bus protocol).




Figure 8-2. 60x Bus Signal Groups

8.3.2 60x Address Bus Arbitration Signals

The address arbitration signals are the input and output signals the MPC7451 uses to request the address bus, recognize when the request is granted, and indicate to other devices

when mastership is granted. For a detailed description of how these signals interact, see Section 9.6.1, "60x Bus Address Bus Arbitration."

8.3.2.1 Bus Request (BR)—Output

Following are the state meaning and timing comments for the \overline{BR} output signal on the MPC7451 in 60x bus mode.

State Meaning Asserted—Same as MPX bus interface.

Negated—Same as MPX bus interface.

Timing Comments Assertion—Same as MPX bus interface.

Negation—Same as MPX bus interface, except that the BR signal is

negated during TS.

High Impedance—Same as MPX bus interface.

8.3.2.2 Bus Grant (BG)—Input

Following are the state meaning and timing comments for the \overline{BG} input signal.

State Meaning Asserted—Indicates that the MPC7451 may, with proper

qualification, assume mastership of the address bus. The conditions for a qualified bus grant are described in Section 9.6.1, "60x Bus

Address Bus Arbitration."

Negated— Indicates that the MPC7451 is not the next potential

address bus master.

Timing Comments Assertion—May occur at any time to indicate the MPC7451 can use

the address bus. In 60x bus mode, the MPC7451 does not accept a

 \overline{BG} in the cycles between the assertion of any \overline{TS} and \overline{AACK} .

Negation—May occur at any time to indicate the MPC7451 cannot use the bus. The MPC7451 may still assume bus mastership on the bus clock cycle of the negation of \overline{BG} because during the previous cycle \overline{BG} indicated to the MPC7451 that it could take mastership (if

qualified).

8.3.3 Address Bus and Parity in 60x Bus Mode

The address bus (A[0:35]) consists of 36 signals that are both input and output signals. The following sections describe the address bus and parity signals in 60x bus mode. For a detailed description of how these signals interact, refer to Section 9.6.2, "60x Bus Address Transfer."

8.3.3.1 Address Bus (A[0:35])—Output

Following are the state meaning and timing comments for the address bus A[0:35] as output signals on the MPC7451 in 60x bus mode.

State Meaning Asserted/Negated—Same as MPX bus interface.

Timing Comments Assertion/Negation—Same as MPX bus interface.

High Impedance—Occurs one bus clock cycle after AACK is

asserted.

8.3.3.2 Address Bus (A[0:35])—Input

Following are the state meaning and timing comments for the address bus A[0:35] as input signals on the MPC7451 in 60x bus mode.

State Meaning Asserted/Negated—Same as MPX bus interface.

Timing Comments Assertion/Negation—Same as MPX bus interface.

8.3.3.3 Address Parity (AP[0:4])—Output

Following are the state meaning and timing comments for AP[0:4] as output signals on the MPC7451. See Table 8-4.

State Meaning Asserted/Negated—Same as A[0:35].

Timing Comments Assertion/Negation—Same as A[0:35].

8.3.3.4 Address Parity (AP[0:4])—Input

Following are the state meaning and timing comments for AP[0:4] as input signals on the MPC7451.

State Meaning Asserted/Negated—Same as A[0:35].

Timing Comments Assertion/Negation—Same as A[0:35].

8.3.4 Address Transfer Attribute Signals in 60x Bus Mode

The transfer attribute signal functions in 60x bus mode are very similar to that of MPX bus mode, with the exceptions noted in the following subsections.

8.3.4.1 Transfer Start (TS)

The transfer start (\overline{TS}) signal is both an input and output signal on the MPC7451.

8.3.4.1.1 Transfer Start (TS)—Output

Following are the state meaning and timing comments for \overline{TS} an output signal on the MPC7451.

State Meaning Asserted—Same as MPX bus interface.

Negated—Same as MPX bus interface.

Timing Comments Assertion—Same as MPX bus interface.

Negation—Same as MPX bus interface.

High Impedance—Same as MPX bus interface.

8.3.4.1.2 Transfer Start (TS)—Input

Following are the state meaning and timing comments for \overline{TS} as an input signal on the MPC7451.

State Meaning Asserted—Same as MPX bus interface.

Negated—Same as MPX bus interface.

Timing Comments Assertion—May occur on any cycle following a qualified \overline{BG} .

Negation— Same as MPX bus interface.

8.3.4.2 Transfer Type (TT[0:4])

The transfer type (TT[0:4]) signals consist of five input/output signals on the MPC7451. For a complete description of the TT[0:4] signals for 60x bus mode, see Section 9.3.2.4, "Address Transfer Attributes."

8.3.4.2.1 Transfer Type (TT[0:4])—Output

Following are the state meaning and timing comments for TT[0:4] as output signals on the MPC7451 in 60x bus mode.

State Meaning Asserted/Negated—Indicates the type of transfer in progress.

Timing Comments Assertion/Negation—Same as A[0:35].

High Impedance—Same as A[0:35].

For details on timing for the TT[0:4] signals for 60x bus mode see

Section 9.8, "60x Bus Timing Examples."

8.3.4.2.2 Transfer Type (TT[0:4])—Input

Following are the state meaning and timing comments for TT[0:4] as input signals on the MPC7451 in 60x bus mode.

State Meaning Asserted/Negated–Indicates the type of transfer in progress.

60x Bus Signal Configuration

Timing Comments Assertion/Negation—Same as A[0:35].

For details on timing for the TT[0:4] signals for 60x bus mode see

Section 9.8, "60x Bus Timing Examples."

8.3.4.3 Transfer Burst (TBST)—Output

The transfer burst ($\overline{\text{TBST}}$) signal is an output-only signal on the MPC7451. Following are the state meaning and timing comments for the transfer burst $\overline{\text{TBST}}$ output signal in 60x bus mode.

State Meaning Asserted—Same as MPX bus interface.

Negated—Same as MPX bus interface.

Timing Comments Assertion/Negation—Same as A[0:35].

High Impedance—Same as A[0:35].

8.3.4.4 Transfer Size (TSIZ[0:2])—Output

Following are the state meaning and timing comments for the transfer size TSIZ[0:2] output signals on the MPC7451 in 60x bus mode.

State Meaning Asserted/Negated—Same as MPX bus interface.

Timing Comments Assertion/Negation—Same as A[0:35].

High Impedance—Same as A[0:35].

8.3.4.5 Global (GBL)

The global (GBL) signal is an input/output signal on the MPC7451.

8.3.4.5.1 Global (GBL)—Output

Following are the state meaning and timing comments for \overline{GBL} as an output signal on the MPC7451 in 60x bus mode.

State Meaning Asserted—Same as MPX bus interface.

Negated—Same as MPX bus interface.

Timing Comments Assertion/Negation—Same as A[0:35].

High Impedance—The same as A[0:35].

8.3.4.5.2 Global (GBL)—Input

Following are the state meaning and timing comments for \overline{GBL} as an input signal on the MPC7451 in 60x bus mode.

State Meaning Asserted—Same as MPX bus interface.

Negated—Same as MPX bus interface.

Timing Comments Assertion/Negation—Same as A[0:35].

8.3.4.6 Write-Through (WT)—Output

Following are the state meaning and timing comments for the write-through \overline{WT} output signal on the MPC7451 in 60x bus mode.

State Meaning Asserted/Negated—Same as MPX bus interface.

Timing Comments Assertion/Negation—Same as A[0:35].

High Impedance—Same as A[0:35].

8.3.4.7 Cache Inhibit (CI)—Output

The cache inhibit (\overline{CI}) signal is an output signal on the MPC7451 in 60x bus mode and following are its state meaning and timing comments.

State Meaning Asserted—Same as MPX bus interface.

Negated—Same as MPX bus interface.

Timing Comments Assertion/Negation—The same as A[0:35].

High Impedance—The same as A[0:35].

8.3.5 60x Address Transfer Termination Signals

The address transfer termination signal functions in 60x bus mode are very similar to that of MPX bus mode, with the exceptions noted in the following subsections. For detailed information about how these signals interact, see Section 9.6.3, "60x Bus Address Transfer Termination."

8.3.5.1 Address Acknowledge (AACK)—Input

The address acknowledge (\overline{AACK}) signal is an input-only signal on the MPC7451. Following are the state meaning and timing comments for the \overline{AACK} signal.

State Meaning Asserted—Indicates that the address phase of a transaction is

complete; the address bus is released to high-impedance on the next

bus clock cycle.

Note that the address tenure does not terminate until the assertion of \overline{AACK} . As a snooping device, the MPC7451 requires that \overline{AACK} be

asserted for every assertion of $\overline{\text{TS}}$ that it detects.

Negated—Same as MPX bus interface.

60x Bus Signal Configuration

Timing Comments

Assertion—May occur as early as the bus clock cycle after \overline{TS} is asserted; assertion can be delayed to allow adequate address access time for slow devices. For example, if an implementation supports slow snooping devices, an external arbiter can postpone the assertion of \overline{AACK} .

Negation—Same as MPX bus interface.

8.3.5.2 Address Retry (ARTRY)

The address retry (ARTRY) signal is both an input and output signal on the MPC7451 in 60x bus mode.

8.3.5.2.1 Address Retry (ARTRY)—Output

Following are the state meaning and timing comments for \overline{ARTRY} as an output signal in 60x bus mode.

State Meaning Asserted—Same as MPX bus interface.

Negation/High Impedance—Same as MPX bus interface.

Timing Comments Assertion—Same as MPX bus interface.

8.3.5.2.2 Address Retry (ARTRY)—Input

Following are the state meaning and timing comments for \overline{ARTRY} as an input signal in 60x bus mode.

State Meaning

Asserted—If the MPC7451 is the address bus master, ARTRY indicates that the MPC7451 must retry the preceding address tenure and immediately negate \overline{BR} (if asserted). If the associated data tenure has already started, the MPC7451 also aborts the data tenure immediately, even if data has been received.

If the MPC7451 is not the address bus master, this input indicates that the MPC7451 must immediately negate \overline{BR} to allow an opportunity for a copyback operation to main memory after a snooping bus master asserts \overline{ARTRY} . Note that the subsequent address presented on the address bus may not be the same one associated with the assertion of the \overline{ARTRY} signal.

Note that the MPC7451 ignores the \overline{BG} signal on the cycle in which \overline{ARTRY} is detected and the cycle following the assertion of \overline{ARTRY} .

Negated—Same as MPX bus interface.

Timing Comments Assertion—Same as MPX bus interface.

Negation/High Impedance—Same as MPX bus interface.

8.3.5.3 Shared (SHD0)

The shared SHD0 signal is both an input and an output on the MPC7451 in 60x bus mode and functions similarly to SHD0 and SHD1 in MPX bus mode. Because the 60x protocol does not allow a given master to drive a new address tenure every other cycle as does the MPX protocol, only one snoop response signal, SHD0, is necessary.

8.3.5.3.1 Shared (SHD0)—Output

Following are state and timing descriptions for shared (SHDO) as an output signal.

State Meaning Asserted—If \overline{ARTRY} is negated, $\overline{SHD0}$ indicates that after this

transaction completes successfully, the MPC7451 will keep a valid shared copy of the address or that a reservation exists on this address. If $\overline{SHD0}$ and \overline{ARTRY} are asserted for a snooping master, the snoop hit modified data is pushed as the master's next address transaction.

Negated/High Impedance—After this address is transferred, the processor no longer has a valid copy of the snooped address.

Timing Comments Assertion/Negation—Same as ARTRY.

High Impedance—Same as ARTRY.

8.3.5.3.2 Shared (SHD0)—Input

Following are state and timing descriptions for (SHDO) as an input signal.

State Meaning Asserted—If ARTRY is negated, the MPC7451 allocates the

incoming cache block as shared (S) for a self-generated transaction.

Applies only to read and read atomic transactions.

If ARTRY is asserted, SHD0 is ignored as an input.

Negated—If \overline{ARTRY} is negated and $\overline{SHD0}$ is negated, the MPC7451

allocates the incoming cache block as exclusive (E) for a

self-generated read or read-atomic transaction.

Timing Comments Assertion/Negation—Same as \overline{ARTRY}

8.3.6 Data Bus Arbitration Signals

The data bus arbitration signals for 60x bus mode operate similarly to MPX bus mode except as noted in the following subsections. See Section 9.7.1, "60x Bus Data Bus Arbitration," for more information about data bus arbitration in 60x bus mode.

8.3.6.1 Data Bus Grant (DBG)—Input

The data bus grant (\overline{DBG}) signal is an input signal on the MPC7451. Following are the state meaning and timing comments for the \overline{DBG} signal in 60x bus mode.

60x Bus Signal Configuration

State Meaning Asserted—Same as MPX bus interface, except that data streaming is

not allowed in 60x bus mode.

Negated—Same as MPX bus interface.

Timing Comments Assertion—Same as MPX bus interface.

Negation—Same as MPX bus interface.

8.3.6.2 Data Transaction Index (DTI[0:3])—Input

In the MPC7451's implementation of 60x bus protocol, out-of-order transactions are not supported. Therefore DTI[0:3] signals have no functionality in 60x mode and must be pulled low.

8.3.7 Data Transfer Signals in 60x Bus Mode

The data transfer signals in 60x bus mode transmit data and generate and monitor parity for the data transfer similarly to those in MPX bus mode, except that they are not used for data-only (intervention) transactions. For a detailed description of how the data transfer signals interact in 60x bus mode, see Section 9.7.2, "60x Bus Data Transfers."

8.3.7.1 Data Bus (D[0:63])

The following subsections describe the operation of the data bus signals as inputs and outputs in 60x bus mode.

8.3.7.1.1 Data Bus (D[0:63])—Output

Following are the state meaning and timing comments for the D[0:63] signals as outputs in 60x bus mode.

State Meaning Asserted/Negated—Represent the state of data during a data write

transaction (excluding data-only transactions that are unsupported in 60x mode). Byte lanes not selected for data transfer do not supply

valid data.

Timing Comments Assertion/Negation—Initial beat occurs one bus clock cycle after a

qualified DBG is sampled, and, for bursts, transitions on the bus in

the clock cycle following each assertion of $\overline{\text{TA}}$.

High Impedance—Same as MPX bus interface.

8.3.7.1.2 Data Bus (D[0:63])—Input

Following are the state meaning and timing comments for the D[0:63] signals as inputs in 60x bus mode.

State Meaning Asserted/Negated—Same as MPX bus interface, except that

data-only transactions are not supported in 60x mode.

Timing Comments Assertion/Negation—Same as MPX bus interface.

8.3.7.2 Data Bus Parity (DP[0:7])

The following subsections describe the operation of the data bus parity signals (DP[0:7]) as inputs and outputs in 60x bus mode.

8.3.7.2.1 Data Bus Parity (DP[0:7])—Output

Following are the state meaning and timing comments for the DP[0:7] signals as outputs in 60x bus mode.

State Meaning Asserted/Negated—Same as MPX bus interface, except that

data-only transactions are not supported in 60x mode.

High Impedance—Same as MPX bus interface.

Timing Comments Assertion/Negation—Same as D[0:63].

High Impedance—Same as D[0:63].

8.3.7.2.2 Data Bus Parity (DP[0:7])—Input

Following are the state meaning and timing comments for the DP[0:7] signals as inputs in 60x bus mode.

State Meaning Asserted/Negated—Same as MPX bus interface, except that

data-only transactions are not supported in 60x mode.

Timing Comments Assertion/Negation—Same as D[0:63].

8.3.8 Data Transfer Termination Signals in 60x Bus Mode

The function of the data termination signals in 60x bus mode is similar to that in MPX bus mode. The differences are described in the following subsections. For a detailed description of how these signals interact in 60x bus mode, see Section 9.7.3, "60x Bus Data Tenure Termination."

8.3.8.1 Transfer Acknowledge (TA)—Input

Following are the state meaning and timing comments for the \overline{TA} signal.

State Meaning Asserted—Same as MPX bus interface.

Negated—Same as MPX bus interface.

Timing Comments Assertion—Same as MPX bus interface.

Negation—Same as MPX bus interface.

8.3.8.2 Transfer Error Acknowledge (TEA)—Input

Following are the state meaning and timing comments for the $\overline{\text{TEA}}$ signal.

State Meaning Asserted—Same as the MPX bus interface.

Negated—Same as MPX bus interface.

Timing Comments Assertion—May be asserted on any bus clock cycle during a normal

data tenure, from the cycle following a qualified data bus grant to the cycle of the final \overline{TA} . \overline{TEA} should be asserted for one cycle only. If \overline{TEA} is asserted at the same time as \overline{ARTRY} , then \overline{ARTRY} takes

precedence and the address tenure will be rerun. It is the

responsibility of the system to ensure that this scenario does not

recur (causing a deadlock).

Negation—Same as MPX bus interface.

8.4 Non-Protocol Signal Descriptions

The following sections describe the signals on the MPC7451 that do not specifically implement the MPX or 60x bus protocols. These signals include the L3 interface signals, the interrupt and reset signals, processor status and control signals, clock control signals, and JTAG test signals. Note that the L3 interface signals are not present on the MPC7441 and the MPC7445.

8.4.1 L3 Cache Address/Data

The MPC7451's dedicated L3 cache interface provides all the signals required for the support of up to 2 Mbytes of DDR, late write, and PB2 SRAM for data storage as L3 cache or as private memory. The use of the L3 data parity (L3_DP[0:7]) signals is optional and depends on the SRAMs selected for use with the MPC7451. Note that the least-significant bit of the L3 address (L3_ADDR[17:0]) is identified as bit 0 and that the most-significant bit is identified as bit 17. Note that for the MPC7457, there is an additional signal (L3_ADDR[18:0]), so the most-significant bit is identified as bit 18. See Section 3.7, "L3 Cache Interface," for more information on the operation of the L3 interface and the interactions of these signals. These L3 cache signals are not present on the MPC7441 or the MPC7445.

8.4.1.1 L3 Address (L3_ADDR[17:0])—Output

Following are the state meaning and timing comments for the L3 address output signals. For the MPC7457 there is one more output signal (L3_ADDR[18:0]).

State Meaning Asserted/Negated—Represents the address of the data to be

transferred to the L3 cache. The L3 address bus is configured with

bit 0 as the least-significant bit.

Timing Comments Assertion/Negation—Driven valid by the MPC7451 during read and

write operations; driven with static data when the L3 cache memory

is not being accessed.

8.4.1.2 L3 Data (L3_DATA[0:63])

The L3 data bus (L3_DATA[0:63]) consists of 64 signals that are both input and output on the MPC7451. The L3_DATA[0:63] are tristated during system reset. These L3 cache signals are not present on the MPC7441 or the MPC7445.

8.4.1.2.1 L3 Data (L3_DATA[0:63])—Output

Following are the state meaning and timing comments for the L3 data output signals.

State Meaning Asserted/Negated—Represents the state of data during a data write

transaction. Data is always transferred in full double words.

Timing Comments Assertion/Negation—Driven valid by MPC7451 during write

operations; driven with static data when the L3 cache memory is not

being accessed by a read operation.

High Impedance—Occurs for at least one cycle when the MPC7451

transitions between read and write operations to the L3 cache

memory.

8.4.1.2.2 L3 Data (L3_DATA[0:63])—Input

Following are the state meaning and timing comments for the L3 data input signals.

State Meaning

Asserted/Negated—Represents the state of data during a data read transaction. Data is always transferred in full double words.

Each transaction is split up into four 2-byte data lanes. For DDR SRAM, each data lane is synchronized to the SRAM-supplied clock connected to the corresponding L3_ECHO_CLK signal. For PB2 and late-write SRAM (which do not provide a return clock), the external SRAM supplies data in 4-byte groups synchronized to a feedback loop. Two data lanes are synchronized by a loop from L3_ECHO_CLK[1] to L3_ECHO_CLK[0], and the other two data lanes are synchronized by a loop from L3_ECHO_CLK[3] to

L3 ECHO CLK[2].

Timing Comments Assertion/Negation—Driven valid by L3 cache memory during read

operations.

8.4.1.3 L3 Data Parity (L3_DP[0:7])

The eight data bus parity (L3_DP[0:7]) signals on the MPC7451 are both output and input signals. These L3 cache signals are not present on the MPC7441 or the MPC7445.

8.4.1.3.1 L3 Data Parity (L3_DP[0:7])—Output

Following are the state meaning and timing comments for the L3 data parity signals as outputs.

State Meaning Asserted/Negated—Represents odd parity for each of the 8 bytes of

L3 cache data during write transactions. Odd parity means that an odd number of bits, including the parity bit, are driven high. L3_DP0 is associated with bits 0–7 (byte lane 0) of the L3_DATA bus.

Timing Comments Assertion/Negation—The same as L3 DATA[0:63].

High Impedance—The same as L3_DATA[0:63].

8.4.1.3.2 L3 Data Parity (L3_DP[0:7])—Input

Following are the state meaning and timing comments for the L3 data parity signals as inputs.

State Meaning Asserted/Negated—Represents odd parity for each byte of L3 cache

read data.

Timing Comments Assertion/Negation—Same as L3_DATA[0:63].

8.4.2 L3 Cache Clock/Control

The following sections describe the L3 clock and control signals. These L3 cache signals are not present on the MPC7441 or the MPC7445.

8.4.2.1 L3 Clock (L3_CLK[0:1])—Output

Following are the state meaning and timing comments for the L3_CLK[0:1] signals.

State Meaning Asserted/Negated—Clock output for L3 cache memory devices.

Timing Comments Assertion/Negation—Refer to the MPC7451 RISC Microprocessor

Hardware Specifications for timing comments.

8.4.2.2 L3 Clock Synchronization (L3_ECHO_CLK[0:3])

The four L3 clock synchronization (L3_ECHO_CLK[0:3]) signals on the MPC7451 are both input and output signals depending on the type of SRAM used.

8.4.2.2.1 L3 Clock Synchronization (L3_ECHO_CLK[1,3])—Output

With PB2 and late-write SRAM, L3_ECHO_CLK[1] and L3_ECHO_CLK[3] are used as output signals. Following are the state meaning and timing comments for the L3_ECHO_CLK[1,3] signals. Note that L3_ECHO_CLK[0,2] are inputs only and never outputs.

State Meaning Asserted/Negated—Clock outputs for read data synchronization.

One signal is provided for each external SRAM.

Timing Comments Assertion/Negation—Occur synchronously with the L3_CLK[0:1].

Refer to the MPC7451 RISC Microprocessor Hardware

Specifications.

8.4.2.2.2 L3 Clock Synchronization (L3_ECHO_CLK[0:3])—Input

All four (L3_ECHO_CLK[0:3]) signals are used as inputs with MSUG2 DDR SRAM. For MSUG2 DDR, L3_ECHO_CLK[0:1] must be paired with the SRAM providing L3_DATA[0:31]/L3_DP[0:3], and L3_ECHO_CLK[2:3] is connected to the to SRAM providing L3_DATA[32:63]/L3_DP[4:7]. With PB2 and late-write SRAM, L3_ECHO_CLK[0] and L3_ECHO_CLK[2] are used as input signals. Following are the state meaning and timing comments for the L3_ECHO_CLK[0:3] signals.

State Meaning Asserted/Negated—Clock inputs for read data synchronization. One

pair of signals is provided for each external SRAM with MSUG2 DDR SRAM, one signal is provided for external SRAM with PB2

and late-write SRAM.

Timing Comments Assertion/Negation—Occurs asynchronously with the

L3_CLK[0:1] and with each SRAM. Refer to the MPC7451 RISC

Microprocessor Hardware Specifications.

8.4.2.3 L3 Control (L3_CNTRL[0:1])

The L3_CNTRL[0:1] signals can have various functionality depending on the type of SRAM. Table 8-7 provides a summary of how the L3_CNTRL[0:1] signals function.

L3CR[L3RT] L3 CNTRL0 L3 CNTRL1 L3 SRAM Type setting MUGS2 DDR SRAM Load new address (L3ADS) Write operation ($\overline{L3WE}$) 00 Chip enable (L3CE) Write operation (L3WE) 01 Late-write SRAM 10 Reserved Chip enable (L3CE) Write operation (L3WE) 11 PB2 SRAM

Table 8-7. Function of L3_CNTL[0:1] Signal

For further details on timing for: DDR SRAM refer to Section 3.7.9.1, "MSUG2 DDR Interface Timing," late-write SRAM refer to Section 3.7.9.2, "Late-Write SRAM Timing," and PB2 SRAM refer to Section 3.7.9.3, "Pipelined Burst SRAM."

8.4.2.3.1 L3 Control (L3 CNTL0)—Output

Following are the state meaning and timing comments for the $\overline{\text{L3_CNTL0}}$ signal.

Non-Protocol Signal Descriptions

State Meaning Asserted/Negated—For DDR SRAM, this indicates to load a new

address. For PB2 and late-write SRAM, this indicates to enable the

SRAM.

Timing Comments Assertion/Negation—Occurs synchronously with L3_CLK[0:1].

8.4.2.3.2 L3 Control (L3_CNTL1)—Output

Following are the state meaning and timing comments for the $\overline{L3}$ _CNTL1 signal.

State Meaning Asserted/Negated—For DDR SRAM, PB2, and late-write SRAM

this indicates that a write operation is occurring.

Timing Comments Assertion/Negation—Occurs synchronously with L3_CLK[0:1].

8.4.2.4 L3 Voltage Select (L3_VSEL)—Input

The MPC7451 provides several I/O voltages to support both compatibility with existing systems and migration to future systems. The voltage values on L3VSEL before and after HRESET negation represent a 2-bit value that is stored for internal use only in a register called 13vsel. The L3VSEL signal is sampled during HRESET assertion and the value is written to 13vsel[0]. When the L3VSEL signal is sampled after HRESET negation, the L3VSEL value is written to 13vsel[1].

The bus voltage is selected as shown in Table 8-8 for all main bus and utility signals:

Table 8-8. Signal Voltage Selections

l3vsel[0–1] Value	Signal Voltage
00	1.8V
01	2.5V
10	1.5V
11	2.5V

State Meaning Assertion/Negation—Selects the high voltage level for all L3

interface signals. See the MPC7451 RISC Microprocessor

Hardware Specifications for more information.

Note that this input contains an internal pull-up resistor to ensure that an unterminated input appears as a high signal level to the test logic.

Timing Comments Assertion/Negation—Must remain asserted or negated during

normal operation.

8.4.3 Interrupts/Reset Signals

Most system status signals are input signals that indicate when exceptions are received, when checkstop conditions have occurred, and when the MPC7451 must be reset. The MPC7451 generates the output signal CKSTP_OUT when it detects a checkstop condition. For a detailed description of these signals, see Section 9.9, "Reset, Interrupt, Checkstop, and Power Management Signal Interactions."

8.4.3.1 Interrupt (INT)—Input

The interrupt ($\overline{\text{INT}}$) signal is an input signal on the MPC7451. Following are the state meaning and timing comments for the $\overline{\text{INT}}$ signal.

State Meaning Asserted—Indicates that the MPC7451 should take an external

interrupt if enabled in the MSR. Refer to Chapter 4, "Exceptions," for more information on interrupt operation and interrupt vector

assignments.

Negated—Indicates that the interrupt is not being requested.

Timing Comments Assertion—May occur at any time asynchronously to SYSCLK; the

INT input is level-sensitive.

Negation—Must not occur until after the interrupt is taken.

8.4.3.2 System Management Interrupt (SMI)—Input

The system management interrupt (\overline{SMI}) signal is an input signal on the MPC7451. Following are the state meaning and timing comments for the \overline{SMI} signal.

State Meaning Asserted—Indicates that the MPC7451 should take a system

management interrupt if enabled in the MSR. Refer to Chapter 4, "Exceptions," for more information on interrupt operation and

interrupt vector assignments.

Negated—Indicates that the interrupt is not being requested.

Timing Comments Assertion—May occur at any time asynchronously to SYSCLK; The

SMI input is level-sensitive.

Negation—Must not occur until after the interrupt is taken.

8.4.3.3 Machine Check (MCP)—Input

The machine check (\overline{MCP}) signal is an input signal on the MPC7451. Following are the state meaning and timing comments for the \overline{MCP} signal.

State Meaning Asserted—Indicates that the MPC7451 should initiate a machine

check interrupt or enter the checkstop state as directed by the MSR.

Non-Protocol Signal Descriptions

Negated—Indicates that machine check handling is not being

requested.

Timing Comments Assertion—May occur at any time asynchronously to SYSCLK; the

MCP input is negative edge sensitive.

Negation—May occur any time after the minimum \overline{MCP} pulse width

of two bus clocks has been met; see the MPC7451 RISC

Microprocessor Hardware Specifications.

8.4.3.4 Reset Signals

There are two reset signals on the MPC7451—hard reset ($\overline{\text{HRESET}}$) and soft reset ($\overline{\text{SRESET}}$) and they are described in the following subsections.

8.4.3.4.1 Soft Reset (SRESET)—Input

The soft reset input provides a "warm" reset capability. It functions as a non-maskable interrupt. Following are the state meaning and timing comments for the SRESET signal.

State Meaning Asserted—Initiates processing for a reset exception as described in

Section 4.6.1, "System Reset Exception (0x00100)."

Negated—Indicates that normal operation should proceed. See

Section 9.9.1, "Reset Inputs."

Timing Comments Assertion—May occur at any time and may be asserted

asynchronously to the MPC7451 input clock SYSCLK. The

SRESET input is negative edge sensitive.

Negation—May be negated two bus cycles after assertion.

8.4.3.4.2 Hard Reset (HRESET)—Input

The hard reset (HRESET) signal must be used at power-on to properly reset the processor. The hard reset sequence includes the hardware initialization of the MPC7451's circuitry. Following are the state meaning and timing comments for the HRESET signal.

State Meaning Asserted—Initiates a complete hard reset operation when this input

transitions from negated to asserted. Causes a reset exception as described in Section 4.6.1, "System Reset Exception (0x00100)." During assertion output drivers are released to high impedance and

the MPC7451 is held in an initialized state.

Negated—Indicates that normal operation should proceed as defined

by Section 4.6.1, "System Reset Exception (0x00100)."

Timing Comments Assertion—May occur at any time and may be asserted

asynchronously to the MPC7451 input clock SYSCLK; must be held asserted for a minimum of 255 clock cycles after the PLL lock time

has been met. Refer to the MPC7451 RISC Microprocessor Hardware Specifications for further timing comments.

Negation—May occur any time after the minimum reset pulse width has been met.

8.4.3.5 Checkstop Input (CKSTP_IN)—Input

Following are the state meaning and timing comments for the CKSTP_IN signal.

State Meaning Asserted—Indicates that the MPC7451 must terminate operation by

internally gating off all clocks and releasing all outputs (except CKSTP_OUT) to the high-impedance state. Once CKSTP_IN has been asserted, it must remain asserted until the system has been reset.

CKSTP IN is not maskable.

Negated—Indicates that normal operation should proceed. See

Section 9.9.3, "Checkstops."

Timing Comments Assertion—May occur at any time and may be asserted

asynchronously to the input clocks.

Negation—May occur any time after the CKSTP_OUT output signal

has been asserted.

8.4.3.6 Checkstop Output (CKSTP_OUT)—Output

Note that the CKSTP_OUT signal is an open-drain type output and requires an external pull-up resistor (for example, $10 \text{ k}\Omega$ to V_{DD}) to assure proper negation. Following are the state meaning and timing comments for the CKSTP_OUT signal.

State Meaning Asserted—Indicates that the MPC7451 has detected a checkstop

condition and has ceased operation.

Negated—Indicates that the MPC7451 is operating normally.

See Section 9.9.3, "Checkstops."

Timing Comments Assertion—May occur at any time and may be asserted

asynchronously to the MPC7451 input clocks.

High Impedance—Occurs upon assertion of HRESET.

8.4.4 Processor Status/Control Signals

Processor status signals indicate the state of the processor. This includes the time base enable signal and machine quiesce control signals.

8.4.4.1 Timebase Enable (TBEN)—Input

The timebase enable (TBEN) signal is an input signal on the MPC7451. Following are the state meaning and timing comments for the TBEN signal. Note that in addition to the assertion of the TBEN signal, HID0[TBEN] must also be set in order for the time base and decrementer to operate.

State Meaning Asserted—Indicates that the timebase and decrementer should

continue clocking. This signal functions as a count enable control for

the timebase and decrementer counter.

Negated—Indicates that the timebase and decrementer should stop

clocking.

Timing Comments Assertion/Negation—May occur at any time asynchronously to

SYSCLK

8.4.4.2 Quiescent Request (QREQ)—Output

The quiescent request (\overline{QREQ}) signal is an output signal on the MPC7451. See Chapter 10, "Power and Thermal Management," for more information about the power management modes of the MPC7451. Following are the state meaning and timing comments for the \overline{QREQ} signal.

State Meaning Asserted—Indicates that the MPC7451 is requesting all bus activity

to terminate or pause so that it may enter a quiescent (low-power nap or sleep) state. Once in this state, the MPC7451 stops snooping

further bus activity.

Negated—Indicates that the MPC7451 is not requesting to enter nap

or sleep mode.

Timing Comments Assertion/Negation—May occur on any cycle. QREQ remains

asserted for the duration of the nap or sleep mode.

8.4.4.3 Quiescent Acknowledge (QACK)—Input

The quiescent acknowledge (\overline{QACK}) signal is an input signal on the MPC7451. See Chapter 10, "Power and Thermal Management," for more information about the power management modes of the MPC7451. Following are the state meaning and timing comments for the \overline{QACK} signal.

State Meaning Asserted—Indicates that all bus activity has terminated or paused

and that the MPC7451 may enter nap or sleep mode.

Negated—Indicates that the MPC7451 may not enter nap or sleep mode or that it must return to doze mode from nap mode in order to

snoop.

Timing Comments

Assertion/Negation—May occur on any cycle following the assertion of QREQ; 20 processor cycles after QACK assertion, a QACK negation for at least eight cycles ensures that the MPC7451 has returned to doze mode from nap mode. Refer to Figure 10-1 for a state diagram of the power states.

8.4.4.4 Bus Voltage Select (BVSEL)—Input

The MPC7451 provides several I/O voltages to support both compatibility with existing systems and migration to future systems. The voltage values on BVSEL before and after HRESET negation represent a 2-bit value. The BVSEL signal is sampled during HRESET assertion and the value is written to vsel[0]. When the BVSEL signal is sampled after HRESET negation, the BVSEL value is written to vsel[1].

The bus voltage is selected as follows for all main bus and utility signals (for all signals except L3 interface signals):

vsel[0:1] Value	Signal Voltage
00	1.8V
01	2.5V
10	N/A ¹
11	2.5V

Table 8-9. Signal Voltage Selections

See the MPC7451 RISC Microprocessor Hardware Specifications for more information on the BVSEL signal, which controls these I/O voltage options. Following are the state meaning and timing comments for the BVSEL signal.

State Meaning

Asserted—Sampled at HRESET negation to select bit 0 of bus voltage select.

Negated—Sampled after HRESET negation to select bit 1 of bus voltage select.

Timing Comments

Assertion/Negation—Must remain asserted or negated during normal operation. The following selections are available:

Note that this input contains an internal pull-up resistor to ensure that an unterminated input appears as a high signal level to the test logic.

Not applicable; 1.5V is not supported for the system bus

8.4.4.5 Bus Mode Select (BMODE[0:1])

The BMODE[0:1] signals are used during HRESET assertion to select the bus interface mode. They are also sampled after HRESET negation to configure the MPC7451's address bus driven mode and processor identification.

Table 8-10 shows the configuration settings for $\overline{BMODE[0:1]}$.

Table 8-10. BMODE Configuration

Sigi	nals		T Negation alues)	Bus Mode	After HRESET Negation	
BMODE0	BMODE1	BMODE0	BMODE1	Bus Mode	ABD Mode Selected?	Processor ID
0	0	1	1	Reserved	Y	1
HRESET	0	1	1	Reserved	N	1
¬HRESET 1	0	0	1	Reserved	Y	1
1	0	0	1	Reserved	N	1
0	HRESET	1	1	Reserved	Y	0
HRESET	HRESET	1	1	Reserved	N	0
¬HRESET	HRESET	0	1	Reserved	Y	0
1	HRESET	0	1	Reserved	N	0
0	¬HRESET	1	0	MPX	Y	1
HRESET	¬HRESET	1	0	MPX	N	1
¬HRESET	¬HRESET	0	0	60x	Y	1
1	¬HRESET	0	0	60x	N	1
0	1	1	0	MPX	Y	0
HRESET	1	1	0	MPX	N	0
¬HRESET	1	0	0	60x	Y	0
1	1	0	0	60x	N	0

¹ ¬HRESET is the inverse of HRESET.

8.4.4.5.1 Bus Selection Mode (BMODE0)—Input During HRESET

If the BMODE0 input signal is sampled asserted at HRESET negation, the MPX bus mode will be selected. However if the BMODE0 input signal is negated at HRESET negation, the 60x bus mode is selected.

Following are the state meaning and timing comments for the BMODE0 signals during HRESET.

State Meaning

Asserted—Sampled at HRESET negation to select the bus mode. If BMODE0 is asserted at HRESET negation, MPX bus mode is

selected. The state of $\overline{BMODE0}$ sampled at \overline{HRESET} negation is stored and readable from the BMODE0 bit in MSSCR0. The state of MSSCR0[BMODE] is active high, meaning that if $\overline{BMODE0}$ is detected as asserted at the negation of \overline{HRESET} , MSSCR0[BMODE] = 1. Section 9.2, "MPX Bus Protocol," describes the MPX bus mode operation on the MPC7451.

Negated—If BMODE0 is detected as negated at the negation of HRESET, 60x bus mode is selected. Additionally, if BMODE0 remains negated after HRESET negation (in MPX bus mode), then

the address bus driven mode is not selected.

Timing Comments Assertion/Negation—May be tied high to select 60x bus interface

operation; may be tied to HRESET to select MPX bus interface operation (without address bus driven mode); may be tied low to

select MPX bus plus address bus driven mode.

8.4.4.5.2 Address Bus Driven Mode (BMODE0)—Input After HRESET

When the BMODE0 input signal is sampled asserted after HRESET is negated, then address bus driven mode is selected. If BMODE0 is detected negated after HRESET is negated, then normal address bus driving mode (address bus not always driven) is selected.

This mode modifies the time that the address and attributes signals are actively driven. The address bus driven mode is stored and readable from the MSSCR0[ABD] bit. For MPX bus mode, see Section 9.3.2.1, "Address Bus Driven Mode," for more information and for 60x bus mode see Section 9.6.2.1, "60x Address Bus Driven Mode."

Following are the state meaning and timing comments for the BMODE0 signal.

State Meaning

Asserted—Sampled after HRESET negation, the assertion of BMODE0 selects address bus driven mode. Address bus grant driven mode causes the MPC7451 to drive the address bus during every cycle after a qualified bus grant is sampled, and is independent of whether the MPC7451 has a bus transaction to run or not.

Negated—If $\overline{BMODE0}$ is negated after the negation of \overline{HRESET} , then the address bus driven mode is not selected. The MPC7451 drives the address bus from \overline{TS} through \overline{AACK} .

Timing Comments Assertion/Negation—

- -May be tied low to indicate a value of 1 on bit 0 (most significant bit) of the bus mode and address bus driven mode.
- -May be tied to HRESET to indicate a value of 1 on bit 0 of the bus mode and normal address drive mode.
- -May be tied to the inverse of HRESET to indicate a value of 0 on bit 0 of the bus mode and address bus driven mode.

-May be tied high to indicate a value of 0 on bit 0 of the bus mode and normal address drive mode.

Bus Selection Mode (BMODE1)—Input During HRESET 8.4.4.5.3

The BMODE1 signal is an input signal on the MPC7451. It must be sampled negated during HRESET negation for a bus mode to be selected.

State Meaning

Asserted—If BMODE1 is detected as asserted at the negation of HRESET, reserved bus mode is selected. This is for factory use only.

Negated—If BMODE1 is detected as negated at the negation of HRESET, bus selection is enabled. Depending on the setting of BMODEO, the MPC7451 will function in either MPX bus or 60x bus mode.

Timing Comments Assertion/Negation—

- –May not be tied low.
- -May not be tied to HRESET.
- -May be tied to the inverse of \overline{HRESET} to indicate a value of 0 on bit 1 of the bus mode and that this MPC7451 ID is 1.
- -May be tied high to indicate a value of 0 on bit 1 of the bus mode and that this MPC7451 ID is 0.

Bus Selection Mode (BMODE1)—Input After HRESET 8.4.4.5.4

When the BMODE1 input signal is sampled asserted after HRESET is negated, the ID bit in the MSSCR0 can be used to denote one processor as the master in a multiprocessor system. Most multiprocessor systems accomplish this through software and do not need the ID bit.

State Meaning

Asserted—If BMODE1 is detected as asserted after HRESET

negation, MSSCR0[ID] (bit 26) will be set.

Negated—If BMODE1 is detected as negated after HRESET

negation, MSSCR0[ID] (bit 26) will not be set.

Timing Comments Assertion/Negation—

- –May not be tied low.
- -May be tied high to indicate a value of 0 on bit 1 of the bus mode and that this MPC7451 ID is 0.
- -May not be tied to HRESET.
- -May be tied to the inverse of $\overline{\text{HRESET}}$ to indicate a value of 0 on bit 1 of the bus mode and that this MPC7451 ID is 1.

8.4.4.6 Performance Monitor In (PMON_IN)—Input

The enhanced mode (PMON_IN) signal is an input signal on the MPC7451. Following are the state meaning and timing comments for the PMON_IN signal.

State Meaning Asserted—Indicates that the performance monitor will log a

performance monitor pin event, as described in PMC1, bit 7 in Table 11-9 (an event will only be logged if this event is enabled in

the performance monitor control registers).

Negated— Indicates that the performance monitor will not log a

performance monitor pin event.

Timing Comments Assertion— May occur at any time asynchronously to SYSCLK; it

is falling-edge activated.

Negation— May occur at any time after the minimum PMON_IN

pulse width of two bus clocks has been met.

8.4.4.7 Performance Monitor Out (PMON_OUT)—Output

The enhanced mode (PMON_OUT) signal is an output signal on the MPC7451. Following are the state meaning and timing comments for the PMON_OUT signal.

State Meaning Asserted—Indicates that the performance monitor threshold or

negative counter condition has been reached.

Negated—Indicates that the performance monitor is either not active or the programmed threshold or negative counter condition has not

been reached.

Timing Comments Assertion—May occur at any time. Note that this pin is not affected

by MMCR0[5].

8.4.5 Clock Control Signals

The MPC7451 clock signal inputs determine the system clock frequency and provide a flexible clocking scheme that allows the processor to operate at an integer multiple of the system clock frequency.

Refer to the *MPC7451 RISC Microprocessor Hardware Specifications* for the exact timing relationships of the clock signals and other signals.

8.4.5.1 System Clock (SYSCLK)—Input

The MPC7451 requires a single system clock (SYSCLK) input. This input sets the frequency of operation for the bus interface. Internally, the MPC7451 uses a phase-locked loop (PLL) circuit to generate a master clock for all the CPU circuitry (including the bus interface circuitry) which is phase-locked to the SYSCLK input. The master clock may be set to an integer or half-integer multiple of the SYSCLK frequency as defined in the

Non-Protocol Signal Descriptions

MPC7451 hardware specification, allowing the CPU core to operate at an equal or greater frequency than the bus interface.

Following are the state meaning and timing comments for the SYSCLK signals.

State Meaning Asserted/Negated—The SYSCLK input is the primary clock input

for the MPC7451 and represents the bus clock frequency for

MPC7451 bus operation. Internally, the MPC7451 may be operating at an integer or half-integer multiple of the bus clock frequency.

Timing Comments Duty cycle—Refer to the MPC7451 RISC Microprocessor

Hardware Specifications for timing comments and supported ratios.

Loose duty cycle is allowed.

SYSCLK is used as the frequency reference for the internal PLL clock generator and must not be suspended or varied during normal

operation to ensure proper PLL operation.

8.4.5.2 PLL Configuration (PLL_CFG[0:4])—Input

The PLL (phase-locked loop) is configured by the PLL_CFG[0:4] signals. For a given SYSCLK (bus) frequency, the PLL configuration signals set the internal CPU frequency of operation. See the *MPC7451 RISC Microprocessor Hardware Specifications* for PLL configuration information.

Following are the state meaning and timing comments for the PLL_CFG[0:4] signals.

State Meaning Asserted/Negated—Configure the operation of the PLL and the

internal processor clock frequency. Settings are based on the desired

bus frequency and internal frequency of operation.

Timing Comments Assertion/Negation—Must remain stable during operation; should

only be changed during the assertion of HRESET or during sleep mode. These bits may be read through the PC[0:4] bits in the HID1

register.

8.4.5.3 Extension Qualifier (EXT_QUAL)—Input

The extension qualifier (EXT_QUAL) signal is an input signal on the MPC7451. Following are the state meaning and timing comments for the EXT_QUAL signal.

State Meaning Asserted/Negated—Provides a PLL bypass mode for the system

clock. Refer to the MPC7451 RISC Microprocessor Hardware

Specifications for more information.

Timing Comments Assertion/Negation—Must be set low by the system during reset and

normal operation.

8.4.5.4 Clock Out (CLK_OUT)—Output

The clock out (CLK_OUT) signal is an output signal (output-only) on the MPC7451. Following are the state meaning and timing comments for the CLK_OUT signal.

State Meaning Asserted/Negated—Provides a PLL clock output for PLL testing and

monitoring. The configuration of the HID1[ECLK] and

HID1[BCLK] bits determines whether the CLK_OUT signal clocks at the processor clock frequency, the bus clock frequency, or half of

the bus clock frequency. See Table 2-7 for the HID1 register configuration of the CLK_OUT signal. The CLK_OUT signal defaults to a high-impedance state following the assertion of HRESET. The CLK_OUT signal is provided for testing only.

Timing Comments Assertion/Negation—During normal operation, CLK_OUT is

driven as specified by HID1(BCLK) and HID1(ECLK).

8.4.6 IEEE 1149.1a-1993 (JTAG) Interface Description

The MPC7451 has five dedicated JTAG signals which are described in Table 8-11. The test data input (TDI) and test data output (TDO) scan ports are used to scan instructions as well as data into the various scan registers for JTAG operations. The scan operation is controlled by the test access port (TAP) controller which in turn is controlled by the test mode select (TMS) input sequence. The scan data is latched in at the rising edge of test clock (TCK).

Signal Name	Input/Output	Weak Pull-up Provided	IEEE 1149.1a Function
TCK	Input	No	Scan clock
TDI	Input	Yes	Serial scan input signal
TDO	Output	No	Serial scan output signal
TMS	Input	Yes	TAP controller mode signal
TRST	Input	Yes	TAP controller reset

Table 8-11. IEEE Interface Pin Descriptions

Test reset (\overline{TRST}) is an optional JTAG signal which is used in the MPC7451 to reset the TAP controller asynchronously. The \overline{TRST} signal assures that the JTAG logic does not interfere with the normal operation of the device. It is recommended that \overline{TRST} be asserted and negated coincident with the assertion of the \overline{HRESET} signal.

These signals are not used during normal operation. TMS, TDI, and TRST have internal pull-up resistors provided; TCK does not. For normal operation, TMS and TDI may be left unconnected, and TCK must be set high or low. TRST must be asserted sometime during power-up for JTAG logic initialization. Note that if TRST is tied low, unnecessary power is consumed.

8.4.6.1 JTAG Test Clock (TCK)—Input

The JTAG test clock (TCK) signal is an input on the MPC7451. Following is the state meaning for the TCK input signal.

State Meaning

Asserted/Negated—This input should be driven by a free-running clock signal. Input signals to the test access port are clocked-in on the rising edge of TCK. Changes to the test access port output signals occur on the falling edge of TCK. The test logic allows TCK to be stopped.

8.4.6.2 JTAG Test Data Input (TDI)—Input

Following is the state meaning for the TDI input signal.

State Meaning

Asserted/Negated—The value presented on this signal on the rising edge of TCK is clocked into the selected JTAG test instruction or data register.

Note that this input contains an internal pull-up resistor to ensure that an unterminated input appears as a high signal level to the test logic.

8.4.6.3 JTAG Test Data Output (TDO)—Output

The JTAG test data output signal is an output on the MPC7451. Following is the state meaning for the TDO output signal.

State Meaning

Asserted/Negated—The contents of the selected internal instruction or data register are shifted out onto this signal on the falling edge of TCK. The TDO signal remains in a high-impedance state except when scanning of data is in progress.

8.4.6.4 JTAG Test Mode Select (TMS)—Input

The test mode select (TMS) signal is an input on the MPC7451. Following is the state meaning for the TMS input signal.

State Meaning

Asserted/Negated—This signal is decoded by the internal JTAG TAP controller to distinguish the primary operation of the test support circuitry.

Note that this input contains an internal pull-up resistor to ensure that an unterminated input appears as a high signal level to the test logic.

8.4.6.5 JTAG Test Reset (TRST)—Input

The test reset (TRST) signal is an input on the MPC7451. Following is the state meaning for the \overline{TRST} input signal.

State Meaning

Asserted—This input causes asynchronous initialization of the internal JTAG test access port controller. Note that the signal must be asserted during the assertion of HRESET in order to properly initialize the JTAG test access port. The TRST signal must be asserted to properly initialize the boundary scan chain. This may be accomplished by connecting it to HRESET, using logic to OR any external JTAG TRST drivers.

Negated—Indicates normal operation.

Note that this input contains an internal pull-up resistor to ensure that an unterminated input appears as a high signal level (negated) to the test logic.

8.4.7 Configuration Signals Sampled at Reset

Table 8-12 contains a description of the signals sampled for configuration at the negation of $\overline{\text{HRESET}}$. Note that throughout this manual, the reset configuration signals are described as being sampled at the negation of reset. However, the reset configuration signals are actually sampled 3 clock cycles before the negation of $\overline{\text{HRESET}}$. For more information about the timing requirements of these configuration signals relative to the negation of the reset signals, refer to the *MPC7451 RISC Microprocessor Hardware Specifications*.

The values on these signals during reset are interpreted to be logic one or zero, regardless of whether the signal name is defined as active-low. The BVSEL and L3_VSEL signals have internal pull-up resistors so that if the signals are not driven, the default value is high (a one), as shown in the table. Please refer to the *MPC7451 RISC Microprocessor Hardware Specifications* for information about the required drive strength to override these internal resistors. The PLL_CFG[0:4], and BMODE[0:1] signals do not have pull-up resistors and must be driven high or low during the reset period.

Signal Name(s)	Default	State Meaning
BMODE[0:1]	Must be driven	These two signals select the bus mode, and configure address bus driven mode and the processor identification. See Table 8-10 for BMODE configuration settings.
PLL_CFG[0:4]	Must be driven	These four signals select the clock frequency ratios used by the PLL of the MPC7451. The MPC7451 RISC Microprocessor Hardware Specifications lists the supported settings and provides more detailed information on the clock frequencies.
BVSEL	1	This signal configures the bus voltage.
L3_VSEL 1	1	This signal configures the L3 cache bus voltage.

Table 8-12. MPC7451 Reset Configuration Signals

Note that the L3 cache is not supported on the MPC7441 and the MPC7445.

8.4.8 Power and Ground Signals

The MPC7451 provides the following signal connections for power and ground:

- V_{DD}—Supply voltage connection for the processor core
- VDD_SENSE—On the MPC7447A, these are internally connected to V_{DD} and are intended to allow an external device to detect the processor core voltage level present inside the device package. If unused, they must be connected directly to V_{DD} or left unconnected.
- OV_{DD}—Supply voltage connection for the system interface drivers
- OVDD_SENSE—On the MPC7447A, these are internally connected to V_{DD} and are intended to allow an external device to detect the processor core voltage level present inside the device package. If unused, they must be connected directly to V_{DD} or left unconnected.
- GV_{DD} —Supply voltage connection for the L3 cache interface drivers. These power supply signals are isolated from the V_{DD} and OV_{DD} power supply signals.
- AV_{DD}—Power signal provides power to the clock generation phase-locked loop. See the *MPC7451 RISC Microprocessor Hardware Specifications* for information on how to use this signal.
- GND—Connection for grounding the MPC7451
- GND_SENSE—On the MPC7447A, these are internally connected to GND and are intended to allow an external device to detect the processor ground voltage level present inside the device package. If unused, they must be connected directly to GND or left unconnected.

See the *MPC7451 RISC Microprocessor Hardware Specifications* for detailed electrical and mechanical information for each signal.

Chapter 9 System Interface Operation

This chapter describes the MPC7451 microprocessor bus interface and its operation. It shows how the MPC7451 signals, defined in Chapter 8, "Signal Descriptions," interact to perform address and data transfers.

9.1 MPC7451 System Interface Overview

The MPC7451 supports two interface protocols—MPX bus protocol and a subset of the 60x bus protocol. Note that although the 60x bus protocol is implemented by the MPC603e, MPC604e, MPC740, and MPC750 processors, it is referred to as the 60x bus interface. The MPX bus protocol is derived from the 60x bus protocol. The MPX bus interface includes several additional features that provide higher memory bandwidth than the 60x bus and more efficient use of the system bus in a multiprocessing environment.

The MPC7451 bus interface includes a 64-bit data bus with 8 bits of data parity, a 36-bit address bus with 5 bits of address parity, and additional control signals to allow for unique system level optimizations.

The bus interface protocol is configured using the BMODE0 configuration signal at reset. If BMODE0 is asserted at the negation of HRESET, the MPC7451 uses the MPX bus protocol; if BMODE0 is negated during the negation of HRESET, the MPC7451 uses a limited subset of the 60x bus protocol. Note that the inverse state of BMODE[0:1] at the negation of HRESET is saved in MSSCR0[BMODE].

9.1.1 MPC7451 Bus Operation Features

The MPC7451 has a separate address and data bus, each with its own set of arbitration and control signals. This allows for decoupling the data tenure from the address tenure of a transaction and provides for a wide range of system-bus implementations including:

- Nonpipelined bus operation
- Pipelined bus operation
- Split transaction operation

The MPC7451 supports only the normal memory-mapped address segments defined in the PowerPC architecture. Access to direct store segments results in a DSI exception.

9.1.1.1 MPX Bus Features

The MPX bus has the following features:

- Extended 36-bit address bus plus 5 bits of odd parity (41 bits total)
- 64-bit data bus plus 8 bits of odd parity (72 bits total); a 32-bit data bus mode is not supported
- Support for a four-state (MESI) cache coherence protocol
- On-chip snooping to maintain L1 data cache, L2, and L3 cache coherency for multiprocessing applications and DMA environments
- Support for address-only transfers (useful for a variety of broadcast operations in multiprocessor applications)
- Address pipelining
- Support for up to 16 out-of-order transactions using four data transaction index (DTI[0:3]) signals
- Full data streaming
- Support for data intervention in multiprocessor systems

9.1.1.2 60x Bus Features

The following list summarizes the 60x bus interface features:

- Extended 36-bit address bus plus 5 bits of odd parity (41 bits total)
- 64-bit data bus plus 8 bits of odd parity (72 bits total); a 32-bit data bus mode is not supported
- Support for a four-state (MESI) cache coherence protocol
- On-chip snooping to maintain L1 data cache, L2, and L3 cache coherency for multiprocessing applications and DMA environments
- Support for address-only transfers (useful for a variety of broadcast operations in multiprocessor applications)
- Address pipelining
- Support for up to 16 outstanding transactions. No re-ordering is supported.

9.1.2 Overview of System Interface Accesses

The system interface includes address register queues, prioritization logic, and a bus control unit. The system interface latches snoop addresses for snooping in the L1 data, L2, and L3 caches, the memory hierarchy address register queues, and the reservation controlled by the Load Word and Reserve Indexed (**Iwarx**) and Store Word Conditional Indexed (**stwcx.**) instructions. Accesses are prioritized with load operations preceding store operations. Note that the L3 cache is not supported on the MPC7441 and the MPC7445.

Instructions are automatically fetched from the memory system into the instruction unit where they are dispatched to the execution units at a peak rate of three instructions per clock. Conversely, load and store instructions explicitly specify the movement of operands to and from the integer, floating-point, and AltiVec register files and the memory system.

When the MPC7451 encounters an instruction or data access, it calculates the effective address and uses the lower-order address bits to check for a hit in the on-chip, 32-Kbyte L1 instruction and data caches. During L1 cache lookup, the instruction and data memory management units (MMUs) use the higher-order address bits to calculate the virtual address, from which they calculate the physical address (real address). The physical address bits are then compared with the corresponding cache tag bits to determine if a cache hit occurred in the L1 instruction or data cache. If the access misses in the corresponding cache, the transaction is sent to L1 load miss queue or the L1 store miss queue. L1 load miss queue transactions are sent to the internal 256-Kbyte L2 cache (512-Kbyte L2 cache for MPC7457) and L3 cache controller simultaneously. Store miss queue transactions are queued up in the L2 cache controller and sent to the L3 cache if necessary. If no match is found in the L2 or L3 cache tags, the physical address is used to access system memory.

In addition to the loads, stores, and instruction fetches, the MPC7451 performs hardware table search operations following TLB misses, L1, L2, and L3 cache castout operations, and cache-line snoop push operations when a modified cache line detects a snoop hit from another bus master.

Figure 9-1 shows a block diagram of the MPC7451, including the address path from the execution units and instruction fetcher through the translation logic to the caches and system interface logic.




Figure 9-1. MPC7451 Microprocessor Block Diagram

The MPC7451 uses separate address and data buses and a variety of control and status signals for performing external reads and writes. The address bus is 36 bits wide and the data bus is 64 bits wide. The interface is synchronous—all MPC7451 inputs are sampled at and all outputs are driven from the rising edge of the bus clock. The processor runs at a multiple of the bus clock speed.

9.1.3 Summary of L1 Instruction and Data Cache Operation

The MPC7451 provides independent L1 instruction and data caches. Each cache is a physically-addressed, 32-Kbyte cache with 8-way set associativity. Both caches consist of 128 sets of 8 cache lines, with 32 consecutive bytes in each cache line. The MPC7451 data cache tags are dual-ported and non-blocking, allowing efficient load/store and snoop operations. The MPC7451 supports a four-state cache coherency protocol that includes Modified (M), Exclusive (E), Shared (S), and Invalid (I) data cache states.

The cache control instructions, **dcbt**, **dcbtst**, **dcbz**, **dcbst**, **dcbf**, **dcba**, **dcbi**, and **icbi**, are intended for the management of the local L1, L2, and L3 caches. The MPC7451 interprets the cache control instructions as if they pertain only to its own caches. These instructions are not intended for managing other caches in the system (except to the extent necessary to maintain coherency). The MPC7451 snoops all global (\overline{GBL} asserted) cache control instruction broadcasts. Execution of the **dcbz** and **dcba** instructions cause a broadcast on the system bus (when M = 1) unless the address cache block is found in the exclusive state in the L1, L2, or L3 cache. The **dcbst**, **dcbf**, **dcbi**, and **icbi** instructions cause a broadcast on the system bus (when M = 1) only if HID1[ABE] is set. Note that the L3 cache is not supported on the MPC7441and the MPC7445.

Because the data cache on the MPC7451 is an on-chip, write-back primary cache, the predominant type of transaction for most applications is burst-read memory operations, followed by burst-write memory operations and single-beat (caching-inhibited or write-through) memory read and write operations. Additionally, there can be address-only operations, variants of the burst and single-beat operations (for example, global memory operations that are snooped and atomic memory operations), and address retry activity (for example, when a snooped read access hits a modified line in the cache).

On a cache miss, cache blocks are filled in one beat of 32 bytes. The burst fill is performed as a critical-double-word-first operation. For the instruction cache, the critical double word is forwarded to the instruction queue as soon as it is available, thus minimizing stalls due to cache fill latency. The instruction cache is not blocked to internal accesses while a load completes, providing for hits under misses. For the data cache, an entire cache block is collected in an accumulator latch before being loaded into the cache. The critical double word is forwarded to the execution units as soon as it is available.

Cache lines are selected for replacement based on a pseudo least-recently-used (PLRU) algorithm. Each time a cache block is accessed, it is tagged as the most recently used way of the set (unless accessed by the AltiVec LRU instructions, see Section 7.1.2.1, "LRU

MPC7451 System Interface Overview

Instructions"). For every hit in the cache or when a new block is reloaded, the PLRU bits for the set are updated. Data cache replacement selection is performed at reload time, not when a miss occurs. However, instruction cache replacement selection occurs when an instruction cache miss is first recognized—that is, the instruction cache replacement target is selected upon a miss and not at reload.

A data cache block fill is caused by a load miss or write-back store miss in the cache. The cache block that corresponds to the missed address is updated by a burst transfer of the data from the L2 cache, L3 cache, or system memory after any necessary coherency actions have completed.

For more information about the interactions of the instruction and data caches and the system interface, see Section 3.8, "System Bus Interface."

9.1.4 L2 Cache Overview

The MPC7451 features an integrated L2 cache that is a unified (containing instruction and data) 256 Kbyte on-chip cache. The MPC7457 has a 512 Kbyte on-chip L2 cache. It is 8-way set associative and organized with 32-byte blocks and two blocks per line. Thus each block shares the same tag, but the valid, modified, and shared bits are independently maintained for each block.

9.1.5 L3 Cache Overview

Similar in architecture to the L2 cache, the MPC7451 provides an on-chip, eight-way set associative tag memory, and a dedicated L3 cache port with support for up to 2 Mbyte of external SRAM. The L3 cache is organized with 2 or 4 blocks (sectors) per line, usually operates in write-back mode, and supports system cache coherency through snooping. Note that the L3 cache is not supported on the MPC7441 and the MPC7445.

The L3 cache receives memory access requests from both the L1 and L2 caches. The L3 accesses are compared to the L3 cache tags and the data or instructions are forwarded from the L3 to the L1 and L2 caches if there is an L3 cache hit, or are forwarded on to the bus interface unit if there is an L3 cache miss or if the address being accessed is from a page marked as caching-inhibited. Burst read accesses that miss in the L3 cache initiate a load operation from the bus interface.

An L1 load or store operation can cause an L3 cache block allocation resulting in the castout of an L3 cache block marked modified to the bus interface. For additional information about the operation of the L3 cache, refer to Section 3.7, "L3 Cache Interface."

9.1.6 Operation of the System Interface

Memory accesses can occur in single-beat (1, 2, 3, 4, and 8 bytes), double-beat (16 bytes), and four-beat (32 bytes) burst data transfers. For memory accesses, the address and data buses are independent to support pipelining and split transactions. The bus interface can pipeline as many as 16 transactions and, in MPX bus mode, supports full out-of-order split-bus transactions. The MPC7451 bursts out of reset in MPX bus mode, fetching eight instructions on the MPX bus at a time.

Access to the system interface is granted through an external arbitration mechanism that allows devices to compete for bus mastership. This arbitration mechanism is flexible, allowing the MPC7451 to be integrated into systems that implement various fairness and bus-parking procedures to avoid arbitration overhead.

Typically, memory accesses are weakly ordered to maximize the efficiency of the bus without sacrificing coherency of the data. The MPC7451 allows load operations to bypass store operations (except when a dependency exists). Because the processor can dynamically optimize run-time ordering of load/store traffic, overall performance is improved.

Note that the synchronize (**sync**) and enforce in-order execution of I/O (**eieio**) instructions can be used to enforce strong ordering.

This is a synchronous interface—all MPC7451 input signals are sampled and output signals are driven on the rising edge of the bus clock cycle (see the *MPC7451 Hardware Specifications* for exact timing information).

9.1.7 Memory Subsystem Control Register (MSSCR0)

The MSSCR0 control register is used to configure many aspects of the memory subsystem and bus protocols for the MPC7451. At power on reset, functions are set to a default; thus the MSSCR0 should be changed if non-default functionality is required. It is a supervisor-only read/write, implementation-specific register accessed as SPR 1014.

MSSCR0 includes parameters that set the maximum number of transactions that a MPC7451 can carry in its data transaction queue, alter how the MPC7451 responds to snoop requests, enable or disable data intervention, indicate when the MPC7451 is operating in the address bus drive mode, and indicate the state of the BMODE[0:1] signals during power-on reset. There are other parameters in MSSCR0 that control L2 cache prefetching and the external L3 cache interface behavior. See Section 2.1.5.3, "Memory Subsystem Control Register (MSSCR0)," for more detailed information about the bits of MSSCR0.

9.1.8 Memory Subsystem Status Register (MSSSR0)

The memory subsystem status register (MSSSR0) acknowledges bus transfer errors and indicates when parity errors are detected in the L2 and L3 caches and the data or address buses. See Section 2.1.5.4, "Memory Subsystem Status Register (MSSSR0)," for more detailed information about the bits of MSSSR0.

9.1.9 Direct-Store Accesses Not Supported

The MPC7451 does not support the extended transfer protocol for accesses to the direct-store storage space. The transfer protocol used for any given access is selected by the T bit in the MMU segment registers; if the T bit is set, the memory access is a direct-store access. Any attempt to access instructions or data in a direct-store segment causes the MPC7451 to take an ISI or DSI exception.

9.1.10 Common Timing Diagram Symbols

The following sections describe how the MPC7451 interfaces operate, providing detailed timing diagrams that illustrate how the signals interact. In the following sections, timing diagrams are used to illustrate the bus protocols. Figure 9-2 provides a legend for symbols and typographic conventions used in the timing diagrams throughout this chapter.




Figure 9-2. Timing Diagram Legend

9.2 MPX Bus Protocol

The MPX bus protocol is based on the 60x bus protocol. It also includes several additional features that allow it to provide higher memory bandwidth than the 60x bus and more efficient utilization of the system bus in a multiprocessing environment.

Memory accesses that use the MPX bus protocol are divided into address and data tenures. Each tenure has three phases—bus arbitration, transfer, and termination. The MPX bus protocol also supports address-only transactions. Note that address and data tenures can overlap, as shown in Figure 9-3.

Figure 9-3 shows that the address and data tenures in the MPX bus protocol are distinct from one another and each tenure consists of three phases—arbitration, transfer, and termination. The separation of the address and data tenures allows advanced bus techniques—such as split-bus transactions, enveloped transactions, and pipelining—to be implemented at the system level in multiprocessor systems (see Section 9.2.1). Figure 9-3 shows a data transfer that consists of 1-, 2-, or 4-beat transfers. Two- and 4-beat burst transfers of 32-byte cache lines require data transfer termination signals for each beat of data.




Figure 9-3. Overlapping Tenures on the MPC7451 Bus for Transfers

The basic functions of the address and data tenures are as follows:

- Address tenure
 - Arbitration: During arbitration, address bus arbitration signals are used to gain mastership of the address bus.
 - Transfer: After the MPC7451 is the address bus master, it transfers the address on the address bus. The address signals and the transfer-attribute signals control the address transfer. The address parity signals ensure the integrity of the address transfer.
 - Termination: After the address transfer, the system signals that the address tenure is complete or that it must be repeated.

MPX Bus Protocol

- Data tenure
 - Arbitration: To begin the data tenure, the MPC7451 arbitrates for mastership of the data bus.
 - Transfer: After the MPC7451 is the data bus master, it samples the data bus for read operations or drives the data bus for write operations. The data parity signals ensure the integrity of the data transfer.
 - Termination: Data termination signals are required after each data beat in a data transfer. Note that in a single-beat transaction, the data termination signals also indicate the end of the tenure, while in burst accesses, the data termination signals apply to individual beats and indicate the end of the tenure only after the final data beat.

Note that most transactions require both an address tenure followed by a data tenure. However, the MPC7451 also supports some address-only and, in the case of data intervention, data-only transactions.

Arbitration for both address and data bus mastership is performed by an external arbiter using the address arbitration signals \overline{BR} , and \overline{BG} , and the data arbitration signal \overline{DBG} . Most arbiter implementations require additional signals to coordinate bus master, slave, and snooping activities.

For more detailed information on the arbitration signals, refer to Section 8.2.5, "Address Bus Arbitration Signals," and Section 8.3.6, "Data Bus Arbitration Signals."

9.2.1 MPX Bus Pipelining

The MPX bus protocol allows the separation of address and data tenures and provides the following types of bus pipelining:

- Address pipelining
 - Enveloped transactions
 - Split-bus transactions
- Address-only transactions
- Data-only transfers

Address pipelining allows the address tenure of a new bus transaction to begin before the data tenure of the current transaction has finished. An enveloped transaction occurs when both a new address tenure and its data tenure are allowed to begin before the data tenure of a previous transaction has completed.

Split-bus transaction capability allows the data tenure for a transaction to be arbitrated for and granted independently from the address tenure. The data tenure may be granted during the address tenure or after the address tenure has completed. Additionally, the bus activity in a split transaction can be either from the same master or from different masters.

MPX also provides for address-only transactions, or transactions that utilize the address bus only (address tenure), with no data transfer involved (no data tenure). This capability is generally useful in systems where the ability to issue or receive synchronization, cache control, or TLB control commands between devices may be desirable.

The MPX protocol supports a data-only transfer in order to support cache-to-cache transfers (data intervention) and local bus slave. The HIT and DRDY signals exist in MPX to support this type of transfer.

While these capabilities do not inherently reduce memory latency, supporting them can greatly improve effective bus and memory throughput. For this reason, these techniques are most effective in shared-memory multimaster implementations where bus bandwidth is an important measurement of system performance.

External arbitration is required in systems in which multiple devices must compete for the system bus. The external arbiter must control the pipeline depth and synchronization between masters and slaves.

The design of the external arbiter affects pipelining by regulating address bus grant (BG), data bus grant (\overline{DBG}), and address acknowledge (\overline{AACK}) signals. For example, a one-level pipeline is enabled by asserting \overline{AACK} to the current address bus master and granting mastership of the address bus to the next requesting master before the current data bus tenure has completed. The MPC7451 can pipeline up to 16 address tenures before starting a data tenure.

9.3 MPX Bus Address Tenure

This section describes the three phases of the address tenure used in the MPX bus protocol—address bus arbitration, address transfer, and address transfer termination.

An address retry capability, similar to 60x bus mode, is provided to support the snoop coherency protocol. In MPX bus mode, the MPC7451 additionally supports data intervention for more efficient coherency management. Address retry is used only when the MPC7451 cannot service the snoop, HIT-style data intervention is not enabled, or in cases where HIT-style data intervention is not allowed. An address retry response is issued by a snooping master in order to interrupt another master's transaction on the bus, usually to write back modified data to memory that is in its cache. The address retry causes the original master to abort the current transaction and rerun the transaction at a later time.

9.3.1 MPX Bus Address Bus Arbitration

MPX address bus arbitration differs from arbitration in the 60x bus protocol in two regards. First, the MPC7451 does not use any address bus busy (external \overline{ABB} or internal \overline{abb}) signal in generating a qualified bus grant. Second, the MPC7451 can drive consecutive address tenures without a dead cycle on the address bus if those address tenures are from the same processor. This means that to end an address tenure from a master, the system must not

MPX Bus Address Tenure

assert \overline{BG} to a subsequent master until a cycle after the \overline{AACK} for the first tenure is asserted. The transfer start (\overline{TS}) signal is still used to qualify bus grant in order to optimize speculative bus parking.

The elimination of \overline{ABB} from the interface removes logic from critical timing paths in the processor interface, allowing higher frequency bus operation. Removal of \overline{ABB} does, however, put more responsibility on the system arbiter; now it is the arbiter that must track whether the address bus is busy and not issue an address bus grant (\overline{BG}) to a processor when it would cause a collision on the address bus with an address tenure from another bus master.

Arbiter designs must ensure that no more than one address bus master can be granted the bus at one time (that is, bus grants must be mutually exclusive). In single-master applications, \overline{BG} can effectively be tied asserted, always granting the bus to the only potential master (see Section 9.3.1.2, "MPX Address Bus Parking"). However, as explained above, \overline{BG} must be negated in every cycle that the arbiter delays \overline{AACK} .

Note that the MPC7451 may assert \overline{BR} but not use the bus even if it receives the qualified bus grant. Or it may negate \overline{BR} (that is, cancel the request) before accepting a qualified bus grant. For example, if an internal data transaction queue fills up due to a \overline{HIT} and there is no room for a new \overline{TS} , the MPC7451 will withdraw the bus request.

9.3.1.1 Qualified Bus Grant in MPX Bus Mode

When the MPC7451 needs access to the external bus and it is not parked (\overline{BG} is negated), (see Section 9.3.1.2), the following occurs:

- The processor asserts bus request (\overline{BR}) to the arbiter and holds it asserted until
- A qualified bus grant is detected. The equation for a qualified MPX bus grant is as follows:

Qualified Bus Grant = \overline{BG} & $\neg \overline{ARTRY}$ & $\neg \overline{TS}$ & \neg (latched state variables) where latched state variables include latched \overline{ARTRY} that is not asserted in the current or in the preceding cycle, and regardless of whether the master or any other processor is currently driving \overline{TS} . Figure 9-4 shows the non-parked case; the X's mark the values of the signals that allow a qualified bus grant. Note that \overline{ABB} (as well as the internal \overline{abb}) is no longer in this equation and neither is address acknowledge (\overline{AACK}).

• The processor is granted mastership of the bus and the bus is available.




Figure 9-4. MPX Address Bus Arbitration—Non-Parked Case

9.3.1.2 MPX Address Bus Parking

External arbiters must allow only one device at a time to be the address bus master. In systems with only a single master, \overline{BG} can be grounded (always asserted) to continually grant mastership of the address bus to the MPC7451. This continual granting of mastership is called bus parking.

If the MPC7451 asserts \overline{BR} before the external arbiter asserts \overline{BG} , the MPC7451 is considered unparked, as shown in Figure 9-4. Figure 9-5 shows the parked case, where a qualified bus grant exists on the clock edge following a $\overline{need_bus}$ condition.




Figure 9-5. MPX Address Bus Arbitration—Parked Case

Whereas a non-parked processor must continually reassert \overline{BR} to the arbiter in order to receive a bus grant, bus parking allows the arbiter to hold \overline{BG} asserted. Parking permits the processor to skip the bus request (note its inactivity in Figure 9-5) and on the next cycle assume address bus ownership. Address bus tenures can be driven every other cycle by the same master.


MPX Bus Address Tenure

The overall access latency for the memory transaction is shortened by one cycle: the system gains back not only the arbitration latency, but also the dead cycle that is between each tenure in the MPX bus interface.

Typically, bus parking is provided to the device that was the most recent bus master; however, system designers may choose other schemes such as providing unrequested bus grants in situations where it is easy to predict correctly the next device requesting bus mastership.

From the system arbiter's perspective, address bus parking must be implemented more carefully in MPX bus systems than in 60x bus systems because the qualified bus grant equation no longer includes the \overline{ABB} signal.

As shown in Figure 9-6, optimal address parking can be implemented in a multimaster system because \overline{TS} is still in the qualified bus grant equation for MPX bus masters.



Cycle 1: Master 0 has a parked address bus grant. Master 0 has an address tenure ready and a qualified bus grant, so it queues an address tenure for the next cycle. Also in cycle 1, the arbiter samples a bus request from master 1, so the arbiter queues a switch of the bus grants from master 0 to master 1. The arbiter can safely do this because the qualified bus grant equation for MPX bus masters includes $\neg \overline{\text{TS}}$.

Cycle 2: Master 0 begins an address tenure, and master 1 does NOT get a qualified bus grant.

Cycle 3: The arbiter MUST negate the bus grant to master 1 because, without an address bus busy indication or \overline{AACK} in the qualified bus grant equation, nothing would prevent master 1 from beginning an address tenure in cycle 4 and colliding with the end of master 0's address tenure. Because it would introduce a difficult timing path to require the arbiter to sample \overline{TS} in cycle 2 and negate $\overline{BG1}$ in cycle 3, it is suggested that arbiters always pulse \overline{BGx} high a cycle after swapping \overline{BGx} and \overline{BGy} , only reasserting \overline{BGx} after \overline{AACK} has been driven.

Cycle 4: The arbiter reasserts <u>BG1</u> because it asserted <u>AACK</u> in the previous cycle. (If the arbiter does not know in advance when <u>AACK</u> is to be asserted, this timing might be difficult, and the reassertion of bus grant may have to be delayed a cycle, but most systems should be able to do this.)

Cycle 5: Master 1 gets to start its address tenure. Note that this is the optimal timing for a new master to drive the address bus.

Cycles 5 and 6: The arbiter speculatively parks $\overline{BG1}$ enabling master 1 to begin another address tenure immediately in cycle 7.

Figure 9-6. Address Parking in MPX Bus Multiprocessor Systems

9.3.2 MPX Bus Address Transfer

During the address transfer, the physical address and all attributes of the transaction are transferred from the bus master to the slave device(s).

Snooping logic may monitor the transfer to enforce cache coherency; see the description of bus snooping in Section 9.3.3, "MPX Bus Address Tenure Termination." The signals used in this phase are transfer start (\overline{TS}) , and the address and attributes signals listed in the signal tables.

The MPC7451 supports a little-endian mode in which the low-order address bits are operated on (or *munged*) based on the program-requested data transfer size. This munging is performed internally before the address reaches the internal caches and bus units. When little-endian mode is selected, the MPX bus interface still operates in big-endian mode. That is, byte address 0 of a double word—as selected by A[33:35] on the bus—still selects the most significant (left-most) byte of the double word on data bus byte D[0:7]. Byte lane swapping or other operations may have to be performed externally by the system if the MPC7451 is interfaced to a true little-endian environment.

Note that the MPC7451 does not work with the MPC106 bridge device in little-endian mode if misaligned data is accessed.

The signals used in the address transfer include the following signal groups:

- Address transfer start signal—transfer start (\overline{TS})
- Address transfer signals—address bus (A[0:35]) and address parity (AP[0:4])
- Address transfer attribute signals—transfer type (TT[0:4]), transfer size (TSIZ[0:2]), transfer burst (TBST), cache inhibit (CI), write-through (WT), and global (GBL)

The MPC7451 can be configured to use an extended, 36-bit address bus using HID0[XAEN]. When extended physical addressing is disabled and when functioning as an output, the four most significant bits (A[0:3]) are zeroes. Note that unused address pins cannot be left floating. If any address pins are unused by the system, they should be driven by the system during the address tenure of the transaction to be snooped or tied low with a pulldown resistor. When extended physical addressing is enabled, the address bus contains a 36 bit physical address.

Figure 9-7 shows that the timing for all of these signals, except \overline{TS} , is identical. All of the address transfer and address transfer attribute signals are combined into the ADDR+ grouping in Figure 9-7. The \overline{TS} signal indicates that the MPC7451 has begun an address transfer and the address and transfer attributes are valid (within the context of a synchronous bus).

In Figure 9-7, the address transfer occurs during bus clock cycles 1 and 2 (arbitration occurs in bus clock cycle 0, and the address transfer is terminated in bus clock 3). In this diagram, the address bus termination input, AACK, is asserted to the MPC7451 on the bus clock

following assertion of $\overline{\text{TS}}$ (as shown by the dependency line). This is the minimum duration of the address transfer for the MPC7451; the duration can be extended by delaying the assertion of $\overline{\text{AACK}}$ for one or more bus clock cycles.




Figure 9-7. Address Bus Transfer

9.3.2.1 Address Bus Driven Mode

In addition to selecting MPX bus mode at the negation of HRESET, the BMODEO signal is used to select address bus driven mode after HRESET is negated. In this mode, the address bus is actively driven by the MPC7451 on every cycle after a qualified bus grant is sampled, independent of whether the MPC7451 has a bus transaction to run or not. When the MPC7451 is driving the address bus but not running an address transaction, the address bus is not driven to any specific value. This mode provides for improved electrical characteristics on the address and attributes signals by reducing the time that these signals are not actively driven.

If BMODE0 is asserted after HRESET is negated, address bus driven mode is selected; if BMODE0 is negated after HRESET is negated, normal address bus driving mode (address bus not always driven) is selected. The read-only ABD bit in MSSCR0 indicates whether the MPC7451 is in address bus driven mode.

9.3.2.2 Address Bus Streaming

In MPX bus mode, the MPC7451 can perform address bus streaming, driving consecutive address tenures from the same master without a dead cycle in between. Two-cycle address tenures are possible if \overline{AACK} is not delayed and the same master receives a qualified bus grant to drive another address tenure.

9.3.2.3 Address Bus Parity

When the MPC7451 is the address bus master and a valid address is on the bus, the MPC7451 always generates one bit of correct odd-byte parity for each of the four bytes of address plus one additional bit of parity for A[0:3]. AP[0] contains odd parity for A[0:3];

AP[1] contains odd parity for A[4:11]; AP[2] contains odd parity for A[12:19]; AP[3] contains odd parity for A[20:27]; and AP[4] contains odd parity for A[28:35]. For pull-up/pull-down requirements, see the MPC7451 Hardware Specification.

If the MPC7451 is not the master and $\overline{\text{TS}}$ is asserted, the MPC7451 calculates parity values for the address bus and the calculated values are compared with the AP[0:4] inputs even if extended addressing is disabled. If there is an error and address parity checking is enabled (HID1[EBA] = 1), a machine check exception is generated. An address bus parity error causes a checkstop condition if MSR[ME] is cleared to 0. For more information about checkstop conditions, see Chapter 4, "Exceptions."

The MPC7451 does not implement an address parity error (APE) signal as found on previous microprocessors that implement the PowerPC architecture.

Note that unused address parity pins cannot be left floating. If the address bits corresponding to an address parity bit are always driven to a 0, the parity bit must be driven to a 1. If the address bits are attached to pull-down resistors, the corresponding address parity bit should be attached to a pull-up resistor.

9.3.2.4 Address Transfer Attributes

The transfer attributes include the <u>transfer</u> type (TT[0:4]), transfer burst (\overline{TBST}), transfer size (TSIZ[0:2]), write-through (\overline{WT}), cache inhibit (\overline{CI}), and global (\overline{GBL}) signals. Attribute differences from the 60x bus are as follows:

- The definition of the TSIZ signals is expanded. See Section 9.3.2.4.2, "Transfer Size (TSIZ[0:2]) and Transfer Burst TBST Signals."
- The read claim (RCLAIM) transfer type is added to the MPX bus mode for accesses generated by touch-for-store instructions.

9.3.2.4.1 Transfer Type (TT[0:4]) Signals

The transfer type signals (TT[0:4]) indicate the type of transaction to be performed. Snooping logic should fully decode the transfer type signals if the \overline{GBL} signal is asserted. Slave devices can sometimes use the individual transfer type signals without fully decoding the group. Table 9-1 describes the MPX bus specification transfer encodings and the behavior of the MPC7451 as a bus master. The MPX bus transfer type encodings are the same as those for the 60x bus with the addition of the RCLAIM command. RCLAIM is used to identify touch-for-store instructions on the MPX bus. The effect of the RCLAIM transaction is to establish exclusive ownership of a cache line without marking that cache line as modified in the requesting processor's cache.

Table 9-1. Transfer Type Encodings for MPX Bus Mode

Generated by MPC7451 as Bus Master		TT0	TT1 ¹	TT2	TT3	TT4	MPX Bus Speci	fication
Туре	Source						Command	Туре
Address only	dcbst	0	0	0	0	0	Clean block	Address only
Address only	dcbf	0	0	1	0	0	Flush block	Address only
Address only	sync	0	1	0	0	0	sync	Address only
Address only	dcba, dcbz ²	0	1	1	0	0	Kill block	Address only
Address only	eieio	1	0	0	0	0	eieio	Address only
Single-beat write (nonGBL)	ecowx	1	0	1	0	0	External control word write	Single-beat write
Address only	tlbie	1	1	0	0	0	TLB invalidate	Address only
Single-beat read (nonGBL)	eciwx	1	1	1	0	0	External control word read	Single-beat read
N/A	N/A	0	0	0	0	1	Iwarx reservation set	Address only
N/A	N/A	0	0	1	0	1	Reserved	_
Address only	tlbsync	0	1	0	0	1	tlbsync	Address only
Address only	icbi	0	1	1	0	1	icbi	Address only
N/A	N/A	1	Х	Х	0	1	Reserved	_
Single-beat write or burst	Caching-inhibited or write-through store	0	0	0	1	0	Write-with-flush	Single-beat write or burst
Burst (nonGBL)	Cast-out, dcbf, dcbi, dcbst push, or snoop copyback	0	0	1	1	0	Write-with-kill	Burst
Single-beat read or burst	Data load or instruction fetch	03	1	0	1	0	Read	Single-beat read or burst
N/A	N/A	1	0	0	1	0	Write-with-flush- atomic ^{4, 5}	Single-beat write
N/A	N/A	1	0	1	1	0	Reserved	N/A
Burst	lwarx ⁵	1 ¹	1	0	1	0	Read-atomic	Single-beat read or burst
Burst	stwcx. ⁵	1	1	1	1	0	Read-with-intent-to-m odify-atomic	Burst
Burst	Store miss	0	1	1	1	0	Read-with-intent-to-m Burst odify	
N/A	N/A	0	0	0	1	1	Reserved —	
N/A	N/A	0	0	1	1	1	Reserved —	
N/A	N/A	0	1	0	1	1	Read-with-no-intent- to-cache Single-b read or b	

Generated by MPC7451 MPX Bus Specification as Bus Master TT1¹ TT0 TT4 TT2 TT3 Type Source Command Type 0 1 1 1 1 **Burst** dstst, dststt, or Read claim (RCLAIM) Burst dcbtst N/A N/A Χ 1 Reserved Χ

Table 9-1. Transfer Type Encodings for MPX Bus Mode (continued)

9.3.2.4.2 Transfer Size (TSIZ[0:2]) and Transfer Burst TBST Signals

The $\overline{TSIZ}[0:2]$ signals indicate the size of the requested data transfer and may be used along with \overline{TBST} and A[32:35] to determine which portion of the data bus contains valid data for a write transaction or which portion of the bus should contain valid data for a read transaction.

The MPC7451 allows for two burst sizes in order to support both cache block transfers (of 32 bytes) and caching-inhibited or write-through AltiVec loads and stores (of 16 bytes). Thus the definition of the TSIZ[0:2] bits when TBST is asserted is expanded from that in 60x bus mode. Table 9-2 defines the TBST and TSIZ[0:2] encodings used by the MPC7451 in MPX bus mode.

Table 9-2. TBST and TSIZ[0:2] Encodings in MPX Bus Mode

TBST	TSIZ0	TSIZ1	TSIZ2	Transfer Size ¹
Asserted	0	0	0	Not supported ²
Asserted	0	0	1	Quad-word (16-byte) burst
Asserted	0	1	0	32-byte burst
Asserted	0	1	1	undefined
Asserted	1	0	0	Not supported ²
Asserted	1	0	1	undefined
Asserted	1	1	0	undefined
Asserted	1	1	1	undefined
Negated	0	0	0	8 bytes

¹ TT1 can generally be interpreted as a read/write indicator for the bus.

² The processor can also issue a kill block if a series of stores results in an entire cache line being modified, see Section 3.1.2.3, "Store Gathering/Merging," for details.

TT0 differentiates between a Read-atomic (Iwarx) operation—TT0 high, and a Read (cache-inhibiting load or instruction fetch) operation—TT0 low.

⁴ Not generated by MPC7451, but snooped

⁵ Caching-inhibited **Iwarx** and caching-inhibited or write-through **stwcx.** cause DSI exceptions on the MO7451.

TBST	TSIZ0	TSIZ1	TSIZ2	Transfer Size ¹
Negated	0	0	1	1 byte
Negated	0	1	0	2 bytes
Negated	0	1	1	3 bytes
Negated	1	0	0	4 bytes
Negated	1	0	1	5 bytes ³
Negated	1	1	0	6 Bytes ³
Negated	1	1	1	7 Bytes ³

Table 9-2. TBST and TSIZ[0:2] Encodings in MPX Bus Mode (continued)

The basic coherency size of the bus is defined to be 32 bytes corresponding to one cache line. Data transfers that cross an aligned, 32-byte boundary either must present a new address onto the bus at that boundary (for coherency consideration) or must operate as noncoherent data with respect to the MPC7451. The MPC7451 never generates a bus transaction with a transfer size of 5 bytes, 6 bytes, or 7 bytes.

For **eciwx/ecowx** operations, a transfer size of 4 bytes is implied, and the TBST and TSIZ(0:2) signals are redefined to specify the resource identifier (RID). The RID is copied from the three low-order bits of the external address register (EAR[28-31]). For these operations, the TBST signal indicates the state of EAR[28] without inversion (active high).

9.3.2.4.3 Write-Through (WT), Cache Inhibit (CI), and Global (GBL) Signals

In general, the MPC7451 provides the $\overline{\text{WT}}$, $\overline{\text{CI}}$, and $\overline{\text{GBL}}$ signals to indicate the status of a transaction target as determined by the WIM bit settings during address translation by the MMU. There are exceptions, as described in Section 3.8.3, "Transfer Attributes."

During write operations, the \overline{WT} signal reflects the write-through status for the transaction as determined by the MMU address translation. It is also asserted for burst writes due to **dcbf** (flush) and **dcbst** (clean) instructions and for snoop pushes. The \overline{WT} signal is negated for accesses caused by the execution of **ecowx** instructions. Because write-through status is not meaningful for read operations, the MPC7451 uses the \overline{WT} signal during read transactions to indicate that the transaction is an instruction fetch ($\overline{WT} = 1$) or a data load ($\overline{WT} = 0$) operation.

³⁻byte transfers may be requested by the MPC7451 starting at any byte address within the double word from byte address 0 to byte address 5.
4-byte transfers may be requested by MPC7451 starting at any byte address within the double word from byte address 0 to byte address 4.

Not supported means the transfer size is defined by the MPX bus, but is not supported by the MPC7451.

³ Although defined, the MPC7451 never generates a transaction of this size.

The MPC7451 also provides the $\overline{\text{CI}}$ transfer attribute. This signal reflects the caching-inhibited status of the transaction as determined by the MMU address translation (WIM bits). Note that if the L1 data cache is disabled, all data accesses are treated as caching-inhibited and $\overline{\text{CI}}$ is asserted regardless of the WIM bit settings. $\overline{\text{CI}}$ is always asserted for **eciwx/ecowx** bus transactions independent of the address translation.

The MPC7451 provides the additional transfer attribute \overline{GBL} . This signal indicates the coherency requirements (global or non-global) for the transaction as determined by the MMU address translation.

9.3.2.5 Burst Ordering During Data Transfers

During burst data transfer operations, 32 bytes of data (one cache line) are transferred to or from the cache in order. However, since burst reads are performed critical double word first, a burst read transfer may not start with the first double word of the cache line, and the cache line fill may wrap around the end of the cache line. Non-intervention burst write transfers are always performed zero double word first. Intervention burst writes (see Section 9.4.2.4, "MPX Bus Data Intervention,") are performed critical double word first.

Table 9-3 describes the order of the double words (DW) transferred during burst operations.

Data Transfer	For Starting Address:								
Data Transfer	A[31:32] = 00	A[31:32] = 01	A[31:32] = 10	A[31:32] = 11					
First data beat	DW0	DW1	DW2	DW3					
Second data beat	DW1	DW2	DW3	DW0					
Third data beat	DW2	DW3	DW0	DW1					
Fourth data beat	DW3	DW0	DW1	DW2					

Table 9-3. Burst Ordering

Notes: A[31:32] specifies the 1st double word of the 32-byte block being transferred; the remaining double words to transfer must wrap around the block.

A[33:35] are always 0b000 for burst transfers performed by the MPC7451.

DWn represents the double word addressed by A[31:32]=n if a nonburst transfer were performed.

Each data beat is terminated with one valid assertion of \overline{TA} .

9.3.2.6 Effect of Alignment in Data Transfers

Table 9-4 lists the aligned transfers that can occur on the MPX bus. These are transfers in which the data is aligned to an address that is an integral multiple of the size of the data. For example, Table 9-4 shows that 1-byte data is always aligned; however, for a 4-byte word to be aligned, it must be oriented on an address that is a multiple of 4.

T(0'	T01770 01	4500.051			Data	Bus By	/te Lan	e(s) ¹		
Transfer Size	TSIZ[0:2]	A[33:35]	0	1	2	3	4	5	6	7
Byte	0 0 1	000	Α	_	_	_	_	_	_	_
	0 0 1	0 0 1	_	Α	_	_	_	_	_	_
	0 0 1	010		_	Α	_	_	_		_
	0 0 1	011	_	_	_	Α	_	_	_	_
	0 0 1	100	_	_	_	_	Α	_	_	_
	0 0 1	101	_	_	_	_	_	Α	_	_
	0 0 1	110	_		_	_	_	_	Α	_
	0 0 1	111	_	_	_	_	_	_	_	Α
Half word	010	000	Α	Α	_	_	_	_	_	_
	010	010	_	_	Α	Α	_	_	_	_
	010	100	_	_	_	_	Α	Α	_	_
	010	110	_	_	_	_	_	_	Α	Α
Word	100	000	Α	Α	Α	Α	_	_	_	_
	100	100	_	_	_	_	Α	Α	Α	Α
Double word	000	000	Α	Α	Α	Α	Α	Α	Α	Α

Table 9-4. Aligned Data Transfers

Because the processor has an on-chip, copyback cache, most bus transactions issued to the MPX bus are burst reads and burst writes that are aligned to double-word boundaries. The only transfers that may have alignment considerations on the bus are single beat transactions that bypass the cache (cache-disabled, caching-inhibited, and write-through store transactions). The MPC7451 allows the transfer of any block of contiguous bytes within a doubleword. No single beat bus transactions may cross a double-word boundary. Transfers of strings or data that are aligned in such a way that they cross a double-word boundary are broken down into multiple bus transactions. Two-beat transactions generated by caching-inhibited or write-through AltiVec loads and stores or by store-gathered, non-burst writes must be aligned to a natural quad-word boundary.

9.3.2.6.1 Misalignment Example

Although most operations hit in the primary cache (or generate burst memory operations if they miss), the MPC7451 interface supports misaligned transfers within a double-word (64-bit aligned) boundary, as shown in Table 9-5. Note that the 4-byte transfer in Table 9-5 is only one example of misalignment. As long as the attempted transfer does not cross a double-word boundary, the MPC7451 can transfer the data on the misaligned address (for

¹ These indicate the byte portions of the requested operand that are read or written during that bus transaction. Entries marked with '—' are not required and are ignored during read transactions; they are driven with undefined data during all write transactions. Entries marked within 'A' means that byte lane is used.

example, a half-word read from an odd byte-aligned address). Any attempt to address data that crosses a double-word boundary requires two bus transfers to access the data.

Due to the performance degradations, misaligned memory operations should be avoided. In addition to the double-word straddle boundary condition, the address translation logic can generate substantial exception overhead when the load/store multiple and load/store string instructions access misaligned data. It is strongly recommended that software attempt to align data where possible.

Transfer Size	TSIZ[0:2]	A[33:35]	Data Bus Byte Lanes ¹							
(Four Bytes)			0	1	2	3	4	5	6	7
Aligned	100	000	Α	Α	Α	Α	_	_	_	_
Misaligned	100	0 0 1	_	Α	Α	Α	Α	_	_	_
Misaligned	100	010	_	_	Α	Α	Α	Α	_	_
Misaligned	100	011	_	_	_	Α	Α	Α	Α	_
Aligned	100	100	_			_	Α	А	Α	Α
Misaligned—first access	011	101	_			_	_	А	Α	Α
—second access	0 0 1	000	Α	_	_	_	_	_	_	_
Misaligned—first access	010	110	_			_	_	_	Α	Α
—second access	010	000	Α	Α		_	_	_		_
Misaligned—first access	0 0 1	111	_		_	_	_	_		Α
—second access	011	000	Α	Α	Α	_	_	_	_	_

Table 9-5. Misaligned Data Transfers (Four-Byte Examples)

9.3.2.6.2 Alignment of External Control Instructions

The size of the data transfer associated with **eciwx** and **ecowx** instructions is always four bytes. If an operand for an **eciwx** or **ecowx** instruction is misaligned and crosses any word boundary, the MPC7451 generates an alignment exception.

9.3.3 MPX Bus Address Tenure Termination

The address tenure of a bus operation is terminated when completed with the assertion of \overline{AACK} (address acknowledge).

The assertion of \overline{AACK} can be as early as one bus clock cycle following \overline{TS} (see Figure 9-9), which allows a minimum address tenure of two bus cycles. Thus, using address bus streaming, two-cycle address tenures are possible if \overline{AACK} is not delayed and the same master receives a qualified bus grant to drive another address tenure. Note that \overline{AACK} must be asserted for only one bus clock cycle.

¹ A = Byte lane used

^{— =} Byte lane not used

MPX Bus Address Tenure

Because the MPC7451 does not terminate an address transfer until the \overline{AACK} input is asserted, the system can extend or pace the address transfer phase by delaying the assertion of \overline{AACK} to the MPC7451. Note that the MPC7451 requires a minimum of five core cycles to process a snoop and generate a response after latching \overline{TS} and associated transfer attributes. As a result, if the processor core frequency is less than five times the system bus frequency, the system must extend the address tenure of all transactions that are snooped by the MPC7451 by delaying assertion of \overline{AACK} . For core:bus frequency ratios of 2:1 and 2.5:1, \overline{AACK} must be delayed a minimum of two bus cycles; for core:bus frequency ratios of 3:1, 3.5:1, 4:1, and 4.5:1, \overline{AACK} must be delayed a minimum of one bus cycle.

The address transfer can be terminated with the requirement to retry if \overline{ARTRY} is asserted anytime during the address tenure and through the cycle following \overline{AACK} . The assertion of \overline{ARTRY} causes the entire transaction (address and data tenure) to be rerun. \overline{ARTRY} is asserted during the address tenure for the following reasons:

- No device on the bus has the required buffer space to handle the transaction.
- A device has a transient pipeline collision.
- A snooping device must push modified data to maintain coherency.

As a snooping device, the MPC7451 asserts \overline{ARTRY} if a snooped transaction hits modified data in the data cache and data intervention is disabled (MSSCR0[EIDIS] = 0b1) or data intervention is enabled but intervention is not possible. The MPC7451 also asserts \overline{ARTRY} if the cache line is in an internal castout queue or if the snooped transaction could not be serviced.

As a bus master, the MPC7451 responds to the assertion of ARTRY by aborting the bus transaction and re-requesting the bus. Note that after recognizing the assertion of ARTRY and aborting the transaction in progress, the MPC7451 is not guaranteed to run the same transaction the next time it is granted the bus due to internal reordering of load and store operations. Internally, the address queue that was retried is continually re-arbitrated with the other internal queues until the next qualified bus grant is recognized.


9.3.3.1 Address Retry Window and Qualified ARTRY

If an address retry is required, \overline{ARTRY} is asserted by a bus snooping device as early as the second cycle after the assertion of \overline{TS} . Once asserted, \overline{ARTRY} must remain asserted through the cycle after the assertion of \overline{AACK} ; the bus clock cycle starting two clock cycles after \overline{TS} and ending with the cycle after the assertion of \overline{AACK} is referred to as the address retry window.

The assertion of \overline{ARTRY} during the cycle after the assertion of \overline{AACK} is referred to as a qualified \overline{ARTRY} . An earlier assertion of \overline{ARTRY} during the address tenure is referred to as an early \overline{ARTRY} .

As a bus master, the MPC7451 does not recognize an early \overline{ARTRY} but only recognizes \overline{ARTRY} the cycle after \overline{AACK} (the qualified \overline{ARTRY}). If the assertion of \overline{ARTRY} is received up to or on the bus cycle of the first (or only) assertion of \overline{TA} for the data tenure, the MPC7451 ignores the first data beat, and if it is a load operation, does not forward data internally to the cache and execution units. If \overline{ARTRY} is asserted after the first (or only) assertion of \overline{TA} , improper operation of the bus interface may result.

ARTRY assertions can have additional implications because the MPC7451 allows new address tenures to begin without a dead cycle in between. The MPC7451 allows a new address tenure from the same master to begin the cycle after \overline{AACK} , which overlaps the address retry window of the previous address tenure. If this happens, the system and all bus devices must recognize that the second \overline{TS} is implicitly retried as well. As with the 60x interface, however, \overline{ARTRY} does not affect the termination of an address tenure—address tenures are only terminated by \overline{AACK} . Therefore, even if an address tenure is to be retried by \overline{ARTRY} for the previous address tenure, \overline{AACK} is asserted to terminate the second address tenure (shown in Figure 9-8).



Cycle 1: The master has requested the bus and receives a qualified bus grant.

Cycle 2: The master begins the address tenure by driving \overline{TS} and the address.

Cycle 3: The system responds with AACK, ending the address tenure. The master receives another (parked) address bus grant.

Cycle 4: The master begins a new address tenure by driving $\overline{\text{TS}}$ and a new address. Some snooping device, however, asserts $\overline{\text{ARTRY}}$ for the first transaction. Bus grant remains parked to processor 0.

Cycle 5: The system delays AACK for the second transaction for some reason. BG0 is negated to allow the retrying processor to request the bus. Processor 1 takes advantage of this window of opportunity and requests the bus to perform a push of the data that caused the retry.

Cycle 6: The system asserts \overline{AACK} to terminate the second address tenure. Because the window of opportunity has passed, processor 0 requests the address bus again to retry its transaction. But the arbiter may NOT rearbitrate and grant the address bus to processor 0 before the push requested in the window of opportunity.

Cycle 7: Even though this cycle would be the address retry window for the second address tenure, no processor may assert ARTRY because that transaction was implicitly canceled by the ARTRY. (If AACK had not been delayed, an assertion of ARTRY here could cause contention with the snooper that would be driving ARTRY negated from the address retry window of the first address tenure.) A bus grant is given to processor 1 to perform its push.

Cycle 8: Processor 1 begins its snoop push.

Cycle 9: The snoop push address tenure is acknowledged and terminated.

Cycle 10: The arbiter now grants processor 0 the address bus to retry its transaction.

Figure 9-8. Overlapped ARTRY and TS (with a Delayed AACK) in MPX Bus Mode

Note that in Figure 9-8, the \overline{AACK} for the second address tenure is delayed by a clock cycle. This is to demonstrate how a system must handle a delayed \overline{AACK} overlapping the window of opportunity after a retry. In this case the address bus grant for the snoop push requested in the window of opportunity must be delayed until at least the cycle after \overline{AACK} . This may be required to avoid critical timing conflicts between \overline{ARTRY} and \overline{AACK} . Note that the grant could be delayed further to avoid any critical timing conflicts between \overline{AACK}

and the bus grant, if necessary. In any case, if the address tenure of the second transaction extends past the window of opportunity after the assertion of \overline{ARTRY} , the arbiter must not rearbitrate and grant the address bus to any device that may have requested the bus after the window of opportunity but before the address tenure for the snoop push.

9.3.3.2 Snoop Copybacks and the Window-of-Opportunity

During the clock cycle of a qualified \overline{ARTRY} , the MPC7451 also determines if it should negate \overline{BR} and ignore \overline{BG} on the following cycle. On the following cycle, all other bus devices negate address bus requests, and they do not qualify address bus grants. This cycle is the window of opportunity for the snooping master that asserted \overline{ARTRY} and needs to perform a snoop copyback operation. Thus, the snooping master that asserted \overline{ARTRY} is the only device allowed to assert \overline{BR} . Note that a nonclocked bus arbiter may detect the assertion of address bus request by the bus master that asserted \overline{ARTRY} and return a qualified bus grant one cycle earlier than shown in Figure 9-9.

When the MPC7451 asserts \overline{ARTRY} due to a snoop operation and is ready to perform the snoop push, it always asserts \overline{BR} in the window of opportunity to obtain bus mastership for the copyback cycle. (A copyback operation due to a snoop hit to a modified block is sometimes referred to as a snoop push.) Note that the copyback is a non-global (\overline{GBL} negated) transaction. External devices on the MPX and 60x bus must not assert \overline{ARTRY} for non-global transactions.

Note that even if the MPC7451 asserts \overline{BR} in the window of opportunity for a snoop push, it may be several bus cycles later before the MPC7451 is able to perform the necessary transaction. The timing of \overline{TS} may be dependent on resource constraints. The bus arbiter should keep \overline{BG} asserted until it detects that \overline{BR} is negated or \overline{TS} is asserted from the MPC7451 indicating that the snoop copyback has begun. The system should ensure that no other address tenures occur until the current snoop push from the MPC7451 is completed.

It may occur in some systems that the MPC7451 was unable to perform a pending snoop copyback when a new snoop operation is performed. In this case, the MPC7451 requests the bus in the window of opportunity if it hits on the new snooped address, and it performs the snoop copyback operation for the earlier snooped address rather than for the current snooped address in order to clear its internal snoop queue. The MPC7451 may require up to three pending snoop copybacks to service a current snoop. In such cases, system arbiters may need to ensure that the MPC7451 does not respond with ARTRY before proceeding with another transaction (loop snooping).




Figure 9-9. Snooped Address Cycle with ARTRY

Both ARTRY and SHD[0:1] go through a precharge cycle unless this is disabled by setting the precharge disable bit (HID1[PAR]). As shown in Figure 9-9, these signals are asserted for one bus clock cycle, released to high-impedance for half the next clock cycle, driven high for one clock cycle, and finally released to high-impedance for the remaining half clock cycle.

9.3.3.3 Shared (SHD0, SHD1) Signals in MPX Bus Mode

The shared response for the MPC7451 in MPX bus mode is divided into two separate output signals, SHD0 and SHD1. The MPX bus mode requires two signals because address tenures may occur every other cycle. Because the shared response must be driven negated between assertions and because multiple devices may drive a shared response in a given snoop response window, it is necessary to release the shared signal to high-impedance after asserting it, drive it negated, and release it to high-impedance again. Timing requirements make this very difficult for a single signal that may need to be asserted on the second cycle after a previous assertion.

If the MPC7451 needs to assert a shared snoop response and $\overline{SHD0}$ was not asserted in the cycle before or the cycle of \overline{TS} , it should be asserted in the snoop response window to indicate a shared response. If $\overline{SHD0}$ was asserted the cycle before or the cycle of \overline{TS} , $\overline{SHD1}$ must be used to indicate a shared response. A master observing the snoop response must consider the shared response asserted if either $\overline{SHD0}$ or $\overline{SHD1}$ is asserted.

The timing may vary for the release to high-impedance, negating, and re-release to high-impedance of $\overline{SHD0}$ and $\overline{SHD1}$. To ensure compatibility with the standard 60x interface in which \overline{SHDx} might need to be asserted up to every three bus cycles, the $\overline{MPC7451}$ implements the 60x-style timing for both $\overline{SHD0}$ and $\overline{SHD1}$; that is, $\overline{SHD0}$ and $\overline{SHD1}$ have the same timing as \overline{ARTRY} , in which the signal is released to high-impedance for a fraction of a cycle, negated for up to an entire cycle (crossing a bus cycle boundary) before being released to high-impedance again. Note that future implementations with the \overline{MPX} bus protocol may define this timing differently. The MPC7451 does not assert either $\overline{SHD0}$ or $\overline{SHD1}$ any more often than every fourth bus clock cycle (see Figure 9-10).




Figure 9-10. SHD0 and SHD1 Negation Timing

To ease timing requirements, devices detecting SHD0 or SHD1 should not sample these signals beyond the second cycle after AACK, because the signals can either be released to high-impedance or fractionally precharged in those cycles.

9.3.3.4 Hit (HIT) Signal and Data Intervention

The $\overline{\text{HIT}}$ signal allows the $\overline{\text{MPX}}$ bus to support cache-to-cache transfers and local bus slaves. A device that asserts $\overline{\text{HIT}}$ in the address retry window indicates to the system that it owns the data for the requested load, and that it can supply the data by performing a data-only transaction; this is known as data intervention. Note that the $\overline{\text{HIT}}$ signal is a point-to-point signal between the MPC7451 and the central arbiter/memory controller. The master that requested the load does not sample the $\overline{\text{HIT}}$ signal and does not know that the data is coming from a master or local bus slave rather than from memory.

When data intervention is enabled (MSSCR0[EIDIS] = 0b0), the MPC7451 attempts to intervene to service a load when it detects a snoop hit to modified data (see Section 3.3.2, "Coherency Support"). Unless \overline{ARTRY} is asserted simultaneously by another bus device, the MPC7451 requests a data-only transaction by using the \overline{DRDY} protocol described in Section 9.4.2.4, "MPX Bus Data Intervention."

Normally, if a snooping processor asserts \overline{ARTRY} and has modified data for that request, it asserts \overline{BR} during the window-of-opportunity to perform a snoop push. If the $\overline{MPC7451}$ asserts \overline{HIT} and another device asserts \overline{ARTRY} , the $\overline{MPC7451}$ does not assert \overline{BR} in the window-of-opportunity to perform the push. The system must perform fair arbitration to ensure that the push is allowed to make progress, or let the retried master attempt the transaction again at which point the $\overline{MPC7451}$ will assert \overline{ARTRY} and assert \overline{BR} in the window-of-opportunity to perform the snoop push. Note that in some instances, a single master may assert both \overline{ARTRY} and \overline{HIT} in response to a snooped transaction. In this case, the \overline{ARTRY} has precedence and the \overline{HIT} signal is ignored.

When the MPC7451 performs data intervention, it always provides 32-bytes of intervention data in critical-double-word-first ordering, regardless of the TSIZ[0:2] encoding or the state of the TBST signal for the snooped transaction. Thus, if a system implementation provides

global snoop traffic to the MPC7451 that could result in data intervention from the MPC7451 and does not consist of 32-byte transfers, the system must either sink the entire 32-bytes of intervention data from the MPC7451 or else disable all types data intervention in the MPC7451 by setting MSSCR0[EIDIS].

9.4 MPX Bus Data Tenure

This section describes the three phases of the data tenure used in the MPX bus protocol—data bus arbitration, data transfer, and data transfer termination. In addition, the MPX bus implements several features to improve both bandwidth and utilization of the data bus compared with the 60x bus mode. These include the following:

- Support for data-only transactions used for cache-to-cache data transfers (data intervention) and data transfers from local bus slaves
- Support for data tenure reordering
- Simplification of signals and modes to optimize the most timing-critical logic paths
- Support for data streaming which eliminates the requirement for a dead cycle between burst data tenures from a single source

9.4.1 MPX Bus Data Bus Arbitration

The TS signal is an implied data bus request from the MPC7451; the arbiter must qualify $\overline{\text{TS}}$ with the transfer type (TT[0:4]) signals to determine if the current address transfer is an address-only operation, which does not require a data bus transfer. If the data bus is needed, the arbiter grants data bus mastership by asserting the $\overline{\text{DBG}}$ input to the MPC7451. Additionally, TSIZ[0:2], and $\overline{\text{TBST}}$ signals provide information about the requested data transfer to external logic.

9.4.1.1 Qualified Data Bus Grant in MPX Bus Mode

As with the address bus arbitration phase, the MPC7451 must qualify the \overline{DBG} input with a number of input signals before assuming bus mastership. In MPX bus mode, the qualified data bus grant equation is as follows:

Qualified Data Bus Grant = \overline{DBG} & $\neg(\overline{ARTRY}$ & retriable) & $\neg(\text{latched state variables})$

In MPX bus mode, a qualified data bus grant occurs when the following conditions are satisfied:

- DBG is asserted
- ARTRY is not asserted in the address retry window for the address phase of this transaction; in other words, if the address tenure is currently in progress, then the ARTRY signal has not been asserted anytime from the beginning of the retry window up to this point; or if the address tenure has already completed, then the ARTRY was not asserted anytime during the retry window.

- The MPC7451 is ready to begin a transaction, meaning the following:
 - The processor is not already using the data bus, or
 - The processor has a burst access in progress, the processor has already received the next-to-last $\overline{\text{TA}}$ for the current burst access, and the source of the next access is the same as the source of the current access.

These conditions mean that the system arbiter must never assert \overline{DBG} to a processor when the data bus is busy with a transaction for another processor. The system arbiter must synthesize its own data bus busy state. However, note that if a transaction for device A is currently receiving its last \overline{TA} for a multi-beat transaction and the same device is ready to source data to processor B, \overline{DBG} to processor B may be asserted, and the data source can continue to stream another data tenure.

The negation of \overline{ARTRY} for that address tenure indicates that the address tenure associated with the data tenure about to be granted was not retried by a snooping device. Because of address pipelining, an assertion of \overline{ARTRY} may not be for the data tenure about to be granted; therefore, it may not affect its data bus grant qualification.

One bus clock cycle after accepting a qualified data bus grant, the MPC7451 begins driving or sampling the data bus and sampling the transfer acknowledge signals.

9.4.2 MPX Bus Data Transfer

The data transfer signals of the MPC7451 include D[0:63] and DP[0:7]. For memory accesses, the D[0:63] signals form a 64-bit data path for read and write operations. The MPC7451 does not directly support dynamic interfacing to subsystems with less than a 64-bit wide data path, and it does not support a static 32-bit data bus mode. See Section 9.3.2, "MPX Bus Address Transfer" for more information.

The MPC7451 transfers data in either four-beat burst, two-beat burst, or single-beat transfers. The type of transaction initiated by the MPC7451 depends on whether the code or data is caching-inhibited or caching-allowed and, for store operations, whether the cache is in write-back or write-through mode which is controlled by software on either a page or block basis. Memory structures must be marked as caching-allowed (and write-back for data store operations) in the respective page or block descriptor to take advantage of burst transfers as they can achieve significantly higher bus throughput than single-beat operations.

Four-beat burst transfers are used to transfer 32-byte cache blocks into or out of the internal caches. Two-beat burst transfers are used for caching-inhibited or write-through 128-bit AltiVec loads or stores. Four-beat or two-beat stores can be created by gathering multiple smaller stores. Single-beat transfers (one to eight bytes) are performed for non-AltiVec caching-inhibited or write-through operations.

Single-beat transactions may be either aligned or misaligned depending on the load or store instruction addressing (see Section 9.3.2.6, "Effect of Alignment in Data Transfers").

MPX Bus Data Tenure

Two-beat no-cacheable or write-through AltiVec loads or stores are always aligned on quad word boundaries. Four-beat burst operations are always aligned on cache line address boundaries. A burst transfer has an assumed address order. For load or store operations that miss in the cache (and are marked as caching-allowed and, for stores, write-back in the MMU), the MPC7451 uses the double-word-aligned address associated with the critical code or data that initiated the transaction. This minimizes latency by allowing the critical code or data to be forwarded to the processor before the rest of the cache line is filled. For all other burst operations, however, the cache line is transferred beginning with the eight-word-aligned data.

9.4.2.1 Data Bus Parity

The MPC7451 generates one bit of odd parity for each byte of the data bus when it is driving data for a write transaction. The MPC7451 checks for correct odd parity across the entire data bus when it is receiving data for a read transaction if data parity checking is enabled in HID1[EBD].

The data bus parity (DP[0:7]) signals are assigned to the corresponding data signals as shown in Table 9-6.

Table 9-6. Correspondence of Data Parity Signals with Data Signals

Data Parity Signals	Data Signals
DP[0]	D[0:7]
DP[1]	D[8:15]
DP[2]	D[16:23]
DP[3]	D[24:31]
DP[4]	D[32:39]
DP[5]	D[40:47]
DP[6]	D[48:55]
DP[7]	D[56:63]

For pull-up/pull-down requirements, see the MPC7451 RISC Microprocessor Hardware Specifications.

If a data parity error is detected, the processor may conditionally take a machine check interrupt or enter the checkstop state as directed by MSR[ME]. Note that the MPC7451 does not implement a data parity error (DPE) signal as found on previous microprocessors that implement the PowerPC architecture.

9.4.2.2 Earliest Transfer of Data

Because the MPC7451 has no means to retry a data tenure, data must never be transferred before the <u>last cycle</u> of the snoop response window. That is, valid data must never precede a possible ARTRY for that transaction.

An additional requirement in systems that support data intervention or local bus slaves that use the $\overline{\text{HIT}}/\overline{\text{DRDY}}$ protocol is that data must only be driven or sampled after the completion of the snoop response window, so that the $\overline{\text{HIT}}$ signal can be sampled.

9.4.2.2.1 Data Streaming in MPX Bus Mode

The MPX bus mode supports a streaming mode of data transfer that allows burst data tenures from a single source to be driven back-to-back without requiring a dead cycle between the tenures.

Data streaming in MPX bus mode is supported only if the following conditions are satisfied:

- Data source is the same.
- First transfer is a multiple-beat transfer.

The first condition for data streaming is to prevent contention on the data bus. Streaming must not be allowed if data is driven by two different devices. A dead cycle must be placed between the two adjacent data tenures to allow the first device to stop driving the bus before the second device starts driving the bus. For example, if the first data transfer is a processor read from memory and the second data transfer is a processor write to memory, data streaming is not supported; a minimum of one dead cycle must be inserted between the final \overline{TA} of the read and the first \overline{TA} of the write. In this example, the earliest cycle that the processor accepts \overline{DBG} as a qualified \overline{DBG} is the cycle after the final \overline{TA} of the read.

The second condition for data to stream from one data transfer to a second is that the first transfer be a multiple-beat transfer (requiring at least two \overline{TA} s). If the first data transfer is a single-beat transfer (only one \overline{TA}), the earliest that the processor will accept a \overline{DBG} as a qualified \overline{DBG} is the cycle after the single \overline{TA} assertion.

Note that with these two constraints, it is possible to stream from a multiple-beat transaction into a single-beat transaction. While this may not affect overall system performance, it may simplify the design of the data bus arbiter and memory controller.

9.4.2.3 Data Tenure Reordering

The MPC7451 allows data tenures to be executed out of order with respect to their corresponding address tenures in MPX bus mode. The system must supply an index with each data bus grant to indicate which of the master's outstanding data tenures is being serviced. The data transfer index inputs, DTI[0:3], provide this function. The DTI[0:3] signals act as a pointer into the MPC7451's queue of outstanding transactions, and it

MPX Bus Data Tenure

indicates which transaction is to be serviced by the subsequent data tenure. The MPC7451 supports up to sixteen outstanding transactions. The depth of the data transaction queue is programmable in MSSCR0[DTQ].

The DTI[0:3] signals are connected to the system arbiter and to other potential masters (either bussed or point-to-point, depending on the system implementation). DTI[0:3] for a given data bus tenure is driven by the system arbiter on the cycle prior to the associated DBG. The MPC7451 continually samples DTI[0:3] and qualifies the pointer on the subsequent cycle if the data bus grant is qualified.

A DTI[0:3] value of 0b0000 indicates that the data tenure for the oldest remaining transaction is to be serviced; a value of 0b0001 indicates that the second oldest remaining transaction is to be serviced, and so forth. A value of 0b1111 selects the sixteenth and oldest $\overline{MPC7451}$ transaction. The system tracks the status of the MPC7451 queues by monitoring \overline{TS} and \overline{DBG} . The MPC7451 adds a new transaction to the tail of its queue with each assertion of \overline{TS} for an address and data transaction and each assertion of \overline{HIT} for data-only transactions. It removes an entry if the transaction is retried with \overline{ARTRY} or when it receives a qualified \overline{DBG} . When a transaction is removed from the queue, all transactions newer than the transaction removed shift forward.

The system must not provide an illegal DTI[0:3] value in the cycle before any qualified data bus grant when the processor has one or more valid data transactions queued. An illegal DTI[0:3] value is one that does not have any valid corresponding data transaction unless the DTI[0:3] value is 0b0000. For instance, if only two data transactions are queued, a DTI[0:3] value of 0b0010 or greater is illegal. The processor's behavior is boundedly undefined if an illegal DTI[0:3] value is detected at this time.

Data tenure reordering can be disabled by pulling all DTI[0:3] signals down. This causes the MPC7451 to always select the oldest transaction in the outstanding transaction queue.

9.4.2.4 MPX Bus Data Intervention

If the MPC7451 performs a read, a RWITM, or an RCLAIM of data that exists modified in another processor's cache, the 60x bus requires that the transaction be retried and data pushed to memory before the transaction is begun a second time. A more efficient approach, used by the MPC7451 in MPX bus mode, is to allow the data to be forwarded directly to the requesting master from the processor that has it cached. This is called data intervention. The MPC7451 performs this function through the HIT/DRDY protocol and data-only transactions. Data intervention may be disabled by setting MSSCR0[EIDIS].

Note that data intervention is only allowed for full cache-line transfers; however the MPC7451 does not sample $\overline{\text{WT}}$ or $\overline{\text{CI}}$ and can assert $\overline{\text{HIT}}$ for any read type snoop. A snooping MPC7451 does not assert $\overline{\text{HIT}}$ for write-with-flush transactions.

An important implication of data intervention is that data must always be pushed with the critical data first, and the full double-word address must always be placed on the address bus. Otherwise, data could be received in the wrong order by the requesting master.

Intervention allows the latency for data that exists in another processor's cache to be reduced from over 20 bus cycles to as low as 5 or 6 cycles, as shown in Figure 9-11. Figure 9-11 shows transfer involving different DTI indices occurring in 6 cycles. Note that this could be reduced in some systems to 5 cycles if the DTI index provided to both processors is the same for this transfer and the DTI is able to be presented in clock cycle 3.

Figure 9-11 shows a timing diagram of the best case scenario for the activation of $\overline{\text{HIT}}$ and $\overline{\text{DRDY}}$ for the MPX bus protocol. However, note that the MPC7451 is not able to assert $\overline{\text{DRDY}}$ in the same cycle as $\overline{\text{HIT}}$; it asserts $\overline{\text{DRDY}}$ sometime after $\overline{\text{HIT}}$. See Section 9.4.2.4.2, "DRDY Timing," for more information.





Figure 9-11. Data Intervention for Read (Atomic) and RWITM (Atomic) Using Data-Only Transfer Protocol

9.4.2.4.1 Data-Only Transaction Protocol

A data-only transaction in MPX bus mode is differentiated from a typical address and data transaction in the 60x protocol in that the data bus is explicitly requested by the snooper or slave involved in the transaction, and no new address is specified by the snooper or slave. Data-only transactions are responses by snoopers or slaves to a transaction already initiated by a master with an address tenure, so the address is already known to the system.

Data-only transactions can be issued in response to address-only transactions (for example, flush or clean), or address and data transactions (for example, read or RWITM) to which the MPC7451 asserted the HIT response in the snoop response window.






Figure 9-12. Data-Only Transaction for a Flush Operation

Address and data transactions do not need to explicitly request the data bus because the request is implicit in the transaction's address tenure. Processors that perform data-only transactions, however, request the data bus by asserting \overline{DRDY} when they have the data available. The \overline{DRDY} causes the arbiter to assert \overline{DBG} to all devices participating in the transaction. Whichever device in the system is responsible for asserting \overline{TA} then does so to complete the transaction.


9.4.2.4.2 DRDY Timing

Although MPX bus protocol allows for HIT and DRDY to be asserted simultaneously, the MPC7451 does not assert DRDY simultaneously with HIT. The MPC7451 asserts DRDY sometime after HIT because the MPC7451 requires more cycles to get the data into the intervention queue. DRDY is a pulsed signal and must be negated on the cycle after it is asserted unless pipelining of data-only intervention requests naturally requires consecutive assertions of DRDY.

9.4.2.4.3 Pipelining of Data-Only Transactions

The MPC7451 may pipeline multiple data-only transactions. That is, it may assert $\overline{\text{HIT}}$ for additional transactions, even if it has not been able to complete pending data-only transactions for prior snoop hits. The MPC7451 may do this until its internal buffers fill up. Similarly, a device may assert $\overline{\text{DRDY}}$ for additional data-only transactions before previous data-only transactions have completed their data tenures. There is no restriction on the number of outstanding $\overline{\text{DRDY}}$ assertions. The MPC7451 can assert $\overline{\text{DRDY}}$ the same number of times as the number of outstanding $\overline{\text{HIT}}$ assertions. The MPC7451 supports 16 outstanding transactions if no $\overline{\text{DBG}}$ s have been issued for any of the queued data transactions.

Because \overline{DRDY} is a pulsed signal, if \overline{DRDY} is held low for multiple cycles, the system interprets this as multiple assertions of \overline{DRDY} . If a device asserts \overline{DRDY} when the system is not expecting a \overline{DRDY} (no pending data-only transaction has been indicated), the system ignores the \overline{DRDY} signal. An important example of this would be the cycle after an \overline{ARTRY} . See Section 9.4.2.4.4, "Retrying Data-Only Transactions." An example of pipelined data-only transactions is shown in Figure 9-13. (Note that Figure 9-13 assumes that data is all driven from the same source, so that data streaming is possible.)



Cycles 0, 2: The device asserts HIT for transactions, A and B.

Cycles 3 and 5: The device asserts DRDY for the first A and B respectively.

Cycle 6: DBG for transaction A issued.

Cycle 7: Data for transaction A is driven.

Cycle 8: DBG for transaction B issued.

Cycle 9: Data for transaction C is driven.

Figure 9-13. Pipelined Data-Only Transactions

9.4.2.4.4 Retrying Data-Only Transactions


As described in Section 9.3.3.4, "Hit (HIT) Signal and Data Intervention," it is possible for the MPC7451 to signal a data-only transaction with the $\overline{\text{HIT}}$ signal while another device asserts $\overline{\text{ARTRY}}$. In this case, the data-only transaction must be considered retried, and the system does not expect a corresponding $\overline{\text{DRDY}}$. In general, if $\overline{\text{DRDY}}$ is asserted by an intervening master when the system is not expecting a $\overline{\text{DRDY}}$, it is considered spurious and is ignored. However, if the system is expecting a $\overline{\text{DRDY}}$ for another transaction from that device, the MPC7451 does not assert $\overline{\text{DRDY}}$ after the transaction has been retried. That is,

there is no ambiguity between a spurious \overline{DRDY} from a retried transaction and a valid \overline{DRDY} for a later transaction.

 \overline{DRDY} would never be asserted the cycle after \overline{HIT} to avoid the spurious \overline{DRDY} problem if \overline{HIT} is \overline{ARTRY} ed. Neither the MPC7400/7410 nor the MPC7451 will ever assert a spurious \overline{DRDY} because they will never assert \overline{DRDY} the cycle after \overline{HIT} .

Note that if data-only tenures are being pipelined, and the \overline{DRDY} for a previous \overline{HIT} is asserted at the same time as a new \overline{HIT} and \overline{ARTRY} , the \overline{DRDY} must not be ignored.

Examples of retrying data-only transactions, including pipelined $\overline{\text{HIT}}\text{s}$ and $\overline{\text{DRDY}}\text{s}$, are shown in Figure 9-14.



- Cycle 2: Transaction A receives an ARTRY so the HIT signal is ignored by the system.
- Cycle 5: Transaction B starts. This is the earliest possible TS after an ARTRY.
- Cycle 7: Transaction B receives a HIT response. DRDY is delayed.
- Cycle 9: Transaction C receives a HIT and an ARTRY. The system understands that the DRDY is for transaction B and considers it valid.
- Cycle 10: The MPC7451 will never assert DRDY for transaction C the cycle after HIT, regardless of ARTRY.
- Cycle 11: HIT for transaction D is asserted. The bus master must not assert DRDY for transaction C at this point since the system would interpret it as the DRDY for transaction D.

Figure 9-14. Retry Examples of Data-Only Transactions

9.4.2.4.5 Ordering of Data-Only Transactions

All data-only transactions for a given MPC7451 processor must be handled in order. This does not mean that other data tenures must be handled in order with respect to data-only transactions, or that data-only transactions from different devices must maintain order relative to one another. See Section 9.4.2.3, "Data Tenure Reordering." However, if the MPC7451 has asserted HIT for more than one transaction, the corresponding data-only transactions must be serviced in the same order because there is no defined way for the arbiter to distinguish between them except to expect them in order.

9.4.2.4.6 Snarfing

Snarfing is a term used to describe a situation where one device provides data to another target device and a third device (typically a memory or cache controller) samples the data for its own purposes. The third device is said to have snarfed the data transaction.

Snarfing is necessary when a processor uses data intervention to forward modified data to another processor because the processor performing the read operation will mark the data shared or exclusive even though the data is modified with respect to memory. The MPC7451 does not perform exclusive or shared intervention, so any data intervention will occur with modified data.

The system must snarf for interventions due to READ, RCLAIM, CLEAN, or FLUSH transactions and update memory and caches accordingly. Snarfing is not necessary for RWITM transactions serviced with data intervention because the data will be marked modified in the requesting processor's cache.

9.4.3 MPX Bus Data Tenure Termination

Three signals are used to terminate the individual data beats of the data tenure and the data tenure itself—TA (transfer acknowledge), TEA (transfer error acknowledge), and ARTRY (address retry).

TA is used to signal normal termination of a data beat or transaction (last data beat of burst). It must always be asserted on the bus cycle coincident with the data that it is qualifying. It may be withheld by a slave for any number of clocks until valid data is ready to be supplied or accepted.

TEA is used to signal a non-recoverable error during the data transaction. It may be asserted as early as the last cycle of the snoop response window or as late as the cycle of the last or only TA. The assertion of TEA terminates the data tenure immediately even if in the middle of a burst; however, it will not prevent incorrect data from being written into the MPC7451's caches or registers. The assertion of TEA initiates either a machine check exception or a checkstop condition based on the setting of MSR[ME].

An assertion of \overline{ARTRY} causes the data tenure to be terminated immediately if the \overline{ARTRY} is for the address tenure associated with the data tenure in operation. (It may not be due to address pipelining.) If \overline{ARTRY} is used, the earliest allowable assertion of \overline{TA} to the processor is directly dependent on the latest possible assertion of \overline{ARTRY} to MPC7451. See Section 9.3.3, "MPX Bus Address Tenure Termination," for more information.

If the \overline{ARTRY} and \overline{TEA} signals are asserted in the same clock, the \overline{ARTRY} signal takes precedence and the \overline{TEA} signal is ignored. This means that the transaction is repeated until the \overline{ARTRY} condition is resolved.

9.4.3.1 Normal Single-Beat Transfer Termination

Normal termination of a <u>single-beat</u> data read operation occurs when \overline{TA} is asserted by a responding slave. The \overline{TEA} signal must remain negated during the transfer (see Figure 9-15).




Figure 9-15. Normal Single-Beat Read Termination

Figure 9-16 shows a single-beat write operation with a normal termination.




Figure 9-16. Normal Single-Beat Write Termination

9.4.3.2 Normal Burst Transfer Termination

Normal termination of a burst transfer occurs when \overline{TA} is asserted for four bus clock cycles, as shown in Figure 9-17. The bus clock cycles in which \overline{TA} is asserted need not be consecutive, thus allowing pacing of the data transfer beats. For read bursts to terminate successfully, \overline{TEA} must remain negated during the transfer. For write bursts, \overline{TEA} must remain negated for a successful transfer.




Figure 9-17. Normal Burst Transaction

Figure 9-18 shows the effect of using \overline{TA} to pace the data transfer rate. Notice that in bus clock cycle 5 of Figure 9-18, \overline{TA} is negated for the second data beat. The MPC7451 data pipeline does not proceed until bus clock cycle 6 when \overline{TA} is reasserted.




Figure 9-18. Read Burst with TA Wait States

9.4.3.3 Data Transfer Termination Due to a Bus Error

The TEA signal indicates that a bus error has occurred during a data tenure. Asserting TEA to the MPC7451 terminates the transaction (that is, subsequent assertions of TA are ignored).

Assertion of the TEA signal causes a machine check exception (or a checkstop condition within the MPC7451). For more information, see Section 4.6.2, "Machine Check Exception (0x00200)." Note that the MPC7451 does not implement a synchronous error capability for memory accesses. This means that the exception instruction pointer saved into the SRR0 register does not point to the memory operation that caused the assertion of TEA but to the instruction about to be executed (perhaps several instructions later). Also note that assertion of TEA does not invalidate data entering the registers or the cache. Also, the address corresponding to the access that caused TEA to be asserted is not latched by the MPC7451. To recover, the exception handler must remedy the cause of the TEA, or the

MPC7451 must be reset; therefore, this function should only be used to indicate fatal system conditions to the processor (such as parity or uncorrectable ECC errors).

After the MPC7451 has committed to run a transaction, that transaction must eventually complete. Address retry causes the transaction to be restarted; \overline{TA} wait states delay termination of individual data beats. Eventually, however, the system must either terminate the transaction or assert the \overline{TEA} signal. For this reason, care must be taken to check for the end of physical memory and the location of certain system facilities to avoid memory accesses that result in the assertion of \overline{TEA} .

9.5 60x Bus Protocol

The MPC7451 implements a subset of the 60x bus protocol. Note that although this protocol is implemented by the MPC603-, MPC604-, MPC750-, and MPC7400-families of processors, it is referenced as the 60x bus interface.

As described in Section 9.1, "MPC7451 System Interface Overview," the MPC7451 samples the $\overline{BMODE0}$ signal at the negation of \overline{HRESET} to determine which bus protocol to use. If $\overline{BMODE0}$ is negated at the negation of \overline{HRESET} , then the MPC7451 uses the 60x bus protocol subset.

The MPC7451 will burst out of reset in the 60x bus protocol.

9.5.1 60x Bus Pipelining

The 60x bus protocol provides independent address and data bus capability to support pipelined and split-bus transaction system organizations. Address pipelining allows the address tenure of a new bus transaction to begin before the data tenure of the current transaction has finished. In a pipelined implementation, data bus tenures are kept in strict order with respect to address tenures.

Split-bus transaction capability allows other bus activity to occur (either from the same master or from different masters) between the address and data tenures of a transaction.

While this capability does not inherently reduce memory latency, support for address pipelining and split-bus transactions can greatly improve effective bus/memory throughput. For this reason, these techniques are most effective in shared-memory multimaster implementations where bus bandwidth is an important measurement of system performance.

External arbitration is required in systems in which multiple devices must compete for the system bus. The external arbiter must control the pipeline depth and synchronization between masters and slaves. The design of the external arbiter affects pipelining by regulating address bus grant (\overline{BG}), data bus grant (\overline{DBG}), and address acknowledge (\overline{AACK}) signals. For example, a one-level pipeline is enabled by asserting \overline{AACK} to the current address bus master and granting mastership of the address bus to the next requesting

master before the current data bus tenure has completed. The MPC7451 can pipeline up to 16 address tenures before starting a data tenure.

In a pipelined implementation of the 60x bus protocol, data bus tenures are kept in strict order with respect to address tenures; there is no provision for data tenure reordering as in MPX bus mode.

9.6 60x Bus Address Tenure

As with the MPX bus protocol, the 60x bus protocol uses a three phase address tenure, consisting of address bus arbitration, address transfer, and address transfer termination. However, the 60x bus protocol requires a turn-around cycle between each address tenure. Therefore, in 60x bus mode, the MPC7451 does not support MPX bus style address streaming and requires a dead cycle between address tenures (even if those address tenures are from the same processor).

9.6.1 60x Bus Address Bus Arbitration

The elimination of ABB from the interface puts more responsibility on the system arbiter. Arbiter designs must ensure that no more than one address bus master can be granted the bus at one time (that is, bus grants must be mutually exclusive).

In 60x bus mode, when the MPC7451 needs access to the external bus and it is not parked (\overline{BG}) is negated, it asserts bus request (\overline{BR}) until it is granted mastership of the bus and the bus is available; see Figure 9-19. The external arbiter must grant master-elect status to the potential master by asserting the bus grant (\overline{BG}) signal when the bus is idle.

9.6.1.1 Qualified Bus Grant in 60x Bus Mode

The qualified bus grant equation for 60x bus mode is as follows:

```
Qualified Bus Grant = \overline{BG} & \neg \overline{ARTRY} & \neg \overline{TS} & \neg (latched state variables)
```

where "latched state variables" include latched \overline{ARTRY} . Thus, a qualified bus grant occurs when \overline{BG} is asserted, \overline{ARTRY} is not asserted in the current or in the preceding cycle, and \overline{TS} is not asserted by this or any other processor.




Figure 9-19. 60x Address Bus Arbitration-Non-Parked Case

9.6.1.2 60x Address Bus Parking

From the bus master's perspective, bus parking for the 60x interface is the same as for the MPX interface. If a master needs the bus and receives a bus grant and all qualifying conditions are met, the master may immediately assume control of the address bus.




Figure 9-20. 60x Address Bus Arbitration-Parked-Case

9.6.2 60x Bus Address Transfer

The 60x bus protocol requires a turn-around cycle between each address tenure. This implies that 60x address tenures must take at least three bus clock cycles (because the system can provide \overline{AACK} no earlier than the cycle following the assertions of \overline{TS}).

9.6.2.1 60x Address Bus Driven Mode

Address bus driven mode provides for improved electrical characteristics on the address and attributes signals by reducing the time that these signals are not actively driven. The <u>BMODEO</u> signal is used to select address bus driven mode after <u>HRESET</u> is negated. If <u>BMODEO</u> is asserted after <u>HRESET</u> is negated, address bus driven mode is selected; if <u>BMODEO</u> is negated after <u>HRESET</u> is negated, normal address bus driving mode (address bus not always driven) is selected. The read-only ABD bit in MSSCRO indicates whether the MPC7451 is in address bus driven mode.

9.6.2.2 60x Address Bus Parity

In 60x bus mode, the MPC7451 supports 36-bit address bus and five parity signals. Address parity generation and reporting in 60x bus mode operates identically to that in MPX bus mode.

9.6.2.3 60x Address Transfer Attributes

Transfer attribute signals such as TT[0:4], TSIZ[0:2], (\overline{TBST}) , (\overline{WT}) , (\overline{CI}) , and (\overline{GBL}) used by the 60x bus are the same as are used by the MPX bus with the following exceptions:

- The MPX bus read claim (RCLAIM) transfer type (TT[0:4] = 0b01111) is not supported in 60x bus mode. Therefore, there is no distinct transaction type to identify the touch-for-store instructions (**dcbtst**, **dstst**, and **dststt**). In 60x bus mode, the touch-for-store instructions use the read transfer type (TT[0:4] = 0b01010), the same as a load miss.
- There are fewer defined encodings for the TBST and TSIZ[0:2] signals in 60x bus mode.

9.6.2.3.1 60x Transfer Size (TSIZ[0:2]) and Transfer Burst (TBST) Signals

In 60x bus mode, the MPC7451 only supports bursting for cache block transfers (4 double words). Unlike the 60x bus mode of the MPC7400 and MPC7410, the MPC7451 does not automatically break caching-inhibited or write-though AltiVec loads and stores of 16-bytes into two 8-byte transfers. For the MPC7451, caching-inhibited AltiVec loads or stores and write-through AltiVec stores cause alignment exceptions in 60x bus mode.

The 60x bus protocol does not support a 16-byte transaction, but caching-inhibited instruction fetches are internally 16-bytes. In 60x bus mode, all caching-inhibited instruction fetches are performed on the bus as caching-allowed, 32-byte burst transactions. No forwarding of the critical 16 bytes is done, and the data is not reloaded into any MPC7451 cache.

Table 9-7 defines the $\overline{\text{TBST}}$ and $\overline{\text{TSIZ}}[0:2]$ encodings used by the MPC7451 in 60x bus mode.

TBST	TSIZ0	TSIZ1	TSIZ2	Transfer Size ¹
Asserted	0	0	0	undefined
Asserted	0	0	1	undefined
Asserted	0	1	0	4 double-word burst
Asserted	0	1	1	undefined
Asserted	1	0	0	undefined
Asserted	1	0	1	undefined
Asserted	1	1	0	undefined
Asserted	1	1	1	undefined
Negated	0	0	0	8 bytes
Negated	0	0	1	1 byte
Negated	0	1	0	2 bytes

Table 9-7. TBST and TSIZ[0:2] Encodings in 60x Bus Mode

1

0

1

0

3 bytes

4 bytes

5 bytes²

6 bytes²

7 bytes²

9.6.2.4 Aligned and Misaligned Transfers

Negated

Negated

Negated

Negated

Negated

0

1

1

1

0

0

Performance on misaligned transfers may be substantially less than on aligned transfers, and it is recommended that software attempt to align code and data if possible. See Section 9.3.2.6, "Effect of Alignment in Data Transfers," for a detailed description of alignment considerations for transactions in 60x and MPX bus modes. Note that the MPC7451 is not compatible with the MPC107 bridge device in little-endian mode if misaligned data is accessed.

9.6.3 60x Bus Address Transfer Termination

In 60x bus mode, addresses are terminated as they are in MPX bus mode, except that the 60x bus protocol requires a turn-around cycle on the bus before a new address tenure may begin. This implies that 60x address tenures must take at least three bus clock cycles

 ³⁻byte transfers may be requested by the MPC7451 starting at any byte address within the double word from byte address 0 to byte address 5.
 4-byte transfers may be requested by MPC7451 starting at any byte address within the double word from byte address 0 to byte address 4.

² Although defined, the MPC7451 never generates a transaction of this size.

(because the system can provide \overline{AACK} no earlier than the cycle following the assertions of \overline{TS}).

9.6.3.1 Snoop Response and SHD Signal

The MPC7451 asserts the SHD0 signal as an output coincident with the ARTRY output signal if the cache block that caused a snoop hit is pushed as the processor's next address transaction.

The shared $\overline{SHD0}$ signal functions similarly to $\overline{SHD0}$ and $\overline{SHD1}$ in MPX bus mode. Because the 60x bus protocol does not allow a master to drive a new address tenure every other cycle as does the MPX protocol, only one snoop response signal, $\overline{SHD0}$, is necessary.

9.7 60x Bus Data Tenure

This section describes the data bus arbitration, transfer, and termination phases defined by the 60x bus protocol used by the MPC7451.

9.7.1 60x Bus Data Bus Arbitration

The MPC7451 data bus uses the DBG signal and arbiter logic in data arbitration. Additionally, the combination of $\overline{\text{TS}}$ and TT[0:4] provides information about the data bus request to external logic.

As a result of address pipelining, the MPC7451 may have up to 16 data tenures queued to be performed when it receives a qualified \overline{DBG} . The data tenures must be performed in the same order in which their address tenures were performed. The \overline{DBWO} input signal is not implemented on the MPC7451, so the limited out-of-order capability available in the 60x bus protocol is not supported.

If the MPC7451 has any data tenures to perform, it always accepts data bus mastership to perform a data tenure when it recognizes a qualified \overline{DBG} .

9.7.1.1 Qualified Data Bus Grant in 60x Bus Mode

When the MPC7451 is operating in 60x bus mode, a qualified data bus grant occurs when the following conditions are satisfied:

- DBG is asserted.
- ARTRY is not asserted in the address retry window for the address phase of this transaction.
- The processor is ready to begin a data transaction.
- The processor is not already using the data bus.

Note that in some systems, it may be possible to have a qualified data bus grant as early as the clock cycle when \overline{TS} is asserted.

60x Bus Data Tenure

When a data tenure overlaps with its associated address tenure, a qualified \overline{ARTRY} assertion coincident with a data bus grant signal does not result in data bus mastership. Because the MPC7451 can pipeline transactions, there may be an outstanding data bus transaction when a new address transaction is retried. In this case, the MPC7451 becomes the data bus master to complete the previous transaction and the \overline{ARTRY} does not affect the data tenure.

The \overline{DBB} signal is not implemented on the MPC7451. As is the case with \overline{ABB} , the elimination of \overline{DBB} from the MPC7451 interface puts more responsibility on the data bus arbiter as it must synthesize an internal version of \overline{dbb} to assist it in tracking the start and end of the data tenure. Because \overline{DBB} is not used to signal the end of a data tenure, \overline{DBG} is only asserted to the next bus master the cycle before the cycle that the next bus master may actually begin its data tenure.

9.7.2 60x Bus Data Transfers

Data and data parity signals operate the same in 60x bus mode as they do in MPX bus mode except for the following exceptions:

- The MPC7451 does not support data tenure reordering in 60x bus mode; therefore, DTI[0:3] must be pulled down in 60x bus mode.
- The MPC7451 does not support data streaming from one data tenure to the next in 60x bus mode.
- The MPC7451 does not support data intervention in 60x bus mode. Non-intervention burst write transfers are the only burst writes performed in 60x bus mode and are always performed zero double word first.

As with MPX bus mode, data must never be transferred before the last cycle of the address retry window (that is, valid data must never precede a possible ARTRY for that transaction).

9.7.3 60x Bus Data Tenure Termination

The 60x bus protocol defines four signals to terminate data bus transactions—TA, DRTRY (data retry), TEA (transfer error acknowledge), and ARTRY. The MPC7451 does not implement the DRTRY signal; therefore, the 60x interface on the MPC7451 is always operating in the higher-performance, no-DRTRY mode. TA, TEA, and ARTRY function the same in 60x bus mode as they do in MPX bus mode.

If the \overline{ARTRY} and \overline{TEA} signals are asserted in the same clock, the \overline{ARTRY} signal takes precedence and the \overline{TEA} signal is ignored. This means that the transaction is repeated until the \overline{ARTRY} condition is resolved.

Because the MPC7451 has no \overline{DRTRY} , the assertion of \overline{ARTRY} by a snooping device must occur prior to or coincident with the first assertion of \overline{TA} to the MPC7451; assertion of \overline{ARTRY} must never occur on the cycle after the first assertion of \overline{TA} .

9.8 60x Bus Timing Examples

This section shows timing diagrams for various scenarios using the 60x bus interface. Figure 9-21 illustrates the fastest single-beat reads possible for the MPC7451 and shows both minimal latency and maximum single-beat throughput. By delaying the data bus tenure, the latency increases, but, because of split-transaction pipelining, the overall throughput is not affected unless the data bus latency delays the third address tenure.

Note that all bidirectional signals are released to high-impedance between bus tenures.




Figure 9-21. Fastest Single-Beat Reads

60x Bus Timing Examples

Figure 9-22 illustrates the fastest single-beat writes supported by the MPC7451. All bidirectional signals are released to high-impedance between bus tenures.




Figure 9-22. Fastest Single-Beat Writes

Figure 9-23 shows two ways that single-beat reads are delayed:

- The \overline{TA} signal is negated to insert wait states in clock cycles 4 and 5.
- For the second access, \overline{DBG} is delayed until clock cycle 8 (could have been asserted in clock cycle 7).




Figure 9-23. Single-Beat Reads Showing Data-Delay Controls

Figure 9-24 shows data-delay controls in a single-beat write operation. Note that all bidirectional signals are released to high-impedance between bus tenures. Data transfers are delayed in the following ways:

- The $\overline{\text{TA}}$ signal is held negated to insert wait states in clocks 4 and 5.
- In clock 7, \overline{DBG} is held negated, which delays the start of the data tenure.




Figure 9-24. Single-Beat Writes Showing Data Delay Controls

Figure 9-25 shows the use of data-delay controls with burst transfers. Note that all bidirectional signals are released to high-impedance between bus tenures. Burst transfers are delayed in the following ways:

- The first data beat of bursted read data (clock 4) is the critical double word.
- The write burst shows the use of \overline{TA} signal negation to delay the third data beat.




Figure 9-25. Burst Transfers with Data Delay Controls

Figure 9-26 shows the use of the $\overline{\text{TEA}}$ signal. Note that all bidirectional signals are released to high-impedance between bus tenures. Note the following:

- The first data beat of the read burst (in clock 4) is the critical quad word.
- The $\overline{\text{TEA}}$ signal truncates the burst write transfer on the third data beat.
- The $\overline{\text{TEA}}$ eventually causes the MPC7451 to take an exception.




Figure 9-26. Use of Transfer Error Acknowledge (TEA)

9.9 Reset, Interrupt, Checkstop, and Power Management Signal Interactions

This section describes the hard and soft reset input signals, external interrupts, checkstop operations, and power management signal interactions. See Chapter 4, "Exceptions," and Chapter 8, "Signal Descriptions," for more information on the exceptions caused by these signals and for signal descriptions, respectively.

9.9.1 Reset Inputs

The MPC7451 has two reset inputs, described as follows:

- HRESET (hard reset)—The HRESET signal is used for power-on reset sequences, or for situations in which the MPC7451 must go through the entire cold start sequence of internal hardware initialization. The MPC7451 will initiate burst transactions after power-on reset in 60x bus mode.
- SRESET (soft reset)—The soft reset input provides warm reset capability. This input can be used to avoid forcing the MPC7451 to complete the cold start sequence.

When either reset input negates, the processor attempts to fetch code from the system reset exception vector. The vector is located at offset 0x00100 from the exception prefix (MSR[IP]). The MSR[IP] bit is set when HRESET negates.

9.9.2 External Interrupts

The external interrupt input signals (\overline{INT} , \overline{SMI} and \overline{MCP}) of the MPC7451 force the processor to take the external interrupt vector or the system management interrupt vector if the MSR[EE] is set, or the machine check interrupt if the MSR[ME] and the HID1[EMCP] bits are set.

9.9.3 Checkstops

The MPC7451 has two checkstop input signals— \overline{CKSTP} _IN (nonmaskable) and \overline{MCP} (enabled when MSR[ME] is cleared and HID1[EMCP] is set)—and a checkstop output (CKSTP_OUT) signal. If CKSTP_IN or \overline{MCP} is asserted, the MPC7451 halts operations by gating off all internal clocks. The MPC7451 asserts \overline{CKSTP} _OUT if \overline{CKSTP} _IN is asserted.

If $\overline{\text{CKSTP_OUT}}$ is asserted by the MPC7451, it has entered the checkstop state, and processing has halted internally. The $\overline{\text{CKSTP_OUT}}$ signal can be asserted for various reasons including receiving a $\overline{\text{TEA}}$ signal and detection of external parity errors. For more information about checkstop state, see Section 4.6.2.2, "Checkstop State (MSR[ME] = 0)." All non-test output signals are disabled during a checkstop.

9.9.4 Power Management Signals

This section describes the MPC7451's support for power management. The system quiescence control signals (QREQ and QACK) allow the processor to enter the nap or sleep low-power states and bring bus activity to a quiescent state in an orderly fashion.

Prior to entering the nap or sleep-power state, the MPC7451 asserts the \overline{QREQ} signal. This signal allows the system to terminate or pause any bus activities that are normally snooped. When the system is ready to enter the system quiesce state, it asserts the \overline{QACK} signal. At this time the MPC7451 may enter the nap or sleep power-saving state. When the MPC7451 is in the quiescent state, it stops snooping bus activity.

While the MPC7451 is in the nap state, the system power controller can enable snooping by the MPC7451 by negating the \overline{QACK} signal for at least eight bus clock cycles, after which the MPC7451 is capable of snooping bus transactions. The reassertion of \overline{QACK} following the snoop transactions causes the MPC7451 to reenter the nap power state. See Chapter 10, "Power and Thermal Management," for more information on the power-saving modes of the MPC7451.

Once the MPC7451 has made a request to enter the nap power-saving state, the \overline{QREQ} signal may be negated on any clock cycle to service an internal interrupt (such as a

decrementer or time base exception). The \overline{TS} for the exception vector fetch can occur as early as the clock cycle that \overline{QREQ} is negated.

9.10 IEEE 1149.1a-1993 Compliant Interface

The MPC7451 boundary-scan interface is a fully-compliant implementation of the IEEE 1149.1a-1993 standard. This section briefly describes the MPC7451's IEEE 1149.1a-1993 (JTAG) interface. See Section 8.4.6, "IEEE 1149.1a-1993 (JTAG) Interface Description," for more information on the function of the JTAG signals.

9.10.1 JTAG/COP Interface

The MPC7451 has extensive on-chip test capability including the following:

- Debug control/observation (COP)
- Boundary scan (standard IEEE 1149.1a-1993 (JTAG) compliant interface)
- Support for manufacturing test
- Support for the following standard JTAG instructions:
 - BYPASS
 - EXTEST
 - SAMPLE/PRELOAD
 - CLAMP
 - HIGHZ

The COP and boundary-scan logic are not used under typical operating conditions. Detailed discussion of the MPC7451 test functions is beyond the scope of this document; however, sufficient information has been provided to allow the system designer to disable the test functions that would impede normal operation.

The JTAG/COP interface is shown in Figure 9-27. For more information, refer to *IEEE Standard Test Access Port and Boundary Scan Architecture IEEE STD 1149-1a-1993*.




Figure 9-27. IEEE 1149.1a-1993 Compliant Boundary-Scan Interface

Chapter 10 Power and Thermal Management

The MPC7451 is designed for low-power operation. It provides both automatic and program-controlled power reduction modes. The instruction cache throttling mechanism allows on-chip thermal measurement by reducing the instruction dispatch rate. When used with dynamic power management, instruction cache throttling provides the system designer with a flexible way to control device temperature while allowing the processor to continue operating.

10.1 Dynamic Power Management

If an MPC7451 functional unit is idle, it automatically goes into a low-power mode. This mode does not affect operational performance. Dynamic power management automatically supplies or withholds power to execution units individually, based upon the contents of the instruction stream.

CMOS circuits consume negligible power when they are not switching, so stopping the clock to an execution unit effectively eliminates its power consumption. Each MPC7451 execution unit has an independent clock input that is controlled automatically on a clock-by-clock basis; for example, clocking is withheld from the floating-point unit if no floating-point instructions are being executed. The operation of dynamic power management is transparent to software or any external hardware.

Dynamic power management is enabled by setting HID0[DPM], as described in Section 2.1.5.1, "Hardware Implementation-Dependent Register 0 (HID0)."

10.2 Programmable Power Mode

The following three power saving modes are available to the system:

- Nap—Instruction fetching is halted. Only those clocks for time base, decrementer, and JTAG logic remain running. The MPC7451 goes into the doze state to snoop memory operations on the bus and then back to nap using a QREQ/QACK processor-system handshake protocol.
- Sleep—Power consumption is further reduced by disabling bus snooping, leaving only the PLL in a locked and running state. All internal functional units are disabled.

Programmable Power Mode

Deep sleep—When the MPC7451 is in sleep mode, the system can disable the PLL.
The system can then disable the SYSCLK source for greater system power savings.
Power-on reset procedures for restarting and relocking the PLL must be followed upon exiting deep sleep.

Figure 10-1 shows the four power management stages and the seven state transitions (T1–T7).




Figure 10-1. Power Management State Diagram

The states are described as follows:

- Full-power—Normal operation. All clocks are on, instructions are fetched and executed.
- Doze—All clocks are on, instruction dispatch is halted. Snoops are serviced by all caches. QREQ is asserted. Note that this is not a user-definable state; it is an intermediate state between full-power and either nap or sleep.
- Nap—The timebase and COP clocks run, all other clocks are off. Instruction dispatch is halted and QREQ remains asserted.
- Sleep—All clocks are off except COP/JTAG clocks. Instruction dispatch is halted. QREQ remains asserted.

The transitions are described in Table 10-1.

Table 10-1. Power Management State Transitions

Transition	Cause
T1	HID0[NAP] or HID0[SLEEP] and MSR[POW] set and core is idle.
T2	External interrupt, SMI interrupt, SRESET, HRESET, Machine check, Decrementer interrupt
Т3	HID0[NAP] and MSR[POW] are set, the system asserts QACK, bus and SRAM are idle.
T4	The system negates QACK, signaling a pending snoop operation.
T5	External interrupt, SMI interrupt, SRESET, HRESET, Machine check, Decrementer interrupt

Table 10-1. Power Management State Transitions (continued)

Transition	Cause	
T6	HID0[SLEEP] and MSR[POW] are set, the system asserts QACK, the bus and SRAM are idle.	
T7	External interrupt, SMI interrupt, SRESET, HRESET, or Machine check	

The definition of the five external interrupts are explained in Table 4.2 in Chapter 4.

The MPC7451 has two software-controllable power-saving modes, nap and sleep, which progressively reduce power dissipation. Nap mode also implements a doze state in which the processor can snoop transactions on the MPX/60x bus and then return to nap.

Software controls the HID0[NAP,SLEEP] and MSR[POW] bits and can move the MPC7451 into a power savings mode at any time. To wake from a power-saving mode by using an external interrupt, the user should take care that MSR[EE] is set.

10.2.1 Full-Power Mode

The full-power mode is the default power state. As the MPC7451 is fully powered, the internal functional units are operating at the full processor clock speed. If dynamic power management mode (DPM) is enabled, any idle functional units automatically enter a low-power state without affecting performance, software execution, or external hardware.

10.2.2 Nap Mode

Nap mode disables clocking in the MPC7451 core but maintains the lock on the PLL. The time base/decrementer and the COP/JTAG logic remain operational.

Nap mode reduces power consumption by halting instruction fetch and dispatch, disabling bus snooping. Only the decrementer/time base registers, the PLL, and JTAG logic remain in a powered state. The MPC7451 returns to the full-power state after receiving an external asynchronous interrupt, a system management interrupt, a hard or soft reset, or a machine check input ($\overline{\text{MCP}}$), or decrementer exception. Return to full-power state from a nap state takes only a few processor clock cycles. Because the processor is in nap mode, the system causes the processor to enter doze state by negating $\overline{\text{QACK}}$. The processor snoops bus operations and performs appropriate memory coherency operations while in the doze mode. When the system reasserts $\overline{\text{QACK}}$, the processor returns to the nap mode after completing any memory operations.

10.2.2.1 Entering NAP Mode

In full-power state, software can set HID0[NAP] and MSR[POW]. Because the core is idle, the MPC7451 transitions to doze state and asserts \overline{QREQ} . The system should then assert \overline{QACK} if no snoop operations are pending. Because all bus activity is halted, the MPC7451 enters nap mode.

10.2.2.2 Exiting Nap Mode

Any External interrupt, SMI interrupt, SRESET, HRESET, or Machine check wakes MPC7451 from nap and puts it into full-power state within a few processor cycles. Additionally the Decrementer interrupt wakes the machine from nap.

10.2.2.3 Snooping In Nap Mode (Doze)

If the MPC7451 is in nap mode, it enters the doze state to service a snoop while the system negates \overline{QACK} . The MPC7451 requires 4 bus cycles to transit from nap to doze before the snoop operation appears on the bus. Once the snoop operation has completed its tenure on the bus the system may reassert \overline{QACK} if no other snoop operations are pending. The MPC7451 continues to service the snoop if necessary, as in the case of a data cache push as a result of the snoop, and then return to nap when it is complete.

10.2.3 Sleep Mode

The sleep mode disables all clocking in the MPC7451. The PLL remains locked for fast wake response. The JTAG logic remains operational. Note that the MPC7451 does not enter doze state to snoop if it is in sleep mode. Caches must be flushed to guarantee cache coherency if other system components access memory while the MPC7451 is sleeping.

Sleep mode minimizes power consumption by disabling all internal functional units. The PLL remains locked and running but no clocks propagate to functional units. Note that the time base is not operational in sleep mode. It must be reset by an external source upon exiting sleep mode. The MPC7451 returns to the full-power state upon receipt of an external asynchronous interrupt, a system management interrupt, a hard or soft reset, or a machine check input (MCP). Return to full-power state from a sleep mode takes only a few processor clock cycles.

10.2.3.1 Entering Sleep Mode

In the full-power state, software can set HID0[SLEEP] and MSR[POW]. Because the core is idle, the MPC7451 enters doze state and asserts \overline{QREQ} . The system should then assert \overline{QACK} if no snoop operations are pending. The MPC7451 enters sleep mode as long as there is no bus activity.

10.2.3.2 Exiting Sleep Mode

Any external interrupt (External interrupt, SMI interrupt, SRESET, HRESET, and Machine check) wakes the MPC7451 from sleep mode and places it into full-power state within a few processor cycles. The Decrementer interrupt does not wake the machine from sleep. Because the time base has been inactive during the sleep mode it is necessary to update from an external reference upon exiting sleep.

10.2.3.3 Deep Sleep Mode

In sleep mode, the MPC7451 can achieve further power savings by disabling the PLL. To put the MPC7451 into deep sleep from the sleep mode, the system can configure the PLL CFG to the off state (0xF). Therefore, the system can achieve further power savings by disabling the SYSCLK source. Waking the MPC7451 from deep sleep can be achieved only with HRESET. SYSCLK should be resumed before asserting HRESET and reconfiguring PLL_CFG to an active state. Refer to the power-on reset instructions for time required for PLL to achieve lock.

Power-on reset procedures for restarting and relocking the PLL must be followed upon exiting this deep sleep state. Returning the MPC7451 to full-power state requires the enabling of the PLL and SYSCLK, followed by the assertion of an external asynchronous interrupt, a system management interrupt, a hard or soft reset, or a machine check input (MCP) signal after the time required to relock the PLL.

10.2.4 Power Management Software Considerations

Because the MPC7451 is a three-issue processor with out-of-order execution capability, care must be taken in how the power management mode is entered. Furthermore, nap and sleep modes require all outstanding bus operations to be completed before these modes are entered. Normally, during system configuration time, one of these power management modes would be selected by setting the appropriate HID0 bit. Later on, the mode is invoked by setting MSR[POW]. To ensure a clean transition into and out of a power-management mode, the **mtmsr** which sets the POW bit must be preceded by the proper cache flushes, instruction cache disable followed by **isync**, TLB invalidates, and then **dssall** and **sync** instructions. The sleep mode entry sequence is as follows:

```
mtHIDO (NAP | SLEEP)
        . . .
        dssall
        ... cache flushes... (1)
        ... instruction cache disable ... (2)
        isync (3)
        ... TLB invalidates ... (4)
loop
        sync
        mtmsr[POW = 1]
        isync
        b loop
```

The **dssall** instruction is needed to kill any outstanding stream touch instructions not killed by a sync.

10.2.5 Dynamic Frequency Switching (DFS) in the MPC7447A

The new dynamic frequency switching (DFS) feature in the MPC7447A adds the ability to divide the processor-to-system bus ratio by two during normal functional operation by setting the HID1[DFS1] bit. The frequency change occurs in one clock cycle and no idle waiting period is required to switch between modes. For example, an MPC7447A microprocessor operating at 1 Gigahertz internal frequency, configured to an 8:1 processor-to-system ratio at power-on-reset, can dynamically change the processor-to-system ratio to 2:1 by setting the HID1[DFS1] bit. The processor frequency would be reduced to 500 MHz or 250 MHz without ever cycling the processor through hard reset. The applied system clock frequency also does not need to change for this power reduction step.

10.2.5.1 Available Processor-to-Bus Ratios

DFS is not available for all processor-to-system ratios configurable during hard reset. That is, if the ratio is not divisible by two it can not be used. See the *MPC7447A RISC Microprocessor Hardware Specifications* for the valid divide ratio configurations. Since the MPC7447A does not support quarter clock ratios or the 1:1 ratio, the DFS feature is limited to integer PLL ratios of 2:1 and higher.

Note that the MPC7447A requires a minimum of five core cycles to process a snoop and generate a response after latching \overline{TS} and associated transfer attributes. As a result, if the processor core frequency is less than five times the system bus frequency, the system must extend the address tenure of all transactions that are snooped by the MPC7447A by delaying assertion of \overline{AACK} . For core to bus frequency ratios of 2:1 and 2.5:1, \overline{AACK} must be delayed a minimum of two bus cycles; for core:bus frequency ratios of 3:1, 3.5:1, 4:1, and 4.5:1, \overline{AACK} must be delayed a minimum of one bus cycle. Table 10-2 summarizes the required system \overline{AACK} delay for ratios less than 5:1.

Table 10-2. Required System AACK delay for Ratios < 5:1				
	Dynamic PLL Ratio	Required AACK Delay		
	2:1	2 cycles		

Dynamic PLL Ratio	Required AACK Delay
2:1	2 cycles
2.5:1	
3:1	1 cycle
3.5:1	
4:1	
4.5:1	

Since the processor requires five internal clock cycles to provide the correct response to a snoop on the external bus, delaying address acknowledge assures that the correct snoop response will be asserted by the processor.

The proper sequencing for changing \overline{AACK} delay is to:

- 1. Modify the system to delay AACK,
- 2. Alter the HID1[DFS1] bit to choose the ratio < 5:1,
- 3. Operate at the lower frequency,
- 4. Clear the DFS bit, and
- 5. Modify the system to remove \overline{AACK} delay.

10.2.5.2 Snooping restrictions

During the processor cycles in which dynamic frequency switching occurs, the address tenure of an external snoop must not be in progress on the external bus if the selected DFS ratio is less than 5:1.

If a snoop address tenure is in progress during the transition of the HID1[DFS1] bits, then the processor may:

- Respond with either the incorrect snoop response for the snooped transaction,
- Respond with the incorrect snoop response for the next transaction, or
- Cause contention on the ARTRY or SHD pins.

10.2.5.3 Using the HID1[DFS1] bit to Set DFS Mode in Conjunction Voltage Set Point

Using the new dynamic frequency switching (DFS) feature in the MPC7447A conserves power. This is done by lowering the processor operating frequency.

As noted in the MPC7447A RISC Microprocessor Hardware Specifications, some PLL ratios selected at reset are limited strictly to divide-by-two mode. The software is responsible to provide the correct PLL ratios so that an unavailable mode is not selected.

10.3 Instruction Cache Throttling

The MPC7451 provides an instruction cache throttling mechanism to effectively reduce the instruction execution rate without the complexity and overhead of dynamic clock control. When used with dynamic power management, instruction cache throttling provides the system designer with a flexible way to control device temperature while allowing the processor to continue operating.

The instruction cache throttling mechanism simply reduces the instruction dispatch rate. Normally, as many as three instructions are dispatched each cycle. For thermal management, the MPC7451 provides a supervisor-level instruction cache throttling control register (ICTC). The instruction dispatch rate is reduced by writing a nonzero value into ICTC[INTERVAL] and enabling instruction cache throttling by setting ICTC[E]. When this bit is clear, MPC7451 dispatches instructions normally. The overall junction temperature reduction results from dynamic power management of execution units when the MPC7451 is idle between the instruction dispatches; thus, instruction cache throttling does not provide thermal reduction unless HID0[DPM] = 1. Note that during instruction cache throttling, the PLL configuration remains unchanged. System software can control instruction forwarding by writing a nonzero value to the ICTC register, a supervisor-level register shown in Figure 10-2. Note also when instruction cache throttling is enabled, to reduce overall junction temperature, the performance does degrade.




Figure 10-2. Instruction Cache Throttling Control Register (ICTC)

Table 10-3 describes ICTC fields.

Table 10-3. ICTC Field Descriptions

Bits	Name	Description
0–22	_	Reserved, should be cleared.
23–30	INTERVAL	Instruction forwarding interval expressed in processor clocks. When throttling is enabled, the interval field specifies the minimum number of cycles between instructions being dispatched. (MPC7451 dispatches one instruction every INTERVAL cycle.) The minimum interval for throttling control is two cycles. 0x00, 0x01, 0x02 One instruction dispatches every 2 processor clocks 0x03 One instruction dispatches every 3 processor clocks 0xFF One instruction dispatches every 255 processor clocks
31	E	Enable instruction throttling. 0 Instructions dispatch normally. 1 Only one instruction dispatches every INTERVAL cycles.

10.4 MPC7447A Temperature Diode

The MPC7447A has a temperature diode on the microprocessor that can be used in conjunction with other system temperature monitoring devices (such as Analog Devices, ADT7461TM). These devices use the negative temperature coefficient of a diode operated at a constant current to determine the temperature of the microprocessor and its environment. For specifications of the MPC7447A on-board temperature diode see the MPC7447A RISC Microprocessor Hardware Specifications.

MPC7447A Temperature Diode

Chapter 11 Performance Monitor

The PowerPC architecture defines an optional performance monitor facility that provides the ability to monitor and count predefined events such as processor clocks, misses in the instruction cache, data cache, or L2 cache, types of instructions dispatched, mispredicted branches, and other occurrences. The count of such events (that may be an approximation) can be used to trigger the performance monitor exception. Note that some earlier processors implemented the performance monitor facility before it was defined by the PowerPC architecture.

The performance monitor can be used for the following:

- To increase system performance with efficient software, especially in a multiprocessing system—Memory hierarchy behavior can be monitored and studied in order to develop algorithms that schedule tasks (and perhaps partition them) and that structure and distribute data optimally.
- To characterize processors—Some environments may not be easily characterized by a benchmark or trace.
- To help system developers bring up and debug their systems

AltiVec Technology and the Performance Monitor



The AltiVec technology features do not affect the basic implementation of the performance monitor. However, the performance monitor provides the ability to monitor the following AltiVec operations:

- Individual counts of instructions executed by the AltiVec execution units
- Completed AltiVec load instructions counts
- Individual counts of cycles during which the VIU1, VIU2, VFPU, and VPU had a valid dispatch but invalid operands
- VFPU trap counts that can be generated in Java mode
- mtvscr and mtvrsave instruction counts
- Setting counts of the VSCR saturate bit
- Completion counts of **dss** and **dssall** instructions

Overview

- **dst***x* instruction event counts—dispatches, misses, refreshes, suspensions, premature cancellations, and resumptions
- Cycle counts when the VALU has a valid **mfvscr** dispatch but cannot execute it because it is not at the bottom of the completion queue (CQ)

11.1 Overview

The performance monitor uses the following resources defined by the PowerPC architecture:

- The performance monitor mark bit in the MSR (MSR[PMM]). This bit identifies programs to be monitored.
- The privilege level bit in the MSR (MSR[PR]). This bit identifies the mode the processor is in (supervisor or user).
- Special-purpose registers (SPRs):
 - The performance monitor counter registers (PMC1–PMC6) are 32-bit counters used to count the times a software-selectable event has occurred. PMC5 and PMC6 are used to count events generated by the memory subsystem. UPMC1–UPMC6 provide user-level read access to these registers.
 - The monitor mode control registers (MMCR0–MMCR2). Control fields in the MMCR*n* registers select events to be counted, determine whether performance monitor exceptions are caused by a time-base register transition, maintain counter overflow, and specify the conditions under which counting is enabled. UMMCR0–UMMCR2 provide user-level read access to these registers.
 - The sampled instruction address register (SIAR) contains the effective address of the last instruction that completes before the performance monitor exception is generated. USIAR provides user-level read access to the SIAR.
 - Note that in previous processors the optional SDAR and USDAR registers could be written to by boot code without causing an exception, this is not the case in the MPC7451. A mtspr or mfspr SDAR or USDAR instruction causes a program exception.
- The performance monitor exception follows the normal PowerPC exception model and has a defined exception vector offset (0x00F00). Its priority is below the trace exception and above the AltiVec unavailable exception.

11.2 Performance Monitor Exception

The performance monitor provides the ability to generate a performance monitor exception triggered by an enabled condition or event. This exception is triggered by an enabled condition or event defined as follows:

- A PMC*n* register overflow condition occurs:
 - MMCR0[PMC1CE] and PMC1[OV] are both set
 - MMCR0[PMCnCE] and PMCn[OV] are both set (n > 1)
- A time-base event—MMCR0[TBEE] = 1 and the TBL bit specified in MMCR0[TBSEL] changes from 0 to 1

MMCR0[PMXE] must be set for any of these conditions to signal a performance monitor exception.

Although the performance monitor exception may occur with MSR[EE] = 0, the exception is not taken until MSR[EE] = 1.

As a result of a performance monitor exception being generated, the performance monitor saves in the SIAR the effective address of the last instruction completed before the exception is taken. Note that SIAR is not updated if performance monitor counting has been disabled by setting MMCR0[0].

The priority of the performance monitor exception is below the trace exception and above the AltiVec unavailable exception. See Section 4.2, "MPC7451 Exception Recognition and Priorities," for a list of exception priorities.

Exception handling for the performance monitor exception is described in Section 4.6.13, "Performance Monitor Exception (0x00F00)."

11.2.1 Performance Monitor Signals

The $\overline{PMON_IN}$ signal is used by the performance monitor event MMCR0[PMC1SEL] = 7 (0b000_0111) to count the number of times the $\overline{PMON_IN}$ signal transitions from negated to asserted. Note that this event is enabled in the performance monitor control registers (MMCR0, or MMCR1, PMCn) and must be enabled in order for this event to be monitored.

The PMON_OUT signal is asserted by the performance monitor when a performance monitor threshold or negative counter condition has been reached whether or not performance monitor exceptions are enabled; that is, the setting of MMSR0[PMXE] does not affect the function of this signal.

11.2.2 Using Timebase Event to Trigger or Freeze a Counter or Generate an Exception

The use of the trigger and freeze counter conditions depends on these enabled conditions and events. When MMCR0[TBEE] (timebase enable event) is 1, a timebase transition is generated to the performance monitor if the TBL bit specified in MMCR0[TBSEL] changes from 0 to 1. Timebase transition events can be used to freeze the counters (MMCR0[FCECE]), trigger the counters (MMCR0[TRIGGER]), or generate an exception (MMCR0[PMXE]).

Changing the bits specified in MMCR0[TBSEL] while MMCR0[TBEE] is set may cause a false 0 to 1 transition that signals the specified action (freeze, trigger, or exception) to occur immediately.

11.3 Performance Monitor Registers

The following sections describe the registers used by the performance monitor. Note that reading and writing to the performance monitor SPRs do not synchronize the processor.

An explicit synchronization instruction, such as **sync**, should be placed before and after an **mfspr** or **mtspr** of one of these registers to guarantee an accurate count.

11.3.1 Performance Monitor Special-Purpose Registers

The performance monitor incorporates the SPRs listed in Table 11-1 and Table 11-2. The supervisor-level registers in Table 11-1 are accessed through the **mtspr** and **mfspr** instructions.

		•
SPR Number	spr[5-9] spr[0-4]	Register Name
944	0b11101 10000	Monitor mode control register 2—MMCR2
945	0b11101 10001	Performance monitor counter register 5—PMC5
946	0b11101 10010	Performance monitor counter register 6—PMC6
951	0b11101 10111	Breakpoint address mask register—BAMR
952	0b11101 11000	Monitor mode control register 0—MMCR0
953	0b11101 11001	Performance monitor counter register 1—PMC1
954	0b11101 11010	Performance monitor counter register 2—PMC2
955	0b11101 11011	Sampled instruction address register—SIAR
956	0b11101 11100	Monitor mode control register 1—MMCR1
957	0b11101 11101	Performance monitor counter register 3—PMC3
958	0b11101 11110	Performance monitor counter register 4—PMC4

Table 11-1. Performance Monitor SPRs—Supervisor Level

The user-level registers in Table 11-2 are read-only and are accessed with the **mfspr** instruction. Attempting to write to one of these registers in either supervisor or user mode causes a program exception.

SPR Number spr[5-9] || spr[0-4] **Register Name** 0b11101 00000 928 User monitor mode control register 2—UMMCR2 0b11101 00001 User performance monitor counter register 5—UPMC5 929 930 0b11101 00010 User performance monitor counter register 6—UPMC6 936 0b11101 01000 User monitor mode control register 0—UMMCR0 937 0b11101 01001 User performance monitor counter register 1—UPMC1 0b11101 01010 User performance monitor counter register 2—UPMC2 938 User sampled instruction address register—USIAR 0b11101 01011 939 User monitor mode control register 1—UMMCR1 940 0b11101 01100 941 0b11101 01101 User performance monitor counter register 3—UPMC3 942 0b11101 01110 User performance monitor counter register 4—UPMC4

Table 11-2. Performance Monitor SPRs—User Level (Read-Only)

11.3.2 Monitor Mode Control Register 0 (MMCR0)

The monitor mode control register 0 (MMCR0), shown in Figure 11-1 is a 32-bit SPR provided to specify events to be counted and recorded. If the state of MSR[PR] and MSR[PMM] matches a state specified in MMCR0, then counting is enabled; see Section 11.4, "Event Counting," for further details. The MMCR0 can be accessed only in supervisor mode. User-level software can read the contents of MMCR0 by issuing an **mfspr** instruction to UMMCR0, described in Section 11.3.2.1, "User Monitor Mode Control Register 0 (UMMCR0)."




Figure 11-1. Monitor Mode Control Register 0 (MMCR0)

This register is automatically cleared at power-up. Reading this register does not change its contents. Table 11-3 describes the fields of MMCR0.

Table 11-3. MMCR0 Field Descriptions

Bits	Name	Description
0	FC	Freeze counters 0 The PMCs are incremented (if permitted by other MMCR bits). 1 The PMCs are not incremented (performance monitor counting is disabled). The processor automatically sets this bit when an enabled condition or event occurs and MMCR0[FCECE] = 1. Note that SIAR is not updated if performance monitor counting is disabled.
1	FCS	Freeze counters in supervisor mode 0 The PMCs are incremented (if permitted by other MMCR bits). 1 The PMCs are not incremented if MSR[PR] = 0.
2	FCP	Freeze counters in user mode 0 The PMCs are incremented (if permitted by other MMCR bits). 1 The PMCs are not incremented if MSR[PR] = 1.
3	FCM1	Freeze counters while mark = 1 0 The PMCs are incremented (if permitted by other MMCR bits). 1 The PMCs are not incremented if MSR[PMM] = 1.
4	FCM0	Freeze counters while mark = 0 0 The PMCs are incremented (if permitted by other MMCR bits). 1 The PMCs are not incremented if MSR[PMM] = 0.
5	PMXE	Performance monitor exception enable 0 Performance monitor exceptions are disabled. 1 Performance monitor exceptions are enabled until a performance monitor exception occurs; at that time, MMCR0[PMXE] is automatically cleared. Software can clear PMXE to prevent performance monitor exceptions. Software can also set PMXE and then poll it to determine whether an enabled condition or event occurred.
6	FCECE	Freeze counters on enabled condition or event 0 The PMCs are incremented (if permitted by other MMCR bits). 1 The PMCs are incremented (if permitted by other MMCR bits) until an enabled condition or event occurs when MMCR0[TRIGGER] = 0, at that time MMCR0[FC] is set. If the enabled condition or event occurs when MMCR0[TRIGGER] = 1, FCECE is treated as if it were 0. The use of the trigger and freeze counter conditions depends on the enabled conditions and events described in Section 11.2, "Performance Monitor Exception."
7–8	TBSEL	Time-base selector. Selects the time-base bit that can cause a time-base transition event (the event occurs when the selected bit changes from 0 to 1). 00 TBL[31] 01 TBL[23] 10 TBL[19] 11 TBL[15] Time-base transition events can be used to periodically collect information about processor activity. In multiprocessor systems in that the TB registers are synchronized among processors, time-base transition events can be used to correlate the performance monitor data obtained by the several processors. For this use, software must specify the same TBSEL value for all the processors in the system. Because the time-base frequency is implementation-dependent, software should invoke a system service program to obtain the frequency before choosing a value for TBSEL.

Table 11-3. MMCR0 Field Descriptions (continued)

Bits	Name	Description
9	TBEE	Time-base event enable 0 Time-base transition events are disabled. 1 Time-base transition events are enabled. A time-base transition is generated to the performance monitor if the TB bit specified in MMCR0[TBSEL] changes from 0 to 1. Time-base transition events can be used to freeze the counters (MMCR0[FCECE]), trigger the counters (MMCR0[TRIGGER]), or signal an exception (MMCR0[PMXE]). Changing the bits specified in MMCR0[TBSEL] while MMCR0[TBEE] is enabled may cause a false 0 to 1 transition that signals the specified action (freeze, trigger, or exception) to occur immediately.
10–15	THRESHOLD	 Threshold. Contains a threshold value between 0 to 63. Two types of thresholds can be counted. The first type counts any event that lasts longer than the threshold value and uses MMCR2[THRESHMULT] to scale the threshold value by 2 or 32. The second type counts only the events that exceed the threshold value. This type does not use MMCR2[THRESHMULT] to scale the threshold value (MMCR2[THRESHMULT] = 0). By varying the threshold value, software can obtain a profile of the characteristics of the events subject to the threshold. For example, if PMC1 counts cache misses that the duration exceeds the threshold value, software can obtain the distribution of cache miss durations for a given program by monitoring the program repeatedly using a different threshold value each time.
16	PMC1CE	PMC1 condition enable. Controls whether counter negative conditions due to a negative value in PMC1 are enabled. 0 Counter negative conditions for PMC1 are disabled. 1 Counter negative conditions for PMC1 are enabled. These events can be used to freeze the counters (MMCR0[FCECE]), trigger the counters (MMCR0[TRIGGER]), or signal an exception (MMCR0[PMXE]).
17	PMC <i>n</i> CE	PMCn condition enable. Controls whether the counter negative conditions due to a negative value in any PMCn (that is, in any PMC except PMC1) are enabled. 0 Counter negative conditions for all PMCns are disabled. 1 Counter negative conditions for all PMCns are enabled. These events can be used to freeze the counters (MMCR0[FCECE]), trigger the counters (MMCR0[TRIGGER]), or signal an exception (MMCR0[PMXE]).

Table 11-3. MMCR0 Field Descriptions (continued)

Bits	Name	Description
18	TRIGGER	Trigger 0 The PMCs are incremented (if permitted by other MMCR bits). 1 PMC1 is incremented (if permitted by other MMCR bits). The PMCns are not incremented until PMC1 is negative or an enabled condition or event occurs, at that time the PMCns resume incrementing (if permitted by other MMCR bits) and MMCR0[TRIGGER] is cleared. The description of FCECE explains the interaction between TRIGGER and FCECE. Uses of TRIGGER include the following: • Resume counting in the PMCns when PMC1 becomes negative without causing a performance monitor exception. Then freeze all PMCs (and optionally cause a performance monitor exception) when a PMCn becomes negative. The PMCns then reflect the events that occurred after PMC1 became negative and before PMCn becomes negative. This use requires the following MMCR0 bit settings: -TRIGGER = 1 -PMC1CE = 0 -PMCnCE = 1 -TBEE = 0 -FCECE = 1 -PMXE = 1 (if a performance monitor exception is desired) • Resume counting in the PMCns when PMC1 becomes negative and cause a performance monitor exception without freezing any PMCs. The PMCns then reflect the events that occurred between the time PMC1 became negative and the time the exception handler reads them. This use requires the following MMCR0 bit settings: -TRIGGER = 1 -PMC1CE = 1 -TBEE = 0 -FCECE = 0 -PMXE = 1 The use of the trigger and freeze counter conditions depends on the enabled conditions and events described in Section 11.2, "Performance Monitor Exception."
19–25	PMC1SEL	PMC1 selector. Contains a code (one of at most 128 values) that identifies the event to be counted in PMC1. See Table 11-9.
26–31	PMC2SEL	PMC2 selector. Contains a code (one of at most 64 values) that identifies the event to be counted in PMC2. See Table 11-10.

MMCR0 can be accessed with the **mtspr** and **mfspr** instructions using SPR 952.

11.3.2.1 User Monitor Mode Control Register 0 (UMMCR0)

The contents of MMCR0 are reflected to UMMCR0, that can be read by user-level software. UMMCR0 can be accessed with the **mfspr** instructions using SPR 936.

11.3.3 Monitor Mode Control Register 1 (MMCR1)

The monitor mode control register 1 (MMCR1) functions as an event selector for performance monitor counter registers 3, 4, 5, and 6 (PMC3, PMC4, PMC5, PMC6). The MMCR1 register is shown in Figure 11-2.




Figure 11-2. Monitor Mode Control Register 1 (MMCR1)

Bit settings for MMCR1 are shown in Table 11-4. The corresponding events are described in Section 11.3.6, "Performance Monitor Counter Registers (PMC1–PMC6).."

Bits	Name	Description
0–4	PMC3SEL	PMC3 selector. Contains a code (one of at most 32 values) that identifies the event to be counted in PMC3. See Table 11-11.
5–9	PMC4SEL	PMC4 selector. Contains a code (one of at most 32 values) that identifies the event to be counted in PMC4. See Table 11-12.
10–14	PMC5SEL	PMC5 selector. Contains a code (one of at most 32 values) that identifies the event to be counted in PMC5. See Table 11-13.
15–20	PMC6SEL	PMC6 selector. Contains a code (one of at most 32 values) that identifies the event to be counted in PMC6. See Table 11-14.
21–31	_	Reserved

Table 11-4. MMCR1 Field Descriptions

MMCR1 can be accessed with the **mtspr** and **mfspr** instructions using SPR 956. User-level software can read the contents of MMCR1 by issuing an **mfspr** instruction to UMMCR1, described in Section 11.3.4.1, "User Monitor Mode Control Register 2 (UMMCR2)."

11.3.3.1 User Monitor Mode Control Register 1 (UMMCR1)

The contents of MMCR1 are reflected to UMMCR1, which can be read by user-level software. MMCR1 can be accessed with **mfspr** using SPR 940.

11.3.4 Monitor Mode Control Register 2 (MMCR2)

The monitor mode control register 2 (MMCR2) contains only one bit. This bit is used to scale the value in the MMCR0[THRESHOLD] field for certain threshold events. If MMCR2[THRESMULT] = 0, it scales the value by two times. If MMCR2[THRESMULT] = 1, it scales the value by 32 times. The MMCR2 register is shown in Figure 11-3.

Performance Monitor Registers




Figure 11-3. Monitor Mode Control Register 2 (MMCR2)

Table 11-5 describes MMCR2 fields.

Table 11-5. MMCR2 Field Descriptions

Bits	Name	Description
0	THRESHMULT	Threshold multiplier. Used to extend the range of the THRESHOLD field, MMCR0[10–15]. 1 Threshold field is multiplied by 2. 2 Threshold field is multiplied by 32.
1–31	_	Reserved

MMCR2 can be accessed with **mtspr** and **mfspr** using SPR 944. User-level software can read the contents of MMCR2 by issuing an **mfspr** instruction to UMMCR2, described in Section 11.3.4.1, "User Monitor Mode Control Register 2 (UMMCR2)."

11.3.4.1 User Monitor Mode Control Register 2 (UMMCR2)

The contents of MMCR2 are reflected to UMMCR2, that can be read by user-level software. UMMCR2 can be accessed with the **mfspr** instructions using SPR 928.

11.3.5 Breakpoint Address Mask Register (BAMR)

The breakpoint address mask register (BAMR), shown in Figure 11-4, is used in conjunction with the events that monitor IABR hits.




Figure 11-4. Breakpoint Address Mask Register (BAMR)

Table 11-6 describes BAMR fields.

Bit Name Description 0 - 29MASK Used with PMC1 event (PMC1 event 42) that monitor IABR hits The addresses to be compared for an IABR match are affected by the value in BAMR: • IABR hit (PMC1, event 42) occurs if IABR_CMP (that is, IABR AND BAMR) = instruction_address_compare (that is, EA AND BAMR) • IABR_CMP[0-29] = IABR[0-29] AND BAMR[0-29] instruction_addr_cmp[0-29] = instruction_addr[0-29] AND BAMR[0-29] Be aware that breakpoint event 42 of PMC1 can be used to trigger ISI exceptions when the performance monitor detects an enabled overflow. This feature supports debug purposes and occurs only when IABR[30] is set. To avoid taking one of the above exceptions, IABR[30] should be cleared. 30-31 Reserved

Table 11-6. BAMR Field Descriptions

BAMR can be accessed with **mtspr** and **mfspr** using SPR 951. For synchronization requirements on the BAMR register see Table 2-33.

11.3.6 Performance Monitor Counter Registers (PMC1–PMC6).

PMC1–PMC6, shown in Figure 11-5, are 32-bit counters that can be programmed to generate a performance monitor exception when they overflow.




Figure 11-5. Performance Monitor Counter Registers (PMC1-PMC6)

The bits contained in the PMC registers are described in Table 11-7.

Table 11-7. PMCn Field Descriptions

Bits	Name	Description
0	OV	Overflow. When this bit is set, it indicates that this counter has overflowed and reached its maximum value so that PMCn[OV] = 1.
1–31	Counter value	Counter value. Indicates the number of occurrences of the specified event.

Counters overflow when the high-order (sign) bit becomes set; that is, they reach the value 2,147,483,648 (0x8000_0000). However, an exception is not generated unless both MMCR0[PMXE] and either MMCR0[PMC1CE] or MMCR0[PMCcCE] are also set as appropriate.

Note that the exception can be masked by clearing MSR[EE]; the performance monitor condition may occur with MSR[EE] cleared, but the exception is not taken until MSR[EE] is set. Setting MMCR0[FCECE] forces counters to stop counting when a counter exception or any enabled condition or event occurs. Setting MMCR0[TRIGGER] forces counters

Performance Monitor Registers

PMCn (n > 1), to begin counting when PMC1 goes negative or an enabled condition or event occurs.

Software is expected to use the **mtspr** instruction to explicitly set PMC to non-overflowed values. Setting an overflowed value may cause an erroneous exception. For example, if both MMCR0[PMXE] and either MMCR0[PMC1CE] or MMCR0[PMCnCE] are set and the **mtspr** instruction loads an overflow value, an exception may be taken without an event counting having taken place.

The PMC registers can be accessed with the **mtspr** and **mfspr** instructions using the following SPR numbers:

- PMC1 is SPR 953
- PMC2 is SPR 954
- PMC3 is SPR 957
- PMC4 is SPR 958
- PMC5 is SPR 945
- PMC6 is SPR 946

11.3.6.1 User Performance Monitor Counter Registers (UPMC1–UPMC6)

The contents of the PMC1–PMC6 are reflected to UPMC1–UPMC6, which can be read by user-level software. The UPMC registers can be read with the **mfspr** instructions using the following SPR numbers:

- UPMC1 is SPR 937
- UPMC2 is SPR 938
- UPMC3 is SPR 941
- UPMC4 is SPR 942
- UPMC5 is SPR 929
- UPMC6 is SPR 930

11.3.7 Sampled Instruction Address Register (SIAR)

The sampled instruction address register (SIAR) is a supervisor-level register that contains the effective address of the last instruction to complete before the performance monitor exception is generated. The SIAR is shown in Figure 11-6.




Figure 11-6. Sampled Instruction Address Register (SIAR)

Note that SIAR is not updated:

- if performance monitor counting has been disabled by setting MMCR0[FC] or
- if the performance monitor exception has been disabled by clearing MMCR0[PMXE].

SIAR can be accessed with the **mtspr** and **mfspr** instructions using SPR 955.

11.3.7.1 User Sampled Instruction Address Register (USIAR)

The contents of SIAR are reflected to USIAR, which can be read by user-level software. USIAR can be accessed with the **mfspr** instructions using SPR 939.

11.4 Event Counting

Counting can be enabled if conditions in the processor state match a software-specified condition. Because a software task scheduler may switch a processor's execution among multiple processes and because statistics only on a particular process may be of interest, a facility is provided to mark a process. The performance monitor bit, MSR[PMM], is used for this purpose. System software may set this bit when a marked process is running. This enables statistics to be gathered only during the execution of the marked process. The states of MSR[PR] and MSR[PMM] together define a state that the processor (supervisor or user) and the process (marked or unmarked) may be in at any time. If this state matches a state specified in the MMCR (the state in which monitoring is enabled), counting is enabled. Table 11-8 lists the states that can be monitored.

MSR[PR]	MSR[PMM]	Process Marked	Process UnMarked	User Mode	Supervisor Mode
0	_	_	_	V	V
1	_	_	_	V	_
_	1	V	_	_	_
_	0	_	$\sqrt{}$	_	_
0	0	_	V	V	V
0	1	V	_	V	V
1	0	_	V	V	_
1	1	V	_	V	_

Table 11-8. Monitorable States

In addition, one of two unconditional counting modes may be specified:

- Counting is unconditionally enabled regardless of the states of MSR[PMM] and MSR[PR]. This can be accomplished by clearing MMCR0[0–4].
- Counting is unconditionally disabled regardless of the states of MSR[PMM] and MSR[PR]. This is done by setting MMCR0[0] = 1. Note that SIAR is not updated if MMCR0[0] = 1.

11.5 Event Selection

Event selection is handled through the MMCRn registers, described in subsequent tables.

- The six event-select fields in MMCR0 and MMCR1 are as follows:
 - MMCR0[PMC1SEL]—PMC1 input selector, 128 events selectable. See Table 11-9.
 - MMCR0[PMC2SEL]—PMC2 input selector, 64 events selectable. See Table 11-10.
 - MMCR1[PMC3SEL]—PMC3 input selector, 32 events selectable. See Table 11-11.
 - MMCR1[PMC4SEL]—PMC4 input selector, 32 events selectable. See Table 11-12.
 - MMCR1[PMC5SEL]—PMC5 input selector, 32 events selectable. See Table 11-13.
 - MMCR1[PMC6SEL]—PMC6 input selector, 64 events selectable. See Table 11-14.
- In Table 11-9 through Table 11-14, a correlation is established between each counter, events to be traced, and the pattern required for the desired selection.
- As shown in Table 11-9 through Table 11-12, the first five events are common to all six counters and are considered to be reference events. These are as follows:
 - 00000—Register holds current value
 - 00001—Number of processor cycles
 - 00010—Number of completed instructions, not including folded branches
 - 00011—Number of times the TBL bit transitions from 0 to 1. The TBL bit is specified through MMCR0[TBSEL]
 - -00 = uses the TBL[31] bit to count
 - -01 = uses the TBL[23] bit to count
 - -10 = uses the TBL[19] bit to count
 - 11 = uses the TBL[15] bit to count
 - 00100—Number of instructions dispatched: 0, 1, 2, or 3 per cycle

11.5.1 **PMC1** Events

The event to be monitored can be chosen by setting MMCR0[PMC1SEL]. The selected events are counted beginning when MMCR0 is set until either MMCR0 is reset or a performance monitor exception is generated. Table 11-9 lists the selectable events and their encodings.

Table 11-9. PMC1 Events—MMCR0[PMC1SEL] Select Encodings

Number	Event	Description
0 (000_0000)	Nothing	Register counter holds current value
1 (000_0001)	Processor cycles	Counts every processor cycle
2 (000_0010)	Instructions completed	Counts all completed PowerPC and AltiVec instructions. Load/store multiple instructions (Imw, stmw) and load/store string instructions (IswI, Iswx, stswI, stswx) are only counted once. Does not include folded branches. The counter can increment by 0, 1, 2, or 3, depending on the number of completed instructions per cycle. Branch folding must be disabled (HID0[FOLD] = 0) in order to count all the instructions.
3 (000_0011)	TBL bit transitions	Counts transitions from 0 to 1 of TBL bits specified through MMCR0[TBSEL]. 00 = uses the TBL[31] bit to count 01 = uses the TBL[23] bit to count 10 = uses the TBL[19] bit to count 11 = uses the TBL[15] bit to count
4 (000_0100)	Instructions dispatched	Counts dispatched instructions. The counter can increment by 0, 1, 2, or 3, depending on the number of dispatched instructions per cycle. Load/store multiple instructions (Imw , stmw) and load/store string instructions (Iswl , Iswx , stswl , stswx) are only counted once. This event includes instructions dispatched directly to the completion queue,
5 (000_0101)	Processor performance monitor exception	Counts times the processor begins to generate its performance monitor exception condition. The performance monitor exception condition is set when the processor performance monitor counter is negative and its exception signaling is enabled via MMCR0[PMC1CE] or MMCR0[PMC- n CE]. The MPC7451 does not require MMCR0[PMXE] to be set to allow the exception to occur.
6 (000_0110)	_	Reserved
7 (000_0111)	External performance monitor signal	Counts times the external performance monitor signal (PMON_IN) transitions from negated to asserted.
8 (000_1000)	VPU instructions completed	Counts VPU instructions completed.
9 (000_1001)	VFPU instructions completed	Counts VFPU instruction completed.
10 (000_1010)	VIU1 instructions completed	Counts VIU1 instructions completed.
11 (000_1011)	VIU2 instructions completed	Counts VIU2 instructions completed.
12 (000_1100)	mtvscr instructions completed	Counts completed AltiVec mtvscr instructions.
13 (000_1101)	mtvrsave instructions completed	Counts completed AltiVec mtvrsave instructions.
14 (000_1110)	Cycles a VPU instruction	Counts the cycles an AltiVec instruction in the VPU reservation station is waiting for an operand.
15 (000_1111)	Cycles a VFPU instruction	Counts the cycles an AltiVec instruction in the VFPU reservation station is waiting for an operand.

Table 11-9. PMC1 Events—MMCR0[PMC1SEL] Select Encodings (continued)

Number	Event	Description
16 (001_0000)	Cycles a VIU1 instruction	Counts the cycles an AltiVec instruction in the VIU1 reservation station is waiting for an operand.
17 (001_0001)	Cycles an instruction in VIU2 reservation station waits for operand	Counts the cycles an AltiVec instruction in the VIU2 reservation station is waiting for an operand.
18 (001_0010)	mfvscr synchronization	Counts cycles when the VFPU has a valid mfvscr instruction issued, but the instruction cannot start execution because it is not at the bottom of the CQ.
19 (001_0011)	VSCR[SAT] set	Counts whenever VSCR[SAT] goes from 0 to 1.
20 (001_0100)	Store instructions	Counts completed store instructions. Store string and multiples count as single instructions. This count does not include the following instructions, which do not perform a load or store: sync, eciwx, ecowx, eieio, dcbf, dcbi, dcbst, dcbtst, dcbz, icbi, tlbie, tlbld, tlbli, tlbsync, dcba, dst, dstst, dststt, dss, and dssall.
21 (001_0101)	L1 instruction cache misses	Counts L1 instruction cache misses. This does not include cache-inhibited or cache-disabled accesses.
22 (001_0110)	L1 data snoops	Counts the snoop accesses to the L1 data cache.
23 (001_0111)	Unresolved branches	Counts branches that are unresolved when processed. This includes branches in a speculative path that might later be thrown away due to another previously predicted branch that mispredicts.
24 (001_1000)	Cycles first speculation buffer active	Counts cycles that a predicted branch is active in the first speculation buffer.
25 (001_1001)	Branch unit stall	Counts cycles the branch unit cannot process new branches This includes waiting on speculative branches that are not resolved.
26 (001_1010)	True branch target instruction hits	Counts the true branch target instruction hits for taken branches. Note that this count includes speculative branches that have been taken.
27 (001_1011)	Branch link stack predicted	Counts the branches that use link stack prediction. This count includes branches that are in speculative paths. This count may be greater than the sum of link-stack-correctly-resolved and link-stack-mispredicted because another branch may mispredict and cause this branch to be thrown off the link stack before the resolution occurs.
28 (001_1100)	Dispatches to GPR issue queue	Counts instructions dispatched to the GPR issue queue. This includes instructions of speculative paths. Instructions that are executed by the IUs or LSU are dispatched to the GPR issue queue.
29 (001_1.101)	Cycles where 3 instructions are dispatched	Counts cycles where three instructions are dispatched from the dispatch unit.
30 (001_1110)	Counts instruction queue entries over MMCR0[THRESHOLD]	Counts the cycles when the number of valid instruction queue entries is greater than or equal to the MMCR0[THRESHOLD] value. This event does not scale the MMCR0[THRESHOLD] value.
31 (001_1111)	Counts AltiVec issue queue entries over MMCR0[THRESHOLD]	Counts the cycles when the number of valid AltiVec issue queue entries is greater than or equal to the MMCR0[THRESHOLD] value. This event does not scale the MMCR0[THRESHOLD] value.
32 (010_0000)	Cycles where no instructions completed	Counts the cycles where no instructions are completed.

Table 11-9. PMC1 Events—MMCR0[PMC1SEL] Select Encodings (continued)

Number	Event	Description
33 (010_0001)	Completed IU2 instructions	Counts IU2 instructions completed.
34 (010_0010)	Completed branch instructions	Counts branches completed, but it does not include folded branches. To count all branches, branch folding must be disabled by clearing HID0[FOLD].
35 (010_0011)	eieio instructions completed	Counts completed eieio instructions.
36 (010_0100)	mtspr instructions completed	Counts completed mtspr instructions. This count does not include mtvscr instructions.
37 (010_0101)	sc instructions completed	Counts completed system call (sc) instructions.
38 (010_0110)	Load string and load multiple instructions completed	Counts completed load string (IswI, Iswx) and load multiple (Im) instructions. Load strings and load multiples are only counted once regardless of how many pieces into which they are broken. A Iswx instruction of length zero is counted once if MSR[SE] is set; otherwise, it is not counted.
39 (010_0111)	ITLB hardware table search cycles	Counts cycles spent performing a hardware table search operation for the instruction TLB. A hardware table search begins when the ITLB determines that it has missed and all instructions ahead of the ITLB miss have completed. A hardware table search ends when the page table entry (PTE) or a page fault signal is returned by the table search. Note that the cycles do not include the time it takes the MPC7451 to drain before the hardware table search operation begins.
40 (010_1000)	DTLB hardware table search cycles over MMCR0[THRESHOLD] value	Counts cycles beyond MMCR0[THRESHOLD] value that are required to perform a hardware data TLB search operation for a data access. This includes table search operations that do not find a matching PTE entry in the page table. This also includes table search operations caused by dst, dstt, dstst, and dststt instructions. This event scales the MMCR0[THRESHOLD] value as specified by MMCR2[THRESHMULT].
41 (010_1001)	L1 instruction cache accesses	Counts the L1 instruction cache accesses. This does not include cache-inhibited or cache-disabled accesses.
42 (010_1010)	Instruction breakpoint matches	Counts when the address of an instruction being completed matches the instruction address breakpoint register (IABR). A match is determined by the following equation: Match = ((IABR[0–29] & BAMR[0–29]) == (completion_address[0–29] & BAMR[0–29])) The counter can increment by 0, 1, 2, or 3 depending on the number of completed instructions per cycle
43 (010_1011)	L1 data cache load miss cycles over MMCR0[THRESHOLD] value	Counts the cycles an L1 data cache load miss requires beyond the MMCR0[THRESHOLD] value to write back to the rename registers. The cycle count compared to the threshold value represents the number of cycles starting with allocation in the L1 Miss Queue. This event scales the MMCR0[THRESHOLD] value as specified by MMCR2[THRESHMULT]. The miss latency threshold is measured per dispatched operation, not per instruction. Load strings and multiples may have multiple dispatches per instruction. Misaligned loads have multiple accesses, but only one dispatch. The measurement for a misaligned load is from the first piece that misses until the entire load finishes. Note that only the oldest entry of the LMQ is counted.

Table 11-9. PMC1 Events—MMCR0[PMC1SEL] Select Encodings (continued)

Number	Event	Description
44 (010_1100)	L1 data snoop hit on modified	Counts snoop accesses to the L1 data cache that hit in a modified cache line.
45 (010_1101)	Load miss alias	Counts loads that alias against an entry already in the L1 miss queue and stalled.
46 (010_1110)	Load miss alias on touch	Counts loads that alias against a touch in the L1 miss queue.
47 (010_1111)	Touch alias	Counts touches that alias against an entry already in the L1 miss queue.
48 (011_0000)	L1 data snoop hit in L1 castout queue	Counts snoop accesses to the L1 data cache that hit in the L1 castout queue and create a push.
49 (011_0001)	L1 data snoop hit castout	Counts snoop accesses to the L1 data cache that hit in a castout and were retried (pre-L1 castout queue or bottom of L1 castout queue).
50 (11_0010)	L1 data snoop hits	Counts snoop accesses to the L1 data cache that hit regardless of the cache state (shared, exclusive, or modified).
51 (11_0011)	Write-through stores	Counts write-through stores sent to the memory subsystem after gathering.
52 (11_0100)	Cache-inhibited stores	Counts cache-inhibited stores sent to the memory subsystem after gathering.
53 (11_0101)	L1 data load hit	Counts each L1 data cache load hit. It does not include MMU table search lookups or touches.
54 (11_0110)	L1 data touch hit	Counts once per dcbt or dcbtst instruction or dst x cache line fetch that hits in the L1 data cache.
55 (11_0111)	L1 data store hit	Counts write-back store hit attempts that successfully hit in the L1 data cache. Does not count if a store hits on a shared cache line. A gathered stores is considered a hit.
56 (11_1000)	L1 data total hits	Counts L1 data cache load, store, or touch hits.
57 (11_1001)	dst instructions dispatched	Counts dst instructions dispatched to VTQ. Includes speculative dst instructions that are canceled.
58 (11_1010)	Refreshed dsts	Counts dst operations issued to already active streams.
59 (11_1011)	Successful dst, dstt, dstst, and dststt table search operations	Counts non-faulting table search operations caused by data stream touch instructions (dst , dstt , dstst , and dststt).
60 (11_1100)	dss instructions completed	Counts dss instructions completed.
61(011_1101)	dst stream 0 cache line fetches	Counts dst stream 0 cache line fetches from the data stream engine (VT0) within the vector-touch queue (VTQ). This includes accesses that hit or miss in the L1 data cache.
62 (011_1110)	VTQ suspends due to change of context	Counts any number of VTQ streams that pause due to a change in MSR[PR] or MSR[DR].
63 (011_1111)	VTQ line fetch hit	Number of VTQ generated accesses that hit in the L1 data cache.
64 (100_0000	AltiVec load instructions completed	Counts completed AltiVec load instructions.

Table 11-9. PMC1 Events—MMCR0[PMC1SEL] Select Encodings (continued)

Number	Event	Description
65 (100_0001)	Floating-point store instructions completed in LSU	Counts aligned floating-point store instructions completed. All misaligned floating-point store instructions completed are counted under PMC1, event number 88 (0x101_1000).
66 (100_0010)	Floating-point renormalization	Counts times a floating-point store single requires renormalization.
67 (100_0011)	Floating-point denormalization	Counts times a floating-point store double requires denormalization.
68 (100_0100)	Floating-Point store causes stall in LSU	Counts cycles a floating-point store in the FSQ results in a store not being able to complete.
69 (100_0101)	_	Reserved
70 (100_0110)	Load/Store true alias stall	Counts times the load or store is stalled due to a true alias.
71 (100_0111)	Load/Store indexed alias stall	Counts times the load/store RA latch is stalled due to a true or indexed alias.
72 (100_1000)	Load/Store alias versus FSQ/WB0/WB1	Counts times an alias occurs in LSU for a load versus the finished store queue or write-back stages.
73 (100_1001)	Load/Store alias versus CSQ	Counts times alias occurs in LSU for a load versus the completed store queue (CSQ).
74 100_1010)	Load/Store load-hit line alias versus CSQ0	Counts times line alias occurs in a LSU for a load hit versus a completed store in CSQ0.
75 100_1011)	Load/Store load-miss line alias versus CSQ0	Counts times line alias occurs in LSU for a load miss versus completed store in CSQ0.
76 (100_1100)	Load/Store touch alias versus FSQ/WB0/WB1	Counts times alias occurs in load/store unit for a touch versus the finished store queue or write-back stages.
77 (100_1101)	Load/Store touch alias versus CSQ	Counts times alias occurs in the LSU for a touch versus the completed store queue.
78 (100_1110)	Load/Store LMQ full stall	Counts times the LSU RA latch is stalled while L1 miss queue (LMQ) is full.
79 (100_1111)	Floating-point load instruction completed in LSU	Counts times a floating-point load instruction is completed in the LSU.
80 (101_0000)	Floating-point load single instruction completed in LSU	Counts times a floating-point load single instruction is completed in the LSU.
81 (101_0001)	Floating-point load double completed in LSU	Counts times a floating-point load double instruction is finished in the LSU.
82 (101_0010)	LSU RA latch stall	Counts times the LSU RA latch is stalled for any reason.
83 (101_0011)	Load/Store load versus store queue alias stall	Counts times a load/store stall exists due to a true alias between a load or touch and the store queue (both Finished store queue(FSQ) and completed store queue (CSQ)).
84 (101_0100)	Load/Store LMQ index alias	Counts times a load/store stall exists due to an index alias against the LMQ.

Table 11-9. PMC1 Events—MMCR0[PMC1SEL] Select Encodings (continued)

Number	Event	Description
85 (101_0101)	Load/store store queue index alias	Counts times a load/store stall exists due to an index alias against the store queue.
86 (101_0110)	Load/store CSQ forwarding	Counts times the completed store queue forwards to a load in the LSU.
87 (101_0111)	Load/store misalign load finish	Counts times a misaligned load finishes in the LSU.
88 (101_1000)	Load/store misalign store complete	Counts times a misaligned store completes in the LSU.
89 (101_1001)	Load/store misalign stall	Counts times reservation station 0 (RS0) is misaligned and pending a misalign stall.
90 (101_1010)	Floating-point 1/4 FPSCR renames busy	Counts times the FPSCR rename is 1/4 busy.
91 (101_1011)	Floating-point 1/2 FPSCR renames busy	Counts times the FPSCR rename is 1/2 busy.
92 (101_1100)	Floating-point 3/4 FPSCR renames busy	Counts times the FPSCR rename is 3/4 busy.
93 (101_1101)	Floating-point all FPSCR renames busy	Counts times the FPSCR renames are completely busy.
94 (101_1110)	Floating-point denormalized result	Counts times when a floating-point calculation results in a denormalized result.
95-127	_	Reserved

11.5.2 PMC2 Events

MMCR0[PMC2SEL] specify the events associated with PMC2, as shown in Table 11-10.

Table 11-10. PMC2 Events—MMCR0[PMC2SEL] Select Encodings

Number	Event	Description
0 (00_0000)	Nothing	Register counter holds current value.
1 (00_0001)	Processor cycles	Counts every processor cycle.
2 (00_0010)	Instructions completed	Counts all completed PowerPC and AltiVec instructions. Load/store multiple instructions (Imw, stmw) and load/store string instructions (IswI, Iswx, stswI, stswx) are counted only once. Does not include folded branches. The counter can increment by 0, 1, 2, or 3, depending on the number of completed instructions per cycle. Branch folding must be disabled (HID0[FOLD] = 0) in order to count all the instructions.
3 (00_0011)	TBL bit transitions	Counts transitions from 0 to 1 of TBL bits specified through MMCR0[TBSEL] 00 = uses the TBL[31] bit to count 01 = uses the TBL[23] bit to count 10 = uses the TBL[19] bit to count 11 = uses the TBL[15] bit to count

Table 11-10. PMC2 Events—MMCR0[PMC2SEL] Select Encodings (continued)

Number	Event	Description
4 (00_0100)	Instructions dispatched	Counts dispatched instructions. The counter can increment by 0, 1, 2, or 3, depending on the number of completed instructions per cycle. Load/store multiple instructions (Imw, stmw) and load/store string instructions (IswI, Iswx, stswI, stswx) are counted only once. This event includes instructions that are dispatched directly to the completion queue.
5 (00_0101)	Processor performance monitor exception	Counts the times the processor begins to generate its performance monitor exception condition. The performance monitor exception condition is set when the processor performance monitor counter is negative and the exception signaling is enabled via MMCR0[PMC1CE] or MMCR0[PMCnCE]. The MPC7451 does not require MMCR0[PMXE] to be set to allow the exception to occur.
6 (00_0110)	_	Reserved. Read as zero.
7 (00_0111)	External performance monitor signal	Counts times the external performance monitor signal (PMON_IN) transitions from negated to asserted.
8 (00_1000)	VPU instructions completed	Counts VPU instructions completed.
9 (00_1001)	VFPU instructions completed	Counts VFPU instructions completed.
10 (00_1010)	VIU1 instructions completed	Counts VIU1 instructions completed.
11 (00_1011)	VIU2 instructions completed	Counts VIU2 instructions completed.
12 (00_1100)	mtvscr instructions completed	Counts completed mtvscr instructions.
13 (00_1101)	mtvrsave instructions completed	Counts completed mtvrsave instructions.
14 (00_1110)	Cycles a VPU instruction in the reservation station is waiting for an operand	Counts cycles an AltiVec instruction in the vector permute unit reservation station is waiting for an operand.
15 (00_1111)	Cycles a VFPU instruction in the reservation station is waiting for operand	Counts the cycles an AltiVec instruction in the VFPU reservation station is waiting for an operand.
16 (01_0000)	Cycles a VIU1 instruction in the reservation station is waiting for operand	Counts the cycles an AltiVec instruction in the VIU1 reservation station is waiting for an operand.

Table 11-10. PMC2 Events—MMCR0[PMC2SEL] Select Encodings (continued)

Number	Event	Description
17 (01_0001)	Cycles a VIU2 instruction in the reservation station is waiting for operand	Counts the cycles an AltiVec instruction in the VIU2 reservation station is waiting for an operand.
18 (01_0010)	mfvscr synchronization	Counts cycles when the VFPU has a valid mfvscr instruction dispatched, but the instruction cannot be completed because it is not at the bottom of the completion queue.
19 (01_0011)	VSCR[SAT] set	Counts whenever VSCR[SAT] goes from 0 to 1.
20 (01_0100)	Store instructions	Counts store instructions completed. Store strings and store multiples count only once. This count does not include instructions like cache operations that do not actually perform a load or store. Instructions not counted in the store instructions event are: sync, eciwx, ecowx, eieio, dcbf, dcbi, dcbst, dcbt, dcbtst, dcbz, icbi, tlbie, tlbid, tlbii, tlbsync, dcba, dst, dstt, dstst, dss, and dssall.
21 (01_0101)	L1 instruction cache misses	Counts the L1 instruction cache misses. This does not include cache inhibited or cache-disabled accesses.
22 (01_0110)	L1 data snoops	Counts snoop accesses to the L1 data cache.
23 (01_0111)	L1 data total misses	Counts L1 data cache load, store, or touch misses.
24 (01_1000)	Dispatches to FPR issue queue	Counts the instructions dispatched to the FPR issue queue. This includes instructions in the speculative paths. Instructions executed by the FPU are dispatched to the FPR issue queue.
25 (01_1001)	LSU instructions completed	Counts LSU instructions completed
26 (01_1010)	Load instructions	Counts the load instructions completed. Load strings and load multiples only count once. This count does not include instructions like cache operations that do not actually perform a load or store. Instructions not counted in the load instructions event are: sync, eciwx, ecowx, eieio, dcbf, dcbi, dcbst, dcbt, dcbtst, dcbz, icbi, tlbie, tlbld, tlbli, tlbsync, dcba, dst, dstt, dstst, dststt, dss, dssall, and lswx with length zero (XER[25–31] = 0).
27 (01_1011)	Store string and store multiple instructions	Counts store string and store multiple instructions completed. Store strings and store multiples are counted only once. A stswx instruction with length zero (XER[25–31] = 0) is counted once.
28 (01_1100)	tlbie instructions completed	Counts tlbie instructions completed.
29 (01_1101)	lwarx instructions completed	Counts Iwarx instructions completed.
30 (01_1110)	mfspr instructions completed	Counts mfspr instructions completed. This count does not include mfvscr instructions.

Table 11-10. PMC2 Events—MMCR0[PMC2SEL] Select Encodings (continued)

Number	Event	Description
31 (01_1111)	Refetch serialization	 Counts when a refetch serialization occurs for the following cases: isync completes sc completes rfi completes When an instruction that sets the XER[SO] bit completes (Changes XER[SO] from zero to one.) and when XER[SO] is cleared by a mtspr instruction Exceptions taken Tracing is enabled (MSR[SE] = 1 or MSR[BE] = 1) and a branch is speculative at branch processing time Floating-point exception cases where the <i>The Programming Environments Manual</i> specifies that the target FPR is unchanged. dcba to a page marked as write-through or cache-inhibited.
32 (10_0000)	Completion queue entries over MMCR0[THRESHO LD] value	Counts the cycles when the valid completion queue entries is greater than or equal to the MMCR0[THRESHOLD] value. This event does not scale the MMCR0[THRESHOLD] value.
33 (10_0001)	Completing one instruction	Counts cycles in which exactly one instruction is completed.
34 (10_0010)	Two instructions dispatched	Counts cycles in which exactly two instructions are dispatched.
35 (10_0011)	ITLB non-speculative misses	Counts times that a requested non-speculative address translation was not in the instruction TLB.
36 (10_0100)	Cycles waiting from L1 instruction cache miss	Counts cycles spent waiting for L1 instruction cache miss. This includes all instruction fetches, both cacheable and cache-inhibited. It counts from when the miss is detected until either the data is returned or the request is cancelled.
37 (10_0101)	L1 data load access miss	Counts L1 data cache load access misses. This does not include MMU table search lookups or touches.
38 (10_0110)	L1 data touch miss	Counts once for every dst <i>x</i> cache line fetch, dcbt , or dcbtst L1 data cache miss that causes a L1 data cache reload
39 (10_0111)	L1 data store miss	Counts write-back store attempts that missed in the L1 data cache. This counts only once on gathered stores, if gathered before the cache access.
40 (10_1000)	L1 data touch miss cycles	Counts cycles spent waiting for L1 data cache touch misses from when the miss is detected until either the data is returned or the request is cancelled.
41 (10_1001)	L1 data cycles used	Counts cycles when the L1 data cache is used for any reason but does not include snoop accesses. The count value indicates the L1 data cache bandwidth consumed when compared to the number of processor cycles elapsed.
42 (10_1010)	dst stream 1 cache line fetches	Counts dst stream 1 cache line fetches from the data stream engine (VT1) within the vector touch queue (VTQ). This includes accesses that hit or miss in the L1 data cache.
43 (10_1011)	VTQ stream cancelled prematurely	Counts times when a VTQ streams is cancelled due to branch speculation cancel, inappropriate translation protection, or WIMG. This does not include cases where the VTQ stream is cancelled by reaching the end of a stream, refresh, or dss . This counter can increment by 0,1, 2, 3 or 4 at a time.

Table 11-10. PMC2 Events—MMCR0[PMC2SEL] Select Encodings (continued)

Number	Event	Description
44 (10_1100)	VTQ resumes due to change of context	Counts any time the VTQ streams resume due to change in MSR[PR] or MSR[DR].
45 (10_1101)	VTQ line fetch miss	Counts VTQ generated accesses that miss in the L1 data cache.
46 (10_1110)	VTQ line fetch	Counts all VTQ fetch attempts. This includes all VTQ generated accesses that hit or miss in the L1 data cache.
47 (10_1111)	TLBIE snoops	Counts the TLB invalidations performed due to another master's TLBIE broadcast.
48 (11_0000)	L1 instruction cache reloads	Counts times that the L1 instruction cache is reloaded with a new cache line. This does not include cache-inhibited accesses. It does include accesses with the cache disabled and accesses that miss in the data cache when all ways are locked.
49 (11_0001)	L1 data cache reloads	Counts times that the L1 data cache is reloaded with a new cache line. This does not include cache-inhibited accesses, accesses with the cache disabled, or accesses that miss in the data cache when all ways are locked.
50 (011_0010)	L1 data cache castouts to L2	Counts L1 data cache castouts to the L2 cache.
51 (011_0011)	Store merge/gather	Counts store operations that are merged with other store operations in the completed store queue (CSQ).
52 (011_0100)	Cacheable store merge to 32 bytes	Counts times all 32 bytes have been merged in the completed store queue (CSQ) to allow a full cache line write operation.
53 (011_0101)	Data breakpoint matches	Counts times a data address breakpoint exception is signalled.
54 (011_0110)	Fall-through branches processed	Counts branches that were either predicted or resolved as not-taken. This includes branches that are in a speculative path that might later be thrown away due to a another previously predicted branch that mispredicts.
55 (011_0111)	First speculative branch buffer resolved correctly	Counts branches in the first prediction buffer that resolve correctly. Out-of-order branch resolution means that some parts of this count may be due to branches in a speculative path that resolve correctly, but the speculative path is later mispredicted.
56 (011_1000)	Second speculation buffer active	Counts the cycles that a predicted branch is active in the second speculation buffer.
57 (011_1001)	BPU Stall on LR dependency	Counts the cycles the branch processing unit (BPU) is stalls due to the link register (LR) being unresolved. If the link stack is enabled, a stall on LR dependency occurs only when the LR is unavailable and the link stack is empty. The count includes stalls down speculative paths.
58 (011_1010)	BTIC miss	Counts branch target instruction cache (BTIC) misses for taken branches. Note that this count includes taken branches that are in speculative paths.
59 (011_1011)	Branch link stack correctly resolved	Counts branches that use link stack prediction and resolve correctly. This count includes branches that are in speculative paths.
60 (011_1100)	FPR issue stalled	Counts times an instruction in the FPR issue queue could not be issued. This should only occur if the FPU is busy when an instruction is ready to issue.
61(011_1101)	Switches between Privileged and User	Counts times the MSR[PR] bit gets set and cleared.

Table 11-10. PMC2 Events—MMCR0[PMC2SEL] Select Encodings (continued)

Number	Event	Description
62 (011_1110)	LSU completes floating-point store single	Counts aligned floating-point store single instructions completed. All misaligned floating-point store instructions completed are counted under PMC1, event number 88 (0x101_1000).
63 (11_1111)	_	Reserved

11.5.3 PMC3 Events

Bits MMCR1[PMC3SEL] specify events associated with PMC3, as shown in Table 11-11.

Table 11-11. PMC3 Events—MMCR1[PMC3SEL] Select Encodings

Number	Event	Description
0 (0_000)	Nothing	Register counter holds current value.
1 (0_0001)	Processor cycles	Counts every processor clock cycle.
2 (0_0010)	Instructions completed	Counts all completed PowerPC and AltiVec instructions. Load/store multiple instructions (Imw , stmw) and load/store string instructions (IswI , Iswx , stswI , stswx) are only counted once. Does not include folded branches. The counter can increment by 0, 1, 2, or 3, depending on the number of completed instructions per cycle. Branch folding must be disabled (HID0[FOLD] = 0) in order to count all the instructions.
3 (0_0011)	TBL bit transitions	Counts transitions from 0 to 1 of TBL bits specified through MMCR0[TBSEL] 00 = uses the TBL[31] bit to count 01 = uses the TBL[23] bit to count 10 = uses the TBL[19] bit to count 11 = uses the TBL[15] bit to count
4 (0_0100)	Instructions dispatched	Counts dispatched instructions. The counter can increment by 0, 1, 2, or 3, depending on the number of completed instructions per cycle. Load/store multiple instructions (Imw, stmw) and load/store string instructions (IswI, Iswx, stswI, stswx) are counted only once. This event includes instructions that are dispatched directly to the completion queue.
5 (0_0101)	Processor performance monitor exception	Counts times the processor begins to generate its performance monitor exception condition. The performance monitor exception condition is set when the processor performance monitor counter is negative and its exception signaling is enabled via MMCR0[PMC1CE] or MMCR0[PMCnCE]. The MPC7451 does not require MMCR0[PMXE] to be set to allow the exception to occur.
6 (0_0110)	_	Reserved Read as zero.
7 (0_0111)	External performance monitor signal	Counts times the external performance monitor signal (PMON_IN) transitions from negated to asserted.
8 (0_1000)	Completing two instruction	Counts cycles where exactly two instruction are completed.
9 (0_1001)	One instruction dispatched	Counts cycles when exactly one instruction is dispatched.

Table 11-11. PMC3 Events—MMCR1[PMC3SEL] Select Encodings (continued)

Number	Event	Description
10 (0_1010)	Dispatches to VR issue queue	Counts the instructions dispatched to the vector register (VR) issue queue. This includes instructions in speculative paths. AltiVec instructions are executed by the VPU, VIU1, VIU2, and VFPU are dispatched to the VR issue queue.
11 (0_1011)	VR Stalls	Counts when an instruction in the vector register (VR) issue queue could not be issued. This counter can be incremented by 0, 1, or 2. An AltiVec instruction cannot be issued when its vector execution unit is busy or the AltiVec instruction ahead in the AltiVec issue queue could not be issued.
12 (0_1100)	GPR rename buffer entries over MMCR0[THRESHO LD]	Counts the cycles when the number of valid GPR rename buffers is greater than or equal to the MMCR0[THRESHOLD] value. This event does not scale the MMCR0[THRESHOLD] value.
13 (0_1101)	FPR issue queue entries	Counts the number of valid FPR issue queue entries each cycle.
14 (0_1110)	FPU instructions	Counts FPU instructions completed.
15 (0_1111)	stwcx . instructions	Counts stwcx. instructions completed.
16 (1_0000)	Load string and multiple instruction pieces	Counts pieces of load string and load multiple instructions that are completed. A Iswx instruction of length zero is counted once if MSR[SE] is set; otherwise it is not counted.
17 (1_0001)	ITLB hardware table search cycles over threshold	Counts times an instruction TBL hardware search operation for an instruction fetch requires more than the threshold number of cycles to complete. This includes table search operations that do not find any matching PTE entry in the page table. This event scales the MMCR0 threshold value as specified by MMCR2[THRESHMULT].
18 (1_0010)	DTLB misses	Counts times a needed non-speculative data address translation was not in the DTLB.
19 (1_0011)	Cancelled L1 instruction cache misses	Counts cacheable instruction accesses that miss in the instruction cache, but are cancelled before they are accepted by the memory subsystem.
20 (1_0100)	L1 data cache operation hit	Counts cache operations that hit in the L1 data cache (dcbf, dcbst).
21 (1_0101)	L1 data load miss cycles	Counts cycles spent waiting for L1 data cache misses in the LMQ. It counts from when the miss is detected until either the data is returned or the request is cancelled. Misses in the LMQ include all load and touch operations. Note that a load miss is only counted if it is the oldest entry of the LMQ.
22 (1_0110)	L1 data Pushes	Counts L1 data pushes caused by snoops to modified cache lines.
23 (1_0111)	L1 data total miss	Counts L1 data cache load, store, or touch misses.
24 (1_1000)	VT2 fetches	Counts fetch attempts from the data stream engine 2 (VT2) within the vector-touch queue (VTQ). This includes accesses that hit or miss in the L1 data cache.
25 (1_1001)	Taken branches that are processed	Counts branches that were either predicted or resolved taken. This includes branches that are in a speculative path. This also includes branches that are in a speculative path that might later be thrown away due to a another previously predicted branch that mispredicts.
26 (1_1010)	Branch flushes	Counts flushes for clearing mispredicted instructions out of the completion queue.

Table 11-11. PMC3 Events—MMCR1[PMC3SEL] Select Encodings (continued)

Number	Event	Description
27 (1_1011)	Second speculative branch buffer resolved correctly	Counts branches in the second prediction buffer that resolve correctly. Out-of-order branch resolution means that some parts of this count may be due to branches in a speculative path that resolve correctly, but the speculative path is later mispredicted.
28 (1_1100)	Third speculation buffer active	Counts cycles that a third predicted branch is active.
29 (1_1101)	Branch unit stall on CTR dependency	Counts cycles the branch unit is stalled due to the counter register (CTR) being unresolved. Includes stalls down speculative paths.
30 (1_1110)	Fast BTIC hit	Counts FBTIC hits for taken branches. This number should be greater than or equal to the BTIC hit count. The difference between this count and the BTIC hit count provides the number of aliased BTIC hits. Aliased BTIC hits force a hiccup in the fetch pipe, delaying when the instructions at the branch target address are available for dispatch. Note that this count includes taken branches that are in speculative paths.
31 (1_1111)	Branch Link Stack Mispredicted	Counts branches that use Link Stack Prediction and resolve incorrectly. This count includes branches that are in speculative paths.

11.5.4 PMC4 Events

Bits MMCR1PMC4SEL] specify events associated with PMC4, as shown in Table 11-12.

Table 11-12. PMC4 Events—MMCR1[PMC4SEL] Select Encodings

Number	Event	Description
0 (0_000)	Nothing	Register counter holds current value.
1 (0_0001)	Processor cycles	Counts every processor cycle.
2 (0_0010)	Instructions completed	Counts all completed PowerPC and AltiVec instructions. Load/store multiple/string instructions are only counted once even though they are broken up into pieces. Does not include folded branches. To count all instructions, HID0[FOLD] must be cleared to disable branch folding.
3 (0_0011)	TBL bit transitions	Counts transitions from 0 to 1 of TBL bits specified through MMCR0[TBSEL] 00 = uses the TBL[31] bit to count 01 = uses the TBL[23] bit to count 10 = uses the TBL[19] bit to count 11 = uses the TBL[15] bit to count
4 (0_0100)	Instructions dispatched	Counts dispatched instructions. The counter can increment by 0, 1, 2, or 3, depending on the number of completed instructions per cycle. Load/store multiple instructions (Imw, stmw) and load/store string instructions (IswI, Iswx, stswI, stswx) are only counted once. This event includes instructions that are dispatched directly to the completion queue.
5 (0_0101)	Processor performance monitor exception	Counts the times the processor begins to generate its performance monitor exception condition. The performance monitor exception condition is set when the processor performance monitor counter is negative and its exception signaling is enabled via MMCR0[PMC1CE] or MMCR0[PMCnCE]. The MPC7451 does not require MMCR0[PMXE] to be set to allow the exception to occur.
6 (0_0110)	_	Reserved. Read as zero.

Table 11-12. PMC4 Events—MMCR1[PMC4SEL] Select Encodings (continued)

Number	Event	Description
7 (0_0111)	External performance monitor signal	Counts times the external performance monitor signal (PMON_IN) transitions from negated to asserted.
8 (0_1000)	Instructions completed in VPU	Counts completed VPU instructions.
9 (0_1001)	Instructions completed in VFPU	Counts completed vector VFPU instructions.
10 (0_1010)	VIU1 instructions completed	Counts completed VIU1 instructions.
11 (0_1011)	VIU2 Instructions completed	Counts completed VIU2 instructions.
12 (0_1100)	mtvscr Instructions completed	Counts completed mtvscr instructions.
13 (0_1101)	mtvrsave Instructions completed	Counts completed mtvrsave instructions.
14 (0_1110)	Completing 3 instructions	Counts cycles where three instructions are completed.
15 (0_1111)	Dispatching 0 instructions	Counts cycles where zero instructions are dispatched.
16 (1_0000)	GPR issue queue entries over threshold	Counts cycles when the valid GPR issue queue entries is greater than or equal to the MMCR0[THRESHOLD] value. This event cannot scale the MMCR0[THRESHOLD] value.
17 (1_0001)	GPR issue queue stalled	Counts cycles that instructions in the GPR issue queue are not issued. This value only increments by 1 on any given cycle. A GPR instruction is not issued when its unit is busy, or when an instruction ahead of it in the GPR issue queue could not issue. An IU1 instruction goes to any non-busy IU1 so it only stalls if more IU1 instructions are trying to issue than there are non-busy IU1 units.
18 (1_0010)	IU1 instructions	Counts completed IU1 instructions.
19 (1_0011)	dssall instructions	Counts completed dssall instructions.
20 (1_0100)	tlbsync instructions	Counts completed tlbsync instructions.
21 (1_0101)	sync instructions	Counts completed sync instructions.
22 (1_0110)	Store string and multiple instruction pieces	Counts completed pieces of store string and store multiple instructions. A stswx instruction of length zero is counted once.
23 (1_0111)	DTLB hardware table search cycles	Counts cycles spent performing hardware table search operations for DTLB misses. A hardware table search begins when the DTLB determines that it has missed and all instructions ahead of the DTLB miss have completed. A hardware table search ends when the page table entry (PTE) or a page fault signal is returned by the table search engine. The number of cycles does NOT include the time it takes the machine to drain before the hardware table search begins.

Table 11-12. PMC4 Events—MMCR1[PMC4SEL] Select Encodings (continued)

Number	Event	Description
24 (1_1000)	Snoop retries	Counts the number of load-store snoops that are retried by the load-store. This includes external snoops which are retried because of a load-store collision, as well as internal load-store self-snoop retries. It does not include snoops which are retried because of an MSS collision or busy condition. An example of an internal self-snoop collision is a load L1 miss which collides with a castout in the L1 castout queue. This type of collision is handled through internal snoop retry instead of load-store pipeline stall.
25 (1_1001)	Successful stwcx .	Counts stwcx. instructions that completed with reservation intact.
26 (1_1010)	dst stream 3 cache line fetches	Counts dst stream 3 cache line fetches from the data stream engine (VT3) within the vector-touch queue (VTQ). This includes accesses that hit or miss in the L1 data cache.
27 (1_1011)	Third speculative branch buffer resolved correctly	Counts branches in the third prediction buffer that resolve correctly. Out-of-order branch resolution means that some parts of this count may be due to branches in a speculative path that resolve correctly, but the speculative path is later mispredicted.
28 (1_1100)	Mispredicted branches	Counts mispredicted branches. Due to out-of-order branch resolution, this count includes mispredicted branches down speculative paths that may later be mispredicted themselves.
29 (1_1101)	Folded branches	Counts branches actually folded in the instruction queue. Note that this count includes branches that are on speculative paths.
30 (1_1110)	Floating-point store double completes in LSU	Counts aligned floating-point store double instructions completed. All misaligned floating-point store instructions completed are counted under PMC1, event number 88 (0x101_1000).
31 (1_1111)	_	Reserved

11.5.5 PMC5 Events

Bits MMCR1[PMC5SEL] specify events associated with PMC5, as shown in Table 11-13.

Table 11-13. PMC5 Events—MMCR1[PMC5SEL] Select Encodings

Number	Event	Description
0 (0_000)	Nothing	Register counter holds current value.
1 (0_0001)	Processor cycles	Counts every processor clock cycle.
2 (0_0010)	L2 cache hits	Counts accesses from the processor that hit in the L2 for loads, caching-allowed write-back stores, dcbz , instruction fetches, and touches.
3 (0_0011) 1	L3 cache hits	Counts accesses from the processor that hit in the L3 for loads, caching-allowed write-back stores, dcbz , instruction fetches, and touches.
4 (0_0100) ¹	L2 instruction cache misses	Counts instruction accesses from the processor that miss in the L2 cache.
5 (0_0101) ¹	L3 instruction cache misses	Counts instruction accesses from the processor that miss in the L3 cache.
6 (0_0110)	L2 data cache misses	Counts data accesses from the processor that miss in the L2 cache (loads, caching-allowed write-back stores, dcbz , and touches).

Table 11-13. PMC5 Events—MMCR1[PMC5SEL] Select Encodings (continued)

Number	Event	Description
7 (0_0111) ¹	L3 data cache misses	Counts data accesses from the processor that miss in the L3 cache (loads, caching-allowed write-back stores, dcbz , and touches).
8 (0_1000)	L2 Load hits	Counts load accesses from the processor that hit in the L2 cache.
9 (0_1001)	L2 Store hits	Counts caching-allowed write-back store accesses from the processor that hit in the L2 cache.
10 (0_1010) ¹	L3 Load hits	Counts load accesses from the processor that hit in the L3 cache.
11 (0_1011) ¹	L3 Store hits	Counts caching-allowed write-back store accesses from the processor that hit in the L3 cache.
12 (0_1100)		Reserved
13 (0_1101)	L2 touch hits	Counts touch accesses (dcbt , dcbtst , and VTQ) from the processor that hit in the L2 cache.
14 (0_1110) ¹	L3 touch hits	Counts touch accesses (dcbt , dcbtst , and VTQ) from the processor that hit in the L3 cache.
15 (0_1111)	Snoop retries	Counts counts the number of internal requests that are internally retried. This includes load-store retries as well as some MSS collision cases (that would prevent an L2 hit from being considered good).
16 (1_0000)	Snoop modified	Counts times a snoop response to an access made by the processor is modified (internal snooping).
17 (1_0001)	Snoop valid	Counts times a snoop response to an access made by the processor is valid (internal snooping).
18 (1_0010)	Intervention	Counts local interventions serviced by the processor (internal snooping).
19 (1_0011)	L2 cache misses	Counts accesses from the processor that miss in the L2 for loads, caching-allowed write-back stores, dcbz , instruction fetches, and touches.
20 (1_0100) ¹	L3 cache misses	Counts accesses from the processor that miss in the L3 for loads, caching-allowed write-back stores, dcbz , instruction fetches, and touches.
21–31		Reserved

¹ Note that the L3 cache is not supported on the MPC7441 and MPC7445.

11.5.6 PMC6 Events

The event to be monitored can be chosen by setting MMCR1[15–20]. The selected events are counted beginning when MMCR1 is set until either MMCR1 is reset or a performance monitor exception is generated. Table 11-14 lists the selectable events and their encodings.

Table 11-14. PMC6 Events—MMCR1[PMC6SEL] Select Encodings

Number	Event	Description
0 (00_0000)	Nothing	Register counter holds current value.
1 (00_0001)	Processor cycles	Counts every processor cycle.

Table 11-14. PMC6 Events—MMCR1[PMC6SEL] Select Encodings (continued)

Number	Event	Description
2 (00_0010)	L2 cache hits Counts accesses from the processor that hit in the L2 for loads, caching-allowed write-back stores, dcbz , instruction fetches, and	
3 (00_0011) 1	L3 cache hits	Counts accesses from the processor that hit in the L3 for loads, caching-allowed write-back stores, dcbz , instruction fetches, and touches.
4 (00_0100)	L2 instruction cache misses	Counts instruction accesses from the processor that miss in the L2 cache.
5 (00_0101) ¹	L3 instruction cache misses	Counts instruction accesses from the processor that miss in the L3 cache.
6 (00_0110)	L2 data cache misses	Counts data accesses from the processor that miss in the L2 cache (loads, caching-allowed write-back stores, dcbz , and touches).
7 (00_0111) ¹	L3 Data cache misses	Counts data accesses from the processor that miss in the L3 (loads, caching-allowed write-back stores, dcbz , and touches).
8 (00_1000)	L2 cache castouts	Counts L2 cache castouts.
9 (00_1001) 1	L3 castouts	Counts L3 cache castouts.
10 (00_1010)	L2SQ full cycles	Counts cycles the L2 castout queue (L2SQ) is full (not counting the reserved push slot).
11 (00_1011) 1	D_1011) 1 L3SQ full cycles Counts cycles the L3 castout queue (L3SQ) is full (not count reserved push slot).	
12 (00_1100)	_	Reserved
13 (00_1101)	(00_1101) L2 touch hits Counts touch accesses (dcbt , dcbtst , and VTQ) from the proceeding the L2 cache.	
14 (00_1110) 1	L3 touch hits	Counts touch accesses (dcbt , dcbtst , and VTQ) from the processor that hit in the L3 cache.
15 (00_1111)	Snoop retries	Counts times a snoop response to any access is "retry."
16 (01_0000) ¹	RAQ full cycles	Counts cycles the L3 read queue is full.
17 (01_0001) ¹	WAQ full cycles	Counts cycles the L3 write queue is full.
18 (01_0010)	Intervention	Counts local interventions serviced by the processor (internal snooping).
19 (01_0011)	L1 external Interventions	Counts L1 external interventions (External snoop hits modified in the L1 data cache).
20 (01_0100)	L2 external Interventions	Counts L2 interventions caused by external snoops to modified blocks.
21 (01_0101) ¹	L3 external Interventions	Counts L3 interventions caused by external snoops to modified blocks.
22 (01_0110) ¹	External interventions	Counts external interventions serviced. This is the sum of the L1, L2, and L3 external interventions.
23 (01_0111)	External pushes	Counts times an external snoop causes a push or upgraded castout.
24 (01_1000)	External snoop retry	Counts the number of external snoops that get a retry response.
25 (01_1001)	DTQ full cycles	Counts cycles the DTQ is full (not counting reserved push slot).
26 (01_1010)	Bus retry	Counts transactions that were initiated by this processor that were retried on the system interface.

Table 11-14. PMC6 Events—MMCR1[PMC6SEL] Select Encodings (continued)

Number	Event	Description
27 (01_1011)	L2 valid request	Counts requests serviced by the L2 cache.
28 (01_1100)	BORDQ full	Counts cycles the BORDQ (bus outstanding read queue) is full. The entries in BORDQ correspond directly to the addresses of entries in the LLQ.
29 (01_1101)	L2 cache misses	Counts accesses from the processor that miss in the L2 for loads, caching-allowed write-back stores, dcbz , instruction fetches, and touches.
30 (01_1110) ¹	L3 cache misses	Counts accesses from the processor that miss in the L3 for loads, caching-allowed write-back stores, dcbz , instruction fetches, and touches.
31 (01_1111) ¹	L3 cache hits	Counts accesses from the processor that hit in the L3 for loads, caching-allowed write-back stores, dcbz , instruction fetches, and touches.
32 (10_0000) ¹	L3 cache misses	Counts accesses from the processor that miss in the L3 for loads, caching-allowed write-back stores, dcbz , instruction fetches, and touches.
33 (10_0001) ¹	L3 instruction cache misses	Counts instruction accesses from the processor that miss in the L3 cache.
34 (10_0010) ¹	L3 data cache misses	Counts data accesses from the processor that miss in the L3 cache (loads, caching-allowed write-back stores, dcbz , and touches).
35 (10_0011) ¹	L3 load hits	Counts load accesses from the processor that hit in the L3 cache.
36 (10_0100) ¹	L3 store hits	Counts caching-allowed store accesses from the processor that hit in the L3 cache.
37 (10_0101) ¹	L3 touch hits	Counts touch accesses (dcbt , dcbtst , and VTQ) from the processor that hit in the L3 cache.
38 (10_0110)	_	Reserved
39 (10_0111)	_	Reserved
40 (10_1000)	_	Reserved
41 (10_1001)	_	Reserved
42 (10_1010)	Bus TAs for reads	Counts external TAs received on the bus for all read operations initiated by the processor.
43 (10_1011)	Bus TAs for writes	Counts external \overline{TA} s received on the bus for all write operations initiated by the processor. This includes \overline{TA} s to which the processor is providing intervention data.
44 (10_1100)	Bus reads not retried	Counts load-type operations initiated by the processor on the external bus that complete with a non-retry response.
45 (10_1101)	Bus writes not retried	Counts store-type operations initiated by the processor on the external bus that complete with a non-retry response. This event does not include external push operations that are counted in another event.
46 (10_1110)	Bus reads/writes not retries	Counts the total load-type, store-type, and external push operations initiated by the processor on the external bus that complete with a non-retry response.
47 (10_1111)	Bus retry due to L1 retry	Counts times retry is asserted on the external bus due to an internal L1 retry condition.
48 (11_0000)	Bus retry due to previous adjacent	Counts times retry is asserted on the external bus due to an internal previous adjacent retry condition.

Table 11-14. PMC6 Events—MMCR1[PMC6SEL] Select Encodings (continued)

Number	Event	Description
49 (11_0001)	Bus retry due to collision	Counts times retry is asserted on the external bus due to an internal collision.
50 (11_0010)	Bus retry due to intervention ordering	Counts times retry is asserted on the external bus due to an intervention ordering condition.
51 (11_0011)	Snoop requests	Counts qualified snoop requests processed by the snooper.
52 (11_0100)	Prefetch engine request	Counts new prefetches allocated in the prefetch unit.
53 (11_0101)	Prefetch engine collision vs. load	Counts times a load collides with an outstanding prefetch request from the L2 prefetch engine while accessing L2 or L3 ¹ .
54 (11_0110)	Prefetch engine collision vs. store	Counts times a store collides with an outstanding prefetch request from the L2 prefetch engine while accessing L2 or L3 ¹ .
55 (11_0111)	Prefetch engine collision vs. i instruction fetch	Counts times an instruction fetch collides against an outstanding request from the L2 prefetch engine while accessing L2 or L3 ¹ .
56 (11_1000)	Prefetch engine collision vs. load/store/instruction fetch	Counts times the L2 prefetch engine collides against an outstanding load, store, or instruction fetch in the load miss queue while accessing L2 or L3 ¹ .
57 (11_1001)	Prefetch engine full	Counts times an L2 prefetch is not initiated because the prefetch engine is full while accessing L2 or L3 ¹ .
58–63	_	Reserved

¹ Note that the L3 cache is not supported on the MPC7441 and the MPC7445.

Event Selection

Appendix A MPC7451 Instruction Set Listings

This appendix lists the MPC7451 microprocessor's instruction set as well as the additional PowerPC instructions not implemented in the MPC7451. Instructions are sorted by mnemonic, opcode, function, and form. Also included in this appendix is a quick reference table that contains general information, such as the architecture level, privilege level, and form, and indicates if the instruction is 64-bit and optional. Note that the MPC7451 is a 32-bit microprocessor, and doesn't implement any 64-bit instructions.

Note that split fields, that represent the concatenation of sequences from left to right, are shown in lowercase. For more information refer to Chapter 8, "Instruction Set," in *The Programming Environments Manual*.

A.1 Instructions Sorted by Mnemonic (Decimal and Hexadecimal)

Table A-1 shows the instructions implemented in the MPC7451. The instructions are listed in alphabetical order by their mnemonic name. The primary opcode (0–5) and secondary opcode (21-31) are decimal and hexadecimal values.

						Key:	
						Reserved bits	6
	Table	A-1. Instru	ctions by M	nemonic (D	ec,	Hex)	
Name (5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21	22 23 24 25 26 27 28 29 30	31
add x	31 (0x1F)	D	А	В	OE	0266 (0x10A)	Rc
addcx	31 (0x1F)	D	А	В	OE	0010 (0x00A)	Rc
addex	31 (0x1F)	D	А	В	OE	0138 (0x08A)	Rc
addi	14 (0xE)	D	А			SIMM	
addic	12 (0xC)	D	А			SIMM	
addic.	13 (0xD)	D	А			SIMM	
addis	15 (0xF)	D	А			SIMM	
addme <i>x</i>	31 (0x1F)	D	А	0_0000	OE	0234 (0x0EA)	Rc
addzex	31 (0x1F)	D	А	0_0000	OE	0202 (0x0CA)	Rc

Table A-1. Instructions by Mnemonic (Dec, Hex) (continued)

Name	0 5	6	7 8	9	10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29	30 31
and <i>x</i>	31 (0x1F)		S			А	В	0028 (0x01C)	Rc
andc <i>x</i>	31 (0x1F)		S			А	В	0060 (0x03C)	Rc
andi.	28 (0x1C)		S			А		UIMM	
andis.	29 (0x1D)		S			А		UIMM	
b x	18 (0x12)						LI		AALK
bc x	16 (0x10)		ВО)		BI		BD	AALK
bcctr <i>x</i>	19 (0x13)		ВО)		ВІ	0_0000	00528 (0x210)	LK
bclrx	19 (0x13)		ВО)		BI	0_0000	0016 (0x010)	LK
стр	31 (0x1F)	(crfD	0	L	А	В	0000 (0x000)	0
cmpi	11 (0x0B)	(crfD	0	L	А		SIMM	
cmpl	31 (0x1F)	(crfD	0	L	А	В	0032 (0x020)	0
cmpli	10 (0x0A)	(crfD	0	L	А		UIMM	
cntlzwx	31 (0x1F)		S			А	0_0000	0026 (0x01A)	Rc
crand	19 (0x13)		crbD			crbA	crbB	0257 (0x101)	0
crandc	19 (0x13)		crbD			crbA	crbB	0129 (0x081)	0
creqv	19 (0x13)		crbD			crbA	crbB	0289 (0x121)	0
crnand	19 (0x13)		crbD			crbA	crbB	0225 (0x0E1)	0
crnor	19 (0x13)		crb[)		crbA	crbB	0033 (0x21)	0
cror	19 (0x13)		crb[)		crbA	crbB	0449 (0x1C1)	0
crorc	19 (0x13)		crb[)		crbA	crbB	0417 (0x1A1)	0
crxor	19 (0x13)		crb[)		crbA	crbB	0193 (0C1)	0
dcba ¹	31 (0x1F)		000_	00		А	В	0758 (0x2F6)	0
dcbf	31 (0x1F)		000_	00		А	В	0086 (0x056)	0
dcbi ²	31 (0x1F)		000_	00		А	В	0470 (0x1D6)	0
dcbst	31 (0x1F)		000_	00		А	В	0054 (0x036)	0
dcbt	31 (0x1F)		000_	00		А	В	0278 (0x116)	0
dcbtst	31 (0x1F)		000_	00		А	В	0246 (0x0F6)	0
dcbz	31 (0x1F)		000_	00		А	В	1014 (0x3F6)	0
divwx	31 (0x1F)		D			А	В	OE 0491 (0x1EB)	Rc
divwu <i>x</i>	31 (0x1F)		D			А	В	OE 0459 (0x1CB)	Rc
dss ³	31 (0x1F)	0	00	ST	RM	00_000	0_0000	0822 (0x336)	0
dssall ³	31 (0x1F)	1	00	ST	RM	00_000	0_0000	0822 (0x336)	0
dst ³	31 (0x1F)	0	00	ST	RM	А	В	0342 (0x156)	0

Table A-1. Instructions by Mnemonic (Dec, Hex) (continued)

Name	0 5	6	7 8	9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30	31
${\sf dstst}^3$	31 (0x1F)	0	00	STRM	Α	В	0374 (0x09C)	0
dststt ³	31 (0x1F)	1	00	STRM	А	В	0374 (0x176)		0
dstt ³	31 (0x1F)	1	00	STRM	А	В	0342 (0x0B0)	0
eciwx ¹	31 (0x1F)		D		А	В	0310 ((0x136)	0
ecowx ¹	31 (0x1F)		S		А	В	0438 (0x1B6)	0
eieio	31 (0x1F)		000_	.00	00_000	0_0000	0854 ((0x356)	0
eqv <i>x</i>	31 (0x1F)		S		А	В	0284 (0x11C)	Rc
extsb <i>x</i>	31 (0x1F)		S		А	0_0000	0954 (0x3BA)	Rc
extsh <i>x</i>	31 (0x1F)		S		А	0_0000	0922 (0x39A)	Rc
fabsx	63 (0x3F)		D		00_000	В	0264 ((0x108)	Rc
fadd <i>x</i>	63 (0x3F)		D		А	В	0000_0	0021 (0x015)	Rc
fadds <i>x</i>	59 (0x3B)		D		А	В	0000_0	0021 (0x015)	Rc
fcmpo	63 (0x3F)	(crfD	00	А	В	0032 (0x020)		0
fcmpu	63 (0x3F)	(crfD	00	А	В	0000 (0x000)		0
fctiwx	63 (0x3F)		D		00_000	В	0014 (0x00E)		Rc
fctiwzx	63 (0x3F)		D		00_000	В	0015 (0x00F)		Rc
fdivx	63 (0x3F)		D		А	В	0000_0	0018 (0x012)	Rc
fdivsx	59 (0x3B)		D		А	В	0000_0	0018 (0x012)	Rc
fmaddx	63 (0x3F)		D		А	В	С	0029 (0x01D)	Rc
fmaddsx	59 (0x3B)		D		А	В	С	0029 (0x01D)	Rc
fmrx	63 (0x3F)		D		00_000	В	0072	(0x48)	Rc
fmsub <i>x</i>	63 (0x3F)		D		А	В	С	0028 (0x01C)	Rc
fmsubs <i>x</i>	59 (0x3B)		D		А	В	С	0028 (0x01C)	Rc
fmulx	63 (0x3F)		D		А	0_0000	С	0025 (0x019)	Rc
fmulsx	59 (0x3B)		D		А	0_0000	С	0025 (0x019)	Rc
fnabs <i>x</i>	63 (0x3F)		D		00_000	В	0136	(0x88)	Rc
fnegx	63 (0x3F)		D		00_000	В	0040	(0x28)	Rc
fnmadd <i>x</i>	63 (0x3F)		D		А	В	С	0031 (0x01F)	Rc
fnmaddsx	59 (0x3B)		D		А	В	С	0031 (0x01F)	Rc
fnmsub <i>x</i>	63 (0x3F)		D		А	В	С	0030 (0x01E)	Rc
fnmsubs <i>x</i>	59 (0x3B)		D		А	В	С	0030 (0x01E)	Rc
fresx 1	59 (0x3B)		D		00_000	В	0000_0	0024 (0x018)	Rc
frspx	63 (0x3F)		D		00_000	В	0012	(0xC)	Rc

Table A-1. Instructions by Mnemonic (Dec, Hex) (continued)

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30	31	
frsqrtex 1	63 (0x3F)	D	00_000	В	0000_0	0026 (0x01A)	Rc	
fselx 1	63 (0x3F)	D	А	В	С	0023 (0x017)	Rc	
fsqrt x^4	63 (0x3F)	D	00_000	В	0000_0	0022 (0x016)	Rc	
fsqrts x^4	59 (0x3B)	D	00_000	В	0000_0	0022 (0x016)	Rc	
fsubx	63 (0x3F)	D	А	В	0000_0	0020 (0x014)	Rc	
fsubsx	59 (0x3B)	D	А	В	0000_0	0020 (0x014)	Rc	
icbi	31 (0x1F)	000_00	А	В	0982 (0x3D6)	0	
isync	19 (0x13)	000_00	00_000	0_0000	0150 (0x096)	0	
lbz	34 (0x22)	D	А		d			
lbzu	35 (0x23)	D	А		d			
Ibzux	31 (0x1F)	D	А	В	0119 (0x077)	0	
lbzx	31 (0x1F)	D	А	В	087 (0)x057)	0	
lfd	50 (0x32)	D	А		d			
lfdu	51 (0x33)	D	А		d			
lfdux	31 (0x1F)	D	А	В	0631 (0x277)			
lfdx	31 (0x1F)	D	А	В	0599 (0x257)			
lfs	48 (0x30)	D	А		d			
lfsu	49 (0x31)	D	Α		d			
lfsux	31 (0x1F)	D	А	В	0567 (0x237)	0	
lfsx	31 (0x1F)	D	А	В	0535 (0x217)	0	
lha	42 (0x2A)	D	А		d			
lhau	43 (0x2B)	D	А		d			
lhaux	31 (0x1F)	D	А	В	0375 (0x177)	0	
lhax	31 (0x1F)	D	Α	В	0343 (0x157)	0	
lhbrx	31 (0x1F)	D	А	В	0790 (0x316)	0	
lhz	40 (0x28)	D	Α		d			
lhzu	41 (0x29)	D	Α		d			
lhzux	31 (0x1F)	D	А	В	0311 (0x137)	0	
lhzx	31 (0x1F)	D	А	В	0279 (0x117)	0	
lmw ⁵	46 (0x2E)	D	Α		d			
lswi ⁵	31 (0x1F)	D	А	NB	0597 (0x255)	0	
lswx ⁵	31 (0x1F)	D	А	В	0533 (0x215)	0	
lvebx ³	31 (0x1F)	v D	Α	В	0007 (0x007)	0	

Table A-1. Instructions by Mnemonic (Dec, Hex) (continued)

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 lvehx³ 31 (0x1F) **v**D Α 0039 (0x027) 0 В Ivewx³ 0 31 (0x1F) **v**D Α В 0071 (0x047) Ivsl³ 0 31 (0x1F) **v**D Α В 0006 (0x006) lvsr3 31 (0x1F) 0038 (0x026) 0 $\mathbf{v}D$ Α В lvx³ 0 31 (0x1F) **v**D Α В 0103 (0x067) lvxl³ 0 31 (0x1F) Α В 0359 (0x167) **v**D **Iwarx** 31 (0x1F) D Α В 0020 (0x014) 0 0 31 (0x1F) D Α В 0534 (0x216) **lwbrx** 32 (0x20) D Α d lwz lwzu 33 (0x21) D Α d 31 (0x1F) 0055 (0x037) 0 lwzux D Α В 31 (0x1F) D Α В 0023 (0x017) 0 lwzx 0 19 (0x13) 0 0000 0000 (0x000) mcrf crfD 00 crfS 00 mcrfs 63 (0x3F) crfD 00 crfS 00 0_0000 0064 (0x040) 0 0 mcrxr 31 (0x1F) crfD 00 00_000 0_0000 0512 (0x200) 0 mfcr 31 (0x1F) D 00 000 0 0000 0019 (0x013) mffsx 63 (0x3F) 00 000 0 0000 0583 (0x247) Ro D mfmsr² 31 (0x1F) D 00_000 0_0000 0083 (0x053) 0 mfspr 6 31 (0x1F) D 0339 (0x153) 0 spr mfsr² 0 0 31 (0x1F) D SR 0 0000 0595 (0x099) 0 mfsrin² 31 (0x1F) D 00_000 В 0659 (0x293) 31 (0x1F) 0371 (0x173) 0 mftb D tbr mfvscr3 0 04 (0x04) **v**D 00_000 0 0000 1540 (0x604) 31 (0x1F) 0 **CRM** 0 0 mtcrf S 0144 (0x090) Ro mtfsb0x 63 (0x3F) crbD 00_000 0_0000 0070 (0x046) Ro mtfsb1x63 (0x3F) 00_000 0_0000 0038 (0x026) crbD 0 0 Ro mtfsfx63 (0x3F) FM В 0711 (0x2C7) 0 63 (0x3F) crfD 00 00 000 IMM 0134 (0x086) Ro mtfsfix mtmsr² 31 (0x1F) S 00_000 0 0000 0146 (0x092) 0 0 mtspr⁶ 31 (0x1F) S 0467 (0x1D3) spr 0 mtsr² 31 (0x1F) 0 SR 0_0000 0210 (0x001) S mtsrin² 31 (0x1F) S 00_000 В 0242 (0x0F2) 0 mtvscr3 04 (0x04) 000_00 1604 (0x644) 0 00_000 **v**B

Table A-1. Instructions by Mnemonic (Dec, Hex) (continued)

Name (5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30	31
mulhw <i>x</i>	31(0x1F)	D	А	В	0 0075	(0x04B)	Rc
mulhwu <i>x</i>	31 (0x1F)	D	А	В	0 0011	(0x00B)	Rc
mulli	07 (0x07)	D	А		SIMM		_
mullwx	31 (0x1F)	D	Α	В	OE 0235	(0x0EB)	Rc
nandx	31 (0x1F)	S	Α	В	0476 (0x1DC)	Rc
negx	31 (0x1F)	D	А	0_0000	OE 0104	(0x068)	Rc
norx	31 (0x1F)	S	А	В	0124 (0x07C)	Rc
orx	31 (0x1F)	S	А	В	0444 (0x1BC)	Rc
orcx	31 (0x1F)	S	А	В	0412 (0x19C)	Rc
ori	24 (0x18)	S	А		UIMM		
oris	25 (0x19)	S	А		UIMM		
rfi ²	19 (0x13)	000_00	00_000	0_0000	0050 (0x032)	0
rlwimix	20 (0x14)	S	А	SH	MB	ME	Rc
rlwinmx	21 (0x15)	S	А	SH	MB	ME	Rc
rlwnmx	23 (0x17)	S	А	В	MB	ME	Rc
sc	17 (0x11)		000_0000_0	000_0000_0000	_0000_00	1	0
slwx	31 (0x1F)	S	А	В	0024 (0x018)	Rc
sraw <i>x</i>	31 (0x1F)	S	А	В	0792 (0x318)		
srawi <i>x</i>	31 (0x1F)	S	А	SH	0824 (0x338)	Rc
srwx	31 (0x1F)	S	А	В	0536 (0x218)	Rc
stb	38 (0x26)	S	А		d		
stbu	39 (0x27)	S	А		d		
stbux	31 (0x1F)	S	А	В	0247 (0x0F7)	0
stbx	31 (0x1F)	S	А	В	0215 (0x0D7)	0
stfd	54 (0x36)	S	А		d		
stfdu	55 (0x37)	S	А		d		
stfdux	31 (0x1F)	S	А	В	0759 (0x2F7)	0
stfdx	31 (0x1F)	S	А	В	0727 (0x2D7)	0
stfiwx ¹	31 (0x1F)	S	А	В	0983 (0x3D7)	0
stfs	52 (0x34)	S	А		d		
stfsu	53 (0x35)	S	А		d		
stfsux	31 (0x1F)	S	А	В	0695 (0x2B7)	0
stfsx	31 (0x1F)	S	А	В	0663 (0x297)	0

Table A-1. Instructions by Mnemonic (Dec, Hex) (continued)

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 2	2 23 24 25 26 27 28 29	30 31		
sth	44 (0x2C)	S	А			d			
sthbrx	31 (0x1F)	S	А	В		0918 (0x396)	0		
sthu	45 (0x2D)	S	А			d			
sthux	31 (0x1F)	S	А	В		0439 (0x1B7)	0		
sthx	31 (0x1F)	S	А	В		0407 (0x197)	0		
stmw ⁵	47 (0x2F)	S	А		•	d	,		
stswi ⁵	31 (0x1F)	S	А	NB		0725 (0x2D5)	0		
stswx ⁵	31 (0x1F)	S	А	В		0661 (0x295)	0		
stvebx ³	31 (0x1F)	v S	А	В		0135 (0x127)	0		
stvehx ³	31 (0x1F)	v S	А	В		0167 (0x0A7)	0		
stvewx ³	31 (0x1F)	v S	А	В		0199 (0x0C7)	0		
stvx ³	31 (0x1F)	v S	А	В		0231 (0x01F)	0		
stvxl ³	31 (0x1F)	v S	А	В		0487 (0x1E7)			
stw	36 (0x24)	S	А		•	d			
stwbrx	31 (0x1F)	S	А	В		0662 (0x296)			
stwcx.	31 (0x1F)	S	А	В		0150 (0x096)			
stwu	37 (0x25)	S	А		•	d			
stwux	31 (0x1F)	S	А	В		0183 (0x0B7)	0		
stwx	31 (0x1F)	S	А	В		0151 (0x097)	0		
subfx	31 (0x1F)	D	А	В	OE	0040 (0x028)	Rc		
subfcx	31 (0x1F)	D	А	В	OE	0008 (0x008)	Rc		
subfex	31 (0x1F)	D	А	В	OE	0136 (0x088)	Rc		
subfic	08 (0x08)	D	А			SIMM			
subfmex	31 (0x1F)	D	А	0_0000	OE	0232 (0x0E8)	Rc		
subfzex	31 (0x1F)	D	А	0_0000	OE	0200 (0x0C8)	Rc		
sync	31 (0x1F)	000_00	00_000	0_0000		0598 (0x256)	0		
tlbia ⁴	31 (0x1F)	000_00	00_000	0_0000		0370 (0x172)	0		
tlbie ^{1, 2}	31 (0x1F)	000_00	00_000	В		0306 (0x132)	0		
tlbld ^{1, 2}	31 (0x1F)	000_00	00_000	В		0978 (0x3D2)	0		
tlbli ^{1, 2}	31 (0x1F)	000_00	00_000	В		1010 (0x3F2)	0		
tlbsync ^{1, 2}	31 (0x1F)	000_00	00_000	0_0000		0566 (0x236)	0		
tw	31 (0x1F)	ТО	А	В		0004 (0x004)	0		
twi	03 (0x03)	ТО	А			SIMM			

Table A-1. Instructions by Mnemonic (Dec, Hex) (continued)

Name (5 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 2	22 23 24 25 26 27 28 29 3	30 31	
vaddcuw ³	04 (0x04)	v D	v A	v B		084 (0x180)	0	
vaddfp ³	04 (0x04)	v D	v A	v B		0010 (0x0B4)	0	
vaddsbs ³	04 (0x04)	v D	v A	v B		0768 (0x300)		
vaddshs ³	04 (0x04)	v D	v A	v B		0832 (0x340)	0	
vaddsws ³	04 (0x04)	v D	v A	v B		0896 (0x154)	0	
vaddubm ³	04 (0x04)	v D	v A	v B		0000 (0x000)	0	
vaddubs ³	04 (0x04)	v D	v A	v B		0512 (0x200)	0	
vadduhm ³	04 (0x04)	v D	v A	v B		0064 (0x040)	0	
vadduhs ³	04 (0x04)	v D	v A	v B		0576 (0x240)	0	
vadduwm ³	04 (0x04)	v D	v A	v B		0128 (0x0F0)	0	
vadduws ³	04 (0x04)	v D	v A	v B		0640 (0x280)	0	
vand ³	04 (0x04)	v D	v A	v B		1028 (0x118)	0	
vandc ³	04 (0x04)	v D	v A	v B		1092 (0x444)		
vavgsb ³	04 (0x04)	v D	v A	v B	1282 (0x502)			
vavgsh ³	04 (0x04)	v D	v A	v B	1346 (0x542) 0			
vavgsw ³	04 (0x04)	v D	v A	v B	1410 (0x582) 0			
vavgub ³	04 (0x04)	v D	v A	v B	1026 (0x402) 0			
vavguh ³	04 (0x04)	v D	v A	v B	1090 (0x442) 0			
vavguw ³	04 (0x04)	v D	v A	v B		1154 (0x482)	0	
vcfsx ³	04 (0x04)	v D	UIMM	v B		0842 (0x1E2)		
vcfux ³	04 (0x04)	v D	UIMM	v B		0778 (0x30A)	0	
vcmpbfpx ³	04 (0x04)	v D	v A	v B	Rc	0966 (0x3C6)		
vcmpeqfpx ³	04 (0x04)	v D	v A	v B	Rc	0198 (0x0C6)		
vcmpequbx ³	04 (0x04)	v D	v A	v B	Rc	0006 (0x006)		
vcmpequhx ³	04 (0x04)	v D	v A	v B	Rc	0070 (0x046)		
vcmpequwx ³	04 (0x04)	v D	v A	v B	Rc	0134 (0x086)		
vcmpgefpx ³	04 (0x04)	v D	v A	v B	Rc	0454 (0x1C6)		
vcmpgtfpx ³	04 (0x04)	v D	v A	v B	Rc	0710 (0x2C6)		
vcmpgtsbx ³	04 (0x04)	v D	v A	v B	Rc	0774 (0x306)		
vcmpgtsh <i>x</i> ³	04 (0x04)	v D	v A	v B	Rc	0838 (0x346)		
vcmpgtswx ³	04 (0x04)	v D	v A	v B	Rc	0902 (0x386)		
vcmpgtubx ³	04 (0x04)	v D	v A	v B	Rc	0518 (0x206)		
vcmpgtuh <i>x</i> ³	04 (0x04)	v D	v A	v B	Rc	0582 (0x246)		

Table A-1. Instructions by Mnemonic (Dec, Hex) (continued)

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 vcmpgtuwx³ 04 (0x04) **v**D $\mathbf{v}\mathsf{A}$ Rc 0646 (0x286) **v**B 0970 (0x3CA) vctsxs3 04 (0x04) **v**D **UIMM v**B $vctuxs^3$ 04 (0x04) **v**D **UIMM v**B 0906 (0x38A) vexptefp3 04 (0x04) 00_000 0394 (0x18A) $\mathbf{v}D$ **v**B vlogefp3 04 (0x04) **v**D 00_000 **v**B 0458 (0x1CA) vmaddfp³ 04 (0x04) **v**D vC 0046 (0x002E) **v**Α **v**B vmaxfp³ 04 (0x04) **v**D **v**Α **v**B 1034 (0x040A) vmaxsb³ 04 (0x04) **v**D 0258 (0x028) **v**Α **v**Β $vmaxsh^3$ 04 (0x04) 0322 (0x01C) **v**D **v**Α **v**B vmaxsw³ 04 (0x04) **v**D **v**Α **v**B 0386 (0x182) vmaxub³ 04 (0x04) **v**D **v**Α **v**B 0002 (0x002) vmaxuh3 04 (0x04) **v**D 0066 (0x042) **v**Α **v**B vmaxuw³ 04 (0x04) 0130 (0x082) **v**D **v**Α **v**B vmhaddshs3 04 (0x04) **v**D **v**B vC 0032 (0x020) **v**Α vmhraddshs3 04 (0x04) **v**C **v**D **v**Α **v**Β 0033 (0x021) vminfp³ 04 (0x04) **v**D 1098 (0x44A) **v**Α **v**B vminsb3 04 (0x04) 0770 (0x302) **v**D **v**Α **v**B vminsh³ 04 (0x04) **v**D **v**Α **v**B 0834 (0x342) vminsw³ 04 (0x04) 0898 (0x382) **v**D **v**Α **v**Β vminub3 04 (0x04) **v**D **v**Α **v**B 0514 (0x202) vminuh³ 04 (0x04) 0578 (0x242) **v**D **v**Α **v**B vminuw³ 04 (0x04) **v**D **v**Α **v**B 0642 (0x282) vmladduhm3 04 (0x04) **v**D **v**Α vC 0034 (0x022) **v**B vmrqhb³ 04 (0x04) 0012 (0x00C) **v**D **v**Α **v**B vmrghh3 04 (0x04) **v**D **v**Α **v**B 0076 (0x04C) $vmrghw^3$ 04 (0x04) 0140 (0x08C) $\mathbf{v}D$ **v**Α **v**Β vmrglb³ 04 (0x04) **v**D **v**Α **v**B 0268 (0x008) vmrglh³ 04 (0x04) **v**D 0332 (0x14C) **v**Α **v**B vmrglw³ 04 (0x04) **v**D **v**Α **v**B 0396 (0x18C) vmsummbm³ 04 (0x04) **v**D **v**Α **v**B vC 0037 (0x025) vmsumshm³ 04 (0x04) vC 0040 (0x028) **v**D **v**Α **v**B vmsumshs3 04 (0x04) vC 0041 (0x029) **v**D **v**Α **v**Β vmsumubm³04 (0x04) vC **v**D **v**Α **v**B 0036 (0x024)

Table A-1. Instructions by Mnemonic (Dec, Hex) (continued)

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30 31
vmsumuhm ³	04 (0x04)	v D	v A	v B	v C	0038 (0x026)
vmsumuhs ³	04 (0x04)	v D	v A	v B	v C	0039 (0x027)
vmulesb ³	04 (0x04)	v D	v A	v B	0776	(0x308)
vmulesh ³	04 (0x04)	v D	v A	v B	0840	(0x348)
vmuleub ³	04 (0x04)	v D	v A	v B	0520	(0x208)
vmuleuh ³	04 (0x04)	v D	v A	v B	0584	(0x248)
vmulosb ³	04 (0x04)	v D	v A	v B	0264	(0x108)
vmulosh ³	04 (0x04)	v D	v A	v B	0328	(0x148)
vmuloub ³	04 (0x04)	v D	v A	v B	0008	(0x008)
vmulouh ³	04 (0x04)	v D	v A	v B	0072	(0x048)
vnmsubfp ³	04 (0x04)	v D	v A	v B	v C	0047 (0x02F)
vnor ³	04 (0x04)	v D	v A	v B	1284	(0x504)
vor ³	04 (0x04)	v D	v A	v B	1156	(0x484)
vperm ³	04 (0x04)	v D	v A	v B	v C	0043 (0x02B)
vpkpx ³	04 (0x04)	v D	v A	v B	0782	(0x30E)
vpkshss ³	04 (0x04)	v D	v A	v B	0398 (0x18E)	
vpkshus ³	04 (0x04)	v D	v A	v B	0270 (0x012)	
vpkswss ³	04 (0x04)	v D	v A	v B	0462 (0x00C)	
vpkswus ³	04 (0x04)	v D	v A	v B	0334	(0x14E)
vpkuhum ³	04 (0x04)	v D	v A	v B	0014	(0x00E)
vpkuhus ³	04 (0x04)	v D	v A	v B	0142	(0x08E)
vpkuwum ³	04 (0x04)	v D	v A	v B	0078	(0x04E)
vpkuwus ³	04 (0x04)	v D	v A	v B	0206	(0x0CE)
vrefp ³	04 (0x04)	v D	00_000	v B	0266	(0x10A)
vrfim ³	04 (0x04)	v D	00_000	v B	0714	(0x2CA)
vrfin ³	04 (0x04)	v D	00_000	v B	0522	(0x20A)
vrfip ³	04 (0x04)	v D	00_000	v B	0650	(0x28A)
vrfiz ³	04 (0x04)	v D	00_000	v B	0586	(0x24A)
vrlb ³	04 (0x04)	v D	v A	v B	0004	(0x004)
vrlh ³	04 (0x04)	v D	v A	v B	0068	(0x044)
vrlw ³	04 (0x04)	v D	v A	v B	0132	(0x084)
vrsqrtefp ³	04 (0x04)	v D	00_000	v B	0330	(0x14A)
vsel ³	04 (0x04)	v D	v A	v B	v C	0042 (0x02A)

Table A-1. Instructions by Mnemonic (Dec, Hex) (continued)

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 vsl³ 04 (0x04) **v**D **v**Α 0452 (0x1C4) **v**B $vslb^3$ 04 (0x04) **v**D **v**Α **v**B 0260 (0x104) vsldoi3 04 (0x04) **v**D **v**Α **v**B SH 0044 (0x02C) vslh3 04 (0x04) 0324 (0x144) $\mathbf{v}D$ **v**Α **v**Β vslo3 04 (0x04) **v**D **v**Α **v**B 1036 (0x40C) vslw3 04 (0x04) **v**Α 0388 (0x184) **v**D **v**B vspltb³ 04 (0x04) **v**D **UIMM v**B 0524 (0x20C) vsplth3 04 (0x04) **v**D **UIMM v**Β 0588 (0x24C) vspltisb3 04 (0x04) SIMM 0 0000 0780 (0x30C) **v**D vspltish3 04 (0x04) **v**D SIMM 0_0000 0844 (0x34C) vspltisw³ 04 (0x04) 0_0000 0908 (0x38C) **v**D SIMM vspltw3 04 (0x04) **v**D **UIMM v**B 0652 (0x28C) vsr³ 04 (0x04) 0708 (0x2C4) **v**D **v**Α **v**B vsrab³ 04 (0x04) **v**D **v**Α **v**B 0772 (0x304) vsrah3 04 (0x04) **v**D **v**Α **v**Β 0836 (0x344) vsraw³ 04 (0x04) **v**D 0900 (0x384) **v**Α **v**B vsrb3 04 (0x04) 0516 (0x204) **v**D vΑ **v**B vsrh3 04 (0x04) **v**D **v**Α **v**B 0580 (0x244) $vsro^3$ 04 (0x04) 1100 (0x44C) **v**D **v**Α **v**B $vsrw^3$ 04 (0x04) **v**D **v**Α **v**B 0644 (0x284) vsubcuw³ 04 (0x04) 1408 (0x580) **v**D **v**Α **v**B vsubfp³ 04 (0x04) 0074 (0x4A) **v**D **v**Α **v**B vsubsbs3 04 (0x04) **v**D **v**Α 1792 (0x700) **v**B vsubshs3 04 (0x04) **v**D **v**Α **v**B 1856 (0x740) vsubsws³ 04 (0x04) **v**D **v**Α **v**B 1920 (0x780) vsububm³ 04 (0x04) 1024 (0x400) $\mathbf{v}D$ **v**Α **v**Β 04 (0x04) vsububs³ **v**D **v**Α **v**B 1536 (0x600) vsubuhm3 04 (0x04) **v**D 1088 (0x440) **v**Α **v**B vsubuhs³ 04 (0x04) **v**D **v**Α **v**B 1600 (0x640) vsubuwm³ 04 (0x04) **v**D **v**Α **v**Β 1152 (0x480) vsubuws³ 04 (0x04) **v**D **v**Α **v**B 1664 (0x680) vsumsws³ 04 (0x04) **v**D **v**Α **v**B 1928 (0x788) vsum2sws3 04 (0x04) **v**D **v**Α **v**B 1672 (0x688) vsum4sbs3 04 (0x04) **v**D **v**Α **v**B 1800 (0x708)

Table A-1. Instructions by Mnemonic (Dec, Hex) (continued)

Name (5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31		
vsum4shs ³	04 (0x04)	v D	v A	v B	1608 (0x648)		
vsum4ubs ³	04 (0x04)	v D	v A	v B	1544 (0x608)		
vupkhpx ³	04 (0x04)	v D	00_000	v B	0846 (0x34E)		
vupkhsb ³	04 (0x04)	v D	00_000	v B	0526 (0x20E)		
vupkhsh ³	04 (0x04)	v D	00_000	v B	0590 (0x24E)		
vupklpx ³	04 (0x04)	v D	00_000	v B	0974 (0x3CE)		
vupklsb ³	04 (0x04)	v D	00_000	v B	0654 (0x28E)		
vupklsh ³	04 (0x04)	v D	00_000	v B	0718 (0x2CE)		
vxor ³	04 (0x04)	v D	v A	v B	1220 (0x4C4)		
xorx	31 (0x1F)	S	А	В	0316 (0x13C) Rc		
xori	26 (0x1A)	S	А		UIMM		
xoris	27 (0x1B)	S	А	UIMM			

¹Optional to the PowerPC architecture but implemented by the MPC7451

A.2 Instructions Sorted by Primary and Secondary Opcodes (Decimal and Hexadecimal)

Table A-2 shows the instructions implemented in the MPC7451. The instructions are listed by their primary (0–5) and secondary (21-31) opcodes in decimal and hexadecimal format.

Reserved bits

Table A-2. Instructions by Primary and Secondary Opcodes (Dec, Hex)

Name	0	5 6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31
twi	03 (0x03)	ТО	А		SIMM
vaddubm ¹	04 (0x04)	v D	v A	v B	0000 (0x000) 0
vmaxub ¹	04 (0x04)	v D	v A	v B	0002 (0x002)
vrlb ¹	04 (0x04)	v D	v A	v B	0004 (0x004)
vcmpequbx1	04 (0x04)	v D	v A	v B	Rc 0006 (0x006)
vmuloub ¹	04 (0x04)	v D	v A	v B	0008 (0x008)
vaddfp ¹	04 (0x04)	v D	v A	v B	0010 (0x0B4) 0
vmrghb ¹	04 (0x04)	v D	v A	v B	0012 (0x00C)

²Supervisor-level instruction

³AltiVec technology-specific instruction

⁴Optional instruction not implemented by the MPC7451

⁵Load/store string/multiple instruction

⁶Supervisor- and user-level instruction

Table A-2. Instructions by Primary and Secondary Opcodes (Dec, Hex) (continued)

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30 31						
vpkuhum ¹	04 (0x04)	v D	v A	v B	0014 (0x00E)							
vmhaddshs ¹	04 (0x04)	v D	v A	v B	v C	0032 (0x020)						
vmhraddshs ¹	04 (0x04)	v D	v A	v B	v C	0033 (0x021)						
vmladduhm ¹	04 (0x04)	v D	v A	v B	v C	0034 (0x022)						
vmsumubm ¹	04 (0x04)	v D	v A	v B	v C	0036 (0x024)						
$vmsummbm^1$	04 (0x04)	v D	v A	v B	v C	0037 (0x025)						
vmsumuhm ¹	04 (0x04)	v D	v A	v B	v C	0038 (0x026)						
vmsumuhs ¹	04 (0x04)	v D	v A	v B	v C	0039 (0x027)						
vmsumshm ¹	04 (0x04)	v D	v A	v B	v C	0040 (0x028)						
vmsumshs ¹	04 (0x04)	v D	v A	v B	v C	0041 (0x029)						
vsel ¹	04 (0x04)	v D	v A	v B	v C	0042 (0x02A)						
vperm ¹	04 (0x04)	v D	v A	v B	v C	0043 (0x02B)						
vsldoi ¹	04 (0x04)	v D	v A	v B	0 SH	0044 (0x02C)						
vmaddfp ¹	04 (0x04)	v D	v A	v B	v C	0046 (0x002E)						
vnmsubfp ¹	04 (0x04)	v D	v A	v B	v C	0047 (0x02F)						
vadduhm ¹	04 (0x04)	v D	v A	v B	0064 ((0x040) 0						
vmaxuh ¹	04 (0x04)	v D	v A	v B	0066 (0x042)							
vrlh ¹	04 (0x04)	v D	v A	v B	0068	3 (0x044)						
vcmpequhx1	04 (0x04)	v D	v A	v B	Rc 00	70 (0x046)						
vmulouh ¹	04 (0x04)	v D	v A	v B	0072	2 (0x048)						
vsubfp ¹	04 (0x04)	v D	v A	v B	007	4 (0x4A)						
vmrghh ¹	04 (0x04)	v D	v A	v B	0076	6 (0x04C)						
vpkuwum ¹	04 (0x04)	v D	v A	v B	0078	3 (0x04E)						
vadduwm ¹	04 (0x04)	v D	v A	v B	0128 (0x0F0) 0						
vmaxuw ¹	04 (0x04)	v D	v A	v B	0130) (0x082)						
vrlw ¹	04 (0x04)	v D	v A	v B	0132	2 (0x084)						
vcmpequwx1	04 (0x04)	v D	v A	v B	Rc 01:	34 (0x086)						
vmrghw ¹	04 (0x04)	v D	v A	v B	0140) (0x08C)						
vpkuhus ¹	04 (0x04)	v D	v A	v B	0142	2 (0x08E)						
vcmpeqfpx1	04 (0x04)	v D	v A	v B	Rc 019	98 (0x0C6)						
vpkuwus ¹	04 (0x04)	v D	v A	v B	0206	(0x0CE)						
vmaxsb ¹	04 (0x04)	v D	v A	v B	0258	3 (0x028)						
vslb ¹	04 (0x04)	v D	v A	v B	0260) (0x104)						
vmulosb ¹	04 (0x04)	v D	v A	v B	0264	1 (0x108)						

Table A-2. Instructions by Primary and Secondary Opcodes (Dec, Hex) (continued)

Name (5 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31
vrefp ¹	04 (0x04)	v D	00_000	v B	0266 (0x10A)
vmrglb ¹	04 (0x04)	v D	v A	v B	0268 (0x008)
vpkshus ¹	04 (0x04)	v D	v A	v B	0270 (0x012)
vmaxsh ¹	04 (0x04)	v D	v A	v B	0322 (0x01C)
vslh ¹	04 (0x04)	v D	v A	v B	0324 (0x144)
vmulosh ¹	04 (0x04)	v D	v A	v B	0328 (0x148)
vrsqrtefp ¹	04 (0x04)	v D	00_000	v B	0330 (0x14A)
vmrglh ¹	04 (0x04)	v D	v A	v B	0332 (0x14C)
vpkswus ¹	04 (0x04)	v D	v A	v B	0334 (0x14E)
vaddcuw ¹	04 (0x04)	v D	v A	v B	0384 (0x180) 0
vmaxsw ¹	04 (0x04)	v D	v A	v B	0386 (0x182)
vslw ¹	04 (0x04)	v D	v A	v B	0388 (0x184)
vexptefp ¹	04 (0x04)	v D	00_000	v B	0394 (0x18A)
vmrglw ¹	04 (0x04)	v D	v A	v B	0396 (0x18C)
vpkshss ¹	04 (0x04)	v D	v A	v B	0398 (0x18E)
vsl ¹	04 (0x04)	v D	v A	v B	0452 (0x1C4)
vcmpgefpx1	04 (0x04)	v D	v A	v B	Rc 0454 (0x1C6)
vlogefp ¹	04 (0x04)	v D	00_000	v B	0458 (0x1CA)
vpkswss ¹	04 (0x04)	v D	v A	v B	0462 (0x00C)
vaddubs ¹	04 (0x04)	v D	v A	v B	0512 (0x200) 0
vminub ¹	04 (0x04)	v D	v A	v B	0514 (0x202)
vsrb ¹	04 (0x04)	v D	v A	v B	0516 (0x204)
vcmpgtubx1	04 (0x04)	v D	v A	v B	Rc 0518 (0x206)
vmuleub ¹	04 (0x04)	v D	v A	v B	0520 (0x208)
vrfin ¹	04 (0x04)	v D	00_000	v B	0522 (0x20A)
vspltb ¹	04 (0x04)	v D	UIMM	v B	0524 (0x20C)
vupkhsb ¹	04 (0x04)	v D	00_000	v B	0526 (0x20E)
vadduhs ¹	04 (0x04)	v D	v A	v B	0576 (0x240) 0
vminuh ¹	04 (0x04)	v D	v A	v B	0578 (0x242)
vsrh ¹	04 (0x04)	v D	v A	v B	0580 (0x244)
vcmpgtuhx1	04 (0x04)	v D	v A	v B	Rc 0582 (0x246)
vmuleuh ¹	04 (0x04)	v D	v A	v B	0584 (0x248)
vrfiz ¹	04 (0x04)	v D	00_000	v B	0586 (0x24A)
vsplth ¹	04 (0x04)	v D	UIMM	v B	0588 (0x24C)

Table A-2. Instructions by Primary and Secondary Opcodes (Dec, Hex) (continued)

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31				
vupkhsh ¹	04 (0x04)	v D	00_000	v B	0590 (0x24E)				
vadduws ¹	04 (0x04)	v D	v A	v B	0640 (0x280) 0				
vminuw ¹	04 (0x04)	v D	v A	v B	0642 (0x282)				
vsrw ¹	04 (0x04)	v D	v A	v B	0644 (0x284)				
vcmpgtuwx ¹	04 (0x04)	v D	v A	v B	Rc 0646 (0x286)				
vrfip ¹	04 (0x04)	v D	00_000	v B	0650 (0x28A)				
vspltw ¹	04 (0x04)	v D	UIMM	v B	0652 (0x28C)				
vupklsb ¹	04 (0x04)	v D	00_000	v B	0654 (0x28E)				
vsr ¹	04 (0x04)	v D	v A	v B	0708 (0x2C4)				
vcmpgtfpx1	04 (0x04)	v D	v A	v B	Rc 0710 (0x2C6)				
vrfim ¹	04 (0x04)	v D	00_000	v B	0714 (0x2CA)				
vupklsh ¹	04 (0x04)	v D	00_000	v B	0718 (0x2CE)				
vaddsbs ¹	04 (0x04)	v D	v A	v B	0768 (0x300) 0				
vminsb ¹	04 (0x04)	v D	v A	v B	0770 (0x302)				
vsrab ¹	04 (0x04)	v D	v A	v B	0772 (0x304)				
vcmpgtsbx ¹	04 (0x04)	v D	v A	v B	Rc 0774 (0x306)				
vmulesb ¹	04 (0x04)	v D	v A	v B	0776 (0x308)				
vcfux ¹	04 (0x04)	v D	UIMM	v B	0778 (0x30A) 0				
vspltisb ¹	04 (0x04)	v D	SIMM	0_0000	0780 (0x30C)				
vpkpx ¹	04 (0x04)	v D	v A	v B	0782 (0x30E)				
vaddshs ¹	04 (0x04)	v D	v A	v B	0832 (0x340) 0				
vminsh ¹	04 (0x04)	v D	v A	v B	0834 (0x342)				
vsrah ¹	04 (0x04)	v D	v A	v B	0836 (0x344)				
vcmpgtshx1	04 (0x04)	v D	v A	v B	Rc 0838 (0x346)				
vmulesh ¹	04 (0x04)	v D	v A	v B	0840 (0x348)				
vcfsx ¹	04 (0x04)	v D	UIMM	v B	0842 (0x1E2)				
vspltish ¹	04 (0x04)	v D	SIMM	0_0000	0844 (0x34C)				
vupkhpx ¹	04 (0x04)	v D	00_000	v B	0846 (0x34E)				
vaddsws ¹	04 (0x04)	v D	v A	v B	0896 (0x154) 0				
vminsw ¹	04 (0x04)	v D	v A	v B	0898 (0x382)				
vsraw ¹	04 (0x04)	v D	v A	v B	0900 (0x384)				
vcmpgtswx ¹	04 (0x04)	v D	v A	v B	Rc 0902 (0x386)				
vctuxs ¹	04 (0x04)	v D	UIMM	v B	0906 (0x38A)				
vspltisw ¹	04 (0x04)	v D	SIMM	0_0000	0908 (0x38C)				

Table A-2. Instructions by Primary and Secondary Opcodes (Dec, Hex) (continued)

Name (0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31
vcmpbfp <i>x</i> ¹	04 (0x04)	v D	v A	v B	Rc 0966 (0x3C6)
vctsxs ¹	04 (0x04)	v D	UIMM	v B	0970 (0x3CA)
vupklpx ¹	04 (0x04)	v D	00_000	v B	0974 (0x3CE)
vsububm ¹	04 (0x04)	v D	v A	v B	1024 (0x400)
vavgub ¹	04 (0x04)	v D	v A	v B	1026 (0x402) 0
vand ¹	04 (0x04)	v D	v A	v B	1028 (0x118) 0
vmaxfp ¹	04 (0x04)	v D	v A	v B	1034 (0x040A)
vslo ¹	04 (0x04)	v D	v A	v B	1036 (0x40C)
vsubuhm ¹	04 (0x04)	v D	v A	v B	1088 (0x440)
vavguh ¹	04 (0x04)	v D	v A	v B	1090 (0x442) 0
vandc ¹	04 (0x04)	v D	v A	v B	1092 (0x444) 0
vminfp ¹	04 (0x04)	v D	v A	v B	1098 (0x44A)
vsro ¹	04 (0x04)	v D	v A	v B	1100 (0x44C)
vsubuwm ¹	04 (0x04)	v D	v A	v B	1152 (0x480)
vavguw ¹	04 (0x04)	v D	v A	v B	1154 (0x482) 0
vor ¹	04 (0x04)	v D	v A	v B	1156 (0x484)
vxor ¹	04 (0x04)	v D	v A	v B	1220 (0x4C4)
vavgsb ¹	04 (0x04)	v D	v A	v B	1282 (0x502) 0
vnor ¹	04 (0x04)	v D	v A	v B	1284 (0x504)
vavgsh ¹	04 (0x04)	v D	v A	v B	1346 (0x542) 0
vsubcuw ¹	04 (0x04)	v D	v A	v B	1408 (0x580)
vavgsw ¹	04 (0x04)	v D	v A	v B	1410 (0x582) 0
vsububs ¹	04 (0x04)	v D	v A	v B	1536 (0x600)
mfvscr ¹	04 (0x04)	v D	00_000	0_0000	1540 (0x604) 0
vsum4ubs ¹	04 (0x04)	v D	v A	v B	1544 (0x608)
vsubuhs ¹	04 (0x04)	v D	v A	v B	1600 (0x640)
mtvscr ¹	04 (0x04)	000_00	00_000	v B	1604 (0x644) 0
vsum4shs ¹	04 (0x04)	v D	v A	v B	1608 (0x648)
vsubuws ¹	04 (0x04)	v D	v A	v B	1664 (0x680)
vsum2sws ¹	04 (0x04)	v D	v A	v B	1672 (0x688)
vsubsbs ¹	04 (0x04)	v D	v A	v B	1792 (0x700)
vsum4sbs ¹	04 (0x04)	v D	v A	v B	1800 (0x708)
vsubshs ¹	04 (0x04)	v D	v A	v B	1856 (0x740)
vsubsws ¹	04 (0x04)	v D	v A	v B	1920 (0x780)

Table A-2. Instructions by Primary and Secondary Opcodes (Dec, Hex) (continued)

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 04 (0x04) vsumsws¹ **v**D **v**Α 1928 (0x788) **v**B 07 (0x07) mulli D Α SIMM subfic 08 (0x08) D Α SIMM cmpli 10 (0x0A) crfD 0 L Α **UIMM** L cmpi 11 (0x0B) crfD 0 Α SIMM addic 12 (0xC) D Α SIMM addic. 13 (0xD) D Α SIMM 14 (0xE) D Α SIMM addi 15 (0xF) D Α SIMM addis AA LK bcx16 (0x10) ВО ВΙ BD 17 (0x11) $000_0000_0000_0000_0000_00$ 0 1 SC 18 (0x12) LI AA LK $\mathbf{b}x$ 0 19 (0x13) 00 00 0 0000 0000 (0x000) mcrf crfD crfS 19 (0x13) ВО ВΙ 0_0000 0016 (0x010) LK **bclr**x 0 crnor 19 (0x13) crbD crbA crbB 0033 (0x21) rfi² 0 19 (0x13) 000 00 00 000 0 0000 0050 (0x032) 0 19 (0x13) crbD crbA crbB 0129 (0x081) crandc isync 19 (0x13) 000_00 00_000 0_0000 0150 (0x096) 0 0 19 (0x13) crbD 0193 (0C1) crxor crbA crbB 0 crnand 19 (0x13) crbD crbA crbB 0225 (0x0E1) 0 19 (0x13) 0257 (0x101) crand crbD crbA crbB 19 (0x13) 0289 (0x121) 0 crbD crbA crbB creqv 0 19 (0x13) crbD crbA crbB 0417 (0x1A1) crorc 19 (0x13) 0449 (0x1C1) 0 cror crbD crbA crbB LK **bcctr**x 19 (0x13) ВО ВΙ 0_0000 0528 (0x210) Ro 20 (0x14) S Α SH MB ME rlwimix Ro rlwinm*x* 21 (0x15) S Α SH MB ME 23 (0x17) S Α В Ro rlwnmx MB ME 24 (0x18) S Α **UIMM** ori oris 25 (0x19) S Α UIMM 26 (0x1A) S **UIMM** xori Α 27 (0x1B) S Α **UIMM** xoris 28 (0x1C) S andi. Α **UIMM** 29 (0x1D) S Α **UIMM** andis.

Table A-2. Instructions by Primary and Secondary Opcodes (Dec, Hex) (continued)

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30) 31
стр	31 (0x1F)	crfD 0 L	А	В	0000 (0x000)	0
tw	31 (0x1F)	TO	А	В	0004 (0x004)	0
lvsl ¹	31 (0x1F)	v D	А	В	0006 (0x006)	0
lvebx ¹	31 (0x1F)	v D	А	В	0007 (0x007)	0
subfc <i>x</i>	31 (0x1F)	D	А	В	OE 0008 (0x008)	Rc
addc <i>x</i>	31 (0x1F)	D	А	В	OE 0010 (0x00A)	Rc
mulhwux	31 (0x1F)	D	А	В	0 0011 (0x00B)	Rc
mfcr	31 (0x1F)	D	00_000	0_0000	0019 (0x013)	0
lwarx	31 (0x1F)	D	А	В	0020 (0x014)	0
lwzx	31 (0x1F)	D	А	В	0023 (0x017)	0
slwx	31 (0x1F)	S	А	В	0024 (0x018)	Rc
cntlzwx	31 (0x1F)	S	А	0_0000	0026 (0x01A)	Rc
and <i>x</i>	31 (0x1F)	S	А	В	0028 (0x01C)	Rc
cmpl	31 (0x1F)	crfD 0 L	А	В	0032 (0x020)	0
lvsr ¹	31 (0x1F)	v D	А	В	0038 (0x026)	0
lvehx ¹	31 (0x1F)	v D	А	В	0039 (0x027)	0
subfx	31 (0x1F)	D	А	В	OE 0040 (0x028)	Rc
dcbst	31 (0x1F)	000_00	А	В	0054 (0x036)	0
lwzux	31 (0x1F)	D	А	В	0055 (0x037)	0
andc <i>x</i>	31 (0x1F)	S	А	В	0060 (0x03C)	Rc
Ivewx ¹	31 (0x1F)	v D	А	В	0071 (0x047)	0
mulhwx	31(0x1F)	D	А	В	0 0075 (0x04B)	Rc
mfmsr ²	31 (0x1F)	D	00_000	0_0000	0083 (0x053)	0
dcbf	31 (0x1F)	000_00	А	В	0086 (0x056)	0
lbzx	31 (0x1F)	D	А	В	0087 (0x057)	0
lvx ¹	31 (0x1F)	v D	А	В	0103 (0x067)	0
negx	31 (0x1F)	D	А	0_0000	OE 0104 (0x068)	Rc
lbzux	31 (0x1F)	D	А	В	0119 (0x077)	0
norx	31 (0x1F)	S	А	В	0124 (0x07C)	Rc
stvebx ¹	31 (0x1F)	v S	А	В	0135 (0x127)	0
subfex	31 (0x1F)	D	А	В	OE 0136 (0x088)	Rc
addex	31 (0x1F)	D	A	В	OE 0138 (0x08A)	Rc
mtcrf	31 (0x1F)	S	0 CF	RM 0	0144 (0x090)	0
mtmsr ²	31 (0x1F)	S	00_000	0_0000	0146 (0x092)	0

Table A-2. Instructions by Primary and Secondary Opcodes (Dec, Hex) (continued)

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30	31
stwcx.	31 (0x1F)	S	А	В	0150 (0x096)	1
stwx	31 (0x1F)	S	А	В	0151 (0x097)	0
stvehx ¹	31 (0x1F)	v S	А	В	0167 (0x0A7)	0
stwux	31 (0x1F)	S	А	В	0183 (0x0B7)	0
stvewx ¹	31 (0x1F)	v S	А	В	0199 (0x0C7)	0
subfzex	31 (0x1F)	D	А	0_0000	OE 0200 (0x0C8)	Rc
addze <i>x</i>	31 (0x1F)	D	А	0_0000	OE 0202 (0x0CA)	Rc
mtsr ²	31 (0x1F)	S	0 SR	0_0000	0210 (0x001)	0
stbx	31 (0x1F)	S	А	В	0215 (0x0D7)	0
stvx ¹	31 (0x1F)	v S	А	В	0231 (0x01F)	0
subfmex	31 (0x1F)	D	А	0_0000	OE 0232 (0x0E8)	Rc
addmex	31 (0x1F)	D	А	0_0000	OE 0234 (0x0EA)	Rc
mullwx	31 (0x1F)	D	А	В	OE 0235 (0x0EB)	Rc
mtsrin ²	31 (0x1F)	S	00_000	В	0242 (0x0F2)	0
dcbtst	31 (0x1F)	000_00	А	В	0246 (0x0F6)	0
stbux	31 (0x1F)	S	А	В	0247 (0x0F7)	0
addx	31 (0x1F)	D	А	В	OE 0266 (0x10A)	Rc
dcbt	31 (0x1F)	000_00	А	В	0278 (0x116)	0
lhzx	31 (0x1F)	D	А	В	0279 (0x117)	0
eqvx	31 (0x1F)	S	А	В	0284 (0x11C)	Rc
tlbie ^{2, 3}	31 (0x1F)	000_00	00_000	В	0306 (0x132)	0
eciwx ³	31 (0x1F)	D	А	В	0310 (0x136)	0
lhzux	31 (0x1F)	D	А	В	0311 (0x137)	0
xorx	31 (0x1F)	S	А	В	0316 (0x13C)	Rc
mfspr ⁴	31 (0x1F)	D	S	or	0339 (0x153)	0
dst ¹	31 (0x1F)	0 00 STRM	А	В	0342 (0x156)	0
dstt ¹	31 (0x1F)	1 00 STRM	А	В	0342 (0x156)	0
lhax	31 (0x1F)	D	А	В	0343 (0x157)	0
lvxl ¹	31 (0x1F)	v D	А	В	0359 (0x167)	0
tlbia ⁵	31 (0x1F)	000_00	00_000	0_0000	0370 (0x172)	0
mftb	31 (0x1F)	D	tk	or	0371 (0x173)	0
dstst ¹	31 (0x1F)	0 00 STRM	А	В	0374 (0x176)	0
dststt ¹	31 (0x1F)	1 00 STRM	А	В	0374 (0x176)	0
lhaux	31 (0x1F)	D	А	В	0375 (0x177)	0

Table A-2. Instructions by Primary and Secondary Opcodes (Dec, Hex) (continued)

Name () 5	6 7 8	9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 3	0 31
sthx	31 (0x1F)	S		А	В	0407 (0x197)	0
orcx	31 (0x1F)	S		А	В	0412 (0x19C)	Rc
ecowx ³	31 (0x1F)	S		А	В	0438 (0x1B6)	0
sthux	31 (0x1F)	S		А	В	0439 (0x1B7)	0
orx	31 (0x1F)	S		А	В	0444 (0x1BC)	Rc
divwux	31 (0x1F)	D		А	В	OE 0459 (0x1CB)	Rc
mtspr ⁴	31 (0x1F)	S		S	spr	0467 (0x1D3)	0
dcbi ²	31 (0x1F)	000_0	00	Α	В	0470 (0x1D6)	0
nandx	31 (0x1F)	S		Α	В	0476 (0x1DC)	Rc
stvxl ¹	31 (0x1F)	v S		Α	В	0487 (0x1E7)	0
divwx	31 (0x1F)	D		Α	В	OE 0491 (0x1EB)	Rc
mcrxr	31 (0x1F)	crfD	00	00_000	0_0000	0512 (0x200)	0
Iswx ⁶	31 (0x1F)	D		А	В	0533 (0x215)	0
lwbrx	31 (0x1F)	D		А	В	0534 (0x216)	0
lfsx	31 (0x1F)	D		А	В	0535 (0x217)	0
srwx	31 (0x1F)	S		А	В	0536 (0x218)	Rc
tlbsync ^{2, 3}	31 (0x1F)	000_0	00	00_000	0_0000	0566 (0x236)	0
lfsux	31 (0x1F)	D		A	В	0567 (0x237)	0
mfsr ²	31 (0x1F)	D		0 SR	0_0000	0595 (0x099)	0
lswi ⁶	31 (0x1F)	D		А	NB	0597 (0x255)	0
sync	31 (0x1F)	000_0	00	00_000	0_0000	0598 (0x256)	0
lfdx	31 (0x1F)	D		А	В	0599 (0x257)	0
lfdux	31 (0x1F)	D		А	В	0631 (0x277)	0
mfsrin ²	31 (0x1F)	D		00_000	В	0659 (0x293)	0
stswx ⁶	31 (0x1F)	S		А	В	0661 (0x295)	0
stwbrx	31 (0x1F)	S		А	В	0662 (0x296)	0
stfsx	31 (0x1F)	S		А	В	0663 (0x297)	0
stfsux	31 (0x1F)	S		А	В	0695 (0x2B7)	0
stswi ⁶	31 (0x1F)	S		Α	NB	0725 (0x2D5)	0
stfdx	31 (0x1F)	S		Α	В	0727 (0x2D7)	0
dcba ³	31 (0x1F)	000_0	00	Α	В	0758 (0x2F6)	0
stfdux	31 (0x1F)	S		Α	В	0759 (0x2F7)	0
lhbrx	31 (0x1F)	D		Α	В	0790 (0x316)	0
sraw <i>x</i>	31 (0x1F)	S		Α	В	0792 (0x318)	Rc

Table A-2. Instructions by Primary and Secondary Opcodes (Dec, Hex) (continued)

Name 0 $5 \ 6 \ 7 \ 8 \ 9 \ 10 \ 11 \ 12 \ 13 \ 14 \ 15 \ 16 \ 17 \ 18 \ 19 \ 20 \ 21 \ 22 \ 23 \ 24 \ 25 \ 26 \ 27 \ 28 \ 29 \ 30 \ 31$ 31 (0x1F) 0 dss1 00 STRM 00_000 0_0000 0822 (0x336) 0 0 dssall1 31 (0x1F) STRM 00_000 00 0_0000 0822 (0x336) Ro 31 (0x1F) S Α SH 0824 (0x338) srawix 31 (0x1F) 000_00 00_000 0_0000 0854 (0x356) 0 eieio В 0 sthbrx 31 (0x1F) S Α 0918 (0x396) Ro 31 (0x1F) S Α 0_0000 0922 (0x39A) extshx extsbx31 (0x1F) S Α 0_0000 0954 (0x3BA) Rc tlbld^{2, 3} 0 31 (0x1F) 000_00 00_000 В 0978 (0x3D2) 0 31 (0x1F) 000_00 0982 (0x3D6) icbi Α В stfiwx³ 0 31 (0x1F) S Α В 0983 (0x3D7) tlbli^{2, 3} 31 (0x1F) 000_00 00_000 1010 (0x3F2) 0 В 31 (0x1F) 000_00 Α В 1014 (0x3F6) 0 dcbz 32 (0x20) lwz D Α 33 (0x21) D Α d lwzu 34 (0x22) lbz D Α d Ibzu 35 (0x23) D Α d 36 (0x24) S d stw Α stwu 37 (0x25) S Α d 38 (0x26) S d stb Α stbu 39 (0x27) S Α d 40 (0x28) D Α d lhz 41 (0x29) Ihzu D Α d lha 42 (0x2A) D Α d 43 (0x2B) Ihau D Α d sth 44 (0x2C) S Α d 45 (0x2D) S Α d sthu lmw⁶ 46 (0x2E) D Α d stmw⁶ 47 (0x2F) S Α d 48 (0x30) D Α d lfsu 49 (0x31) D Α d 50 (0x32) lfd D Α d 51 (0x33) Α lfdu D d 52 (0x34) S stfs Α d 53 (0x35) S Α d stfsu

Table A-2. Instructions by Primary and Secondary Opcodes (Dec, Hex) (continued)

Name (5	6 7 8	9 10	11 12 13	14 15	16 17 18 19	20	21 22 23 24 25	26 27 28 29 30	31
stfd	54 (0x36)	S		А				d		
stfdu	55 (0x37)	S		А				d		
fdivs <i>x</i>	59 (0x3B)	D		А		В		0000_0	0018 (0x012)	Rc
fsubs <i>x</i>	59 (0x3B)	D		А		В		0000_0	0020 (0x014)	Rc
faddsx	59 (0x3B)	D		А		В		0000_0	0021 (0x015)	Rc
fsqrtsx ⁵	59 (0x3B)	D		00_00	00	В		0000_0	0022 (0x016)	Rc
fresx ³	59 (0x3B)	D		00_0	00	В		0000_0	0024 (0x018)	Rc
fmulsx	59 (0x3B)	D		А		0_0000		С	0025 (0x019)	Rc
fmsubsx	59 (0x3B)	D		А		В		С	0028 (0x01C)	Rc
fmaddsx	59 (0x3B)	D		А		В		С	0029 (0x01D)	Rc
fnmsubsx	59 (0x3B)	D		А		В		С	0030 (0x01E)	Rc
fnmaddsx	59 (0x3B)	D		А		В		С	0031 (0x01F)	Rc
fcmpu	63 (0x3F)	crfD	00	А		В		0000 (0x000)	0
frsp <i>x</i>	63 (0x3F)	D		00_0	00	В		0012	(0xC)	Rc
fctiwx	63 (0x3F)	D		00_0	00	В		0014 (0x00E)	Rc
fctiwzx	63 (0x3F)	D		00_0	00	В		0015 (0x00F)	Rc
fdivx	63 (0x3F)	D		А		В		0000_0	0018 (0x012)	Rc
fsub <i>x</i>	63 (0x3F)	D		А		В		0000_0	0020 (0x014)	Rc
faddx	63 (0x3F)	D		А		В		0000_0	0021 (0x015)	Rc
fsqrtx 5	63 (0x3F)	D		00_0	00	В		0000_0	0022 (0x016)	Rc
fselx ³	63 (0x3F)	D		А		В		С	0023 (0x017)	Rc
fmulx	63 (0x3F)	D		А		0_0000		С	0025 (0x019)	Rc
frsqrtex 3	63 (0x3F)	D		00_0	00	В		0000_0	0026 (0x01A)	Rc
fmsub <i>x</i>	63 (0x3F)	D		А		В		С	0028 (0x01C)	Rc
fmaddx	63 (0x3F)	D		А		В		С	0029 (0x01D)	Rc
fnmsub <i>x</i>	63 (0x3F)	D		А		В		С	0030 (0x01E)	Rc
fnmaddx	63 (0x3F)	D		А		В		С	0031 (0x01F)	Rc
fcmpo	63 (0x3F)	crfD	00	А		В		0032 (0x020)	0
mtfsb1x	63 (0x3F)	crb[)	00_0	00	0_0000		0038 (0x026)	Rc
fnegx	63 (0x3F)	D		00_0	00	В		0040	(0x28)	Rc
mcrfs	63 (0x3F)	crfD	00	crfS	00	0_0000		0064 (0x040)	0
mtfsb0x	63 (0x3F)	crb[)	00_0	00	0_0000		0070 (0x046)		
fmrx	63 (0x3F)	D		00_000		В		0072 (0x48)		
mtfsfi <i>x</i>	63 (0x3F)	crfD	00	00_0	00	IMM	0	0134 (0x086)	Rc

Instructions Sorted by Primary and Secondary Opcodes (Decimal and Hexadecimal)

Table A-2. Instructions by Primary and Secondary Opcodes (Dec, Hex) (continued)

Name	0	5 6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
fnabsx	63 (0x3F)			D				00)_0	00				В						01	36 ((0x8	38)				Rc
fabs <i>x</i>	63 (0x3F)			D				00)_0	00				В						026	64 (0x1	08)				Rc
mffsx	63 (0x3F)			D				00)_0	00			0_	000	00					058	3 (0x2	47)				Rc
mtfsfx	63 (0x3F)	0				F	M				0			В						071	1 (()x2	C7)				Rc

- ¹ AltiVec technology-specific instruction
- ² Supervisor-level instruction
- ³ Optional to the PowerPC architecture but implemented by the MPC7451
- ⁴ Supervisor- and user-level instructions
- ⁵ Optional instruction not implemented by the MPC7451
- ⁶ Load/store string/multiple instruction

A.3 Instructions Sorted by Mnemonic (Binary)

Table A-3 shows instructions listed in alphabetical order by mnemonic with binary values.

Key:	
	Reserved bits

Table A-3. Instructions by Mnemonic (Bin)

Name	0 5	6 7 8	9	10	11 12 13 14 15	16 17 18 19 20	21	22 23 24 25 26 27 28 29	30 31
addx	011111	D			А	В	OE	100001 010	Rc
addcx	011111	D			А	В	OE	000001010	Rc
addex	011111	D			А	В	OE	010001010	Rc
addi	001110	D			А			SIMM	
addic	001100	D			А			SIMM	
addic.	001101	D			А			SIMM	
addis	001111	D			А			SIMM	
addmex	011111	D			А	0_0000	OE	11101010	Rc
addzex	011111	D			А	0_0000	OE	11001010	Rc
and x	011111	S			А	В		000011100	Rc
andcx	011111	S			А	В		000111100	Rc
andi.	011100	S			А			UIMM	
andis.	011101	S			А			UIMM	
b x	010010					LI			AALK
bc x	010000	ВО)		BI		BD	AALK	
bcctr x	010011	ВО)		BI	0_0000	1000010000	LK	
bclr x	010011	ВО)		BI	0_0000		0000010000	LK
cmp	011111	crfD	0	L	А	В		000000000	0
cmpi	001011	crfD	0	L	А			SIMM	
cmpl	011111	crfD	0	L	А	В		0000100000	0
cmpli	001010	crfD	0	L	А			UIMM	
cntlzwx	011111	S			А	0_0000		0000011010	Rc
crand	010011	crb[)		crbA	crbB		010000001	0
crandc	010011	crbD			crbA	crbB		0010000001	0
creqv	010011	crbD			crbA	crbB	0100100001	0	
crnand	010011	crbD			crbA	crbB		0011100001	0
crnor	010011	crb[)		crbA	crbB		0000100001	0

Table A-3. Instructions by Mnemonic (Bin) (continued)

Name	0 5	5 6	7 8	9 10	11 12 13 14 15	16 17 18 19 20	21 22	2 23 24 25	26 27 28 29 3	0 31
cror	010011		crb	D	crbA	crbB		01110	00001	0
crorc	010011		crb	D	crbA	crbB		01101	00001	0
crxor	010011		crb	D	crbA	crbB		00110	00001	0
dcba ¹	011111		000_	00	А	В		1011110110		
dcbf	011111		000_00		А	В		00010	10110	0
dcbi ²	011111		000_	00	А	В		01110	10110	0
dcbst	011111		000_	.00	А	В		00001	10110	0
dcbt	011111		000_	.00	А	В		01000	10110	0
dcbtst	011111		000_	.00	А	В		00111	10110	0
dcbz	011111		000_00		А	В		11111	10110	0
divwx	011111		D		А	В	OE	111	10 1011	Rc
divwx	011111		D		А	В	OE	1110	00 1011	Rc
dss ³	011111	Α	00	STRM	00_000	0_0000		11001	10110	0
dssall ³	011111	Α	00	STRM	00_000	0_0000		11001	10110	0
dst ³	011111	Т	00	STRM	А	В		01010	10110	0
dstst ³	011111	Т	00	STRM	А	В		01011	10110	0
dststt ³	011111	1	00	STRM	А	В		01011	10110	0
dstt ³	011111	1	00	STRM	А	В		01010	10110	0
eciwx ¹	011111		D		Α	В		0100110110		
ecowx ¹	011111		S		А	В		01101	10110	0
eieio	011111		000_	.00	00_000	0_0000		11010	10110	0
eqv x	011111		S		Α	В		01000	11100	Rc
extsb x	011111		S		Α	0_0000		11101	11010	Rc
extshx	011111		S		А	0_0000		11100	11010	Rc
fabsx	111111		D		00_000	В		01000	01000	Rc
faddx	111111		D		Α	В	0	000_0	1 0101	Rc
faddsx	111011		D		Α	В	0	000_0	1 0101	Rc
fcmpo	111111	(crfD	00	Α	В		00001	00000	0
fcmpu	111111	(crfD	00	Α	В		00000	00000	0
fctiwx	111111		D		00_000	В		00000	01110	Rc
fctiwzx	111111		D		00_000	В		00000	01111	Rc
fdivx	111111		D		А	В	0	000_0	1 0010	Rc
fdivsx	111011		D		Α	В	0	000_0	1 0010	Rc

Table A-3. Instructions by Mnemonic (Bin) (continued)

Name (5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 3	0 31		
fmaddx	111111	D	А	В	С	1 1101	Rc		
fmaddsx	111011	D	А	В	С	1 1101	Rc		
fmrx	111111	D	00_000	В	00010	01000	Rc		
fmsub <i>x</i>	111111	D	А	В	С	1 1100	Rc		
fmsubsx	111011	D	А	В	С	1 1100	Rc		
fmulx	111111	D	А	0_0000	С	1 1001	Rc		
fmulsx	111011	D	А	0_0000	С	1 1001	Rc		
fnabsx	111111	D	00_000	В	00100	01000	Rc		
fnegx	111111	D	00_000	В	00001	01000	Rc		
fnmaddx	111111	D	А	В	С	1 1111	Rc		
fnmaddsx	111011	D	А	В	С	1 1111	Rc		
fnmsubx	111111	D	А	В	С	1 1110	Rc		
fnmsubsx	111011	D	А	В	С	1 1110	Rc		
fresx1	111011	D	00_000	В	0000_0	1 1000	Rc		
frspx	111111	D	00_000	В	00000	01100	Rc		
frsqrtex 1	111111	D	00_000	В	0000_0	1 1010	Rc		
fselx 1	111111	D	А	В	С	1 0111	Rc		
fsqrtx ⁴	111111	D	00_000	В	0000_0	1 0110	Rc		
fsqrtsx 4	111011	D	00_000	В	0000_0	1 0110	Rc		
fsubx	111111	D	А	В	0000_0	1 0100	Rc		
fsubsx	111011	D	А	В	0000_0	1 0100	Rc		
icbi	011111	000_00	А	В	11110	10110	0		
isync	010011	000_00	00_000	0_0000	00100	10110	0		
lbz	100010	D	А		d				
lbzu	100011	D	А		d				
lbzux	011111	D	А	В	00011	10111	0		
lbzx	011111	D	А	В	00010	10111	0		
lfd	110010	D	А		d				
lfdu	110011	D	А		d				
lfdux	011111	D	А	В	1001110111				
lfdx	011111	D	А	B 1001010111 0					
lfs	110000	D	А	d					
lfsu	110001	D	А	d					
lfsux	011111	D	А	В 1000110111 (

Table A-3. Instructions by Mnemonic (Bin) (continued)

Name	0 5	6 7 8	9 10	11	12 13	14 15	16 17 1	18 19 20	21 22	23 24 25 26 27 28	3 29 30 3	31
lfsx	011111	D			Α			В		1000010111	(0
lha	101010	D			Α				l.	d		٦
lhau	101011	D			Α					d		
lhaux	011111	D			Α		ı	В		0101110111	(0
lhax	011111	D			Α		В			0101010111		0
lhbrx	011111	D		А			I	В		1100010110	(0
lhz	101000	D			Α					d	,	
lhzu	101001	D			Α					d		
lhzux	011111	D			Α		I	В		0100110111	(0
lhzx	011111	D			Α		I	В		0100010111	(0
${\rm lmw}^{5}$	101110	D			Α					d	,	
lswi ⁵	011111	D		Α			NB			1001010101	(0
lswx ⁵	011111	D			Α			В		1000010101	(0
lvebx ³	011111	v D	v D		А		В			0000000111	(0
lvehx ³	011111	v D	v D		А		В			0000100111	(0
lvewx ³	011111	v D			Α		ļ	В		0001000111	(0
lvsl ³	011111	v D		А		ļ	В		000000110	(0	
lvsr ³	011111	v D		А		ļ	В		0000100110	(0	
lvx ³	011111	v D		А		ļ	В		0001100111	(0	
lvxl ³	011111	v D		А		В			0101100111	(0	
lwarx	011111	D			Α		ļ	В		0000010100	(0
lwbrx	011111	D			Α		B 1000010110		1000010110	(0	
lwz	100000	D			Α			d		d		
lwzu	100001	D			Α					d		
lwzux	011111	D			Α		ı	В		0000110111	(0
lwzx	011111	D			Α		ı	В		0000010111	(0
mcrf	010011	crfD	00	С	rfS	00	0_0	0000		00000000	(0
mcrfs	111111	crfD	00	С	rfS	00	0_0	0000		001000000	(0
mcrxr	011111	crfD	00		00_00	00	0_0	0000		1000000000	(0
mfcr	011111	D			00_00	00	0_0	0000		0000010011	(0
mffsx	111111	D			00_00	00	0_0	0000	1001000111		R	₹с
${\it mfmsr}^2$	011111	D			00_00	00	0_0	0000		0001010011	(0
mfspr ⁶	011111	D				S	or			0101010011	(0
mfsr ²	011111	D		0	S	R	0_0	0000		1001010011	(0

Table A-3. Instructions by Mnemonic (Bin) (continued)

Name () 5	6 7 8	9 10	11	12 13 14	15	16 17 18 19	20	21	22 23 24 25	26 27 28 29	30	31
mfsrin ²	011111	D			00_000		В			10100	10011		0
mftb	011111	D				tb	or			01011	10011		0
mfvscr ³	000100	v D			00_000		0_0000			110000	000100		0
mtcrf	011111	S		0		CR	RM	0		00100	10000		0
mtfsb0x	111111	crbD			00_000		0_0000		0001000110				Rc
mtfsb1x	111111	crbD			00_000		0_0000			00001	00110		Rc
mtfsfx	111111	0	FI	М		0	В		1011000111			Rc	
mtfsfix	111111	crfD	00		00_000		IMM	0		00100	00110		Rc
mtmsr ²	011111	S			00_000		0_0000			00100	10010		0
mtspr ⁶	011111	S				sp	or			01110	10011		0
mtsr ²	011111	S		0	SR		0_0000			00110	10010		0
mtsrin ²	011111	S		00_000			В			00111	10010		0
mtvscr ³	000100	000_0	0		00_000		v B			110010	000100		0
mulhwx	011111	D			Α		В			0 001001011			Rc
mulhwux	011111	D			Α		В		0 000001011		001011		Rc
mulli	000111	D		А		<u> </u>			SIMM				
mullwx	011111	D		А			В		OE	011	101011		Rc
nandx	011111	S			Α		В			01110	11100		Rc
negx	011111	D			Α		0_0000		OE	001	101000		Rc
norx	011111	S			Α		В			00011	11100		Rc
orx	011111	S			Α		В		0110111100		11100		Rc
orcx	011111	S			Α		В			01100	11100		Rc
ori	011000	S			Α		<u> </u>			UIMM			
oris	011001	S			Α		<u> </u>			UIMM			
rfi ²	010011	000_0	0		00_000		0_0000			00001	10010		0
rlwimix	010100	S			Α		SH			MB	ME		Rc
rlwinmx	010101	S			Α		SH			MB	ME		Rc
rlwnmx	010111	S			Α		В			MB	ME		Rc
sc	010001				000_000	0_0	000_0000_00	000_	000	00_00		1	0
slwx	011111	S			Α		В			00000	11000		Rc
sraw <i>x</i>	011111	S			Α		В			11000	11000		Rc
srawi <i>x</i>	011111	S			Α		SH			11000	11000		Rc
srwx	011111	S			Α		В			10000	11000		Rc
stb	100110	S			Α				d				

Table A-3. Instructions by Mnemonic (Bin) (continued)

Name	0 5	5 6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21	22 23 24 25 26 27 28 29 3	30 31		
stbu	100111	S	А			d			
stbux	011111	S	А	В	0011110111				
stbx	011111	S	А	В		0011010111	0		
stfd	110110	S	А		1	d			
stfdu	110111	S	А			d			
stfdux	011111	S	А	В		1011110111	0		
stfdx	011111	S	А	В		1011010111	0		
stfiwx ¹	011111	S	А	В		1111010111	0		
stfs	110100	S	А		1	d			
stfsu	110101	S	А			d			
stfsux	011111	S	А	В		1010110111	0		
stfsx	011111	S	А	В	1010010111				
sth	101100	S	А		d				
sthbrx	011111	S	А	В	1110010110				
sthu	101101	S	А		d				
sthux	011111	S	А	В	110110111				
sthx	011111	S	А	В		110010111	0		
stmw ⁵	101111	S	А			d			
stswi ⁵	011111	S	А	NB		1011010101	0		
stswx ⁵	011111	S	А	В		1010010101	0		
stvebx ³	011111	vS	А	В		0010000111	0		
stvehx ³	011111	vS	А	В		0010100111	0		
stvewx ³	011111	vS	А	В		0011000111	0		
stvx ³	011111	vS	А	В		0011100111	0		
stvxl ³	011111	vS	А	В		0111100111	0		
stw	100100	S	А			d			
stwbrx	011111	S	А	В		1010010110	0		
stwcx.	011111	S	А	В		10010110	1		
stwu	100101	S	А			d			
stwux	011111	S	А	В		10110111	0		
stwx	011111	S	А	В	10010111				
subf <i>x</i>	011111	D	А	В	OE 000101000				
subfcx	011111	D	А	В	OE 000001000				
subfex	011111	D	А	В	OE 010001000				

Table A-3. Instructions by Mnemonic (Bin) (continued)

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 subfic 001000 D SIMM Α Rc subfmex0 0000 OE 011101000 011111 D Α subfzex 011111 D Α 0_0000 OE 011001000 Ro 011111 000_00 00_000 0 sync 0_0000 1001010110 tlbia 4 011111 000_00 00_000 0_0000 0101110010 0 tlbie^{1, 2} 0 011111 000 00 00 000 В 0100110010 tlbld^{1, 2} 0 011111 000_00 00_000 В 1111010010 tlbli^{1, 2} 011111 000_00 00_000 В 1111110010 0 tlbsync^{1, 2} 0 011111 000 00 00 000 0 0000 1000110110 011111 TO В 000000100 0 tw Α twi 000011 TO Α SIMM ${\bf vaddcuw}^3$ 0 000100 0110000000 **v**D **v**Α **v**Β vaddfp³ 000100 0000001010 0 **v**D **v**Α **v**B vaddsbs³ 0 000100 **v**D **v**Α **v**B 1100000000 vaddshs³ 000100 0 **v**D **v**Α **v**B 1101000000 vaddsws³ 0 000100 **v**D **v**Α 1110000000 **v**B vaddubm³ 0 000100 **v**D **v**Α **v**B 000000000 vaddubs³ 000100 0 **v**D **v**Α **v**B 1000000000 vadduhm³ 0 000100 **v**D **v**Α **v**Β 001000000 0 vadduhs³ 000100 **v**D **v**Α **v**B 1001000000 vadduwm³ 000100 0010000000 0 **v**D **v**Α **v**B $vadduws^3$ 000100 **v**D **v**Α **v**B 1010000000 0 ${\bf vand}^3$ 0 000100 **v**D **v**B 1000000100 **v**Α vandc³ 0 000100 **v**Α **v**B 10001000100 **v**D 0 vavgsb³ 000100 **v**D **v**Α **v**B 10100000010 vavgsh3 000100 0 **v**D **v**Α **v**B 10101000010 0 vavgsw³ 000100 **v**D **v**Α **v**B 10110000010 vavqub³ 000100 0 **v**D **v**Α **v**B 1000000010 vavguh³ 0 000100 **v**D **v**Α **v**B 10001000010 vavguw³ 0 000100 \mathbf{v} D $\mathbf{v}\mathsf{A}$ **v**B 10010000010 vcfsx3 $\mathbf{v}\mathsf{B}$ 000100 **UIMM** 01101001010 **v**D vcfux³ 000100 **UIMM** 0 **v**D **v**B 1100001010 vcmpbfp x^3 000100 **v**D **v**Α **v**B Rc 1111000110 Rc $vcmpeqfpx^3$ 000100 **v**D **v**Α **v**Β 0011000110

Table A-3. Instructions by Mnemonic (Bin) (continued)

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 vcmpequbx3 000100 Rc \mathbf{v} D **v**B 000000110 **v**Α vcmpequhx³ 000100 Rc 0001000110 **v**D **v**Α **v**B vcmpequwx³ 000100 **v**D **v**Α **v**B Rc 0010000110 vcmpgefpx³ 000100 **v**D **v**Α **v**B Rc 0111000110 vcmpgtfpx³ 000100 Rc 1011000110 **v**D **v**Α **v**B vcmpqtsbx³ 000100 Rc **v**D **v**Α **v**B 1100000110 vcmpgtshx³ 000100 Rc **v**D **v**Α **v**B 1101000110 vcmpgtswx³ 000100 **v**D **v**Α **v**Β Rc 1110000110 vcmpqtub x^3 000100 **v**D **v**Α **v**B Rc 1000000110 vcmpqtuhx³ 000100 Rc 1001000110 **v**D **v**Α **v**B vcmpgtuwx³ 000100 **v**D **v**Α **v**B Rc 1010000110 vctsxs³ 000100 UIMM 1111001010 **v**D **v**Β vctuxs³ 000100 **UIMM** 1110001010 **v**D **v**B $vexptefp^3$ 000100 **v**D 00_000 **v**B 110001010 vlogefp³ 000100 00_000 111001010 **v**D **v**B vmaddfp³ 000100 **v**D **v**Α **v**B vC 101110 vmaxfp³ 000100 **v**D **v**Α **v**B 10000001010 vmaxsb³ 000100 **v**D **v**Α **v**B 0100000010 vmaxsh3 000100 **v**D **v**Α **v**Β 0101000010 vmaxsw³ 000100 0110000010 **v**D **v**Α **v**B vmaxub³ 000100 000000010 **v**D **v**Α **v**B $vmaxuh^3$ 000100 **v**D **v**Α **v**B 0001000010 $vmaxuw^3$ 000100 **v**D **v**Α **v**B 0010000010 vmhaddshs3 000100 **v**D **v**Α **v**B vC 100000 vmhraddshs3 000100 vC 100001 **v**D **v**Α **v**B $vminfp^3$ 000100 10001001010 **v**D **v**Α **v**B vminsb3 000100 **v**D **v**Α **v**B 1100000010 vminsh3 000100 **v**D **v**Α **v**B 1101000010 $vminsw^3$ 000100 **v**D **v**Α **v**B 1110000010 vminub³ 000100 100000010 **v**D **v**Α **v**B vminuh³ 000100 $\mathbf{v}\mathsf{B}$ **v**D **v**Α 1001000010 vminuw³ 000100 1010000010 **v**D **v**Α **v**B vmladduhm³ 000100 **v**D **v**Α **v**B vC 100010 vmrghb³ 000100 **v**D **v**Α **v**B 0000001100

Table A-3. Instructions by Mnemonic (Bin) (continued)

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30 31	
${\bf vmrghh}^3$	000100	v D	v A	v B	0001	001100	
${\bf vmrghw}^3$	000100	v D	v A	v B	0010	0001100	
${\rm vmrglb}^3$	000100	v D	v A	v B	0100	0001100	
${\rm vmrglh}^3$	000100	v D	v A	v B	0101	001100	
${\bf vmrglw}^3$	000100	v D	v A	v B	0110	0001100	
${\it vmsummbm}^3$	000100	v D	v A	v B	v C	100101	
${\sf vmsumshm}^3$	000100	v D	v A	v B	v C	101000	
${\sf vmsumshs}^3$	000100	v D	v A	v B	v C	101001	
${\sf vmsumubm}^3$	000100	v D	v A	v B	v C	100100	
${\sf vmsumuhm}^3$	000100	v D	v A	v B	v C	100110	
${\sf vmsumuhs}^3$	000100	v D	v A	v B	v C	100111	
$vmulesb^3$	000100	v D	v A	v B	0100001000		
$vmulesh^3$	000100	v D	v A	v B	1101001000		
vmuleub ³	000100	v D	v A	v B	1000001000		
vmuleuh ³	000100	v D	v A	v B	1001001000		
$vmulosb^3$	000100	v D	v A	v B	0100001000		
vmulosh ³	000100	v D	v A	v B	0101001000		
vmuloub ³	000100	v D	v A	v B	000001000		
vmulouh ³	000100	v D	v A	v B	0001	001000	
vnmsubfp ³	000100	v D	v A	v B	v C	101111	
vnor ³	000100	v D	v A	v B	1010	0000100	
vor ³	000100	v D	v A	v B	1001	0000100	
vperm ³	000100	v D	v A	v B	v C	101011	
vpkpx ³	000100	v D	v A	v B	1100	0001110	
vpkshss ³	000100	v D	v A	v B	0110	0001110	
vpkshus ³	000100	v D	v A	v B	0100	0001110	
vpkswss ³	000100	v D	v A	v B	0111	001110	
vpkswus ³	000100	v D	v A	v B	0101	1001110	
vpkuhum ³	000100	v D	v A	v B	0000001110		
vpkuhus ³	000100	v D	v A	v B		0001110	
vpkuwum ³	000100	v D	v A	v B	0001	1001110	
vpkuwus ³	000100	v D	v A	v B	0011001110		
vrefp ³	000100	v D	00_000	v B	0100001010		
${ m vrfim}^3$	000100	v D	00_000	v B	1011001010		

Table A-3. Instructions by Mnemonic (Bin) (continued)

Name (5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30 31		
vrfin ³	000100	v D	00_000	v B	1000	001010		
vrfip ³	000100	v D	00_000	v B	1010	001010		
vrfiz ³	000100	v D	00_000	v B	1001	001010		
vrlb ³	000100	v D	v A	v B	0000	000100		
vrlh ³	000100	v D	v A	v B	0001	000100		
vrlw ³	000100	v D	v A	v B	0010	000100		
vrsqrtefp ³	000100	v D	00_000	v B	0101	001010		
vsel ³	000100	v D	v A	v B	v C	101010		
vsl ³	000100	v D	v A	v B	0111	000100		
vslb ³	000100	v D	v A	v B	0100	000100		
vsldoi ³	000100	v D	v A	v B	0 SH	101100		
vslh ³	000100	v D	v A	v B	0101000100			
vslo ³	000100	v D	v A	v B	10000001100			
vslw ³	000100	v D	v A	v B	0110000100			
vspltb ³	000100	v D	UIMM	v B	1000001100			
vsplth ³	000100	v D	UIMM	v B	1001001100			
vspltisb ³	000100	v D	SIMM	0_0000	1100001100			
vspltish ³	000100	v D	SIMM	0_0000	1101001100			
vspltisw ³	000100	v D	SIMM	0_0000	1110	001100		
vspltw ³	000100	v D	UIMM	v B	1010	001100		
vsr ³	000100	v D	v A	v B	1011	000100		
vsrab ³	000100	v D	v A	v B	1100	000100		
vsrah ³	000100	v D	v A	v B	1101	000100		
vsraw ³	000100	v D	v A	v B	1110	000100		
vsrb ³	000100	v D	v A	v B	1000	000100		
vsrh ³	000100	v D	v A	v B	1001	000100		
vsro ³	000100	v D	v A	v B	1000	1001100		
vsrw ³	000100	v D	v A	v B	1010	000100		
vsubcuw ³	000100	v D	v A	v B	10110	0000000		
vsubfp ³	000100	v D	v A	v B	0001	001010		
vsubsbs ³	000100	v D	v A	v B	11100000000			
vsubshs ³	000100	v D	v A	v B	11101000000			
vsubsws ³	000100	v D	v A	v B	11110000000			
vsububm ³	000100	v D	v A	v B	1000000000			

Instructions Sorted by Mnemonic (Binary)

Table A-3. Instructions by Mnemonic (Bin) (continued)

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 $vsububs^3$ 000100 \mathbf{v} D **v**Β 11000000000 **v**Α vsubuhm³ 000100 10001000000 **v**D **v**Α **v**B vsubuhs³ 000100 **v**D **v**Α **v**B 11001000000 vsubuwm³ 000100 10010000000 **v**D **v**Α **v**B vsubuws³ 000100 **v**D **v**Α **v**B 11010000000 vsumsws³ 000100 **v**B 11110001000 **v**D **v**Α vsum2sws3 000100 11010001000 **v**D **v**Α **v**B vsum4sbs³ 000100 \mathbf{v} D $\mathbf{v}\mathsf{A}$ **v**Β 11100001000 vsum4shs³ 000100 **v**B **v**D **v**Α 11001001000 $vsum4ubs^3$ 000100 **v**B 11000001000 **v**D **v**Α 00_000 vupkhpx³ 000100 **v**D **v**B 1101001110 $vupkhsb^3$ 000100 00_000 **v**Β 1000001110 $\mathbf{v}D$ vupkhsh3 000100 00_000 1001001110 **v**D **v**B vupklpx³ 000100 **v**D 00_000 **v**B 1111001110 vupklsb3 000100 00_000 1010001110 **v**D **v**B $vupklsh^3$ 000100 **v**D 00_000 **v**B 1011001110 $\mathbf{v}\mathbf{x}\mathbf{o}\mathbf{r}^3$ 000100 **v**D **v**Α **v**B 10011000100 011111 S В 0100111100 Ro **xor**x Α 011010 S UIMM xori Α S Α **UIMM** xoris 011011

¹Optional to the PowerPC architecture but implemented by the MPC7451

²Supervisor-level instruction

³AltiVec technology-specific instruction

⁴Optional instruction not implemented by the MPC7451

⁵Load/store string/multiple instruction

⁶Supervisor- and user-level instruction

A.4 Instructions Sorted by Opcode (Binary)

Table A-4 lists the instructions implemented in the MPC7451 in binary numerical order by opcode.

Key:

Reserved bits

Table A-4. Instructions by Primary and Secondary Opcode (Bin)

Name (5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30 31			
twi	000011	TO	А		SIMM				
vaddubm ¹	000100	v D	v A	v B	00000	00000 0			
vmaxub ¹	000100	v D	v A	v B	000000010				
vrlb ¹	000100	v D	v A	v B	0000	000100			
vcmpequbx1	000100	v D	v A	v B	Rc 000	00000110			
vmuloub ¹	000100	v D	v A	v B	0000	001000			
vaddfp ¹	000100	v D	v A	v B	00000	01010 0			
vmrghb ¹	000100	v D	v A	v B	0000	0001100			
vpkuhum ¹	000100	v D	v A	v B	0000	0001110			
vmhaddshs ¹	000100	v D	v A	v B	v C 100000				
vmhraddshs ¹	000100	v D	v A	v B	v C 100001				
vmladduhm ¹	000100	v D	v A	v B	v C	100010			
vmsumubm ¹	000100	v D	v A	v B	v C	100100			
vmsummbm ¹	000100	v D	v A	v B	v C	100101			
vmsumuhm ¹	000100	v D	v A	v B	v C	100110			
vmsumuhs ¹	000100	v D	v A	v B	v C	100111			
vmsumshm ¹	000100	v D	v A	v B	v C	101000			
vmsumshs ¹	000100	v D	v A	v B	v C	101001			
vsel ¹	000100	v D	v A	v B	v C	101010			
vperm ¹	000100	v D	v A	v B	v C	101011			
vsldoi ¹	000100	v D	v A	v B	0 SH	101100			
vmaddfp ¹	000100	v D	v A	v B	v C	101110			
vnmsubfp ¹	000100	v D	v A	v B	v C 101111				
vadduhm ¹	000100	v D	v A	v B	001000000 0				
vmaxuh ¹	000100	v D	v A	v B	0001000010				
vrlh ¹	000100	v D	v A	v B	0001000100				
vcmpequhx1	000100	v D	v A	v B	Rc 0001000110				
vmulouh ¹	000100	v D	v A	v B	0001001000				

Table A-4. Instructions by Primary and Secondary Opcode (Bin) (continued)

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 vsubfp1 000100 **v**B 0001001010 **v**D **v**Α vmrghh¹ 000100 **v**D **v**Α **v**B 0001001100 vpkuwum¹ 000100 **v**B 0001001110 **v**D **v**Α vadduwm¹ 000100 0010000000 0 **v**D **v**Α **v**B vmaxuw¹ 000100 0010000010 **v**D **v**Α **v**B vrlw¹ 000100 **v**D **v**Α **v**B 0010000100 vcmpequwx¹ Rc 0010000110 000100 **v**D **v**Α **v**B vmrghw¹ 000100 **v**D **v**Α 0010001100 **v**Β vpkuhus1 000100 **v**D **v**Α **v**B 0010001110 vcmpeqfpx1 000100 0011000110 **v**D **v**Α **v**B Rc vpkuwus¹ 000100 **v**D **v**Α **v**B 0011001110 vmaxsb1 000100 0100000010 **v**D **v**Α **v**Β vslb1 000100 0100000100 **v**D **v**Α **v**B vmulosb1 000100 **v**D **v**Α **v**B 0100001000 vrefp¹ 000100 00_000 **v**D **v**B 0100001010 vmrglb¹ 000100 **v**D **v**Α 0100001100 **v**B vpkshus¹ 000100 **v**D **v**Α **v**B 0100001110 000100 vmaxsh¹ **v**D **v**Α **v**B 0101000010 vslh1 000100 **v**D **v**Α **v**Β 0101000100 vmulosh1 000100 **v**D **v**Α **v**B 0101001000 vrsqrtefp1 000100 00 000 0101001010 **v**D **v**B vmrglh¹ 000100 **v**D **v**Α **v**B 0101001100 vpkswus¹ 000100 **v**D **v**Α **v**B 0101001110 0 vaddcuw¹ 000100 **v**D **v**Α **v**B 0110000000 vmaxsw¹ 000100 0110000010 **v**D **v**Α **v**B vslw1 000100 **v**D **v**Α **v**B 0110000100 vexptefp¹ 000100 **v**D 00_000 **v**B 110001010 vmrqlw¹ 000100 **v**D **v**Α **v**B 0110001100 vpkshss1 000100 **v**D **v**Α **v**B 0110001110 vsl1 000100 0111000100 **v**D **v**Α **v**Β vcmpgefpx1 $\mathbf{v}\mathsf{B}$ 000100 **v**D **v**Α Rc 0111000110 vlogefp¹ 000100 00_000 111001010 **v**D **v**B vpkswss¹ 000100 **v**D **v**Α **v**B 0111001110 0 vaddubs¹ 000100 **v**D **v**Α **v**Β 1000000000

Table A-4. Instructions by Primary and Secondary Opcode (Bin) (continued)

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 vminub¹ 000100 **v**D **v**Α **v**B 100000010 vsrb1 000100 1000000100 **v**D **v**Α **v**B vcmpgtubx1 000100 **v**B Rc 1000000110 **v**D **v**Α vmuleub1 000100 **v**D **v**Α **v**B 1000001000 vrfin1 000100 00_000 1000001010 **v**D **v**B vspltb1 000100 **v**D **UIMM v**B 1000001100 vupkhsb1 000100 D 00_000 В 1000001110 vadduhs1 000100 **v**D **v**Α **v**Β 1001000000 0 vminuh¹ 000100 **v**D **v**Α **v**B 1001000010 vsrh¹ 000100 1001000100 **v**D vΑ **v**B Rc vcmpgtuhx 1 000100 **v**D **v**Α **v**B 1001000110 vmuleuh1 000100 **v**Α 1001001000 **v**D **v**Β vrfiz1 000100 00_000 1001001010 **v**D **v**B vsplth1 000100 **v**D **UIMM v**B 1001001100 vupkhsh1 000100 00_000 1001001110 D В vadduws1 0 000100 **v**D **v**Α **v**B 1010000000 vminuw¹ 000100 **v**D **v**Α **v**B 1010000010 vsrw¹ 000100 **v**D **v**Α **v**B 1010000100 vcmpgtuwx1 Rc 000100 **v**D **v**Α **v**Β 1010000110 00_000 vrfip¹ 000100 1010001010 **v**D **v**B vspltw¹ 000100 **UIMM** 1010001100 **v**D **v**B vupklsb¹ 000100 D 00_000 В 1010001110 vsr1 000100 **v**D **v**B 1011000100 **v**Α vcmpgtfpx1 000100 **v**D **v**Α **v**B Rc 1011000110 vrfim¹ 000100 00_000 1011001010 **v**D **v**B vupklsh1 000100 00_000 1011001110 D В vaddsbs1 0 000100 **v**D **v**Α **v**B 1100000000 vminsb1 000100 **v**D **v**Α **v**B 1100000010 vsrab1 000100 **v**D **v**Α **v**B 1100000100 vcmpgtsbx1 Rc 1100000110 000100 **v**D **v**Α **v**B vmulesb1 000100 **v**D **v**Α **v**B 1100001000 vcfux1 000100 **UIMM** 1100001010 0 **v**D **v**B vspltisb¹ 000100 **v**D SIMM 0 0000 1100001100 vpkpx¹ 000100 **v**D **v**Α **v**B 1100001110

Table A-4. Instructions by Primary and Secondary Opcode (Bin) (continued)

Name o 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 vaddshs1 000100 0 **v**B 1101000000 **v**D **v**Α vminsh1 000100 **v**D **v**Α **v**B 1101000010 vsrah1 000100 1101000100 **v**D **v**Α **v**B vcmpgtshx1 000100 **v**D **v**Α **v**B Rc 1101000110 vmulesh1 000100 **v**Α 1101001000 **v**D **v**B vcfsx1 000100 **UIMM v**D **v**B 01101001010 vspltish1 000100 **v**D SIMM 0_0000 1101001100 vupkhpx¹ 000100 **v**D 00_000 **v**Β 1101001110 vaddsws¹ 0 000100 **v**D **v**Α **v**B 1110000000 vminsw¹ 000100 1110000010 **v**D vΑ **v**B vsraw¹ 000100 **v**D **v**Α **v**B 1110000100 vcmpgtswx¹ 000100 Rc 1110000110 **v**D **v**Α **v**Β vctuxs1 000100 **UIMM** 1110001010 **v**D **v**B vspltisw¹ 000100 **v**D SIMM 0_0000 1110001100 vcmpbfpx1 000100 Rc **v**D **v**Α **v**B 1111000110 vctsxs1 000100 **v**D **UIMM v**B 1111001010 vupklpx¹ 000100 **v**D 00 000 **v**B 1111001110 vsububm1 000100 **v**D **v**Α **v**B 1000000000 vavgub1 0 000100 **v**D **v**Α **v**Β 1000000010 0 000100 1000000100 vand¹ **v**D **v**Α **v**B vmaxfp¹ 000100 10000001010 **v**D **v**Α **v**B vslo1 000100 **v**D **v**Α **v**B 10000001100 vsubuhm¹ 000100 **v**D **v**B 10001000000 **v**Α 0 vavquh¹ 000100 **v**D **v**Α **v**B 10001000010 0 vandc1 000100 10001000100 **v**D **v**Α **v**B vminfp¹ 000100 **v**D **v**Α **v**B 10001001010 vsro1 000100 **v**D **v**Α **v**B 10001001100 000100 vsubuwm¹ **v**D **v**Α **v**B 10010000000 0 vavguw¹ 000100 **v**D **v**Α **v**B 10010000010 vor¹ 000100 10010000100 **v**D **v**Α **v**B 000100 $\mathbf{v}\mathsf{B}$ vxor1 **v**D 10011000100 **v**Α vavqsb1 000100 10100000010 0 **v**D **v**Α **v**B vnor¹ 000100 **v**D **v**Α **v**B 10100000100 0 vavgsh1 000100 **v**D **v**Α **v**B 10101000010

Table A-4. Instructions by Primary and Secondary Opcode (Bin) (continued)

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 vsubcuw¹ 000100 10110000000 **v**D **v**Α **v**B 0 vavqsw¹ 000100 **v**D **v**Α **v**B 10110000010 vsububs¹ 000100 11000000000 **v**D **v**Α **v**B mfvscr1 000100 00_000 0 **v**D 0_0000 11000000100 vsum4ubs1 000100 **v**B **v**D **v**Α 11000001000 vsubuhs¹ 000100 **v**D **v**Α **v**B 11001000000 0 mtvscr1 000100 000_00 00_000 **v**B 11001000100 vsum4shs1 000100 \mathbf{v} D **v**Α 11001001000 **v**Β vsubuws1 000100 **v**D **v**Α **v**B 11010000000 vsum2sws¹ 000100 **v**D vΑ **v**B 11010001000 vsubsbs¹ 000100 **v**D **v**B 11100000000 **v**Α vsum4sbs1 000100 **v**D **v**Α **v**Β 11100001000 vsubshs1 000100 **v**D **v**Α **v**B 11101000000 vsubsws¹ 000100 **v**D **v**Α **v**B 11110000000 vsumsws1 000100 **v**D **v**Α **v**B 11110001000 mulli 000111 D SIMM Α subfic 001000 D Α SIMM 0 L cmpli 001010 crfD Α **UIMM** 0 L cmpi 001011 crfD Α SIMM addic 001100 D Α SIMM addic. 001101 D Α SIMM addi 001110 D Α SIMM addis 001111 D Α SIMM AALK 010000 BO ВΙ BD **bc**x 010001 000_0000_0000_0000_0000_0000_00 0 SC 1 010010 AA LK LI $\mathbf{b}x$ 010011 crfD 00 crfS 00 0_0000 00000000 0 mcrf 010011 LK **bclr**x BO ВΙ 0 0000 0000010000 0 crnor 010011 crbD crbA crbB 0000100001 rfi ² 010011 0000110010 0 000_00 00_000 0_0000 0 crandc 010011 crbD crbA crbB 0010000001 010011 00_000 0010010110 0 isync 000_00 0_0000 crxor 010011 crbD crbA crbB 0011000001 0 0 crnand 010011 crbD crbA crbB 0011100001

Table A-4. Instructions by Primary and Secondary Opcode (Bin) (continued)

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 010011 0 0100000001 crand crbD crbA crbB 0 creqv 010011 crbD crbA crbB 0100100001 010011 0110100001 0 crorc crbD crbA crbB 0 cror 010011 crbD crbA crbB 0111000001 010011 ВО ВΙ 0_0000 1000010000 LK **bcctr**x Ro S rlwimix 010100 Α SH MB ME Ro rlwinmx 010101 S Α SH MB ME 010111 S Α В MB ME Ro rlwnmxori 011000 S Α **UIMM** 011001 **UIMM** oris S Α 011010 S Α **UIMM** xori S 011011 **UIMM** xoris Α 011100 **UIMM** andi. S Α 011101 andis. S Α **UIMM** 0 L 0 011111 crfD Α В 000000000 cmp 0 011111 TO Α В 000000100 tw 0 Ivsl1 011111 **v**D Α В 000000110 0 Ivebx¹ 011111 **v**D Α В 000000111 OE Ro subfcx011111 D Α В 000001000 Ro addcx011111 D Α В OE 000001010 mulhwux 011111 Α В 0 Ro D 000001011 mfcr 011111 D 00 000 0 0000 0000010011 0 0 011111 D Α В 0000010100 **Iwarx** 0 lwzx 011111 D Α В 0000010111 В Ro slwx 011111 S Α 0000011000 S 0_0000 Ro cntlzwx 011111 Α 0000011010 011111 S В 000011100 Ro andxΑ 0 L 0 cmpl 011111 crfD Α В 0000100000 0 Ivsr1 011111 **v**D Α В 0000100110 Ivehx1 0 011111 Α В 0000100111 **v**D subfx011111 D Α В OE 000101000 Ro 011111 В 0 dcbst 000_00 Α 0000110110 **Iwzux** 011111 D Α В 0000110111 0 S andcx 011111 Α В 000111100 Rc

Table A-4. Instructions by Primary and Secondary Opcode (Bin) (continued)

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Ivewx¹ 011111 В 0001000111 0 **v**D Α Ro mulhwx 0 011111 D Α В 001001011 mfmsr² 011111 00_000 0_0000 0001010011 0 D 000_00 0 dcbf 011111 Α В 0001010110 lbzx 011111 D В 0001010111 0 Α Ivx¹ 0 011111 **v**D Α В 0001100111 Ro OE negx 011111 D Α 0_0000 001101000 011111 Α В 0001110111 0 lbzux D Ro nor*x* 011111 S Α В 0001111100 stvebx 1 011111 0010000111 0 **v**S Α В subfex 011111 D В OE 010001000 Ro Α OE Ro 011111 D В 010001010 addex Α 011111 0 **CRM** 0 0010010000 0 mtcrf S 0 mtmsr² 011111 S 00_000 0 0000 0010010010 011111 1 stwcx. S Α В 10010110 0 011111 S В 10010111 stwx Α 0 stvehx 1 011111 vS Α В 0010100111 10110111 0 stwux 011111 S Α В stvewx 1 0 011111 vS Α В 0011000111 OE Ro subfzex 011111 D Α 0 0000 011001000 011111 0 0000 OE Ro addzex D Α 11001010 $\,$ mtsr 2 011111 S 0 SR 0 0000 0011010010 0 0 011111 S Α В 0011010111 stbx stvx 1 0 011111 vS Α В 0011100111 OE Ro subfmex 011111 D Α 0_0000 011101000 OE Ro addmex 011111 D Α 0_0000 11101010 mullwx 011111 В OE 011101011 Ro D Α mtsrin² S 00 000 0 011111 В 0011110010 0 dcbtst 011111 000_00 Α В 0011110110 0 stbux 011111 S Α В 0011110111 Rc addx011111 D Α В OE 100 001 010 011111 0100010110 0 dcbt 000_00 Α В lhzx 011111 D Α В 0100010111 0 S Rc eqvx011111 Α В 0100011100

Table A-4. Instructions by Primary and Secondary Opcode (Bin) (continued)

Name 0		5 6	7 8	9 10	11	12 13 14 15	16 17 1	8 19 20	21 22	23 24 25 26 27 28 29	30 3
tlbie 2, 3	011111		000_	00		00_000	Е	3		0100110010	C
eciwx ³	011111		D			А	Е	3		0100110110	C
lhzux	011111		D		A B		3		0100110111	(
xorx	011111		S			A B		3		0100111100	R
mfspr ⁴	011111		D			s	pr			0101010011	C
dst ¹	011111	Т	00	STRM		А	E	3		0101010110	C
dstt ¹	011111	1	00	STRM		А	Е	3		0101010110	C
lhax	011111		D			А	Е	3		0101010111	C
lvxl ¹	011111		v D)		А	Е	3		0101100111	C
tlbia ⁵	011111		000_	00		00_000	0_0	000		0101110010	C
mftb	011111		D			ti	or			0101110011	C
dstst ¹	011111	Т	00	STRM		А	Е	3		0101110110	C
dststt ¹	011111	1	00	STRM		А	Е	3		0101110110	C
lhaux	011111		D	•		А	Е	3		0101110111	C
sthx	011111		S			А	Е	3		110010111	C
orcx	011111		S			А	Е	3		0110011100	R
ecowx ³	011111		S			А	Е	3		0110110110	C
sthux	011111		S			А	Е	3		110110111	C
orx	011111		S			А	Е	3		0110111100	R
divwux	011111		D			А	Е	3	OE	1 1100 1011	R
mtspr ⁴	011111		S			s	pr			0111010011	C
dcbi ²	011111		000_	00		А	Е	3		0111010110	C
nandx	011111		S			А	Е	3		0111011100	R
stvxl ¹	011111		vS			А	Е	3		0111100111	C
divwx	011111		D			А	Е	3	OE	1 1110 1011	R
mcrxr	011111	(crfD	00		00_000	0_0	000		1000000000	C
Iswx ⁶	011111		D			А	Е	3		1000010101	C
lwbrx	011111		D			А	Е	3		1000010110	(
lfsx	011111		D			Α	E	3		1000010111	C
srwx	011111		S			Α	E	3	1000011000		R
osync ^{2, 3}	011111		000_	00		00_000	0_0	000	1000110110		(
Ifsux	011111		D			Α	Е	3		1000110111	C
mfsr ²	011111		D		0	SR	0_0	000		1001010011	C
Iswi ⁶	011111		D			А	N	В		1001010101	C

Table A-4. Instructions by Primary and Secondary Opcode (Bin) (continued)

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 011111 0 sync 000_00 00_000 0_0000 1001010110 0 lfdx 011111 D Α В 1001010111 Ifdux 011111 В 0 D 1001110111 mfsrin² 011111 00_000 0 D В 1010010011 stswx ⁶ 011111 S Α В 1010010101 0 0 S В stwbrx 011111 Α 1010010110 0 stfsx 1010010111 011111 S Α В stfsux 011111 S Α В 1010110111 0 0 stswi 6 011111 S Α NΒ 1011010101 stfdx 011111 1011010111 0 S Α В dcba 3 011111 000 00 В 1011110110 0 Α 0 stfdux 011111 S В Α 1011110111 **Ihbrx** 011111 1100010110 0 D Α В sraw*x* 011111 S Α В 1100011000 Ro dss 1 0 011111 00 STRM 00_000 0_0000 1100110110 0 dssall 1 011111 Α 00 STRM 00_000 0_0000 1100110110 Ro srawix 011111 S SH 1100011000 000_00 00_000 1101010110 0 eieio 011111 0_0000 0 sthbrx 011111 S Α В 1110010110 Rc extshx011111 S Α 0 0000 1110011010 011111 S 0 0000 Ro extsbx Α 1110111010 tlbld ^{2, 3} 011111 000_00 00 000 В 1111010010 0 0 011111 000_00 В 1111010110 icbi Α stfiwx 3 0 011111 S Α В 1111010111 tlbli 2, 3 011111 0 000_00 00_000 В 1111110010 0 dcbz 011111 000_00 Α В 1111110110 lwz 100000 D Α d lwzu 100001 D Α d lbz 100010 D Α d lbzu 100011 Α d D 100100 S Α d stw 100101 stwu S Α d stb 100110 S Α d S stbu 100111 Α d

Table A-4. Instructions by Primary and Secondary Opcode (Bin) (continued)

Name (5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 3	0 31				
lhz	101000	D	А		d						
lhzu	101001	D	А		d						
lha	101010	D	А		d						
lhau	101011	D	А		d						
sth	101100	S	А		d						
sthu	101101	S	А		d						
lmw ⁶	101110	D	А		d						
stmw ⁶	101111	S	А		d						
lfs	110000	D	А		d						
lfsu	110001	D	А		d						
lfd	110010	D	А		d						
lfdu	110011	D	А		d						
stfs	110100	S	А		d						
stfsu	110101	S	А		d						
stfd	110110	S	А		d						
stfdu	110111	S	А		d						
fdivsx	111011	D	А	В	0000_0	1 0010	Rc				
fsubsx	111011	D	А	В	0000_0	1 0100	Rc				
faddsx	111011	D	А	В	0000_0	1 0101	Rc				
fsqrtsx ⁵	111011	D	00_000	В	0000_0	1 0110	Rc				
fresx ³	111011	D	00_000	В	0000_0	1 1000	Rc				
fmulsx	111011	D	А	0_0000	С	1 1001	Rc				
fmsubsx	111011	D	А	В	С	1 1100	Rc				
fmaddsx	111011	D	А	В	С	1 1101	Rc				
fnmsubsx	111011	D	А	В	С	1 1110	Rc				
fnmaddsx	111011	D	А	В	С	1 1111	Rc				
fcmpu	111111	crfD 00	А	В	00000	00000	0				
frspx	111111	D	00_000	В	00000	01100	Rc				
fctiwx	111111	D	00_000	В	0000001110						
fctiwzx	111111	D	00_000	В	000001111		Rc				
fdivx	111111	D	А	В	0000_0	1 0010	Rc				
fsubx	111111	D	А	В	0000_0	1 0100	Rc				
faddx	111111	D	А	В	0000_0	1 0101	Rc				
fsqrtx ⁵	111111	D	00_000	В	0000_0	1 0110	Rc				

Table A-4. Instructions by Primary and Secondary Opcode (Bin) (continued)

Name	0 8	5 6 7 8	9 10	11 12 13	14 15	16 17 18 19	20	21 22 23 24 25	26 27 28 29 3	30 31
$fselx^3$	111111	D		А		В		С	1 0111	Rc
fmulx	111111	D		А	Α			С	1 1001	Rc
frsqrtex 3	111111	D		00_00	00_000			0000_0	1 1010	Rc
fmsubx	111111	D	D		Α			С	1 1100	Rc
$\mathbf{fmadd}x$	111111	D	D		А			С	1 1101	Rc
fnmsub <i>x</i>	111111	D		А		В		С	1 1110	Rc
fnmaddx	111111	D		А		В		С	1 1111	Rc
fcmpo	111111	crfD	00	А		В		00001	00000	0
mtfsb1x	111111	crb[crbD		00	0_0000		00001	00110	Rc
fneg <i>x</i>	111111	D		00_000		В		00001	01000	Rc
mcrfs	111111	crfD	00	crfS	00	0_0000		00100	00000	0
mtfsb0x	111111	crb[)	00_0	00	0_0000		00010	00110	Rc
fmrx	111111	D		00_0	00	В		00010	01000	Rc
mtfsfi <i>x</i>	111111	crfD	00	00_0	00	IMM	0	00100	00110	Rc
fnabs <i>x</i>	111111	D		00_0	00	В		00100	01000	Rc
fabs <i>x</i>	111111	D		00_0	00	В		01000	01000	Rc
mffsx	111111	D	D		00_000			1001000111		Rc
mtfsfx	111111	0	F	M 0		В		1011000111		Rc

¹AltiVec technology-specific instruction

²Supervisor-level instruction

³Optional to the PowerPC architecture but implemented by the MPC7451

⁴Supervisor- and user-level instruction

⁵Optional instruction not implemented by the MPC7451

⁶Load/store string/multiple instruction

A.5 Instructions Grouped by Functional Categories

Table A-5 through Table A-45 list the MPC7451 instructions grouped by function.

					K	ey:	Rese	rved bits
		Table A	A-5. Integer	Arithmetic	Instr	uctio	ns	
Name (5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 2	0 21 22	2 23 24	4 25 26 27 2	3 29 30 31
add x	31	D	А	В	OE		266	Rc
addcx	31	D	А	В	OE		10	Rc
addex	31	D	А	В	OE		138	Rc
addi	14	D	А			SIMN	Л	
addic	12	D	А			SIMN	И	
addic.	13	D	А			SIMN	И	
addis	15	D	А			SIMN	И	
addmex	31	D	А	00000	OE		234	Rc
addzex	31	D	А	00000	OE		202	Rc
divwx	31	D	А	В	OE		491	Rc
divwux	31	D	А	В	OE		459	Rc
mulhwx	31	D	А	В	0		75	Rc
mulhwux	31	D	А	В	0		11	Rc
mulli	07	D	А			SIMN	1	
mullwx	31	D	А	В	OE		235	Rc
negx	31	D	А	00000	OE		104	Rc
subfx	31	D	А	В	OE		40	Rc
subfcx	31	D	А	В	OE		8	Rc
subfic	08	D	А			SIMN	1	
subfex	31	D	А	В	OE		136	Rc
subfmex	31	D	А	00000	OE		232	Rc
subfzex	31	D	А	00000	OE		200	Rc

Table A-6. Integer Compare Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	3 24	1 2	5 2	6 2	7	28	29	30	31
стр	31		(crfD		0	L			Α					В					0	0 (0 (0 0	0 0	0 (0			0
cmpi	11		(crfD		0	L			Α										SI	M۱	1							
cmpl	31		(crfD		0	L			Α					В								32						0
cmpli	10		(crfD		0	L			Α										UI	M۱	/							

Table A-7. Integer Logical Instructions

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30	31
and <i>x</i>	31	S	А	В	28	Rc
andc <i>x</i>	31	S	А	В	60	Rc
andi.	28	S	А		UIMM	
andis.	29	S	А		UIMM	
cntlzwx	31	S	А	00000	26	Rc
eqv <i>x</i>	31	S	А	В	284	Rc
extsb <i>x</i>	31	S	А	00000	954	Rc
extsh <i>x</i>	31	S	А	00000	922	Rc
nandx	31	S	А	В	476	Rc
norx	31	S	А	В	124	Rc
orx	31	S	А	В	444	Rc
orcx	31	S	А	В	412	Rc
ori	24	S	А		UIMM	
oris	25	S	А		UIMM	
vand ¹	04	v D	v A	v B	1028	0
vandc ¹	04	v D	v A	v B	1092	0
vnor ¹	04	v D	v A	v B	1284	
vor ¹	04	v D	v A	v B	1156	
vxor ¹	04	D	Α	В	1220	
xorx	31	S	А	В	316	Rc
xori	26	S	А		UIMM	
xoris	27	S	А		UIMM	

¹AltiVec technology-specific instruction

Table A-8. Integer Rotate Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
rlwimi <i>x</i>	22				S					Α					SH					MB					ME			Rc
rlwinmx	20				S					Α					SH					MB	1				ME			Rc
rlwnm <i>x</i>	21				S					Α					SH					MB					ME			Rc

Table A-9. Integer Shift Instruction

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	2	9 3	0 31	
slwx	31				S					Α					В							2	24					Rc	-
sraw <i>x</i>	31				S					Α					В							7	92					Rc	
srawi <i>x</i>	31				S					Α					SH							8	24					Rc	
srwx	31				S					Α					В							5	36					Rc	

Table A-10. Floating-Point Arithmetic Instructions

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30	31
fadd <i>x</i>	63	D	А	В	00000	21	Rc
faddsx	59	D	А	В	00000	21	Rc
fdivx	63	D	А	В	00000	18	Rc
fdivs <i>x</i>	59	D	А	В	00000	18	Rc
fmulx	63	D	А	00000	С	25	Rc
fmulsx	59	D	А	00000	С	25	Rc
fresx 1	59	D	00000	В	00000	24	Rc
frsqrtex 1	63	D	00000	В	00000	26	Rc
fsubx	63	D	А	В	00000	20	Rc
fsubs <i>x</i>	59	D	А	В	00000	20	Rc
fselx	63	D	А	В	С	23	Rc
fsqrtx ²	63	D	00000	В	00000	22	Rc
fsqrtsx ²	59	D	00000	В	00000	22	Rc
vaddfp ³	04	v D	v A	v B	1	0	0
vmaxfp ³	04	v D	v A	v B	1	1034	
\mathbf{vminfp}^{3}	04	v D	v A	v B	1	1098	
vsubfp ³	04	v D	v A	v B		74	

¹Optional to the PowerPC architecture but implemented by the MPC7451

Table A-11. Floating-Point Multiply-Add Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
fmaddx	63	}			D					Α					В					С					29			Rc
fmaddsx	59)			D					Α					В					С					29			Rc
fmsub <i>x</i>	63	}			D					Α					В					С					28			Rc
fmsubsx	59)			D					Α					В					С					28			Rc

²Optional instruction not implemented by the MPC7451

³AltiVec technology-specific instruction

Table A-11. Floating-Point Multiply-Add Instructions (continued)

fnmaddx	63	D	А	В	С	31 F	₹c
fnmadds <i>x</i>	59	D	А	В	С	31 F	₹c
fnmsub <i>x</i>	63	D	А	В	С	30 F	₹c
fnmsubs <i>x</i>	59	D	А	В	С	30 F	₹c
vmaddfp ¹	04	v D	v A	v B	v C	46	
vnmsubfp ¹	04	v D	v A	v B	v C	47	

¹AltiVec technology-specific instruction

Table A-12. Floating-Point Rounding and Conversion Instructions

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30	31
fctiwx	63	D	00000	В	14	Rc
fctiwzx	63	D	00000	В	15	Rc
frsp <i>x</i>	63	D	00000	В	12	Rc
vcfsx ¹	04	v D	UIMM	v B	842	
vcfux ¹	04	v D	UIMM	v B	778	0
vctsxs ¹	04	v D	UIMM	v B	970	
vctuxs ¹	04	v D	UIMM	v B	906	
vrfim ¹	04	v D	00000	v B	714	
vrfin ¹	04	v D	00000	v B	522	
vrfip ¹	04	v D	00000	v B	650	
vrfiz ¹	04	v D	00000	v B	586	

¹AltiVec technology-specific instruction

Table A-13. Floating-Point Compare Instructions

Name	0	5	6 7 8	9 10	11 12 13 14 15	16 17 18 19 20	21	22 23 24 25 26 27 28 29 30	31
fcmpo	63		crfD	0 0	А	В		32	0
fcmpu	63		crfD	0 0	А	В		0	0
vcmpbfpx ¹	04		v D		v A	v B	Rc	966	
$\mathbf{vcmpeqfp} x^1$	04		v D		v A	v B	Rc	198	
vcmpgefpx1	04		v D		v A	v B	Rc	454	
vcmpgtfpx ¹	04		v D		v A	v B	Rc	710	

¹AltiVec technology-specific instruction

Table A-14. Floating-Point Status and Control Register Instructions

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 0 mcrfs 63 crfD 0 0 crfS 0 0 0 0 0 0 064 Rc $\mathsf{mffs}x$ 63 D 00000 00000 583 Rc mtfsb0x 00000 00000 70 63 crbD mtfsb1xcrbD 00000 00000 38 Rc 63 0 0 mtfsfx 31 FΜ В 711 Rc $\mathbf{mtfsfi} x$ crfD 0 0 00000 IMM 0 134 Rc 63

Table A-15. Integer Load Instructions

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 3	31
lbz	34	D	А		d	
lbzu	35	D	А		d	
lbzux	31	D	Α	В	119	0
lbzx	31	D	А	В	87	0
lha	42	D	Α		d	
lhau	43	D	А		d	
lhaux	31	D	А	В	375	0
lhax	31	D	А	В	343	0
lhz	40	D	А		d	
lhzu	41	D	А		d	
lhzux	31	D	А	В	311	0
lhzx	31	D	А	В	279	0
lvebx ¹	31	v D	А	В	7	0
lvehx 1	31	v D	А	В	39	0
Ivewx ¹	31	v D	А	В	71	0
lvx ¹	31	v D	А	В	103	0
lvxl ¹	31	v D	А	В	359	0
lwz	32	D	А		d	
lwzu	33	D	А		d	
lwzux	31	D	А	В	55	0
lwzx	31	D	А	В	23	0

¹AltiVec technology-specific instruction

Table A-16. Integer Store Instructions

Name	0	5	6	7 8	9 1	0 11	12	13	14 1	5 ′	16 1	7 1	8 19	20	21	22	23 2	24	25 2	26 2	7 28	29	30 3	31
stb	38			S				Α									d							
stbu	39			S				Α									d							
stbux	31			S				Α				E	3						24	7				0
stbx	31			S				Α				Е	3						21	5				0
sth	44			S				Α									d							
sthu	45			S				Α									d							
sthux	31			S				Α				Е	3						439	9				0
sthx	31			S				Α				Е	3						40	7				0
stw	36			S				Α									d							
stwu	37			S				Α									d							
stwux	31			S				Α				Е	3						183	3				0
stwx	31			S				Α				E	3						15	1				0

Table A-17. Integer Load and Store with Byte Reverse Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	2	8	29	30	31
Ihbrx	31				D					Α					В							7	90						0
lwbrx	31				D					Α					В							5	34						0
sthbrx	31				S					Α					В							9	18						0
stwbrx	31				S					Α					В							6	62						0

Table A-18. Integer Load and Store Multiple Instructions

Name	0		5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
lmw ¹		46				D					Α										(t							
stmw ¹		47				S					Α										(t							

¹Load/store string/multiple instruction

Table A-19. Integer Load and Store String Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
Iswi ¹	31				D					Α					NB							59	97					0	
Iswx ¹	31				D					Α					В							53	33					0	
stswi ¹	31				S					Α					NB							72	25					0	
stswx ¹	31				S					Α					В							66	31					0	

¹Load/store string/multiple instruction

Table A-20. Memory Synchronization Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
eieio	31			0 0	0 (0 0			0 0	0 (0 0			0 0	0 (0 0						8	54					0
isync	19			0 0	0 (0 0			0 0	0 (0 0			0 0	0 (0 0						1:	50					0
lwarx	31				D					Α					В							2	20					0
stwcx.	31				S					Α					В							1:	50					1
sync	31			0 0	0 (0 0			0 0	0 (0 0			0 0	0 (0 0						5	98					0

Table A-21. Floating-Point Load Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	3 24	1 25	5 2	26	27	28	29	30	31
lfd	50				D					Α											d								
lfdu	51				D					Α											d								
lfdux	31				D					Α					В							6	33	1					0
lfdx	31				D					Α					В							5	599	9					0
lfs	48				D					Α											d								
lfsu	49				D					Α											d								
lfsux	31				D					Α					В							5	67	7					0
lfsx	31				D				·	Α					В							5	535	5					0

Table A-22. Floating-Point Store Instructions

Name	0	5	6	7	8	9	10	11	12	13	3 14	1 15	5 1	16	17	18	19	2	0 2	21 2	22	23	24	25	26	2	7 2	28	29	30	31
stfd	54				S					Α	١											C									
stfdu	55				S					Α	١											C									
stfdux	31	31 S								Α	١.					В								7	59						0
stfdx	31				S					Α	١.					В								7	27						0
stfiwx ¹	31				S					Α	١.					В								9	83						0
stfs	52				S					Α	١.											C									
stfsu	53				S					Α	١.											C									
stfsux	31		S							Α	١.					В								6	95						0
stfsx	31				S					Α	١.					В								6	63						0

¹Optional to the PowerPC architecture but implemented by the MPC7451

Table A-23. Floating-Point Move Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
fabsx	63				D				0 0	0 (0 0				В							26	64					Rc	
fmrx	63				D				0 0	0 (0 0				В							7	2					Rc	
fnabsx	63				D				0 0	0 (0 0				В							13	36					Rc	
fneg <i>x</i>	63				D				0 0	0 (0 0				В							4	0					Rc	

Table A-24. Branch Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
b x	18													L	I												AΑ	LK
bc x	16				во					ВІ									В	D							AΑ	LK
bcctrx	19				во					ВІ				0 0	0 (0 0						52	28					LK
bclr <i>x</i>	19				во					ВІ				0 0	0 (0 0						1	6					LK

Table A-25. Condition Register Logical Instructions

Name	0 5	6 7 8	9 10	11 12 13	14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30	31
crand	19	crbE)	crb/	4	crbB	257	0
crandc	19	crbE)	crb/	4	crbB	129	0
creqv	19	crbD)	crb/	4	crbB	289	0
crnand	19	crbD)	crb/	A	crbB	225	0
crnor	19	crbE)	crb/	4	crbB	33	0
cror	19	crbD)	crb/	4	crbB	449	0
crorc	19	crbD)	crb/	A	crbB	417	0
crxor	19	crbD)	crb/	A	crbB	193	0
mcrf	19	crfD	0 0	crfS	0 0	00000	000000000	0

Table A-26. System Linkage Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
rfi ¹	19			0 0	0 (0 0			0 0	0 (0 0			0 0	0 (0 0						5	0					0
sc	17			0 0	0 (0 0			0 0	0 (0 0				(0 0	0 0	0 0	0 (0 0	0 0	0 0	0 0)			1	0

¹Supervisor-level instruction

Table A-27. Trap Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
tw	3	31			ТО					Α					В							4	4					0
twi	C)3			то					Α										SIN	ИΜ							

Table A-28. Processor Control Instructions

Name	0 5	6 7 8 9	10	11 1	2 13 14 15	16 17	18 19	20	21 22 23 24 25 26 27 28 29 30	31
mcrxr	31	crfS 0	0	0	0000	0.0	0000		512	0
mfcr	31	D		0	0000	0 0	0000		19	0
mfmsr ¹	31	D		0	0000	0 0	0000		83	0
mfspr ²	31	D			s	pr			339	0
mftb	31	D		-	t	pr			371	0
mtcrf	31	S		0	С	RM		0	144	0
mtmsr ¹	31	S		0	0000	0.0	0000		146	0
mtspr ²	31	D			S	pr			467	0

¹Supervisor-level instruction

Table A-29. Cache Management Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
dcba ¹	31			0 0	0 0	0				Α					В							7	58					0
dcbf	31			0 0	0 0	0				Α					В							8	6					0
dcbi ²	31			0 0	0 0	0				Α					В							47	70					0
dcbst	31			0 0	0 0	0				Α					В							5	4					0
dcbt	31			0 0	0 0	0				Α					В							27	78					0
dcbtst	31			0 0	0 0	0				Α					В							24	16					0
dcbz	31			0 0	0 0	0				Α		·			В							10	14					0
icbi	31			0 0	0 0	0				Α					В							98	32					0

¹Optional to the PowerPC but implemented by the MPC7451

Table A-30. Segment Register Manipulation Instructions

Name	0	5	6 7 8	9 10	11	12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30	31
mfsr ¹	31		D		0	SR	00000	595	0
mfsrin ¹	31		D			00000	В	659	0
mtsr ¹	31		S		0	SR	00000	210	0

²Supervisor- and user-level instruction

²Supervisor-level instruction

mtsrin ¹	31	S	00000	В	242	0

¹Supervisor-level instruction

Table A-31. Lookaside Buffer Management Instructions

Name	0 5	5	6 7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	3 29	30	31	
tlbia ¹	31		0 (0 0	0 0			0 (0 0	0 0			0 (0 0	0 0						3	70					0	
tlbie ^{2, 3}	31		0 (000	0 0			0 (0 0	0 0				В							30	06					0	
tlbld ^{2, 3}	31		0 (0 0	0 0			0 (0 0	0 0				В							9	78					0	
tlbli ^{2, 3}	31		0 (000	0 0			0 (0 0	0 0				В							10	10					0	
tlbsync ^{2, 3}	31		0 (0 0	0 0	·		0 (0 0	0 0			0 (0 0	0 0	_					50	66					0	

¹Optional instruction not implemented by the MPC7451

Table A-32. External Control Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
eciwx ¹	31				D					Α					В							31	10					0
ecowx 1	31				S					Α					В							43	38					0

¹Optional to the PowerPC architecture but implemented by the MPC7451

Table A-33. Vector Integer Arithmetic Instructions

Name	0	5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30	31
vaddcuw ¹	04		v D	v A	v B	384	0
vaddsbs 1	04		v D	v A	v B	768	0
vaddshs 1	04		v D	v A	v B	832	0
vaddsws ¹	04		v D	v A	v B	896	0
vaddubm ¹	04		v D	v A	v B	0	0
vaddubs 1	04		v D	v A	v B	512	0
vadduhm ¹	04		v D	v A	v B	64	0
vadduhs ¹	04		v D	v A	v B	576	0
vadduwm ¹	04		v D	v A	v B	128	0
vadduws ¹	04		v D	v A	v B	640	0
vavgsb 1	04		v D	v A	v B	1282	0
vavgsh ¹	04		v D	v A	v B	1346	0
vavgsw ¹	04		v D	v A	v B	1410	0

²Optional to the PowerPC architecture but implemented by the MPC7451

³Supervisor-level instruction

Instructions Grouped by Functional Categories

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30 31				
vavgub ¹	04	v D	v A	v B	10	26 0				
vavguh ¹	04	v D	v A	v B	10	90 0				
vavguw ¹	04	v D	v A	v B	11	54 0				
vmaxsb 1	04	v D	v A	v B	:	258				
vmaxsh ¹	04	v D	v A	v B		322				
vmaxsw 1	04	v D	v A	v B		386				
vmaxub ¹	04	v D	v A	v B		2				
vmaxuh ¹	04	v D	v A	v B		66				
vmaxuw ¹	04	v D	v A	v B		130				
vmhaddshs 1	04	v D	v A	v B	v C	32				
vmhraddshs ¹	04	v D	v A	v B	v C	33				
vminsb ¹	04	v D	v A	v B	770					
vminsh ¹	04	v D	v A	v B	834					
vminsw ¹	04	v D	v A	v B	1	898				
vminub ¹	04	v D	v A	v B		514				
vminuh ¹	04	v D	v A	v B		578				
vminuw ¹	04	v D	v A	v B	(642				
vmladduhm ¹	04	v D	v A	v B	v C	34				
vmsummbm ¹	04	v D	v A	v B	v C	37				
vmsumshm ¹	04	v D	v A	v B	v C	40				
vmsumshs 1	04	v D	v A	v B	v C	41				
vmsumubm ¹	04	v D	v A	v B	v C	36				
vmsumuhm ¹	04	v D	v A	v B	v C	38				
vmsumuhs ¹	04	v D	v A	v B	v C	39				
vmulesb ¹	04	v D	v A	v B		776				
vmulesh ¹	04	v D	v A	v B		840				
vmuleub 1	04	v D	v A	v B		520				
vmuleuh ¹	04	v D	v A	v B		584				
vmulosb ¹	04	v D	v A	v B	264					
vmulosh ¹	04	v D	v A	v B	328					
vmuloub ¹	04	v D	v A	v B		8				
vmulouh ¹	04	v D	v A	v B		72				
vsubcuw ¹	04	v D	v A	v B	1408					

Name	0	5	6 7	8 9	10	11 12	13 14	4 15	16 1	7 18	19 20	21 22	23 2	4 25	26 27	28 29	30 31	
vsubsbs 1	04		\	/ D		,	v Α			v B				1	792			
vsubshs 1	04		\	/ D		,	v Α			v B				1	856			
vsubsws ¹	04		\	/ D		,	v Α			v B				1	920			
vsububm ¹	04		\	/ D		,	v Α			v B				1	024			
vsububs 1	04		\	/ D		,	v Α			v B				1	536			
vsubuhm ¹	04		\	/ D		,	v Α			v B				1	088			
vsubuhs ¹	04		١	/ D		,	v Α			v B				1	600			
vsubuwm ¹	04		\	/ D		,	v Α			v B				1	152			
vsubuws ¹	04		\	/ D		,	v Α			v B				1	664			
vsumsws ¹	04		\	/ D		,	v Α			v B				1	928			
vsum2sws ¹	04			D			Α			В				1	672			
vsum4sbs ¹	04			D			Α			В				1	800			
vsum4shs ¹	04			D			Α			В				1	608			
vsum4ubs ¹	04			D			Α			В				1	544			

¹AltiVec technology-specific instruction

Instructions Grouped by Functional Categories

Table A-34. Floating-Point Compare Instructions

Name	0		5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
vcmpbfpx	(04				v D					v Α					v B			Rc					96	6				
vcmpeqfpx	(04				v D					v Α					v B			Rc					19	8				
vcmpgefpx	(04				v D					v Α					v B			Rc					45	4				
vcmpgtfpx	(04				v D					v Α					v B			Rc					71	0				

Table A-35. Floating-Point Estimate Instructions

Name	0		5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
vexptefp		04				v D				0 0	0 (0 0				v B								394	ļ.					
vlogefp		04				v D				0 0	0 (0 0				v B								458	3					
vrefp		04				v D				0 0	0 (0 0				v Β								266	6					
vrsqrtefp		04				v D				0 0	0 (0 0				v B								330)					

Table A-36. Vector Load Instructions Supporting Alignment

Name	0		5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
lvsl		31				v D					Α					В							6	6					0
lvsr		31				v D					Α					В							3	8					0

Table A-37. Integer Store Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	3 29	9 30	31
stvebx	31				S					Α					В							1:	35					0
stvehx	31				S					Α					В							10	67					0
stvewx	31				S					Α					В							19	99					0
stvx	31				S					Α					В							2	31					0
stvxl	31				S					Α					В							4	87					0

Table A-38. Vector Pack Instructions

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31
vpkpx	04	v D	v A	v B	782
vpkshss	04	v D	v A	v B	398
vpkshus	04	v D	v A	v B	270
vpkswss	04	v D	v A	v B	462
vpkswus	04	v D	v A	v B	334
vpkuhum	04	v D	v A	v B	14
vpkuhus	04	v D	v A	v B	142
vpkuwum	04	v D	v A	v B	78
vpkuwus	04	v D	v A	v B	206

Table A-39. Vector Unpack Instructions

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31
vmrghb	04	v D	v A	v B	12
vmrghh	04	v D	v A	v B	76
vmrghw	04	v D	v A	v B	140
vmrglb	04	v D	v A	v B	268
vmrglh	04	v D	v A	v B	332
vupkhpx	04	D	00000	В	846
vupkhsb	04	D	00000	В	526
vupkhsh	04	D	00000	В	590
vupklpx	04	D	00000	В	974
vupklsb	04	D	00000	В	654
vupklsh	04	D	00000	В	718

Table A-40. Vector Splat Instructions

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31
vspltb	04	v D	UIMM	v B	524
vsplth	04	v D	UIMM	v B	588
vspltisb	04	v D	SIMM	00000	780
vspltish	04	v D	SIMM	00000	844
vspltisw	04	v D	SIMM	00000	908
vspltw	04	v D	UIMM	v B	652

Instructions Grouped by Functional Categories

Table A-41. Vector Permute Instruction

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
vperm	04				v D					v Α					v B					v C					4	3			

Table A-42. Vector Select Instruction

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
vsel	04				v D					v Α					v B					v C					4	2			

Table A-43. Vector Shift Instructions




Table A-44. Move to/from Condition Register Instructions


Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	ı
mfvscr	04				v D				0 0	0 (0 0			0 0	0 (0 0						15	540					0	
mtvscr	04			0 (0 0	0 0			0 0	0 (0 0				v B							16	604						

Table A-45. User-Level Cache Instructions

Name	0	5	6	7	3	9 10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
dss	31		Α	0 0		STRM		0 0	0 (0 0			0 0	0 (0 0						82	22					0
dssall	31		Α	0 0		STRM		0 0	0 (0 0			0 0	0 (0 0						82	22					0
dst	31		Т	0 0		STRM			Α					В							34	12					0
dstst	31		Т	0 0		STRM			Α					В							37	74					0
dststt	31		1	0 0		STRM			Α					В							37	74					0
dstt	31		1	0 0		STRM			Α					В							34	12					0

A.6 Instructions Sorted by Form

Table A-46 through Table A-59 list the MPC7451 instructions grouped by form.



Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
addi	14	D	А	SIMM
addic	12	D	А	SIMM
addic.	13	D	А	SIMM
addis	15	D	А	SIMM
andi.	28	S	А	UIMM
andis.	29	S	А	UIMM
cmpi	11	crfD 0 L	А	SIMM
cmpli	10	crfD 0 L	А	UIMM
lbz	34	D	А	d
lbzu	35	D	А	d
lfd	50	D	А	d
lfdu	51	D	А	d
lfs	48	D	А	d
lfsu	49	D	А	d
lha	42	D	Α	d
Ihau	43	D	Α	d
lhz	40	D	А	d
lhzu	41	D	А	d
lmw ¹	46	D	А	d
lwz	32	D	А	d
lwzu	33	D	А	d
mulli	7	D	А	SIMM
ori	24	S	А	UIMM
oris	25	S	А	UIMM
stb	38	S	А	d
stbu	39	S	А	d
stfd	54	S	А	d
stfdu	55	S	А	d
stfs	52	S	А	d
stfsu	53	S	А	d
sth	44	S	А	d
sthu	45	S	А	d
stmw ¹	47	S	А	d
stw	36	S	А	d

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	2	0 2	1 2	22	23	24	25	5 2	26	27	28	29	30	31	
stwu	37				S					Α												d									
subfic	08				D					Α											SI	MΝ	1								
twi	03				то					Α											SI	M۱	1								
xori	26				S					Α											UI	M۱	1								
xoris	27				S					Α											UI	M۱	1								

¹ Load/store string/multiple instruction

Table A-50. X-Form

0000									
OPCD	С)		Α		В		XO	0
OPCD	С)		Α		NB		ХО	0
OPCD	С)	(000	0 0	В		XO	0
OPCD)		000	0 0	00000)	XO	0
OPCD	С)	0	S	R	00000)	XO	0
OPCD	S	3		Α		В		XO	Rc
OPCD	S	3		А		В		XO	1
OPCD	S	3		А		В		XO	0
OPCD	S	3		Α		NB		XO	0
OPCD	S	3		Α		00000		XO	Rc
OPCD	S	3	(000	0 0	В		XO	0
OPCD	S	3	(000	0 0	00000		XO	0
OPCD	S	3	0	S	R	00000		XO	0
OPCD	S	3		Α		SH		XO	Rc
OPCD	crfD	0 L		Α		В		XO	0
OPCD	crfD	0 0		Α		В		XO	0
OPCD	crfD	0 0	С	rfS	0 0	00000	0	XO	0
OPCD	crfD	0 0	(000	0 0	00000)	XO	0
OPCD	crfD	0 0	(000	0 0	IMM	0	XO	Rc
OPCD	T)		Α		В		XO	0
OPCD	С)	(000	0 0	В		XO	Rc
OPCD	С)	(000	0 0	00000)	XO	Rc
OPCD	crb	D	00000		00000)	XO	Rc	
OPCD	0 0 0	000	А		В		XO	0	
OPCD	0 0 0	000	00000		В		XO	0	
OPCD	0 0 0	000	(000	0 0	00000)	ХО	0

Instructions Sorted by Form

	OPCD		v[)	v A	v B	XO	0
	OPCD		v	0	v A	v B	XO	0
ĺ	OPCD	Т	0 0	STRM	А	В	XO	0

Name	0 5	6	7 8	9	10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30	31
andx	31		;	S		А	В	28	Rc
andcx	31		;	S		А	В	60	Rc
стр	31		crfD	0	L	А	В	0	0
cmpl	31		crfD	0	L	А	В	32	0
cntlzw <i>x</i>	31		;	S		А	00000	26	Rc
dcba ¹	31		0 0	0 0 0)	А	В	758	0
dcbf	31		0 0	0 0 0)	А	В	86	0
dcbi ²	31		0 0	0 0 0)	А	В	470	0
dcbst	31		0 0	0 0 0)	А	В	54	0
dcbt	31		0 0	0 0 0)	А	В	278	0
dcbtst	31		0 0	0 0 0)	А	В	246	0
dcbz	31		0 0	0 0 0)	А	В	1014	0
dst	31	Т	0 0	Sī	TRM	А	В	342	0
dstt ³	31	1	0 0 STRM		А	В	342	0	
dstst 3	31	Т	0 0	S1	TRM	Α	В	374	0
dststt 3	31	1	0 0	Sī	TRM	А	В	374	0
dss ³	31	Α	0 0	Sī	TRM	00000	00000	822	0
dssall ³	31	Α	0 0	S1	TRM	00000	00000	822	0
eciwx ¹	31		I	D		Α	В	310	0
ecowx 1	31		;	S		Α	В	438	0
eieio	31		0 0	0 0 0)	00000	00000	854	0
eqvx	31		;	S		Α	В	284	Rc
extsb <i>x</i>	31		;	S		А	00000	954	Rc
extsh <i>x</i>	31		;	S		А	00000	922	Rc
fabsx	63		l	D		00000	В	264	Rc
fcmpo	63		crfD	(0 0	А	В	32	0
fcmpu	63	-	crfD	C	0 (А	В	0	0
fctiwx	63		D		00000	В	14	Rc	
fctiwzx	63		D			00000	В	15	Rc
fmrx	63		-	D		00000	В	72	Rc

Name	0 5	6 7 8	9 10	11 12 13	14 15	16 17 18 19 2	0 21 22 23 24 25 26 27 28 29 3	30 31
fnabs <i>x</i>	63	С)	0000	0 0	В	136	Rc
fnegx	63	С)	0000	0 0	В	40	Rc
frspx	63	С)	0000	0 0	В	12	Rc
icbi	31	0 0 0	000	А		В	982	0
lbzux	31)	Α		В	119	0
lbzx	31)	А		В	87	0
lfdux	31)	Α		В	631	0
lfdx	31)	Α		В	599	0
lfsux	31)	Α		В	567	0
lfsx	31)	Α		В	535	0
lhaux	31)	Α		В	375	0
lhax	31)	Α		В	343	0
Ihbrx	31)	А		В	790	0
lhzux	31)	Α		В	311	0
lhzx	31		D			В	279	0
lsw i ⁴	31		D			NB	597	0
Iswx ⁴	31)	А		В	533	0
lvebx ³	31	vi	D	v A		v B	7	0
lvehx 3	31	vi	D	А		В	39	0
Ivewx ³	31	vi	D	Α		В	71	0
lvsl ³	31	vi	D	Α		В	6	0
lvsr ³	31	vi	D	А		В	38	0
lvx ³	31	vi	D	А		В	103	0
lvxl ³	31	vi	D	А		В	359	0
lwarx	31)	Α		В	20	0
lwbrx	31)	Α		В	534	0
lwzux	31	С)	А		В	55	0
lwzx	31)	Α		В	23	0
mcrfs	63	crfD	0 0	crfS	0 0	00000	64	0
mcrxr	31	crfD	0 0	0000	0 0	00000	512	0
mfcr	31)	0000	0 0	00000	19	0
mffs <i>x</i>	63)	0000	0 0	00000	583	Rc
mfmsr ²	31)	0000	0 0	00000	83	0
mfsr ²	31	С)	0 S	R	00000	595	0

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30	31
mfsrin ²	31	D	00000	В	659	0
mtfsb0x	63	crbD	00000	00000	70	Rc
mtfsb1x	63	crfD	00000	00000	38	Rc
mtfsfi <i>x</i>	63	crbD 0 0	00000	IMM 0	134	Rc
mtmsr ²	31	S	00000	00000	146	0
mtsr ²	31	S	0 SR	00000	210	0
nandx	31	S	А	В	476	Rc
norx	31	S	А	В	124	Rc
o rx	31	S	А	В	444	Rc
orcx	31	S	А	В	412	Rc
slwx	31	S	А	В	24	Rc
sraw <i>x</i>	31	S	А	В	792	Rc
srawi <i>x</i>	31	S	А	SH	824	Rc
srw <i>x</i>	31	S	А	В	536	Rc
stbux	31	S	А	В	247	0
stbx	31	S	А	В	215	0
stfdux	31	S	А	В	759	0
stfdx	31	S	А	В	727	0
stfiwx 1	31	S	А	В	983	0
stfsux	31	S	А	В	695	0
stfsx	31	S	А	В	663	0
sthbrx	31	S	A	В	918	0
sthux	31	S	А	В	439	0
sthx	31	S	A	В	407	0
stswi ⁴	31	S	А	NB	725	0
stswx ⁴	31	S	А	В	661	0
stvebx ³	31	v S	А	В	135	0
stvehx 3	31	v S	А	В	167	0
stvewx ³	31	v S	А	В	199	0
stvx ³	31	v S	А	В	231	0
stvxl ³	31	v S	А	В	487	0
stwbrx ³	31	S	А	В	662	0
stwcx.	31	S	А	В	150	1
stwux	31	S	А	В	183	0

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30	31
stwx	31	S	А	В	151	0
sync	31	00000	00000	00000	598	0
tlbia ⁵	31	00000	00000	00000	370	0
tlbie ²	31	00000	00000	В	306	0
tlbld ^{1, 2}	31	00000	00000	В	978	0
tlbli ^{1, 2}	31	00000	00000	В	1010	0
tlbsync 2	31	00000	00000	00000	566	0
tw	31	ТО	А	В	4	0
xorx	31	S	А	В	316	Rc

¹Optional to the PowerPC architecture but implemented by the MPC7450

Table A-51. XL-Form

OPCD	ВО		BI		00000	ХО	LK
OPCD	crb[)	crb/	Ą	crbB	XO	0
OPCD	crfD	0 0	crfS	0 0	00000	XO	0
OPCD	0000	0 0	0000	0 0	00000	XO	0

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30	31
bcctrx	19	ВО	BI	00000	528	LK
bclrx	19	ВО	BI	00000	16	LK
crand	19	crbD	crbA	crbB	257	0
crandc	19	crbD	crbA	crbB	129	0
creqv	19	crbD	crbA	crbB	289	0
crnand	19	crbD	crbA	crbB	225	0
crnor	19	crbD	crbA	crbB	33	0
cror	19	crbD	crbA	crbB	449	0
crorc	19	crbD	crbA	crbB	417	0

²Supervisor-level instruction

³Altivec technology-specific instruction

⁴Load/store string/multiple instruction

⁵Optional instruction not implemented by the MPC7450

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

crxor	19	crbE	crbD		4	crbB	193	0
isync	19	0000	0 0	0000	0 0	00000	150	0
mcrf	19	crfD	0 0	crfS	0 0	00000	0	0
rfi ¹	19	0000	0 0	00000		00000	50	0

¹Supervisor-level instruction

Table A-52. XFX-Form

OPCD	D		spr		ХО	0
OPCD	D	0	CRM	0	XO	0
OPCD	S		spr	XO	0	
OPCD	D		tbr		XO	0

Specific Instructions

5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 Name mfspr 1 31 D spr 339 0 mftb 371 0 31 D tbr 0 0 0

 mtcrf
 31
 S
 0
 CRM
 0
 144

 mtspr1
 31
 D
 spr
 467

Table A-53. XFL-Form

	OPCD	0	FM	0	В	XO	Rc	
--	------	---	----	---	---	----	----	--

Specific Instructions

Name 0 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

mtfsfx 63 0 FM 0 B 711 Rc

Table A-54. XO-Form

OPCD	D	А	В	OE	ХО	Rc
OPCD	D	А	В	0	XO	Rc
OPCD	D	А	00000	OE	ХО	Rc

0

¹Supervisor- and user-level instruction

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21	22 23 24 25 26 27 28 29 30	31
addx	31	D	А	В	OE	266	Rc
addcx	31	D	А	В	OE	10	Rc
addex	31	D	А	В	OE	138	Rc
addme <i>x</i>	31	D	А	00000	OE	234	Rc
addzex	31	D	А	00000	OE	202	Rc
divw <i>x</i>	31	D	А	В	OE	491	Rc
divwu <i>x</i>	31	D	А	В	OE	459	Rc
mulhw <i>x</i>	31	D	А	В	0	75	Rc
mulhwux	31	D	А	В	0	11	Rc
mullw <i>x</i>	31	D	А	В	OE	235	Rc
negx	31	D	А	00000	OE	104	Rc
subf <i>x</i>	31	D	А	В	OE	40	Rc
subfc <i>x</i>	31	D	А	В	OE	8	Rc
subfe x	31	D	А	В	OE	136	Rc
subfmex	31	D	А	00000	OE	232	Rc
subfze <i>x</i>	31	D	А	00000	OE	200	Rc

Table A-55. A-Form

OPCD	D	А	В	00000	XO	Rc
OPCD	D	А	В	С	XO	Rc
OPCD	D	А	00000	С	ХО	Rc
OPCD	D	00000	В	00000	ХО	Rc

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30	31
fadd <i>x</i>	63	D	А	В	00000	21	Rc
fadds <i>x</i>	59	D	Α	В	00000	21	Rc
fdivx	63	D	Α	В	00000	18	Rc
fdivs <i>x</i>	59	D	А	В	00000	18	Rc
fmaddx	63	D	А	В	С	29	Rc
fmaddsx	59	D	Α	В	С	29	Rc
fmsubx	63	D	Α	В	С	28	Rc
fmsubsx	59	D	А	В	С	28	Rc

Name	0	5	6	7 8	3 9	10	11	12	13	14	15	16	17	18	19 2	20	21 2	2 23	3 24	1 25	26	27	28	29	30 3	31
fmulx	63			[)				Α				0 0	0 (0 0			С					25		F	₹c
fmulsx	59)				Α				0 0	0 (0 0			С					25		F	₹c
fnmaddx	63			[)				Α					В				С					31		F	₹c
fnmaddsx	59			[)				Α					В				С					31		F	₹c
fnmsub <i>x</i>	63			[)				Α					В				С					30		F	₹c
fnmsubsx	59			[)				Α					В				С					30		F	₹c
fresx 1	59			[)			0 0	0 0	0 0				В			0	0 0	0 ()			24		F	₹c
frsqrtex 1	63			[)			0 0	0 0	0 0				В			0	0 0	0 ()			26		F	₹c
fselx 1	63			[)				Α					В				С					23		F	₹c
fsqrtx ²	63			[)			0 0	0 0	0 0				В			0	0 0	0 ()			22		F	₹c
fsqrtsx ²	59			[)			0 0	0 0	0 0				В			0	0 0	0 ()			22		F	₹c
f sub x	63)				Α					В			0	0 0	0 ()			20		F	₹c
fsubs <i>x</i>	59)				Α					В			0	0 0	0 ()			20		F	₹c

¹Optional to the PowerPC architecture but implemented by the MPC7450

Table A-56. M-Form

OPCD	S	Α	SH	MB	ME	Rc
OPCD	S	Α	В	MB	ME	Rc

Specific Instructions

Name	0	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
rlwimix	20				S					Α					SH					MB	1				ME			Rc
rlwinmx	21				S					Α					SH					MB					ME			Rc
rlwnm <i>x</i>	23				S					Α					В					MB					ME			Rc

Table A-57. VA-Form

OPCD	v D	v A	v B		v C	хо
OPCD	v D	v A	v B	0	SH	ХО

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30 31
vmhaddshs ¹	04	v D	v A	v B	vC	32
vmhraddshs ¹	04	v D	v A	v B	vC	33

²Optional instruction not implemented by the MPC7450

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30 31
vmladduhm ¹	04	v D	v A	v B	v C	34
vmsumubm ¹	04	v D	v A	v B	vC	36
vmsummbm ¹	04	v D	v A	v B	vC	37
vmsumuhm ¹	04	v D	v A	v B	vC	38
vmsumuhs ¹	04	v D	v A	v B	vC	39
vmsumshm ¹	04	v D	v A	v B	vC	40
vmsumshs ¹	04	v D	v A	v B	v C	41
vsel ¹	04	v D	v A	v B	vC	42
vperm ¹	04	v D	v A	v B	vC	43
vsldoi ¹	04	v D	v A	v B	0 SH	44
vmaddfp ¹	04	v D	v A	v B	vC	46
vnmsubfp ¹	04	v D	v A	v B	vC	47

¹ AltiVec technology-specific instruction

Table A-58. VX-Form

OPCD	v D	v A	v B	XO
OPCD	v D	00000	00000	XO 0
OPCD	00000	00000	v B	XO 0
OPCD	v D	00000	v B	XO
OPCD	v D	UIMM	v B	XO
OPCD	v D	SIMM	00000	XO

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31
vaddubm ¹	04	v D	v A	v B	0
vadduhm ¹	04	v D	v A	v B	64
vadduwm ¹	04	v D	v A	v B	128
vaddcuw 1	04	v D	v A	v B	384
vaddubs 1	04	v D	v A	v B	512
vadduhs 1	04	v D	v A	v B	576
vadduws ¹	04	v D	v A	v B	640
vaddsbs 1	04	v D	v A	v B	768
vaddshs 1	04	v D	v A	v B	832
vaddsws ¹	04	v D	v A	v B	896

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31
vsububm $^{\rm 1}$	04	v D	v A	v B	1024
vsubuhm $^{\rm 1}$	04	v D	v A	v B	1088
vsubuwm $^{\rm 1}$	04	v D	v A	v B	1152
vsubcuw ¹	04	v D	v A	v B	1408
vsububs 1	04	v D	v A	v B	1536
vsubuhs ¹	04	v D	v A	v B	1600
vsubuws ¹	04	v D	v A	v B	1664
vsubsbs 1	04	v D	v A	v B	1792
vsubshs 1	04	v D	v A	v B	1856
vsubsws ¹	04	v D	v A	v B	1920
vmaxub ¹	04	v D	v A	v B	2
vmaxuh ¹	04	v D	v A	v B	66
vmaxuw ¹	04	v D	v A	v B	130
vmaxsb 1	04	v D	v A	v B	258
vmaxsh 1	04	v D	v A	v B	322
vmaxsw ¹	04	v D	v A	v B	386
vminub ¹	04	v D	v A	v B	514
vminuh ¹	04	v D	v A	v B	578
vminuw ¹	04	v D	v A	v B	642
vminsb ¹	04	v D	v A	v B	770
vminsh ¹	04	v D	v A	v B	834
vminsw ¹	04	v D	v A	v B	898
vavgub ¹	04	v D	v A	v B	1026
vavguh ¹	04	v D	v A	v B	1090
vavguw ¹	04	v D	v A	v B	1154
vavgsb ¹	04	v D	v A	v B	1282
vavgsh ¹	04	v D	v A	v B	1346
vavgsw ¹	04	v D	v A	v B	1410
vrlb ¹	04	v D	v A	v B	4
vrlh ¹	04	v D	v A	v B	68
vrlw ¹	04	v D	v A	v B	132

Name 0	5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31	
vslb ¹	04	v D	v A	v B	260	
vslh ¹	04	v D	v A	v B	324	
vslw ¹	04	v D	v A	v B	388	
vsl ¹	04	v D	v A	v B	452	
vsrb ¹	04	v D	v A	v B	516	
vsrh ¹	04	v D	v A	v B	580	
vsrw ¹	04	v D	v A	v B	644	
vsr ¹	04	v D	v A	v B	708	
vsrab ¹	04	v D	v A	v B	772	
vsrah ¹	04	v D	v A	v B	836	
vsraw 1	04	v D	v A	v B	900	
vand ¹	04	v D	v A	v B	1028	
vandc ¹	04	v D	v A	v B	1092	
vor ¹	04	v D	v A	v B	1156	
vnor ¹	04	v D	v A	v B	1284	
mfvscr 1	04	v D	00000	00000	1540 0	
mtvscr ¹	04	00000	00000	v B	1604 0	
vmuloub ¹	04	v D	v A	v B	8	
vmulouh ¹	04	v D	v A	v B	72	
vmulosb ¹	04	v D	v A	v B	264	
vmulosh ¹	04	v D	v A	v B	328	
vmuleub ¹	04	v D	v A	v B	520	
vmuleuh 1	04	v D	v A	v B	584	
vmulesb 1	04	v D	v A	v B	776	
vmulesh 1	04	v D	v A	v B	840	
vsum4ubs ¹	04	v D	v A	v B	1544	
vsum4sbs ¹	04	v D	v A	v B	1800	
vsum4shs 1	04	v D	v A	v B	1608	
vsum2sws 1	04	v D	v A	v B	1672	
vsumsws 1	04	v D	v A	v B	1928	
vaddfp ¹	04	v D	v A	v B	10	

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25 26 27 28 29 30 31
vsubfp ¹	04	v D	v A	v B	74
vrefp ¹	04	v D	00000	v B	266
vrsqrtefp 1	04	v D	00000	v B	330
vexptefp 1	04	v D	00000	v B	394
vlogefp 1	04	v D	00000	v B	458
vrfin ¹	04	v D	00000	v B	522
vrfiz ¹	04	v D	00000	v B	586
vrfip ¹	04	v D	00000	v B	650
vrfim ¹	04	v D	00000	v B	714
vcfux ¹	04	v D	UIMM	v B	778
vcfsx 1	04	v D	UIMM	v B	842
vctuxs 1	04	v D	UIMM	v B	906
vctsxs 1	04	v D	UIMM	v B	970
vmaxf p ¹	04	v D	v A	v B	1034
vminfp ¹	04	v D	v A	v B	1098
vmrghb ¹	04	v D	v A	v B	12
vmrghh ¹	04	v D	v A	v B	76
vmrghw ¹	04	v D	v A	v B	140
vmrglb ¹	04	v D	v A	v B	268
vmrglh ¹	04	v D	v A	v B	332
vmrglw ¹	04	v D	v A	v B	396
vspltb ¹	04	v D	UIMM	v B	524
vsplth ¹	04	v D	UIMM	v B	588
vspltw ¹	04	v D	UIMM	v B	652
vspltisb ¹	04	v D	SIMM	00000	780
vspltish ¹	04	v D	SIMM	00000	844
vspltisw ¹	04	v D	SIMM	00000	908
vslo ¹	04	v D	v A	v B	1036
vsro ¹	04	v D	v A	v B	1100
vpkuhum ¹	04	v D	v A	v B	14
vpkuwum ¹	04	v D	v A	v B	78

Instructions Sorted by Form

Name	0 5	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21 22 23 24 25	26 27 28 29 30 31
vpkuhus ¹	04	v D	v A	v B	,	142
vpkuwus ¹	04	v D	v A	v B	:	206
vpkshus ¹	04	v D	v A	v B	:	270
vpkswus ¹	04	v D	v A	v B	;	334
vpkshs s ¹	04	v D	v A	v B	;	398
vpkswss ¹	04	v D	v A	v B	•	462
vpkswus ¹	04	v D	v A	v B	334	
vupkhsb ¹	04	v D	00000	v B	526	
vupkhsh ¹	04	v D	00000	v B		590
vupklsb ¹	04	v D	00000	v B	(654
vupklsh ¹	04	v D	00000	v B		718
vpkpx ¹	04	v D	v A	v B	12	782
vupkhpx ¹	04	v D	00000	v B	846	
vupklpx ¹	04	v D	00000	v B		974
vxor ¹	04	v D	v A	v B	1	220

¹AltiVec technology-specific instruction

OPCD VD VA VB RC XO	OPCD	v D	v A	v B	Rc	XO
-------------------------------	------	------------	------------	------------	----	----

Table A-59. VXR-Form

Name	05	6 7 8 9 10	11 12 13 14 15	16 17 18 19 20	21	22 23 24 25 26 27 28 29 30 31
vcmpbfpx ¹	04	v D	v A	v B	Rc	966
vcmpeqfp x^1	04	v D	v A	v B	Rc	198
$vcmpequb x^1$	04	v D	v A	v B	Rc	6
$vcmpequh x^1$	04	v D	v A	v B	Rc	70
$vcmpequwx^1$	04	v D	v A	v B	Rc	134
vcmpgefpx1	04	v D	v A	v B	Rc	454
vcmpgtfpx ¹	04	v D	v A	v B	Rc	710
vcmpgtsbx ¹	04	v D	v A	v B	Rc	774
vcmpgtshx ¹	04	v D	v A	v B	Rc	838
vcmpgtswx ¹	04	v D	v A	v B	Rc	902
vcmpgtubx ¹	04	v D	v A	v B	Rc	518
vcmpgtuhx ¹	04	v D	v A	v B	Rc	582
vcmpgtuwx ¹	04	v D	v A	v B	Rc	646

¹ AltiVec technology-specific instruction

A.7 Instruction Set Legend

Table A-60 provides general information on the PowerPC instruction set (such as the architectural level, privilege level, and form).

Table A-60. PowerPC Instruction Set Legend

Name	UISA	VEA	OEA	Supervisor Level	Optional	Form
addx	√					ХО
addcx	√					ХО
addex	√					ХО
addi	√					D
addic	√					D
addic.	√					D
addis	√					D
addmex	√					ХО
addzex	√					ХО
andx	√					Х
andcx	√					Х
andi.	√					D
andis.	√					D
bx	√					I
bcx	√					В
bcctrx	√					XL
bclrx	√					XL
cmp	√					Х
cmpi	√					D
cmpl	√					Х
cmpli	√					D
cntlzwx	√					Х
crand	√					XL
crandc	√					XL
creqv	√					XL
crnand	√					XL
crnor	√					XL
cror	√					XL

Table A-60. PowerPC Instruction Set Legend (continued)

Name	UISA	VEA	OEA	Supervisor Level	Optional	Form
crorc	√					XL
crxor	$\sqrt{}$					XL
dcba		√			V	Х
dcbf		√				Х
dcbi			√	√		Х
dcbst		√				Х
dcbt		√				Х
dcbtst		√				Х
dcbz		√				Х
divwx	V					ХО
divwux	V					ХО
eciwx		√			V	Х
ecowx		√			V	Х
eieio		√				Х
eqvx	√					Х
extsbx	V					Х
extshx	V					Х
fabsx	V					Х
faddx	V					Α
faddsx	√					Α
fcmpo	√					Х
fcmpu	V					Х
fctiwx	V					Х
fctiwzx	V					Х
fdivx	V					А
fdivsx	V					Α
fmaddx	V					Α
fmaddsx	V					Α
fmrx	V					Х
fmsubx	V					А
fmsubsx	V					А
fmulx	V					А

Table A-60. PowerPC Instruction Set Legend (continued)

Name	UISA	VEA	OEA	Supervisor Level	Optional	Form
fmulsx	√					А
fnabsx	√					Х
fnegx	√					Х
fnmaddx	√					А
fnmaddsx	√					А
fnmsubx	√					А
fnmsubsx	√					А
fresx	√				V	А
frspx	√					Х
frsqrtex	√				V	А
fselx	√				V	А
fsqrtx	√				V	А
fsqrtsx	√				V	Α
fsubx	√					А
fsubsx	√					Α
icbi		√				Х
isync		√				XL
lbz	√					D
lbzu	√					D
lbzux	\checkmark					Х
lbzx	√					Х
lfd	√					D
lfdu	√					D
lfdux	V					Х
lfdx	V					Х
lfs	V					D
lfsu	V					D
Ifsux	V					Х
lfsx	V					Х
lha	V					D
lhau	V					D
lhaux	√					Х

Table A-60. PowerPC Instruction Set Legend (continued)

Name	UISA	VEA	OEA	Supervisor Level	Optional	Form
lhax	V					Х
Ihbrx	$\sqrt{}$					Х
lhz	$\sqrt{}$					D
lhzu	$\sqrt{}$					D
lhzux	$\sqrt{}$					Х
lhzx	$\sqrt{}$					Х
lmw ²	$\sqrt{}$					D
Iswi ²	V					Х
Iswx ²	V					Х
lwarx	V					Х
lwbrx	V					Х
lwz	V					D
lwzu	V					D
lwzux	V					Х
lwzx	V					Х
mcrf	V					XL
mcrfs	V					Х
mcrxr	V					Х
mfcr	V					Х
mffsx	V					Х
mfmsr			√	V		Х
mfspr ¹	V		√	V		XFX
mfsr			V	V		Х
mfsrin			√	√		Х
mftb		√				XFX
mtcrf	V					XFX
mtfsb0x	V					Х
mtfsb1x	V					Х
mtfsfx	V					XFL
mtfsfix	V					Х
mtmsr			√	√		Х
mtspr ¹	V		√	V		XFX

Table A-60. PowerPC Instruction Set Legend (continued)

Name	UISA	VEA	OEA	Supervisor Level	Optional	Form
mtsr			√	√		Х
mtsrin			√	√		Х
mulhwx	V					ХО
mulhwux	\checkmark					ХО
mulli	V					D
mullwx	V					ХО
nandx	\checkmark					Х
negx	$\sqrt{}$					ХО
norx	\checkmark					Х
orx	\checkmark					Х
orcx	$\sqrt{}$					Х
ori	\checkmark					D
oris	$\sqrt{}$					D
rfi			√	√		XL
rlwimix	\checkmark					М
rlwinmx	\checkmark					М
rlwnmx	V					М
sc	V		√			SC
slwx	$\sqrt{}$					Х
srawx	V					Х
srawix	V					Х
srwx	\checkmark					Х
stb	$\sqrt{}$					D
stbu	\checkmark					D
stbux	\checkmark					Х
stbx	$\sqrt{}$					Х
stfd	V					D
stfdu	\checkmark					D
stfdux	$\sqrt{}$					Х
stfdx	\checkmark					Х
stfiwx	V					Х
stfs	$\sqrt{}$					D

Table A-60. PowerPC Instruction Set Legend (continued)

Name	UISA	VEA	OEA	Supervisor Level	Optional	Form
stfsu	V					D
stfsux	V					Х
stfsx	V					Х
sth	V					D
sthbrx	V					Х
sthu	V					D
sthux	V					Х
sthx	V					Х
stmw ²	V					D
stswi ²	V					Х
stswx ²	$\sqrt{}$					Х
stw	V					D
stwbrx	V					Х
stwcx.	V					Х
stwu	V					D
stwux	V					Х
stwx	V					Х
subfx	V					XO
subfcx	V					XO
subfex	V					XO
subfic	V					D
subfmex	V					ХО
subfzex	V					XO
sync	V					Х
tlbia			√	√	V	Х
tlbie			√	V	$\sqrt{}$	Х
tlbsync			√	√		Х
tw	V					Х
twi	V					D
xorx	V					Х

Table A-60. PowerPC Instruction Set Legend (continued)

Name	UISA	VEA	OEA	Supervisor Level	Optional	Form
xori	V					D
xoris	V					D

Notes:

- ¹ Supervisor- and user-level instruction
- ² Load/store string or multiple instruction
- ³ Optional instruction provided to support temporary 64-bit bridge

⁴ Defined for the 32-bit architecture and by the temporary 64-bit bridge

Instruction Set Legend

Appendix B Instructions Not Implemented

This appendix provides a list of the 32-bit instructions that are not implemented in the MPC7451 microprocessor. Note that an attempt to execute instructions that are not implemented on the MPC7451 generates an illegal instruction exception. Note that exceptions are referred to as interrupts in the architecture specification.

Table B-1 provides the 32-bit PowerPC instructions that are optional to the PowerPC architecture and not implemented by the MPC7451.

Table B-1. 32-Bit Instructions Not Implemented by the MPC7451

Mnemonic	Instruction		
fsqrtx Floating Square Root (Double-Precision)			
fsqrtsx Floating Square Root Single			
tlbia	Translation Lookaside Buffer Invalidate All		

Appendix C Special-Purpose Registers

Table C-1. User-level PowerPC SPR Encodings Ordered by Decimal Value

Register Name		SPR ¹		Access	mfspr/mtspr	
Register Name	Decimal	spr[5–9]	spr[0-4]	Access		
XER	1	00000	00001	User (UISA)	Both	
LR	8	00000	01000	User (UISA)	Both	
CTR	9	00000	01001	User (UISA)	Both	
DSISR	18	00000	10010	Supervisor (OEA)	Both	
DAR	19	00000	10011	Supervisor (OEA)	Both	
DEC	22	00000	10110	Supervisor (OEA)	Both	
SDR1	25	00000	11001	Supervisor (OEA)	Both	
SRR0	26	00000	11010	Supervisor (OEA)	Both	
SRR1	27	00000	11011	Supervisor (OEA)	Both	
VRSAVE ²	256	01000	00000	User (AltiVec/UISA)	Both	
TBL ³	268	01000	01100	User (VEA)	mfspr, mftb	
TBU ³	269	01000	01101	User (VEA)	mfspr, mftb	
SPRG0	272	01000	10000	Supervisor (OEA)	Both	
SPRG1	273	01000	10001	Supervisor (OEA)	Both	
SPRG2	274	01000	10010	Supervisor (OEA)	Both	
SPRG3	275	01000	10011	Supervisor (OEA)	Both	
SPRG4 ⁴	276	01000	10100	Supervisor (OEA)	Both	
SPRG5 ⁴	277	01000	10101	Supervisor (OEA)	Both	
SPRG6 ⁴	278	01000	100110	Supervisor (OEA)	Both	
SPRG7 ⁴	279	01000	10111	Supervisor (OEA)	Both	
EAR ⁵	282	01000	11010	Supervisor (OEA) Both		
TBL ³	284	01000	11100	Supervisor (OEA)	mtspr	
TBU ³	285	01000	11101	Supervisor (OEA)	mtspr	
PVR	287	01000	11111	Supervisor (OEA)	A) mfspr	

Table C-1. User-level PowerPC SPR Encodings Ordered by Decimal Value (continued)

Davistas Nama		SPR 1		A	mfspr/mtspr	
Register Name	Decimal	spr[5–9]	spr[0-4]	- Access		
IBAT0U	528	10000	10000	Supervisor (OEA)	Both	
IBAT0L	529	10000	10001	Supervisor (OEA)	Both	
IBAT1U	530	10000	10010	Supervisor (OEA)	Both	
IBAT1L	531	10000	10011	Supervisor (OEA)	Both	
IBAT2U	532	10000	10100	Supervisor (OEA)	Both	
IBAT2L	533	10000	10101	Supervisor (OEA)	Both	
IBAT3U	534	10000	10110	Supervisor (OEA)	Both	
IBAT3L	535	10000	10111	Supervisor (OEA)	Both	
DBAT0U	536	10000	11000	Supervisor (OEA)	Both	
DBAT0L	537	10000	11001	Supervisor (OEA)	Both	
DBAT1U	538	10000	11010	Supervisor (OEA)	Both	
DBAT1L	539	10000	11011	Supervisor (OEA)	Both	
DBAT2U	540	10000	11100	Supervisor (OEA)	Both	
DBAT2L	541	10000	11101	Supervisor (OEA)	Both	
DBAT3U	542	10000	11110	Supervisor (OEA)	Both	
DBAT3L	543	10000	11111	Supervisor (OEA)	Both	
IBAT4U ⁴	560	10001	10000	Supervisor (OEA)	Both	
IBAT4L ⁴	561	10001	10001	Supervisor (OEA)	Both	
IBAT5U ⁴	562	10001	10010	Supervisor (OEA)	Both	
IBAT5L ⁴	563	10001	10011	Supervisor (OEA)	Both	
IBAT6U ⁴	564	10001	10100	Supervisor (OEA)	Both	
IBAT6L ⁴	565	10001	10101	Supervisor (OEA)	Both	
IBAT7U ⁴	566	10001	10110	Supervisor (OEA)	Both	
IBAT7L ⁴	567	10001	10111	Supervisor (OEA)	Both	
DBAT4U ⁴	568	10001	11000	Supervisor (OEA)	Both	
DBAT4L ⁴	569	10001	11001	Supervisor (OEA)	Both	
DBAT5U ⁴	570	10001	11010	Supervisor (OEA)	Both	
DBAT5L ⁴	571	10001	11011	Supervisor (OEA)	Both	
DBAT6U ⁴	572	10001	11100	Supervisor (OEA)	Both	
DBAT6L ⁴	573	10001	11101	Supervisor (OEA)	Both	
DBAT7U ⁴	574	10001	11110	Supervisor (OEA)	Both	
DBAT7L ⁴	575	10001	11111	Supervisor (OEA)	Both	

Table C-1. User-level PowerPC SPR Encodings Ordered by Decimal Value (continued)

D N		SPR ¹		A	mfspr/mtspr	
Register Name	Decimal	spr[5–9]	spr[0-4]	Access		
UMMCR2 ⁶	928	11101	00000	User	mfspr	
UPMC5 ⁶	929	11101	00001	User	mfspr	
UPMC6 ⁶	930	11101	00010	User	mfspr	
UMMCR0 ⁶	936	11101	01000	User	mfspr	
UPMC1 ⁶	937	11101	01001	User	mfspr	
UPMC2 ⁶	938	11101	01010	User	mfspr	
USIAR ⁶	939	11101	01011	User	mfspr	
UMMCR1 ⁶	940	11101	01100	User	mfspr	
UPMC3 ⁶	941	11101	01101	User	mfspr	
UPMC4 ⁶	942	11101	01110	User	mfspr	
MMCR2 ⁶	944	11101	10000	Supervisor	Both	
PMC5 ⁵	945	11101	10001	Supervisor	Both	
PMC6 ⁵	946	11101	10010	Supervisor	Both	
BAMR ⁶	951	11101	10111	Supervisor	Both	
MMCR0 ⁵	952	11101	11000	Supervisor	Both	
PMC1 ⁵	953	11101	11001	Supervisor	Both	
PMC2 ⁵	954	11101	11010	Supervisor	Both	
SIAR ⁵	955	11101	11011	Supervisor	Both	
MMCR1 ⁵	956	11101	11100	Supervisor	Both	
PMC3 ⁵	957	11101	11101	Supervisor	Both	
PMC4 ⁵	958	11101	11110	Supervisor	Both	
TLBMISS 3	980	11110	10100	Supervisor	Both	
PTEHI ⁶	981	11110	10101	Supervisor	Both	
PTELO ⁶	982	11110	10110	Supervisor	Both	
L3PM ⁷	983	11110	10111	Supervisor	Both	
L3OHCR ⁸	1000	11110	11000	Supervisor	Both	
L3ITCR0 ⁷	984	11111	01000	Supervisor	Both	
L3ITCR1 ⁸	1001	11111	01001	Supervisor	Both	
L3ITCR2 ⁸	1002	11111	01010	Supervisor	Both	
L3ITCR3 ⁸	1003	11111	01011	Supervisor	Both	
HID0 ⁶	1008	11111	10000	Supervisor	Both	
HID1 ⁶	1009	11111	10001	Supervisor	Both	

Table C-1. User-level PowerPC SPR Encodings Ordered by Decimal Value (continued)

Davistas Nassa		SPR 1				
Register Name	Decimal	spr[5–9]	spr[0-4]	- Access	mfspr/mtspr	
IABR ⁶	1010	11111	10010	Supervisor	Both	
ICTRL ⁶	1011	11111	10011	Supervisor	Both	
DABR ⁵	1013	11111	10101	Supervisor (OEA)	Both	
MSSCR0 ⁶	1014	11111	10110	Supervisor	Both	
MSSSR0 ⁶	1015	11111	10111	Supervisor	Both	
LDSTCR ⁶	1016	11111	11000	Supervisor	Both	
L2CR ⁶	1017	11111	11001	Supervisor	Both	
L3CR ⁷	1018	11111	11010	Supervisor	Both	
ICTC ⁶	1019	11111	11011	Supervisor	Both	
PIR ⁵	1023	11111	11111	Supervisor (OEA)	Both	

Note that the order of the two 5-bit halves of the SPR number is reversed compared with actual instruction coding. For **mtspr** and **mfspr** instructions, the SPR number coded in assembly language does not appear directly as a 10-bit binary number in the instruction. The number coded is split into two 5-bit halves that are reversed in the instruction, with the high-order five bits appearing in bits 16–20 of the instruction and the low-order five bits in bits 11–15

Table C-2. User-level PowerPC SPR Encodings Ordered by Register Name

Pogister Name		SPR 1		Access	mfonr/mtonr	
Register Name	Decimal spr[5-9]		spr[0-4]	Access	mfspr/mtspr	
BAMR ²	951	11101	10111	Supervisor	Both	
CTR	9	00000	01001	User (UISA)	Both	
DABR ³	1013	11111	10101	Supervisor (OEA)	Both	
DAR	19	00000	10011	Supervisor (OEA)	Both	

² Register defined by the AltiVec technology.

³ The TB registers are referred to as TBRs rather than SPRs and can be written to using the mtspr instruction in supervisor mode and the TBR numbers here. The TB registers can be read in user mode using either the **mftb** or **mtspr** instruction and specifying TBR 268 for TBL and TBR 269 for TBU.

⁴ MPC7445-, MPC7447-, MPC7455- and MPC7457-specific only, register may not be supported on other processors that implement the PowerPC architecture.

⁵ Register defined as optional in the PowerPC architecture.

⁶ MPC7441-, MPC7445-, MPC7447-, MPC7451-, MPC7455-, and MPC7457-specific register may not be supported on other processors that implement the PowerPC architecture.

MPC7451-, MPC7455-, and MPC7457-specific register, not supported on the MPC7441, MPC7445, and MPC7457.

⁸ MPC7457-specific register, not supported on the MPC7441, MPC7445, MPC7447, MPC7451, and MPC7455

Table C-2. User-level PowerPC SPR Encodings Ordered by Register Name (continued)

Denistan Nama		SPR ¹		A	mfspr/mtspr	
Register Name	Decimal	spr[5–9]	spr[0-4]	Access		
DBAT0L	537	10000	11001	Supervisor (OEA)	Both	
DBAT0U	536	10000	11000	Supervisor (OEA)	Both	
DBAT1L	539	10000	11011	Supervisor (OEA)	Both	
DBAT1U	538	10000	11010	Supervisor (OEA)	Both	
DBAT2L	541	10000	11101	Supervisor (OEA)	Both	
DBAT2U	540	10000	11100	Supervisor (OEA)	Both	
DBAT3L	543	10000	11111	Supervisor (OEA)	Both	
DBAT3U	542	10000	11110	Supervisor (OEA)	Both	
DBAT4L ⁴	569	10001	11001	Supervisor (OEA)	Both	
DBAT4U ⁴	568	10001	11000	Supervisor (OEA)	Both	
DBAT5L ⁴	571	10001	11011	Supervisor (OEA)	Both	
DBAT5U ⁴	570	10001	11010	Supervisor (OEA)	Both	
DBAT6L ⁴	573	10001	11101	Supervisor (OEA)	Both	
DBAT6U ⁴	572	10001	11100	Supervisor (OEA)	Both	
DBAT7L ⁴	575	10001	11111	Supervisor (OEA)	Both	
DBAT7U ⁴	574	10001	11110	Supervisor (OEA)	Both	
DEC	22	00000	10110	Supervisor (OEA)	Both	
DSISR	18	00000	10010	Supervisor (OEA)	Both	
EAR ³	282	01000	11010	Supervisor (OEA)	Both	
HID0 ²	1008	11111	10000	Supervisor	Both	
HID1 ²	1009	11111	10001	Supervisor	Both	
IABR ²	1010	11111	10010	Supervisor	Both	
IBAT0L	529	10000	10001	Supervisor (OEA)	Both	
IBAT0U	528	10000	10000	Supervisor (OEA)	Both	
IBAT1L	531	10000	10011	Supervisor (OEA)	Both	
IBAT1U	530	10000	10010	Supervisor (OEA)	Both	
IBAT2L	533	10000	10101	Supervisor (OEA)	Both	
IBAT2U	532	10000	10100	Supervisor (OEA)	Both	
IBAT3L	535	10000	10111	Supervisor (OEA)	Both	
IBAT3U	534	10000	10110	Supervisor (OEA)	Both	
IBAT4L ⁴	561	10001	10001	Supervisor (OEA)	Both	
IBAT4U ⁴	560	10001	10000	Supervisor (OEA)	Both	

Table C-2. User-level PowerPC SPR Encodings Ordered by Register Name (continued)

B. data No.		SPR 1			mfspr/mtspr	
Register Name	Decimal	spr[5–9]	spr[0-4]	Access		
IBAT5L ⁴	563	10001	10011	Supervisor (OEA)	Both	
IBAT5U ^v	562	10001	10010	Supervisor (OEA)	Both	
IBAT6L ⁴	565	10001	10101	Supervisor (OEA)	Both	
IBAT6U ⁴	564	10001	10100	Supervisor (OEA)	Both	
IBAT7L ⁴	567	10001	10111	Supervisor (OEA)	Both	
IBAT7U ⁴	566	10001	10110	Supervisor (OEA)	Both	
ICTC ²	1019	11111	11011	Supervisor	Both	
ICTRL ²	1011	11111	10011	Supervisor	Both	
L2CR ²	1017	11111	11001	Supervisor	Both	
L3CR ⁵	1018	11111	11010	Supervisor	Both	
L3ITCR0 ⁵	1000	11111	01000	Supervisor	Both	
L3ITCR1 ⁵	1001	11111	01001	Supervisor	Both	
L3ITCR2 ⁵	1002	11111	01010	Supervisor	Both	
L3ITCR3 ⁵	1003	11111	01011	Supervisor	Both	
L3OHCR ⁶	984	11110	11000	Supervisor	Both	
L3PM ⁵	983	11110	10111	Supervisor	Both	
LDSTCR ²	1016	11111	11000	Supervisor	Both	
LR	8	00000	01000	User (UISA)	Both	
MMCR0 ³	952	11101	11000	Supervisor	Both	
MMCR1 ³	956	11101	11100	Supervisor	Both	
MMCR2 ²	944	11101	10000	Supervisor	Both	
MSSCR0 ²	1014	11111	10110	Supervisor	Both	
MSSSR0 ²	1015	11111	10111	Supervisor	Both	
PIR ³	1023	11111	11111	Supervisor (OEA)	Both	
PMC1 ³	953	11101	11001	Supervisor	Both	
PMC2 ³	954	11101	11010	Supervisor	Both	
PMC3 ³	957	11101	11101	Supervisor Both		
PMC4 ³	958	11101	11110	Supervisor Both		
PMC5 ³	945	11101	10001	Supervisor Both		
PMC6 ³	946	11101	10010	Supervisor	Both	
PTEHI ²	981	11110	10101	Supervisor	Both	
PTELO ²	982	11110	10110	Supervisor	Both	

Table C-2. User-level PowerPC SPR Encodings Ordered by Register Name (continued)

Davistas Nama		SPR 1		A	mfspr/mtspr	
Register Name	Decimal	spr[5–9]	spr[0-4]	Access		
PVR	287	01000	11111	Supervisor (OEA)	mfspr	
SDR1	25	00000	11001	Supervisor (OEA)	Both	
SIAR ³	955	11101	11011	Supervisor	Both	
SPRG0	272	01000	10000	Supervisor (OEA)	Both	
SPRG1	273	01000	10001	Supervisor (OEA)	Both	
SPRG2	274	01000	10010	Supervisor (OEA)	Both	
SPRG3	275	01000	10011	Supervisor (OEA)	Both	
SPRG4 ⁴	276	01000	10100	Supervisor (OEA)	Both	
SPRG5 ⁴	277	01000	10101	Supervisor (OEA)	Both	
SPRG6 ⁴	278	01000	100110	Supervisor (OEA)	Both	
SPRG7 ⁴	279	01000	10111	Supervisor (OEA)	Both	
SRR0	26	00000	11010	Supervisor (OEA)	Both	
SRR1	27	00000	11011	Supervisor (OEA)	Both	
TBL ⁷	284	01000	11100	Supervisor (OEA)	mtspr	
TBL ⁷	268	01000	01100	User (VEA)	mfspr, mftb	
TBU ⁷	285	01000	11101	Supervisor (OEA)	mtspr	
TBU ⁷	269	01000	01101	User (VEA)	mfspr, mftb	
TLBMISS ²	980	11110	10100	Supervisor	Both	
UMMCR0 ²	936	11101	01000	User	mfspr	
UMMCR1 ²	940	11101	01100	User	mfspr	
UMMCR2 ²	928	11101	00000	User	mfspr	
UPMC1 ²	937	11101	01001	User	mfspr	
UPMC2 ²	938	11101	01010	User	mfspr	
UPMC3 ²	941	11101	01101	User	mfspr	
UPMC4 ²	942	11101	01110	User	mfspr	
UPMC5 ²	929	11101	00001	User	mfspr	
UPMC6 ²	930	11101	00010	User	mfspr	
USIAR ²	939	11101	01011	User	mfspr	
VRSAVE ⁸	256	01000	00000	User (AltiVec/UISA)	Both	
XER	1	00000	00001	User (UISA)	Both	

- Note that the order of the two 5-bit halves of the SPR number is reversed compared with actual instruction coding. For **mtspr** and **mfspr** instructions, the SPR number coded in assembly language does not appear directly as a 10-bit binary number in the instruction. The number coded is split into two 5-bit halves that are reversed in the instruction, with the high-order five bits appearing in bits 16–20 of the instruction and the low-order five bits in bits 11–15.
- ² MPC7441-, MPC7445-, MPC7447-, MPC7451-, MPC7455-, and MPC7457-specific register may not be supported on other processors that implement the PowerPC architecture.
- ³ Register defined as optional in the PowerPC architecture.
- ⁴ MPC7445-, MPC7447-, MPC7455-, and MPC7457-specific only, register may not be supported on other processors that implement the PowerPC architecture.
- MPC7451-, MPC7455-, and MPC7457-specific register, not supported on the MPC7441, MPC7445, and MPC7457.
- ⁶ MPC7457-specific register, not supported on the MPC7441, MPC7445, MPC7447, MPC7451, and MPC7455
- The TB registers are referred to as TBRs rather than SPRs and can be written to using the mtspr instruction in supervisor mode and the TBR numbers here. The TB registers can be read in user mode using either the **mftb** or **mtspr** instruction and specifying TBR 268 for TBL and TBR 269 for TBU.
- ⁸ Register defined by the AltiVec technology.

Appendix D User's Manual Revision History

for the MPC7450 RISC Microprocessor Family

This appendix provides a list of the major differences between revisions. Note that the list only covers the major changes to the user's manual.

The major change from Revision 3 to Revision 3.1 were to include the MPC7447A microprocessor in the MPC7450 family. There are no microarchitectural differences between the MPC7447A and the MPC7447. The MPC7447A provides new functionality to reduce the power consumption on the microprocessor which includes:

- An additional bit to the HID1 register for Dynamic Frequency Switching (DFS),
- Power
- Power sensing, and
- An internal temperature diode.

Other changes to the MPC7450 RISC Microprocessor Family User's Manual from Revision 3 to Revision 3.1 are as follows:

Section, Page Change

5.3.1, 5-26

The last paragraph describing the extended addressing for BAT registers has been reworded. Also, the figures were reversed and are updates as follows:

The format and bit definitions of the upper and lower BAT registers for extended addressing are shown in Figure 0-2 and Figure 0-3, respectively. The upper BAT register format is the same as that for 32-bit addressing as shown in Figure 0-1. When using the MPC7445, MPC7447, MPC7455, or the MPC7457, the extended block length (XBL) for the BATs replaces BATU[15–18] reserved field, as shown in Figure 0-2. When extended addressing is used, the lower BAT contains the new BXPN and BX fields that comprise the extended physical page number.




Figure 0-1. Format of Upper BAT Register (BATU)—Extended Addressing for the MPC7441 and the MPC7451



Figure 0-2. Format of Upper BAT Register (BATU)—Extended Block Size for the MPC7445, MPC7447, MPC7455, or the MPC7457

] Re	eserved
	BRPN	0_0000	BXPN	00	WIMG ¹	вх	PP
(14	15 19	20 22	23 24	25 28	29	30 31

¹ W and G bits are not defined for IBAT registers. Attempting to write to these bits causes boundedly undefined results.

Figure 0-3. Format of Lower BAT Register (BATL)—Extended Addressing

Major changes to the MPC7450 RISC Microprocessor Family User's Manual from Revision 2 to Revision 3 are as follows:

Section, Page Change

Through out the UM Two new processor are described in Revision 3 of the MPC7450

RISC Microprocessor Family User's Manual, they are the MPC7447 and the MPC7457. Any differences from the MPC7451 are noted through-out the user's manual. Section 1.6, "Differences Between MPC7441/MPC7451 and MPC7447/MPC7457" describes the major

differences.

1.1, 1-4 The MPC7451 Block Diagram was updated.

1.4, 1-56 In Table 1-4, MPC7451 and and MPC7400/MPC7410 Feature

Comparison, the following entry under Execution Unit Timings

(Latency Throughput) was updated to:

L1 miss, L2 hit latency	9—data access	9 (11) ¹
	13—instruction access	

¹ Numbers in parentheses are for 2:1 SRAM.

2.1.5.3, 2-25 MSSCR0[ABD] bit description has been added. Table 2-12 shows the updated bit description:

11	ABD	Address bus driven mode 0 Address bus driven mode disabled 1 Address bus driven mode enabled The read-only bit reflects the state of the BMODE0 signal after HRSET negation and indicates whether the processor is address bus driven mode. See Section 9.3.2.1,
		"Address Bus Driven Mode," for more information.

2.1.5.5.2, 2-32 The L3CR[L3NIRCA] bit description has been reworded. Table 2-9 shows the updated bit description:

24	L3NIRCA	L3 non-integer ratios clock adjustment for the SRAM. When this bit is set, the AC timing of L3_CLK[0:1] is changed. 0 L3 SRAM clock timing is unchanged (default). 1 The L3_CLK[0:1] signals occur earlier relative to the MPC7451 driving the L3 address, control and data buses in non-integer L3 clock ratios. Because of the way that the L3_CLK[0:1] signals are internally derived, these signals may be driven slightly later (one-eight of a core clock) with non-integer clock ratios than they would normally be with an integer L3 clock ratio. This can potentially cause AC timing problems on the L3 interface if the timing margins are very small. This signal corrects for this phemomenon by causing the MPC7451 to drive the L3_CLK[0:1] signals one-quarter of a core clock earlier.
		See the MPC7451 Hardware Specifications for further clarification.

2.1.5.5.2, 2-29	Two new sections were added following the L3CR regisier description that describes the L3OHCR and L3ITCR registers.
2.3.2.4.1, 2-59	In Table 2-26, MSR[BE] and MSR[SE] bit synchronization requirements were added to the table.
3.1.2.3, 3-8	The following line is added to the end of the section: If a cache line is full, it does not load, it just issues a kill block type transfer.
3.3.3.1, 3-28	The following table was added at the end of the "Performed Loads and Store," section:

Table D-1. Load and Store Ordering with WIMG Bit Settings

W	I	М	G	Order ¹ , ²
n	1	n	1	Stores are ordered with respect to other stores. Loads are ordered with respect to other loads. A store followed by a load requires an eieio .instruction in between the store and load.
1	0	n	1	Stores are ordered with respect to other stores. Loads are ordered with respect to other loads. A store followed by a load requires a sync .instruction in between the store and load.
1	n	n	0	Stores are ordered with respect to other stores. A load followed by a load requires a sync .instruction in betweenthe loads. A store followed by a load requires a sync .instruction in between the store and load.
0	0	1	n	A store followed by a store requires an eieio .instruction in between the stores. A load followed by a load requires a sync .instruction in betweenthe loads. A store followed by a load requires a sync .instruction in between the store and load.
0	0	0	n	A store followed by a store requires an eieio .instruction in between the stores. A load followed by a load requires a sync .instruction in betweenthe loads. A store followed by a load requires a sync .instruction in between the store and load.
0	1	n	0	A store followed by a store requires an eieio .instruction in between the stores. A load followed by a load requires a sync .instruction in betweenthe loads. A store followed by a load requires a sync .instruction in between the store and load.

¹ Any load followed by any store is always ordered for the MPC7451.

² A **sync** instruction will cover the synchronization cases that require an **eieio** instruction. However, an **eieio** instruction will not cover all the synchronization cases that require a **sync** instruction.

3.7.1., 3-66	Figure 3-19 has been updated and moved under the section, "MSUG2 DDR Interface Timing."
3.7.3.5, 3-69	Table 3-24 was updated.
3.7.8, 3-78	A section on how to initialize the L3 cache for private memory has been added.
3.7.8, 3-79	In the second paragraph, L2PM[PMBA] should actually be L3PM[PMBA].
3.7.9.2, 3-83	Figure 3-23, "L3 Cache Configuration for Late-Write or PB2 SRAMs," has been updated.
4.6.1, 4-18	The first line of the second paragraph has been changed to:
	SRESET is an edge-sensitive signal that can be asserted and negated asynchronously, provided there are two bus cycles in between, see Section 8.4.3.4.1, "Soft Reset (SRESET)—Input," for more details.

TLBMISS 0–30 31	Effective page address for the access that caused the TLB miss exception LRU Way
8.2.6.1, 8-12	The following sentence was added after the second sentence.
	When driving A[0:3] as outputs they are driven as zero.
8.2.10.2.1, 8-25	State Meaning has changed to the following:
State Meaning	Asserted/Negated—Represents odd parity for each of the eight bytes during data write transactions. Odd parity means that an odd number of bits, including the parity bit, are driven high. All eight parity bits are driven with valid parity on all bus operations. HID1[EBA] and HID1[EBD] control whether control whether the processor will check address and data parity respectively. The MPC7451 always generates parity regardless of whether checking is enable or disabled. The signal assignments are listed in Table 8-6.

Changes to the MPC7450 RISC Microprocessor Family User's Manual from Revision 2.0 to Revision 2.2 are as follows:

Section, Page	Change
2.1.5.2, 2-22	PLL_CFG[0:3] signals were changed to reflect the the additional PLL_CFG[4] signal. The name of the PLL signal was changed from PLL_EXT to PLL_CFG[4].
2.1.5.5.1, 2-27	L2CR[12] is updated from reserved to the L2CR[L3OH0] description.
2.1.5.5.2, 2-29	L3CR[12] is updated from reserved to the L3CR[L3OH1] description.

Chapter 8, Signal Descriptions

The PLL_EXT signal was renamed to PLL_CFG[4]. Section 8.4.5.3 "PLL Extension (PLL_EXT)—Input," was deleted. The information

3.7.3.5,3-69

Table 3-25 signal assignments were updated.

was migrated to Section 8.4.5.2 "PLL Configuration (PLL_CFG[0:4])—Input."

Major changes to the MPC7450 RISC Microprocessor Family User's Manual from Revision 1 to Revision 2 are as follows:

Section, Page Change

Through out the UM Two new processor are described in Revision 2 of the MPC7450 RISC Microprocessor Family User's Manual, they are the MPC7445 and the MPC7455. Any differences from the MPC7451 are noted through-out the user's manual. Section 1.5, "Differences Between MPC7441/MPC7451 and MPC7445/MPC7455" describes the major differences.

Listed in Table D-2 The thermal assist unit (TAU) is no longer supported on the MPC7441, MPC7450, or MPC7451. The TAU is not supported on the MPC7445 and MPC7455 either. All references in the MPC7450 RISC Microprocessor Family User's Manual Revision 1 for the TAU are listed in Table D-2 and should be ignored.

Table D-2. TAU References

Section	Page No.
1.1	1-3
1.2.1	1-10—1-11
1.2.10	1-27
1.2.11	1-28
1.3.1	1-32 (Figure 1-6), 1-38 (Table 1-1)
1.3.4.2	1-44, 1-46 (Table 1-3)
2.1.1	2-3 (Figure 2-1)
2.1.2	2-7 (Table 2-1), 2-9 (Table 2-1)
2.1.3.3	2-13
2.1.5.8	2-38—2-42
4.1	4-3
4.6.19	4-34—4-35

Table D-2. TAU References (continued)

Section	Page No.
10.2	10-1—10-5
10.3	10-5—10-10
10.4	10-10
Appendix D	D-5

2.1.5.5.2, 2-28 & 2.1.5.5.2, 2-31 & The name for bit 24 of L3CR has changed from L3CYA to L3NIRCA.

3.7.3.8, 3-73

The major changes to the MPC7450 RISC Microprocessor Family User's Manual, from Revision 0 to Revision 1, are as follows:

Section, Page Change

1.2.1, 1-5

Under the bullet:

Separate on-chip L1 instruction and data caches (Harvard architecture), deleted the following:

"Parity support on cache and tags"

Feature lists for L1, L2, L3 cache were updated.

2.1.2, 2-7 In Table 2-1, replaced the SDA register description with the following:

SDAR,	_	Sampled data address register. The MPC7450 does not	_
USDAR		implement the optional registers (SDAR or the user-level, read-only USDAR register) defined by the PowerPC architecture.	
		Note that in previous processors the SDA and USDA registers	
		could be written to by boot code without causing an exception, this is not the case in the MPC7450. A mtspr or mfspr SDAR or	
		USDAR instruction causes a program exception.	

Also, deleted Section 2.1.5.9.12, "User-Sampled Instruction Address Register (USIAR)" on Page 2-40 as this is not relevant to the MPC7450.

Section, Page

Change

2.1.5.1, 2-11

In Table 2-4, modified the following entries to:

16	ICE ⁶	Instruction cache enable The instruction cache is neither accessed nor updated. All pages are accessed as if they were marked cache-inhibited (WIM = x1x). Potential cache accesses from the bus (snoop and cache operations) are ignored. In the disabled state for the L1 caches, the cache tag state bits are ignored and all accesses are propagated to the L2 cache, L3 cache, or bus as burst transactions. For those transactions, CI is asserted regardless of address translation. ICE is zero at power-up. The instruction cache is enabled. Note that HID0[ICFI] must be set at the same time that this bit is set.
17	DCE ²	Data cache enable 0 The data cache is neither accessed nor updated. All pages are accessed as if they were marked cache-inhibited (WIM = x1x). Potential cache accesses from the bus (snoop and cache operations) are ignored. In the disabled state for the L1 caches, the cache tag state bits are ignored and all accesses are propagated to the L2 cache, L3 cache, or bus as cache-inhibited. For those transactions, CI is asserted regardless of address translation.DCE is zero at power-up. 1 The data cache is enabled.Note that HID0[DCFI] must be set at the same time that this bit is set.

⁶ A context synchronizing instruction must immediately follow a mtspr. A mtspr instruction for HID0 should not modify either of these bits at the same time it modifies another bit that requires additional synchronization.

2.1.5.2, 2-14 In Table 2-5, the last sentence of bit 7's description should be modified. That is, delete the sentence:

"In some bus modes this bit is ignored."

2.1.5.3, 2-16 In Table 2-7, replaced the DTQ bit value for "7 entries" to "111."

2.1.5.5.2, 2-21 In Table 2-10, replaced the L3CR[5] description with the following:

5	_	Reserved. Must be set by software during initialization. See Section 3.7.3.1, "Enabling the L3
		Cache and L3 Initialization," for details on when to set this bit.

² A dssall and sync must precede a mtspr and then a sync and context synchronizing instruction must follow. Note that if a user is not using the AltiVec data streaming instructions, then a dssall is not necessary prior to accessing the HID0{DCE} or HID0[DCFI] bit.

2.1.5.5.5, 2-26 In Table 2-13, replaced the L3PMADDR field description with the following:

0–15		L3 base address of L3 private memory L3PMADDR contain the base address of the range of addresses used in the L3 private memory. Specific bits of the L3PM[L3PMADDR] field are used based on the memory size as follows: 1MB L3PM[0–15] 2MB L3PM[0–14]
------	--	---

2.1.5.7.1, 2-27 In Table 2-15, and in Section 5.5.5.1.1, Page 5-64, Table 5-16, replaced the PAGE field description with the following:

0–30		Effective page address Stores EA[0–30] of the access that caused the TLB Miss exception.
------	--	--

- 2.3.2.4.1, 2-49 In Table 2-26, note that if a user is not using the AltiVec data streaming instructions, a **dssall** is not necessary prior to accessing the register.
- 3.3.3.3, 3-28 Added more information on load and store ordering in new User's Manual, the new sections are:
 - Section 3.3.3.3, "Load Ordering with Respect to Other Loads,"
 - Section 3.3.3.4, "Store Ordering with Respect to Other Stores
 - Section 3.3.3.5, "Enforcing Store Ordering with Respect to Loads

Change

3.8.2, 3-84 Added Table 3-30:

Table D-3. Bus Operations Caused by Cache Control Instructions (WIM = xx0)

	Current State		Next Cache		
Instruction	Cache Coherency	HID1 Setting	State	Bus Operation	Comment
dcbt	M, E, S	_	No change	None	_
dcbt	I	_	E, S	Read	Fetched cache block is stored in the cache
dcbtst	M, E, S	_	No change	None	_
dcbtst	I	_	E, S	Read (60x mode) RCLAIM (MPX mode)	Fetched cache block is stored in the cache
dcbz	M, E, S, I	_	М	None	
dcba	M, E, S, I	_	М	None	
dcbf, dcbi	М	_	I	Write with kill	Block is pushed
dcbf, dcbi	E, S, I	_	I	None	_
dcbst	М	_	E, S, I	Write with kill	Block is pushed
dcbst	E, S, I	_	I	None	_
icbi	V, I		1	None	Instruction cache only

3.8.3, 3-86 Updated Table 3-29, and deleted the following entry:

Double-beat read (caching-inhibited F	PA[0:32] 0b000	01010	0	0 0 1	1	0	¬М
or cache disabled)							

3.8.4.3, 3-92 Following the fourth bullet item:

Because the MPC7450 only snoops global accesses (GBL asserted), that is assumed for all of the tables.

Added the following sentence:

"The MPC7450 will not issue a snoop response (\overline{ARTRY} and \overline{HIT}) for transactions in which \overline{GBL} is not asserted."

Section, Page

Change

8.2.7.6, 8-17

In the "State Meaning: Asserted" section it states:

Note that on the MPC750, $\overline{\text{WT}}$ assertion during a read operation indicates an instruction fetch. The MPC7450 also uses $\overline{\text{WT}}$ to indicate instruction fetches.

This is incorrect; replaced the sentence with the following:

"The MPC7450 negates \overline{WT} for instruction fetches. Note that this is different from previous processors."

8.4.4.4, 8-46

Modified entry in Table 8-7 to:

10	N/A ¹

Not applicable; 1.5V is not supported for the system bus

9.3.2.4.1, 9-18

In Table 9-1, the description of **dcba** and **dcbz** states:

"store miss merge to 32 bytes"

This is incorrect and should be deleted.

In Table 9-1, added the following row:

Burst	Store miss	0	1	1	1	0	Read-with-intent-to-	Burst
							modify	

10.3.1, 10-7

In Table 10-3, replaced the description of SITV with the following:

"Sample interval timer value. Number of elapsed system bus clock cycles before a junction temperature vs. threshold comparison result is sampled in order for TIN to be set and an interrupt to be generated. The value should be greater than 20 μ s. This is necessary due to the thermal sensor, DAC, and the analog comparator settling time being greater than the bus cycle time."

Section, Page

11.1, 11–2 Deleted the following text:

Note that the MPC7450 does not implement the sampled data address register (SDAR) or the user-level, read-only USDAR defined by the architecture. However, for compatibility with processors that do, those registers can be written to by boot code without causing an exception.

Change

Replaced the text with the following:

Note that in previous processors the optional SDAR and USDAR registers could be written to by boot code without causing an exception, this is not the case in the MPC7450. A **mtspr** or **mfspr** SDAR or USDAR instruction causes a program exception

11.5.1, 11-18 In Table 11-9 replaced the PMC1 events 65 and 68 with the following respectively:

65 (100_0001)	Floating-point store instructions completed in LSU	Counts aligned floating-point store instructions completed. All misaligned floating-point store instructions completed are counted under PMC1, event number 88 (0x101_1000).
68 (100_0100)	Floating-Point store causes stall in LSU	Counts cycles a floating-point store in the FSQ results in a store not being able to complete.

11.5.2, 11-18 In Table 11-10 replaced the PMC2 event 62 with the following:

62 (011_1110)	 Counts aligned floating-point store single instructions completed. All misaligned floating-point store instructions completed are counted
	 under PMC1, event number 88 (0x101_1000).

11.5.4, 11-28 In Table 11-12 replaced the PMC4 events 24 and 30 with the following respectively:

24 (1_1000)	Snoop retries	Counts the number of load-store snoops that are retried by the load-store. This includes external snoops which are retried because of a load-store collision, as well as internal load-store self-snoop retries. It does not include snoops which are retried because of an MSS collision or busy condition. An example of an internal self-snoop collision is a load L1 miss which collides with a castout in the L1 castout queue. This type of collision is handled through internal snoop retry instead of load-store pipeline stall.
30 (1_1110)	Floating-point store double completes in LSU	Counts aligned floating-point store double instructions completed. All misaligned floating-point store instructions completed are counted under PMC1, event number 88 (0x101_1000).

Section, Page Change

11.5.5, 11-30 In Table 11-13 replaced the PMC5 event 15 with the following:

15 (0_1111)	Snoop retries	Counts counts the number of internal requests that are internally retried. This includes load-store retries as well as some MSS collision cases (that would prevent an L2 hit from being considered good).
-------------	---------------	--

11.5.6, 11-31 In Table 11-14 replaced the PMC6 event 24 with the following:

24 (01_1000)	External snoop retry	Counts the number of external snoops that get a retry response.
--------------	----------------------	---

Appendix, A-35 In Table A-9, the instructions **fsqrt**x and **fsqrts**x have footnotes 1 and 2. They now only have footnote 2 "Optional instruction not implemented by the MPC7450."

Glossary of Terms and Abbreviations

The glossary contains an alphabetical list of terms, phrases, and abbreviations used in this book. Some of the terms and definitions included in the glossary are reprinted from IEEE Std 754-1985, *IEEE Standard for Binary Floating-Point Arithmetic*, copyright ©1985 by the Institute of Electrical and Electronics Engineers, Inc., with the permission of the IEEE.

- A
- **Architecture.** A detailed specification of requirements for a processor or computer system. It does not specify details of how the processor or computer system must be implemented; instead it provides a template for a family of compatible *implementations*.
- **Asynchronous exception**. *Exceptions* that are caused by events external to the processor's execution. In this document, the term 'asynchronous exception' is used interchangeably with the word *interrupt*.
- Atomic access. A bus access that attempts to be part of a read-write operation to the same address uninterrupted by any other access to that address (the term refers to the fact that the transactions are indivisible). The PowerPC architecture implements atomic accesses through the lwarx/stwcx. instruction pair.
- \mathbf{B}
- **BAT** (block address translation) mechanism. A software-controlled array that stores the available block address translations on-chip.
- **Biased exponent**. An *exponent* whose range of values is shifted by a constant (bias). Typically a bias is provided to allow a range of positive values to express a range that includes both positive and negative values.
- **Big-endian**. A byte-ordering method in memory where the address n of a word corresponds to the *most-significant byte*. In an addressed memory word, the bytes are ordered (left to right) 0, 1, 2, 3, with 0 being the most-significant byte. See Little-endian.
- **Block**. An area of memory that ranges from 128 Kbyte to 256 Mbyte whose size, translation, and protection attributes are controlled by the BAT mechanism.

Boundedly undefined. A characteristic of certain operation results that are not rigidly prescribed by the PowerPC architecture. Boundedly-undefined results for a given operation may vary among implementations and between execution attempts in the same implementation.

Although the architecture does not prescribe the exact behavior for when results are allowed to be boundedly undefined, the results of executing instructions in contexts where results are allowed to be boundedly undefined are constrained to ones that could have been achieved by executing an arbitrary sequence of defined instructions, in valid form, starting in the state the machine was in before attempting to execute the given instruction.

Branch folding. The replacement with target instructions of a branch instruction and any instructions along the not-taken path when a branch is either taken or predicted as taken.

Branch prediction—The process of guessing whether a branch will be taken. Such predictions can be correct or incorrect; the term 'predicted' as it is used here does not imply that the prediction is correct (successful). The PowerPC architecture defines a means for static branch prediction as part of the instruction encoding.

Branch resolution—The determination of whether a branch is taken or not taken. A branch is said to be resolved when the processor can determine which instruction path to take. If the branch is resolved as predicted, the instructions following the predicted branch that may have been speculatively executed can complete (see completion). If the branch is not resolved as predicted, instructions on the mispredicted path, and any results of speculative execution, are purged from the pipeline and fetching continues from the nonpredicted path.

Burst. A multiple-beat data transfer whose total size is typically equal to a cache block.

Cache. High-speed memory containing recently accessed data and/or instructions (subset of main memory).

Cache block. A small region of contiguous memory that is copied from memory into a *cache*. The size of a cache block may vary among processors; the maximum block size is one *page*. In PowerPC processors, *cache coherency* is maintained on a cache-block basis.

- Note that the term 'cache block' is often used interchangeably with 'cache line'.
- Cache coherency. An attribute wherein an accurate and common view of memory is provided to all devices that share the same memory system. Caches are coherent if a processor performing a read from its cache is supplied with data corresponding to the most recent value written to memory or to another processor's cache.
- **Cache flush**. An operation that removes from a cache any data from a specified address range. This operation ensures that any modified data within the specified address range is written back to main memory. This operation is generated typically by a Data Cache Block Flush (**dcbf**) instruction.
- **Caching-inhibited**. A memory update policy in which the *cache* is bypassed and the load or store is performed to or from main memory.
- **Cast-outs**. *Cache blocks* that must be written to memory when a cache miss causes a cache block to be replaced.
- **Changed bit.** One of two *page history bits* found in each *page table entry* (PTE). The processor sets the changed bit if any store is performed into the *page*. See also Page access history bits and Referenced bit.
- **Clean**. An operation that causes a cache block to be written to memory, if modified, and then left in a valid, unmodified state in the cache.
- Clear. To cause a bit or bit field to register a value of zero. See also Set.
- **Completion**. Completion occurs when an instruction has finished executing, written back any results, and is removed from the completion queue. When an instruction completes, it is guaranteed that this instruction and all previous instructions can cause no exceptions.
- Context synchronization. An operation that ensures that all instructions in execution complete past the point where they can produce an *exception*, that all instructions in execution complete in the context in which they began execution, and that all subsequent instructions are *fetched* and executed in the new context. Context synchronization may result from executing specific instructions (such as **isync** or **rfi**) or when certain events occur (such as an exception).
- **Copy-back**. An operation in which modified data in a *cache block* is copied back to memory.

- **Data intervention**. An approach used in MPX bus mode to allow data to be forwarded directly to the requesting master from the processor that has it cached. A cache-to-cache data transfer.
 - **Denormalized number**. A nonzero floating-point number whose exponent has a reserved value, usually the format's minimum, and whose explicit or implicit leading significand bit is zero.
 - **Direct-mapped cache**. A cache in which each main memory address can appear in only one location within the cache, operates more quickly when the memory request is a cache hit.
- **E** Effective address (EA). The 32- or 64-bit address specified for a load, store, or an instruction fetch. This address is then submitted to the MMU for translation to either a *physical memory* address or an I/O address.
 - **Exception**. A condition encountered by the processor that requires special, supervisor-level processing.
 - **Exception handler.** A software routine that executes when an exception is taken. Normally, the exception handler corrects the condition that caused the exception, or performs some other meaningful task (that may include aborting the program that caused the exception). The address for each exception handler is identified by an exception vector offset defined by the architecture and a prefix selected via the MSR.
 - **Execution synchronization**. A mechanism by which all instructions in execution are architecturally complete before beginning execution (appearing to begin execution) of the next instruction. Similar to context synchronization but doesn't force the contents of the instruction buffers to be deleted and refetched.
 - **Exponent**. In the binary representation of a floating-point number, the exponent is the component that normally signifies the integer power to which the value two is raised in determining the value of the represented number. *See also* Biased exponent.
- **F** Fall-through (branch fall-through)—Removal of a not-taken branch.
 - **Fetch**. Retrieving instructions from either the cache or main memory and placing them into the instruction queue.

- **Finish**. Finishing occurs in the last cycle of execution. In this cycle, the CQ entry is updated to indicate that the instruction has finished executing.
- **Floating-point register (FPR)**. Any of the 32 registers in the floating-point register file. These registers provide the source operands and destination results for floating-point instructions. Load instructions move data from memory to FPRs and store instructions move data from FPRs to memory. The FPRs are 64 bits wide and store floating-point values in double-precision format
- **Flush**. An operation that causes a cache block to be invalidated and the data, if modified, to be written to memory.
- **Fraction**. In the binary representation of a floating-point number, the field of the *significand* that lies to the right of its implied binary point.
- General-purpose register (GPR). Any of the 32 registers in the general-purpose register file. These registers provide the source operands and destination results for all integer data manipulation instructions. Integer load instructions move data from memory to GPRs and store instructions move data from GPRs to memory.
 - **Guarded**. The guarded attribute pertains to out-of-order execution. When a page is designated as guarded, instructions and data cannot be accessed out-of-order.
- **H Harvard architecture**. An architectural model featuring separate caches for instructions and data.
 - **Hashing**. An algorithm used in the *page table* search process.
 - **IEEE 754**. A standard written by the Institute of Electrical and Electronics Engineers that defines operations and representations of binary floating-point numbers.
 - Illegal instructions. A class of instructions that are not implemented for a particular PowerPC processor. These include instructions not defined by the PowerPC architecture. In addition, for 32-bit implementations, instructions that are defined only for 64-bit implementations are considered to be illegal instructions. For 64-bit implementations instructions that are defined only for 32-bit implementations are considered to be illegal instructions.

- **Implementation**. A particular processor that conforms to the PowerPC architecture, but may differ from other architecture-compliant implementations for example in design, feature set, and implementation of *optional* features. The PowerPC architecture has many different implementations.
- **Imprecise exception**. A type of *synchronous exception* that is allowed not to adhere to the precise exception model (see Precise exception). The PowerPC architecture allows only floating-point exceptions to be handled imprecisely.
- **Instruction queue**. A holding place for instructions fetched from the current instruction stream.
- **Integer unit**. A functional unit in the MPC750 responsible for executing integer instructions.
- **In-order.** An aspect of an operation that adheres to a sequential model. An operation is said to be performed in-order if, at the time that it is performed, it is known to be required by the sequential execution model. *See* Out-of-order.
- **Instruction latency**. The total number of clock cycles necessary to execute an instruction and make ready the results of that instruction.
- **Interrupt**. An *asynchronous exception*. On PowerPC processors, interrupts are a special case of exceptions. See also asynchronous exception.
- K
- **Key bits**. A set of key bits referred to as Ks and Kp in each segment register and each BAT register. The key bits determine whether supervisor or user programs can access a *page* within that *segment* or *block*.
- **Kill**. An operation that causes a *cache block* to be invalidated without writing any modified data to memory.
- **Latency.** The number of clock cycles necessary to execute an instruction and make ready the results of that execution for a subsequent instruction.
- **L2 cache**. *See* Secondary cache.
- **Least-significant bit (lsb)**. The bit of least value in an address, register, data element, or instruction encoding.
- **Least-significant byte (LSB)**. The byte of least value in an address, register, data element, or instruction encoding.

Little-endian. A byte-ordering method in memory where the address n of a word corresponds to the *least-significant byte*. In an addressed memory word, the bytes are ordered (left to right) 3, 2, 1, 0, with 3 being the *most-significant byte*. See Big-endian.

M

- **Memory access ordering.** The specific order in which the processor performs load and store memory accesses and the order in which those accesses complete.
- Memory-mapped accesses. Accesses whose addresses use the page or block address translation mechanisms provided by the MMU and that occur externally with the bus protocol defined for memory.
- **Memory coherency**. An aspect of caching in which it is ensured that an accurate view of memory is provided to all devices that share system memory.
- **Memory consistency**. Refers to agreement of levels of memory with respect to a single processor and system memory (for example, on-chip cache, secondary cache, and system memory).
- **Memory management unit (MMU)**. The functional unit that is capable of translating an *effective* (logical) *address* to a physical address, providing protection mechanisms, and defining caching methods.
- MESI (modified/exclusive/shared/invalid). Cache coherency protocol used to manage caches on different devices that share a memory system. Note that the PowerPC architecture does not specify the implementation of a MESI protocol to ensure cache coherency.
- **Most-significant bit (msb)**. The highest-order bit in an address, registers, data element, or instruction encoding.
- **Most-significant byte** (**MSB**). The highest-order byte in an address, registers, data element, or instruction encoding.

N

- **NaN**. An abbreviation for not a number; a symbolic entity encoded in floating-point format. There are two types of NaNs—signaling NaNs and quiet NaNs.
- **No-op.** No-operation. A single-cycle operation that does not affect registers or generate bus activity.

- **Normalization**. A process by which a floating-point value is manipulated such that it can be represented in the format for the appropriate precision (single- or double-precision). For a floating-point value to be representable in the single- or double-precision format, the leading implied bit must be a 1.
- OEA (operating environment architecture). The level of the architecture that describes PowerPC memory management model, supervisor-level registers, synchronization requirements, and the exception model. It also defines the time-base feature from a supervisor-level perspective. Implementations that conform to the PowerPC OEA also conform to the PowerPC UISA and VEA.
 - **Optional**. A feature, such as an instruction, a register, or an exception, that is defined by the PowerPC architecture but not required to be implemented.
 - **Out-of-order.** An aspect of an operation that allows it to be performed ahead of one that may have preceded it in the sequential model, for example, speculative operations. An operation is said to be performed out-of-order if, at the time that it is performed, it is not known to be required by the sequential execution model. *See* In-order.
 - **Out-of-order execution**. A technique that allows instructions to be issued and completed in an order that differs from their sequence in the instruction stream.
 - **Overflow**. An condition that occurs during arithmetic operations when the result cannot be stored accurately in the destination register(s). For example, if two 32-bit numbers are multiplied, the result may not be representable in 32 bits.
- **Page.** A region in memory. The OEA defines a page as a 4-Kbyte area of memory, aligned on a 4-Kbyte boundary.
 - **Page access history bits**. The *changed* and *referenced* bits in the PTE keep track of the access history within the page. The referenced bit is set by the MMU whenever the page is accessed for a read or write operation. The changed bit is set when the page is stored into. See Changed bit and Referenced bit.
 - **Page fault**. A page fault is a condition that occurs when the processor attempts to access a memory location that does not reside within a *page* not currently resident in *physical memory*. On PowerPC

- processors, a page fault exception condition occurs when a matching, valid *page table entry* (PTE[V] = 1) cannot be located.
- **Page table**. A table in memory is comprised of *page table entries*, or PTEs. It is further organized into eight PTEs per PTEG (page table entry group). The number of PTEGs in the page table depends on the size of the page table (as specified in the SDR1 register).
- **Page table entry (PTE)**. Data structures containing information used to translate *effective address* to physical address on a 4-Kbyte page basis. A PTE consists of 8 bytes of information in a 32-bit processor and 16 bytes of information in a 64-bit processor.
- **Physical memory**. The actual memory that can be accessed through the system's memory bus.
- **Pipelining**. A technique that breaks operations, such as instruction processing or bus transactions, into smaller distinct stages or tenures (respectively) so that a subsequent operation can begin before the previous one has completed.
- **Precise exceptions**. A category of exception for which the pipeline can be stopped so instructions that preceded the faulting instruction can complete, and subsequent instructions can be flushed and redispatched after exception handling has completed. *See* Imprecise exceptions.
- **Primary opcode**. The most-significant 6 bits (bits 0–5) of the instruction encoding that identifies the type of instruction.
- **Program order**. The order of instructions in an executing program. More specifically, this term is used to refer to the original order in which program instructions are fetched into the instruction queue from the cache
- **Protection boundary**. A boundary between *protection domains*.
- **Protection domain**. A protection domain is a segment, a virtual page, a BAT area, or a range of unmapped effective addresses. It is defined only when the appropriate relocate bit in the MSR (IR or DR) is 1.
- Quiesce. To come to rest. The processor is said to quiesce when an exception is taken or a **sync** instruction is executed. The instruction stream is stopped at the decode stage and executing instructions are allowed to complete to create a controlled context for instructions that may be

- affected by out-of-order, parallel execution. See Context synchronization.
- **Quiet NaN**. A type of *NaN* that can propagate through most arithmetic operations without signaling exceptions. A quiet NaN is used to represent the results of certain invalid operations, such as invalid arithmetic operations on infinities or on NaNs, when invalid. *See* Signaling NaN.
- R
- **rA**. The **r**A instruction field is used to specify a GPR to be used as a source or destination.
- **rB**. The **r**B instruction field is used to specify a GPR to be used as a source.
- **rD**. The **rD** instruction field is used to specify a GPR to be used as a destination.
- **rS**. The **rS** instruction field is used to specify a GPR to be used as a source.
- **Real address mode.** An MMU mode when no address translation is performed and the *effective address* specified is the same as the physical address. The processor's MMU is operating in real address mode if its ability to perform address translation has been disabled through the MSR registers IR and/or DR bits.
- **Record bit**. Bit 31 (or the Rc bit) in the instruction encoding. When it is set, updates the condition register (CR) to reflect the result of the operation.
- **Referenced bit**. One of two *page history bits* found in each *page table entry* (PTE). The processor sets the *referenced bit* whenever the page is accessed for a read or write. See also Page access history bits.
- **Register indirect addressing**. A form of addressing that specifies one GPR that contains the address for the load or store.
- **Register indirect with immediate index addressing**. A form of addressing that specifies an immediate value to be added to the contents of a specified GPR to form the target address for the load or store.
- **Register indirect with index addressing.** A form of addressing that specifies that the contents of two GPRs be added together to yield the target address for the load or store.
- **Rename register.** Temporary buffers used by instructions that have finished execution but have not completed.

- **Reservation**. The processor establishes a reservation on a *cache block* of memory space when it executes an **lwarx** instruction to read a memory semaphore into a GPR.
- **Reservation station**. A buffer between the dispatch and execute stages that allows instructions to be dispatched even though the results of instructions on which the dispatched instruction may depend are not available.
- **Retirement**. Removal of the completed instruction from the CQ
- **RISC** (**reduced instruction set computing**). An *architecture* characterized by fixed-length instructions with nonoverlapping functionality and by a separate set of load and store instructions that perform memory accesses.
- Secondary cache. A cache memory that is typically larger and has a longer access time than the primary cache. A secondary cache may be shared by multiple devices. Also referred to as L2, or level-2, cache.
 - **Sector**. A 32-byte cache block.
 - **Set** (ν). To write a nonzero value to a bit or bit field; the opposite of *clear*. The term 'set' may also be used to generally describe the updating of a bit or bit field.
 - **Set** (*n*). A subdivision of a *cache*. Cacheable data can be stored in a given location in any one of the sets, typically corresponding to its lower-order address bits. Because several memory locations can map to the same location, cached data is typically placed in the set whose *cache block* corresponding to that address was used least recently. *See* Set-associative.
 - **Set-associative**. Aspect of cache organization in which the cache space is divided into sections, called *sets*. The cache controller associates a particular main memory address with the contents of a particular set, or region, within the cache.
 - **Signaling NaN**. A type of *NaN* that generates an invalid operation program exception when it is specified as arithmetic operands. *See* Quiet NaN.
 - **Significand**. The component of a binary floating-point number that consists of an explicit or implicit leading bit to the left of its implied binary point and a fraction field to the right.

- **Simplified mnemonics**. Assembler mnemonics that represent a more complex form of a common operation.
- **Slave**. The device addressed by a master device. The slave is identified in the address tenure and is responsible for supplying or latching the requested data for the master during the data tenure.
- **Snarfing**. When one device provides data specifically for another device and a third device samples the data for its own purposes.
- **Snooping**. Monitoring addresses driven by a bus master to detect the need for coherency actions.
- **Snoop push**. Response to a snooped transaction that hits a modified cache block. The cache block is written to memory and made available to the snooping device.
- **Split-transaction**. A transaction with independent request and response tenures.
- **Split-transaction bus**. A bus that allows address and data transactions from different processors to occur independently.
- **Stage**. The term 'stage' is used in two different senses, depending on whether the pipeline is being discussed as a physical entity or a sequence of events. In the latter case, a stage is an element in the pipeline during which certain actions are performed, such as decoding the instruction, performing an arithmetic operation, or writing back the results. Typically, the latency of a stage is one processor clock cycle. Some events, such as dispatch, write-back, and completion, happen instantaneously and may be thought to occur at the end of a stage. An instruction can spend multiple cycles in one stage. An integer multiply, for example, takes multiple cycles in the execute stage. When this occurs, subsequent instructions may stall. An instruction may also occupy more than one stage simultaneously, especially in the sense that a stage can be seen as a physical resource—for example, when instructions are dispatched they are assigned a place in the CQ at the same time they are passed to the execute stage. They can be said to occupy both the complete and execute stages in the same clock cycle.
- **Stall**. An occurrence when an instruction cannot proceed to the next stage.
- **Static branch prediction**. Mechanism by which software (for example, compilers) can hint to the machine hardware about the direction a branch is likely to take.

- **Static memory.** Memory that assumes a reasonable degree of locality and that the data is needed several times over a relatively long period.
- **Superscalar machine**. A machine that can issue multiple instructions concurrently from a conventional linear instruction stream.
- **Supervisor mode.** The privileged operation state of a processor. In supervisor mode, software, typically the operating system, can access all control registers and can access the supervisor memory space, among other privileged operations.
- **Synchronization.** A process to ensure that operations occur strictly *in order*. See Context synchronization and Execution synchronization.
- **Synchronous exception.** An *exception* that is generated by the execution of a particular instruction or instruction sequence. There are two types of synchronous exceptions, precise and imprecise.
- **System memory.** The physical memory available to a processor.
- T **Tenure**. A tenure consists of three phases: arbitration, transfer, termination. There can be separate address bus tenures and data bus tenures.
 - **TLB** (translation lookaside buffer) A cache that holds recently-used page table entries.
 - **Throughput**. The measure of the number of instructions that are processed per clock cycle.
 - **Transaction**. A complete exchange between two bus devices. A transaction is typically comprised of an address tenure and one or more data tenures, which may overlap or occur separately from the address tenure. A transaction may be minimally comprised of an address tenure only.
 - Transfer termination. Signal that refers to both signals that acknowledge the transfer of individual beats (of both single-beat transfer and individual beats of a burst transfer) and to signals that mark the end of the tenure.
 - **Transient memory.** Memory that has poor locality and is likely to be referenced very few times or over a very short period of time.
 - **UISA** (user instruction set architecture). The level of the architecture to which user-level software should conform. The UISA defines the base user-level instruction set, user-level registers, data types,

IJ

floating-point memory conventions and exception model as seen by user programs, and the memory and programming models.

Underflow. A condition that occurs during arithmetic operations when the result cannot be represented accurately in the destination register. For example, underflow can happen if two floating-point fractions are multiplied and the result requires a smaller *exponent* and/or mantissa than the single-precision format can provide. In other words, the result is too small to be represented accurately.

User mode. The operating state of a processor used typically by application software. In user mode, software can access only certain control registers and can access only user memory space. No privileged operations can be performed. Also referred to as problem state.



VEA (**virtual environment architecture**). The level of the *architecture* that describes the memory model for an environment in which multiple devices can access memory, defines aspects of the cache model, defines cache control instructions, and defines the time-base facility from a user-level perspective. *Implementations* that conform to the PowerPC VEA also adhere to the UISA, but may not necessarily adhere to the OEA.

Virtual address. An intermediate address used in the translation of an *effective address* to a physical address.

Vector. The spatial parallel processing of short, fixed-length, one-dimensional matrices performed by an execution unit.

Virtual memory. The address space created using the memory management facilities of the processor. Program access to virtual memory is possible only when it coincides with *physical memory*.



Way. A location in the cache that holds a cache block, its tags and status bits.

Word. A 32-bit data element.

Write-back. A cache memory update policy in which processor write cycles are directly written only to the cache. External memory is updated only indirectly, for example, when a modified cache block is *cast out* to make room for newer data.

Write-through. A cache memory update policy in which all processor write cycles are written to both the cache and memory.

Numerics	32-bit physical address, 5-12
60x bus mode	36-bit physical address, 5-13
address bus arbitration, 9-43	Address translation, see also Memory management
address tenure, 9-43	unit
address transfer, 9-44	Addressing
driven mode, 9-45	extended block physical address, 36-bit physical
parity, 9-45	address, 5-30
data bus tenure, 9-47–9-48	extended, 36-bit physical address, 5-6
protocol overview, 9-42	modes, 2-64
qualified address bus grant, 9-43	Alignment
qualified data bus grant, 9-47	data transfers, 9-21, 9-23 exception, 4-25
timing examples, 9-49	misaligned accesses, 2-59
	·
A	AltiVec technology
	addition to machine state register, 7-2 cache
A0–A35	LRU instruction support, 3-46
60x address bus signals, 8-32	overview, 7-17
MPX address bus signals, 8-11	denormalized numbers, 7-11
AACK (address acknowledge)	differences between MPC7400/7410 and
input, 8-35	MPC7451, 7-15
signal, 8-18 Address	exceptions
	assist, 4-2, 4-34
mapping examples, PTEG, 5-59	DSI, 4-2, 4-22
pipelining types, 9-10 translation, 5-1	overview, 7-18
Address bus	unavailable, 4-2
60x bus mode	general, 7-15
address transfer signals, 8-32, 8-33	instruction timing
arbitration signals, 8-30	data stream
pipelining, 9-42	termination, 7-9
split-bus transactions, 9-42	touch instructions and sync, 7-9
transfer, 9-44	touch instructions and tlbsync , 7-9
transfer start signals, 8-33	dss and dssall instructions, 7-11
MPX bus mode	dst vs. dstt (differences), 7-11
address transfer signals, 8-11	dstst vs. dststt (differences), 7-11
arbitration, 9-11	execution latency, 6-52, 7-17
arbitration signals, 8-10	general, 7-19
driven mode, 9-16	LRU instructions, 7-5
parking, 9-13	overview, 6-1, 7-1
qualified bus grant, 9-12	pipeline stalls (data stream instructions), 7-8
streaming, 9-16	speculative execution (data stream
tenure, 9-9	instructions), 7-8
transfer attribute signals, 8-15, 8-16, 9-17	static data stream touch instructions, 7-9
transfer signals, 8-11, 9-15	stream engine tags, 7-8
transfer start signals, 8-15	transient data stream touch instructions, 7-9
transfer termination, 8-18, 9-23	VALU execution timing, 6-40
transfer timing diagrams, 9-15	vector FP compare, min, max
Address translation	in Java mode, 7-13

in non-Java mode, 7-12	flow, 5-15
VFPU execution timing, 6-41	generation of physical addresses, 5-30
VIU1 execution timing, 6-40	selection, 5-11
VIU2 execution timing, 6-41	size options, 5-29
VPU execution timing, 6-40	summary, 5-33
instructions, 6-40	Block diagram, 9-2, 9-4
denormalization, 7-12	Block size, 5-2
instruction set, 2-104, 6-40, 7-5	BMODE0 (bus select mode) signal, 9-16
round-to-integer in Java mode, 7-15	$\overline{\text{BMODE}}n$ (bus select mode) signal, 8-50
round-to-integer in non-Java mode, 7-14	BO field, branch instruction, 6-33
Java mode, 7-3, 7-11	Boundedly undefined, definition, 2-62
memory management unit, 5-2, 7-19	BR (bus request) signal, 8-10, 8-31
memory operations, 11-18	Branch
NaNs, 7-11	considerations, 6-61
performance monitor, 11-1	execute, 6-9
permute unit (VPU), 6-5	fall-through, 6-29
programming model, 7-1	folding, 6-29, 6-66
register file structure, 7-2	link stack, 11-16, 11-24, 11-27
simple integer unit (VIU1, VIU2), 6-5	loop example, 6-61
transient instructions, 7-5	prediction, 11-29
unavailable exception, 4-29	processing, 11-24, 11-26
<u>zeros</u> , 7-11	resolution, 11-24, 11-27, 11-29
APE (address parity error) signal, 8-7, 9-16	resolution definition, 6-2
APn	Branch instructions
60x address parity signals, 8-31	address calculation, 2-85
MPX address parity signals, 8-13	condition register logical, 2-86, A-53
Arbitration, system bus, 9-30, 9-47	description, A-53
Architectural implementation, 1-32	list, 2-85
Arithmetic instructions	list of instructions, A-53
floating-point, A-48	system linkage, 2-86, 2-95, A-53
integer, 2-104, A-46	trap, 2-86, A-54
vector floating-point, 2-109	Branch prediction
vector integer, 2-105	definition, 6-2
ARTRY (address retry) signal, 8-19, 8-36	mispredict example, 6-61 static, 6-33
В	Branch processing unit (BPU)
	branch instruction timing, 6-35
BAMR (breakpoint address mask	execution timing, 6-29
register), 2-53, 11-10	general, 1-14
BATL <i>n</i> registers, 5-27, D-2	Branch target instruction cache (BTIC), 3-43
BAT <i>n</i> (block address translation registers)	Branch-taken bubble, example, 6-60
extended addressing	BTIC, 3-43
additional BAT registers (MPC7455 and	BTIC (branch target instruction
MPC7445), 5-26	cache), 6-13, 11-24, 11-27
BATLn, 5-27, D-2	Burst data transfers
BATU <i>n</i> , 5-26, D-2	burst ordering, 9-21
extended block size, 5-31	transfers with data delays, timing, 9-53
implementation of BAT array, 5-26	Bus arbitration, see Data bus
initialization, 5-25	Bus operation features, 1-23
summary, 5-33	BVSEL (bus voltage select) signal, 8-49
WIMG bits, 5-29	Byte ordering
BATUn registers, 5-26, D-2	default, 2-104
BG (bus grant) signal, 8-10, 8-31	support, 2-64
Block - see cache block	
Block address translation	

С	features list, 3-2
	flushing, 3-47
Cache	invalidation, 3-47
AltiVec technology	misses, 3-9
LRU instruction support, 3-46	operation, 9-5
overview, 7-17	organization, 3-12
arbitration, 6-17	service queues, 3-9
atomic memory references, 3-30	L2 cache
block, definition, 3-12	allocation, 3-59
bus transactions, 3-90	block, 3-10
castout, 3-8	cache line replacement algorithms, 3-60
coherency	cache miss and reload operations, 3-59
general, 3-15	considerations, 6-23
support, 3-18	
committed store queue (CSQ), definition, 3-7	control, 3-54
control	features list, 3-3
bus operations, 3-92	instruction interactions, 3-57
dcbi, 2-100	invalidation, 3-55
dcbt, 2-92	L2CR parameters, 3-54
instructions, 3-31, 3-36	memory configuration, 3-53
overview, 3-31	operation, 3-58, 9-6
data cache	operations caused by L1 requests, 3-61
block fill operations, 3-41	parity error reporting, 3-57
block push operation, 3-44	prefetch engines, 3-57
cache block replacement selection, 3-44	replacement algorithm, 3-57
*	store data merging, 3-60
configuration, 1-21, 1-21, 3-12, 3-52, 3-52, 3-53	L3 cache
configuration diagram, 3-12	32-bit data bus, 3-71
dcba, 3-40	clock and timing controls, 3-73
dcbf, 3-39	configuration, 3-86, 3-88, 3-88, D-4
dcbi, 3-40	enabling/disabling, 3-68, 3-81
dcbst, 3-39	features list, 3-4
dcbt, 3-36	flushing, 3-72
dcbtst, 3-37	global invalidation, 3-72
dcbz, 3-38	initialization, 3-68, 3-81
locking using HID0, 3-33	interface signals, 8-40
operation, 9-5	L3PMCR, 3-76
snooping, 3-96	locking using L3DO and L3IO, 3-70
status bits, 3-18	miss allocation, 3-79
store hit, 3-44	MPC7441, 9-6
data intervention, 3-20	MPC7445, 9-6
data way locking, 2-43	operation, 3-78
enforcing store ordering, 3-30	operations caused by L1 requests, 3-61
finished store queue (FSQ), definition, 3-7	organization, 3-68
flushing, 3-55	
guarded memory bit (G bit), 3-15	overview, 3-67
inhibited accesses (I bit), 3-15	parity
instruction cache	checking, 3-71
block fill operations, 3-42	generation, 3-71
cache block replacement selection, 3-44	private memory, 3-76, 3-80
enabling/disabling with HID0, 3-33	size, 3-69
icbi instruction, 3-40	SRAM
locking using HID0, 3-34	timing examples, 3-84
organization, diagram, 3-14	types, 3-70
L1 cache	system interface operation, 9-6
castout queue (LCQ), 3-8	load and store operations, 3-28
	load miss, 3-8

load miss queue (LMQ), 3-8	Checkstop
load ordering, 3-29	operation, 9-54
load/store operations, processor initiated, 3-27	signal, 8-47, 9-55
load/store unit (LSU), 3-7	state exception, 4-22
store queues, 3-7	CI (cache inhibit), 8-18, 9-20, 9-20
loads and LSU, 3-7	CI (cache inhibit), 8-35
LSU load miss, castout, and push queues, 3-8	CKSTP_IN/CKSTP_OUT (checkstop input/output)
management instructions, 2-118, 7-6, A-54	signals, 8-47, 9-55
memory	Classes of instructions, 2-61
access and sequential consistency, 3-29	CLK_OUT signal, 8-55
coherency, 3-15, 6-44	Clocks
subsystem, 3-9	CLK_OUT, 8-55
memory/cache access attributes, 3-15, 3-15	signals, 8-53
miss allocation, 3-43, 3-59, 3-79	Committed store queue (CSQ), 6-78
model timing coherency, 6-44	Committed store queue (CSQ), definition, 3-7
MPX bus mode	Compare instructions
HIT signal, 8-22, 9-29	floating-point, A-49
SHD <i>n</i> signals, 8-20	integer, A-46
operations	vector floating-point, 2-111
data cache block	
	vector integer, 2-107
fill, 3-41	Completion considerations, 6-27
push, 3-44	
instruction cache block fill, 3-42	definition, 6-2
load/store, processor initiated, 3-27	of instruction, 6-9
out-of-order accesses to guarded memory, 3-17	resource requirements, 6-71
overview, 3-2	Configuration signals sampled at reset, 8-57
PLRU replacement, 3-45	Context synchronization, 2-65
push queues, 3-8	Control flow, 2-113
reservation snooping, 3-27	Control registers synchronization requirements, 2-66
snoop response, 3-19	Conventions, xlviii, lii, 6-2
store	CR (condition register)
gathering/merging, 3-8	CR6 bit settings for vector integer compare
miss merging, 3-43	instructions, 2-107
store data merging, 3-60	execution latencies, 6-46
store ordering, 3-30	logical instructions, 2-86, A-53
system bus interface, 3-90	CSEn (cache set element) signal, 8-7
timing	CSQ (committed store queue)
data cache hit, 6-17	5-entry, 6-78
data cache miss, 6-21	definition, 3-7
instruction cache	
and L2 cache hit, 6-23	D
miss/L3 cache hit, 6-25	D0-D63
throttling, 2-47, 10-8, 10-9	
transaction types, 3-21	60x data bus signals, 8-38
transfer attribute signals, 3-94	MPX data bus signals, 8-25
transient data and different coherency states	Data address breakpoint and exceptions, 4-23
different cache states, 3-19	Data bus
WIMG bits, 3-15, 3-15	arbitration, 9-30
write-through mode (W bit), 3-15	arbitration signals, 8-23–8-25, 8-37
Cache management instructions, 2-118, 7-6, A-54	bus arbitration, 9-47
Cache/memory subsystem block diagram, 3-6	data
Care, 3-16	transfer, 8-38
Castout queue (LCQ), 3-8	data bus transfers, 9-48
Changed (C) bit maintenance recording, 5-14-5-42	data tenure functions, 9-10

reordering, 9-33	Direct-store accesses, 9-8
data transfer, 8-25–8-27	Dispatch
data transfer termination, 8-27, 8-39, 9-48	considerations, 6-27
MPX bus mode	definition, 6-2
intervention, 2-27, 9-29, 9-34	notation, 6-9
parity, 9-32	unit resource requirements, 6-67
transactions, 3-90	DPE signal, 8-7
qualified data bus grant, 9-30	DPn
tenure termination, 9-48	60x data bus parity signals, 8-39
Data cache	MPX data bus parity signals, 8-26
block fill operations, 3-41	DRDY (data ready)
block push operation, 3-44	MPX bus mode timing, 9-36
configuration, 3-12, 3-52	signal, 8-24
locking, 3-33	DRTRY (data retry) signal, 8-7, 9-48
operation, 9-5	DSI exception, 4-22
organization diagram, 1-21, 1-21, 3-12, 3-52, 3-53	DTIn (data transaction index), 8-38
Data intervention	DTLB organization, 5-43
MPX bus mode, 9-35	Dynamic branch prediction, 6-14
ordering, 9-38	Dynamic orancii prediction, 0-14
<u>o</u> .	_
pipelining, 9-37	E
retrying, 9-37	Earliest transfer of data, 9-33
Data organization in memory, 2-59	Effective address (EA), 5-1, 6-38
Data stream	Effective address calculation
prefetching and exceptions, 4-15	branches, 2-64
touch instructions	loads and stores, 2-64, 2-78, 2-82
overview, 7-6	translation, 5-5
sync, 7-9	eieio, 2-91
termination, 7-9	Error termination, 9-41
tlbsync, 7-9	Events
Data streaming in MPX mode, 9-33	counting, 11-13
Data tenure	MMCR <i>n</i> registers, 11-14
60x bus mode, 9-47–9-48	PMC1, 11-14
MPX bus mode, 9-33, 9-39	PMC2, 11-14 PMC2, 11-20
Data TLB miss-	
on-load, 4-31	PMC3, 11-25
on-store, 4-31	PMC4, 11-27 PMC5, 11-20
Data transfers	PMC5, 11-29
alignment, 9-21	PMC6, 11-30
burst ordering, 9-21	PMC <i>n</i> registers selection, 11-14-11-30
eciwx and ecowx, alignment, 9-23	Exception handlers code for MMU page table search
MPX bus mode, 9-31	software example, 5-79
operand conventions, 2-59	Exception model, 1-48
DBG (data bus grant) signal, 8-23, 8-37	Exceptions
dcba, 3-40	alignment, 4-25
dcbf , 3-39	AltiVec
dcbi , 2-100, 3-40	assist, 4-2, 4-34
dcbst, 3-39	disabled, 4-2
dcbt, 2-92, 3-36	DSI, 4-2
dcbtst, 3-37	technology overview, 7-18
dcbz, 3-38	unavailable, 4-29
Decrementer exception, 4-27	checkstop state, 4-22
Defined instruction class, 2-62	classification, 4-3
Differences between	conditions causing, 4-3
MPC7400/7410 and MPC7451, 7-15	data address breakpoint facility, 4-23
MPC7451 and MPC7400/7410, 1-58, 1-61, 1-62	data stream prefetching, 4-15

data TLB miss-	examples, 6-29
on-load, 4-31	LSU, 6-37
on-store DTLB, 4-31	EXT_QUAL (extension qualifier), 8-54
decrementer, 4-27	External control instructions, 2-94, 9-23, A-55, A-58
definitions, 4-15	External interrupt exception, 4-24
DSI, 4-22	Ziverian interrupt enterprism, + 2 ·
enabling and disabling, 4-13	F
external interrupt, 4-24	Г
floating point	Fall-through folding, definition, 6-2
assist, 4-28	Fetch
unavailable, 4-27	alignment example, 6-58
instruction address breakpoint, 4-32	definition, 6-2
instruction TLB miss, 4-30, 4-31	examples, 6-58
instruction-related exceptions, 2-69	instruction timing, 6-8
ISI, 4-23	Fetch/branch considerations, 6-58
machine check, 4-18	Finish definition, 6-2
microprocessor, 4-3	Finished store queue (FSQ)
MMU	general, 6-78
conditions, 5-21	Finished store queue (FSQ), definition, 3-7
summary, 5-19	FIQ (floating-point issue queue), 6-71
mode, 4-2	Floating-point model
MSR settings, 4-15	arithmetic instructions, 2-74, A-48
overview, 4-3	assist exceptions, 4-28
performance monitor, 4-28, 11-3	compare instructions, 2-75, A-49
prefix (IP) bit, 4-17	FE0/FE1 bits, 2-14, 4-12
priorities, 4-5	FP move instructions, A-53
processing	FPSCR instructions, 2-76
general, 4-9	IEEE-754 compatibility, 2-58
steps, 4-13	instructions, A-50
program, 4-26	load instructions, A-52
recognition, 4-5	multiply-add instructions, 2-74, A-48
register settings	operands, 2-59
MSR, 2-12, 4-10, 4-15	rounding/conversion instructions, 2-75, A-49
SRRn, 2-14, 4-9	store instructions, 2-83, A-52
reset, 4-17	unavailable exception, 4-27
returning from handler, 4-14	vector
system call, 4-27	compare instructions, 2-111
system management interrupt, 4-33	FP arithmetic instructions, 2-109
terminology, 4-2	FP multiply-add, 2-110
trace, 4-27	FP rounding/conversion instructions, 2-110
translation conditions, 5-20	Flushing L1, L2, and L3 caches, 3-55
Execution	Folding definition, 6-3
instructions, 6-9	FPSCR (floating-point status and control register)
synchronization, 2-68	instructions, 2-76, A-50
Execution timing, FPU, 6-37	NI bit, 2-60 EDL (floating point unit)
Execution units	FPU (floating-point unit) performance exceptions, 6-37
Altivec	
permute unit (VPU), 6-5	FPU (floating-point unit) execution latencies, 6-48
simple integer unit (VIU1), 6-5	timing, 6-37
vector complex integer unit (VIU2), 6-5	FSQ (finished store queue)
vector floating-point unit (VFPU), 6-5	definition, 3-7
independent, 1-15	transfers, 6-78
multiple-cycle IU (IU2), 6-5	umisicis, 0-70
timing	

G	instruction fetch, 6-6
GBL (global) signal, 8-17, 8-34	issue queues (FIQ, VIQ, GIQ), 1-8, 6-7
GIQ (GPR issue queue), 6-69	write-back, 6-8
GPR issue queue (GIQ), 6-69	Instruction timing
of R issue queue (ofQ), o o	AltiVec technology
11	execution latency, 6-52, 7-17
Н	instructions, 6-40
Hashed page tables, 5-51	overview, 6-1, 6-40
Hashing functions	timing, 7-19
page table	VFPU execution timing, 6-41
primary PTEG, 5-54, 5-60	VIU1 execution timing, 6-40
secondary PTEG, 5-54, 5-61	VIU2 execution timing, 6-41
HIDn (hardware implementation-dependent) registers	VPU execution timing, 6-40
HID0	branch execute, 6-9
bit descriptions, 2-17	completion of instruction, 6-9
cache control parameters, 3-32	CR execution latencies, 6-46
data cache locking, 3-33	dispatch, 6-9
instruction cache	examples
locking, 3-34	cache hit, 6-19
instruction cache enabling/disabling, 3-33	cache miss, 6-22
XAEN (Extended addressing) bit, 2-19	execute, 6-9
HID1	execution unit, 6-29
bit descriptions, 2-23	fetch, 6-8
PLL configuration, 2-24, 8-54	FPU execution latencies, 6-48
HIT (snoop hit) signal, 8-22, 9-29	instruction flow, 6-12
HRESET (hard reset) signal, 8-46, 9-54	issue, 6-9
	LSU execution latencies, 6-50
I	memory coherency and the cache, 6-44
	memory performance considerations, 6-44
IABR (instruction address breakpoint	overview, 6-4
register), 2-45, 11-17	terminology, 6-2
icbi instruction, 3-40	write-back, 6-9
ICTC (instruction cache throttling control)	Instructions
register, 2-48	addressing modes, 2-64
ICTRL (instruction cache and interrupt control)	AltiVec
register, 2-42	cache management, 2-118
IEEE 1149.1-compliant interface, 9-56	execution latency, 6-52, 7-17
Illegal instruction class, 2-62	general, 6-40
Implementation-specific instructions, 2-101 Instruction address breakpoint exception, 4-32	instruction set, 7-5
Instruction and data cache registers, 2-29	transient instructions, 7-5
Instruction cache	user-level instructions, 2-118
block fill operations, 3-42	boundedly undefined, 2-62
enabling/disabling, 3-33	branch, 6-29, 6-31, A-53
locking, 3-34	address calculation, 2-85
organization diagram, 3-14	BO field, 6-33
throttling, 2-47, 10-8, 10-9	fetch/branch considerations, 6-58
Instruction fetch	predicting and resolution, 6-32
stages, 6-6	cache
timing, 6-17	management instructions, 2-118, 3-36, 7-6, A-54
Instruction pipeline stages	cache throttling, 2-47, 10-8, 10-9
complete, 6-8	classes of instructions, 2-61
decode/dispatch, 6-7	condition register logical, 2-86, A-53
execute, 6-8	context synchronization, 2-65
general, 6-6	defined instruction class, 2-62 effective address calculation, 2-64
	CHECKIVE AUGUST CARCUIACION, Z=U4

2.60	16'-1. ' A 51
exceptions, 2-69	multiple instructions, A-51
execution	string instructions, 2-81, A-51
serialization, 6-28	vector load, 2-112
synchronization, 2-68	LRU, 2-118
execution latencies, 6-46	memory control instructions, 2-91, 2-99
external control, 2-94, A-55, A-58	memory synchronization
floating-point	instructions, 2-89, 2-90, A-52
arithmetic, 2-74, A-48	move to/from VSCR register, 2-116
compare, 2-75, A-49	pipelining
estimate instructions, A-58	DST instructions and the vector touch engine
FPSCR instructions, A-50	(VTE), 6-86
instructions execution latencies, 6-48	load hit, 6-78
load instructions, A-52	load/store, 6-80
move, 2-76	misalignment effects, 6-80 store hit, 6-78
move instructions, A-53 multiply-add, 2-74, A-48	store miss, 6-84
rounding and conversion, 2-75, A-49	PowerPC
status and control register, 2-76	instruction list by functional categories, A-46
store instructions, A-52	instruction list of functional categories, A-40
flow	instruction list sorted by opcode, A-35
control, 2-113	OEA instructions, 2-95
diagram, 6-16	overview, 1-44
general, 1-13	UISA instructions, 2-70
illegal instruction class, 2-62	processor control, 2-87, 2-90, 2-95, A-54
implementation-specific, 1-46, 2-101	queue and dispatch unit, 1-13
instructions not implemented, B-1	refetch serialization, 6-28
integer	reserved instruction class, 2-63
arithmetic, 2-70, 2-104, A-46	rfi , 4-14
compare, 2-71, A-46	segment register manipulation instructions, A-54
load, A-50	serialization, 6-28, 6-72
load/store multiple, 2-81, A-51	set summary, 2-60
load/store string, A-51	store serialization, 6-28
load/store with byte reverse, A-51	stwcx., 4-15
logical, 2-72, 2-104, A-47	sync, 4-15
rotate and shift, 2-73, A-47	synchronization, 2-65
store, 2-79, A-51	system linkage, 2-86
isync, 4-15	system linkage instructions, A-53
latency summary, 6-44	system register instruction latencies, 6-45
load and store	timing, 6-40
address generation	TLB
floating-point, 2-82	management, A-55
integer, 2-78	miss exception, 4-31
byte reverse instructions, 2-80, A-51	tlbld, 2-101
execution latencies, 6-50	tlbli , 2-101
floating-point load, A-52	trap
floating-point move, 2-76, A-53	general, 2-86
floating-point store, 2-83, A-52	instructions, A-54
indirect integer load, 2-78	vector
integer	floating-point
load, A-50	arithmetic, 2-109
multiple, 2-81	compare, 2-111 multiply-add, 2-110
store, 2-79, A-51	11111111111111111111111111111111111111
memory synchronization 2 20 2 00 A 52	
memory synchronization, 2-89, 2-90, A-52 misalignment handling, 2-77	rounding/conversion, 2-110 integer

3-43
control
ss control
r), 3-68
ster), 3-76
2
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
3
-51
i

vector load instructions	extended addressing, 2-47
alignment support, 2-112	extended BAT block size, 5-31
general, 2-112	features summary, 5-4
vector load/store instructions, 2-111	hashing functions, 5-54
vector store instructions, 2-112	implementation-specific features, 5-3
Load/store unit (LSU)	instruction summary, 5-22
from cache, 3-7	memory protection, 5-14
general, 6-76	memory segment model, 5-35
Logical address translation, 5-1	no-execute protection, 5-17
Logical instructions	organization, 5-5
integer, 2-104, A-47	overview, 5-2
vector integer, 2-108	page address translation, 5-11, 5-15, 5-49
Lookaside buffer management instructions, A-55	page history status, 5-14, 5-39–5-42
Loop example, 6-60	PTEHI, PTELO registers, 2-46
-	real addressing mode
•	
instructions, 2-118, 6-39, 7-5	block address translation selection, 5-15
LSU	mechanisms, 5-15
execution latencies, 6-50	support for real, 5-2
execution timing, 6-37	translation disabled, 5-25
load miss, castout, and push queues, 3-8	referenced and changed bit scenarios, 5-41
store queues, 3-7	register summary, 5-24
	software table search operation, 5-72, 5-74
M	software table search registers, 2-45
Machine about avantion 4.19	table search operation
Machine check exception, 4-18	conditions, 5-61
MCP (machine check) signal, 8-45	example, 5-72
Memory MDV I am a la 0.7.0.0	hardware, 5-3
accesses, MPX bus mode, 9-7, 9-9	TLB miss, 5-44
cache interface, 3-9	updating history bits, 5-39
coherency, 3-15, 6-44	tlbie, 5-45
control instructions	tlbsync, 5-47
description, 2-91, 2-99	translation exception conditions, 5-20
segment register manipulation, A-54	Memory segment model, page address translation
user-level cache, 2-117, 7-6	overview, 5-36
Memory management unit	PTE definitions, 5-38
access protection, 5-1	segment descriptor definitions, 5-37
address translation	Memory synchronization
flow, 5-15	instructions, 2-89, 2-90, A-52
mechanisms, 5-11, 5-15	MESI protocol and state transition, 3-21
address translation types, 32-bit physical	Misalignment
addressing, 5-12	in accesses, 2-59
AltiVec technology overview, 5-2, 7-19	in data transfers, 9-23
block address translation, 5-11, 5-15, 5-25	MMCR0 (monitor mode control register 0), 2-49
block diagram	MMCR1 (monitor mode control register 1), 2-52
32-bit implementation, 5-7	MMCR2 (monitor mode control register 2), 2-52
DMMU (36-bit physical addressing), 5-9	MMCR <i>n</i> (monitor mode control
DMMU (Extended Block Size and Additional	registers), 2-49, 4-29, 11-5–11-10, 11-14
BATs), 5-10	MPC7400/MPC7410
block size, 5-2	comparison with MPC7451, 1-58, 1-61, 1-62
data stream touch instructions, 5-40, 5-41	MPC7441 overview, 1-5
effective address calculation, 5-5	MPC7445
exceptions	additional BAT <i>n</i> registers, 5-26
conditions, 5-20, 5-21	overview, 1-5, 1-6
implementation-specific, 5-21	MPC7450 overview, 1-5
summary, 5-19	2.12 0. 100 010111011, 1 0

MPC7451	Multiply-add instructions, 2-74, 2-110, A-48
block diagram, overview, 9-2	
comparison with MPC7400/MPC7410, 1-58, 1-61, 1-62	N
features overview, 1-6	Normal burst transfer termination, 9-40
register set summary, 2-5	Normal single-beat transfer termination, 9-40
MPC7451 overview, xliii, 1-1	
MPC7455	0
additional BATn registers, 5-26	
overview, 1-5	OEA instructions, 2-95
MPX bus mode	On-chip L1 instruction and data caches, 1-18
address bus	Operand conventions, 2-58
arbitration, 9-11	Operand placement, performance effects, 6-37
driven, 9-16	Operating environment architecture (OEA)
parking, 9-13	exception mechanism, 1-48, 4-1
pipelining, 9-10	memory management unit, 5-1
tenure, 9-9	overview, 1-32
termination, address transfer, 9-23	registers, 2-11
address tenure, 9-11-9-30	Operating environment architecture (OEA), xliv
data bus parity, 9-32	Operations
data streaming, 9-33	bus operations caused by cache control instructions
data tenure	general, 3-92 modified, 3-93
features, 9-10	not modified, 3-94, D-10
general, 9-30–9-42	data cache block
reordering, 9-33	fill, 3-41
termination, 9-39	push, 3-44
data transfer, 9-31	instruction cache block fill, 3-42
data-only transactions	response to snooped bus transactions, 3-97
ordering of, 9-38	single-beat write, 9-50
pipelining of, 9-37	table search
protocol, 9-35	hardware, 5-3
retrying, 9-37	TLB miss, 5-44
DRDY timing, 9-36	updating history bits, 5-39
functional groupings, 1-28	Optional instructions, A-77
memory accesses, 9-9	Optional instructions, 14 77
normal burst transfer termination, 9-40	Р
normal single-beat transfer termination, 9-40	r
qualified address bus grant, 9-12	Page address translation
qualified data bus grant, 9-30	extended addressing
signal configuration, 8-5	extended block size, 5-35
snarfing, 9-39	flow, 5-49
transfer type encodings, 9-17	physical address generation, 5-37
MPX bus protocol overview, 9-9	PTE definitions, 5-38
MSR (machine state register)	overview, 5-36
bit settings, 2-12, 4-10	selection, 5-11, 5-16, 5-19
FE0/FE1 bits, 2-14, 4-12	TLB organization, 5-44
IP bit, 4-17	Page history
RI bit setting, 4-14	recording, 5-39
settings due to exception, 4-15	status
MSSCR0 (memory subsystem control register	dcbt and dcbtst misses, 5-40
0), 2-26, 3-57, 3-57, 9-7	R and C bit recording, 5-14, 5-39–5-42
MSSSR0 (memory subsystem status register	Page table
0), 2-28, 9-8 Multiple evels III (III2), 6-5	example structures, 5-59
Multiple-cycle IU (IU2), 6-5 Multiple-precision shifts, 2-73	hashed, 5-51

hashing functions, 5-54, 5-60	byte ordering support, 2-64
PTE registers (PTEHI and PTELO), 2-46	instruction list, A-1, A-35, A-46
PTEG	instruction set, 1-44
address generation examples, 5-59, 5-60	memory accesses and sequential consistency, 3-29
addresses, 5-55, 5-59	operating environment architecture (OEA), 1-32
general, 5-59	operating environment architecture (OEA), xliv
search operation	programming model, 2-2
software, 5-72	register summary, 2-2
search operations	user instruction set architecture (UISA), 1-32
conditions, 5-62	user instruction set architecture (UISA), xliv
hardware, 5-63	virtual environment architecture (VEA), 1-32
reads, 5-64	virtual environment architecture (VEA), xliv
resources, 5-68	Process switching, 4-15
size, 5-53	Processor control instructions, 2-87, 2-90, 2-95, A-54
updates, 5-66	Program exception, 4-26
Parity error reporting, L2 cache, 3-57	Program order definition, 6-3
Performance monitor, 1-31	Protection of memory areas
AltiVec technology, 11-1	no-execute protection, 5-17
counter registers, 11-11	options available, 5-14
event counting, 11-13	violations, 5-19
events, 11-14	PTEGs (PTE groups)
exception, 4-28, 11-3	examples primary and secondary, 5-59
overview, 11-1	generation of addresses, 5-55
registers, 11-4	hashing, 5-54
TBEE (timebase enable event) usage, 11-4	PTEHI (page table entry high register), 2-46, 5-71
uses for the performance monitor, 11-1	PTELO (page table entry low register), 2-46, 5-71
Performance monitor registers, 2-48	PTEs (page table entries)
Physical address (PA)	bit definitions, 2-47, 5-38, 5-71
generation of PTEG addresses, 5-55, 5-59	extended addressing, 2-47
overview, 5-1	page history recording (PTE(R) and PTE(C)), 5-39
Physical address generation	PVR (processor version register), 2-11
blocks, 5-30	1 VIC (processor version register), 2 11
Pipeline	0
execution unit, 6-5	Q
instruction timing definition, 6-3	QACK (quiescent acknowledge)
stages, 6-11	signal, 8-48, 9-55, 10-1
stages diagram, 6-11	QREQ (quiescent request) signal, 8-48, 9-55, 10-2
superscalar diagram, 6-6	Qualified address bus grant
PMC <i>n</i> (performance monitor counter	60x mode, 9-43
registers), 2-54, 4-29, 11-11, 11-14-11-30	MPX mode, 9-12
PMON_IN (performance monitor in) signal, 8-53	Qualified data bus grant
PMON_OUT (performance monitor out) signal, 8-53	60x mode, 9-47
Position-independent code example, 6-65	MPX mode, 9-30
Power and ground signals, 8-58	
Power management, 1-30	R
dynamic power management, 10-1	
software considerations, 10-5	Real addressing mode, 5-24
Power modes	Real addressing mode (translation disabled)
full-power, 10-3	32-bit, 5-25
± ,	36-bit, 5-25
general, 10-1	data accesses, 5-15, 5-25
nap, 10-3	extended addressing, 5-25
sleep, 10-4	instruction accesses, 5-15, 5-25
Power-on reset settings, 2-56	support, 5-2
PowerPC architecture	Referenced (R) bit maintenance

recording, 5-14-5-42, 5-64	ICTRL, 2-42	
Registers	L2CR, 2-29	
addition to AltiVec machine state register, 7-2	L3CR, 2-31, 2-36, 3-68	
AltiVec technology, 7-2	L3PM, 2-44	
BATL <i>n</i> , 5-27, D-2	LDSTCR, 2-43	
BATU <i>n</i> , 5-26, D-2	MMCRn, 2-49, 4-29, 11-5–11-10, 11-14	
data cache, 2-29	MSSCR0, 2-26, 9-7	
implementation-specific	MSSSR0, 2-28	
BAMR, 2-53, 11-10, 11-10	performance monitor SPRs, 11-4	
HID0, 2-17	PMCn, 2-54, 4-29, 11-14-11-30	
HID1, 2-23	PVR, 2-11, 2-11	
IABR, 2-45	SDR1, 2-15	
ICTC, 2-48	SIAR, 2-55, 4-29, 11-12	
ICTRL, 2-42	TLBMISS, 2-45	
L2CR, 2-29	user performance monitor counter, 11-12	
L3CR, 2-31, 2-36, 3-68	user-level	
L3PM, 2-44	performance monitor SPRs, 11-5	
LDSTCR, 2-43	UMMCR <i>n</i> , 2-51–2-53, 11-8–11-10	
MMCRn, 2-49, 4-29, 11-5–11-10, 11-14	UPMC <i>n</i> , 2-55, 11-12	
MSSCR0, 2-26, 9-7	USIAR, 2-56, 11-13	
MSSSR0, 2-28	VRSAVE, 7-4	
PMCn, 2-54, 4-29, 11-14-11-30	VSCR, 7-3	
SIAR, 2-55, 4-29, 11-12	VR <i>n</i> , 7-2	
UMMCR <i>n</i> , 2-51–2-53, 11-8–11-10	Rename buffer, definition, 6-3	
UPMC <i>n</i> , 2-55, 11-12	Rename register operation, 6-28, 6-28	
USIAR, 2-56, 11-13	Reservation station, definition, 6-3	
instruction, 2-29	Reserved instruction class, 2-63	
L3CR, 3-68	Reset	
L3PMCR, 3-68, 3-76	hard, 2-56	
MPC7441 overview, 2-3	HRESET signal, 8-46, 9-54	
MPC7445 overview, 2-4	settings, 8-5	
MPC7451 overview, 2-3	settings at power-on, 2-56	
MPC7451-specific, 2-17–2-56	SRESET signal, 8-46, 9-54	
MSSSR0, 9-8, 9-8	Retirement, definition, 6-3	
not implemented	rfi, 4-14	
SDARn, D-7	Rotate/shift instructions, 2-73, 2-108, A-47	
overview, 2-4	Rounding/conversion instructions, vector FP, 2-110	
page table entry, 2-46	_	
performance monitor	S	
counter, 11-11	SDR1 register	
overview, 2-48, 11-4 reset settings, 2-56	bit description for extended addressing, 2-15	
•	definition, 5-51	
segment, 5-37 segment updates, 5-67	format, 5-51	
software table search, 2-45	generation of PTEG addresses, 5-55, 5-59	
SPR encodings, 2-98	Segment register	
SPR encodings, 2-78 SPR encodings (MPC7451-defined registers), 2-88	descriptor definitions, 5-37	
supervisor-level	updates, 5-67	
BAMR, 2-53, 11-10	Segmented memory model, see Memory management	
BATs, 5-27	unit	
DMISS and IMISS, 5-70	Serialization instructions, 6-28, 6-72	
HID0, 2-17	$\overline{SHD0}n$ (shared) signal, 8-37	
HID1, 2-23	$\overline{SHD}n$ (shared) signal, 8-20	
IABR, 2-45	Shift/rotate instructions, 2-73, A-47	
ICTC, 2-48	SIAR (sampled instruction address	
· ·		

	7.0 1 1 2 6 0 40
register), 2-55, 4-29, 11-12	L3 cache interface, 8-40
Signals	MPX bus mode
60x bus mode	60x not supported, 8-6
<u>A0–A3</u> , 8-32	<u>A0–A3</u> 5, 8-11
AACK, 8-35	\overline{AACK} , 8-18
address	address arbitration, 8-10
arbitration, 8-30	address transfer, 8-11-8-14, 9-15
bus and parity, 8-31	address transfer attribute, 8-14-8-18
transfer attribute, 8-32	APn, 8-13
transfer termination, 8-35	ARTRY, 8-19
APE, 8-7	BG , 8-10
APn, 8-31	BR, 8-10
ARTRY, 8-36, 9-48, 9-48	$\overline{\text{CI}}, \overline{8-18}, \overline{9-20}$
BG , 8-31	CI (cache inhibit), 9-20
BR, 8-31	D0-D63, 8-25
<u>CI</u> , 8-35	data bus arbitration, 8-23-8-25, 9-30
CSEn, 8-7	data transfer, 8-25-8-27
data	data transfer termination, 8-27
bus arbitration, 8-37, 9-47	DBG , 8-23
transfer termination, 8-39	DPn, 8-26
data transfer, 8-38	DRDY, 8-24
data transfer termination, 9-48	functional groupings, 8-8
DBG, 8-37	GBL (global), 8-17
DPE, 8-7	GBL (global), 9-20
DPn, 8-38, 8-39	HIT, 8-22, 9-29
DRTRY, 8-7, 9-48	multiplexed with 60x bus mode, 8-7
DTIn, 8-38	newly added in MPC7451, 8-6
	•
GBL, 8-34 L2, CNTL n. 8-42	overview, 8-5
L3_CNTLn, 8-43	SHDn, 8-20
L3VSELn, 8-44	state at hard reset, 8-4
MPX bus mode compatibility, 8-6	TA, 8-27
multiplexed with MPX bus mode, 8-7	TBST, 8-16
overview, 8-29	TEA, 8-28, 9-41
SHD0n, 8-37	transfer encoding, 9-18
signals not implemented in MPC7451, 8-7	TS, 8-15
state at hard reset, 8-4	TSIZn, 8-16, 9-19
<u>TA, 8-</u> 39	<u>TTn</u> , 8-15, 9-17
TBST, 8-34	$\overline{\text{WT}}$ (write-through), 8-17, 9-20
<u>TCn,</u> 8-7	non-protocol specific
<u>TE</u> A, 8-40, 9-48	<u>BMODE</u> 0, 9-45
TS, 8-33	BMODE <i>n</i> , 8-50, 9-16
TSIZn, 8-34	BVSEL, 8-49
<u>TTn</u> , 8-33	CKSTP_IN/CKSTP_OUT, 8-47, 9-55
<u>WT</u> , 8-35	CLK_OUT, 8-55
\overline{XATS} , 8-7	clock control, 8-53
address transfer attribute, 9-17	EXT_QUAL, 8-54
CI (cache inhibit), 9-20	HRESET, 8-46, 9-54
configuration sampled at reset, 8-57	<u>INT</u> , 8-45, 9-55
definition of groupings, 8-1	interrupts/reset, 8-45
GBL (global), 9-20	JTAG interface, 8-55, 9-56
groupings	L3 cache clock/control, 8-42
60x bus, 8-30	L3_ECHO_CLK <i>n</i> , 8-43
features, 1-27	L3ADDR <i>n</i> , 8-40
MPX bus mode, 8-8	L3CLK, 8-42

L3DATAn, 8-41	Static branch prediction, 6-14, 6-33	
L3DP, 8-41	Static versus dynamic prediction, 6-63	
MCP, 8-45	Store gathering/merging, 3-8	
overview, 8-40	stwcx., 4-15	
PLL_CFGn, 8-54	Superscalar, definition, 6-4	
PMON_IN, 8-53	Switching process, 4-15	
PMON_OUT, 8-53	Symbols, timing diagram, 9-8	
power and ground, 8-58	sync, 4-15	
processor status/control, 8-47	Synchronization	
QACK, 8-48, 9-55	context/execution synchronization, 2-65	
QREQ, 8-48, 9-55	control registers requirements, 2-66	
SMI, 4-33	execution of rfi , 4-14	
<u>SMI</u> , 8-45	memory synchronization	
SRESET, 8-46, 9-54	instructions, 2-89, 2-90, A-52	
SYSCLK, 8-53	SYSCLK (system clock) signal, 8-53	
TBEN, 8-48	System	
TCK (JTAG test clock), 8-56	call exception, 4-27	
TDI (JTAG test data input), 8-56	interface	
TDO (JTAG test data output), 8-56	accesses overview, 1-25	
TMS (JTAG test mode select), 8-56	general, 1-23	
TRST (JTAG test reset), 8-56	operation, 1-26	
WT (write-through), 9-20	linkage instructions, 2-86, 2-95	
output signal states at power-on reset, 8-5	management interrupt, 4-33	
summary, 8-2	reset exception, 4-17	
Simplified mnemonics, 2-101	System bus interface	
Single-beat transfer	60x bus mode	
reads with data delays, timing, 9-51	address bus arbitration	
reads, timing, 9-49	general, 9-43	
termination, 9-40	address bus arbitration qualified bus grant, 9-43	
writes, timing, 9-50	address tenure, 9-43	
SMI (system management interrupt) signal, 4-33, 8-45	address transfer, 9-44	
Snarfing, MPX bus mode, 9-39	driven mode, 9-45	
Snooping, 3-96, 9-2, 9-15	parity, 9-45	
Software table search	bus snooping, 3-3	
exception handlers code example, 5-79	data bus tenure termination, 9-48	
operation, 5-67	data bus transfers, 9-48	
operation example, 5-72	data tenure, 9-47–9-48	
Special, 5-72	features, 9-2	
Split-bus transaction, 9-42	overview, 9-42	
SPR encodings	pipelining, 9-42	
MPC7451-defined, 2-98	split-bus transactions, 9-42	
supervisor-level (PowerPC), 2-96	timing examples, 9-49	
user-level, 2-88	bus transactions and caches, 3-90	
SRAM	cache operation, 3-90	
late-write, 3-74	caches and bus snooping, 3-98, 3-100	
MSUG2 DDR, 3-75	checkstop operation, 9-54	
SRESET (soft reset) signal, 8-46, 9-54	direct-store accesses, 9-8	
SR <i>n</i> (segment registers)	eciwx/ecowx alignment, 9-23	
manipulation instructions, A-54	features, 9-1	
SRR <i>n</i> (status save/restore registers)	general, 9-1–9-56	
key bit derivation, 5-69	memory accesses, MPX bus mode, 9-7	
processing, 2-14, 4-9	MPX bus mode	
SRU (system register unit) execution latencies, 6-45	address	
Stage, definition, 6-3	driven, 9-16	
Stall, definition, 6-4	parity, 9-16	
•	* · · · · · · · · · · · · · · · · · · ·	

pipeling, 9-10	address transfer signals, 9-15
address bus streaming, 9-16	interface
address tenure, 9-9, 9-11–9-30	burst transfers with data delays, 9-53
address transfer	L3 cache SRAM timing, 3-84
attributes, 9-17	single-beat reads, 9-49
timing diagrams, 9-15	single-beat reads with data delays, 9-51
aligned data transfers, 9-21	single-beat writes, 9-50
data intervention, 9-29, 9-34	single-beat writes with data delays, 9-52
data tenure, 9-10, 9-30–9-42	using TEA, 9-53
data tenure termination, 9-39	symbols, 9-8
data-only transaction protocol, 9-35	Timing, instruction
error termination, 9-41	BPU execution timing, 6-29
features, 9-2	branch timing example, 6-35
HIT, 9-29	cache hit, 6-19
memory accesses, 9-9	cache miss, 6-22
misaligned data transfers, 9-23	execution unit, 6-29
overview, 9-9	instruction dispatch, 6-27
qualified data bus grant, 9-30	instruction flow, 6-12
single-beat transfer termination, 9-40	instruction scheduling guidelines, 6-57
snoop copyback, 9-27	IU execution timing, 6-36
tenure reordering, 9-33	latency summary, 6-44
transfer type	overview, 6-4
encodings, 9-18	rename register operation, 6-28
signals, 9-17	stage definition, 6-3
TSIZn, 9-19	TLB
window of opportunity, 9-27	description, 5-43
MSSCR0, 9-7	invalidation
MSSSR0, 9-8	description, 5-3, 5-45
reset signal interactions, 9-54	tlbie instruction, 5-45, 5-66
System linkage instructions, A-53	LRU replacement, 5-45
bystem mikage instructions, 14 33	management instructions, 2-101, 3-18, A-55
T	miss and table search operation, 5-44, 5-61
Т	miss exceptions, 4-30
TA (transfer acknowledge) signal, 8-27, 8-39	organization for ITLB and DTLB, 5-43
Table, 5-3	TLB miss exception
Table search	DTLB miss-on-load, 4-31
flow (primary and secondary), 5-64	DTLB miss-on-store, 4-31
operations	ITLB miss, 4-31
example, 5-72	tlbld, 2-102
hashing functions, 5-54	tlbli, 2-103
SDR1 register, 5-51	TLBMISS (table miss register), 2-45, 5-70
software, 5-67, 5-72	TMS (JTAG test mode select) signal, 8-56
TBEN (time base enable) signal, 2-90, 8-48	Trace exception, 4-27
TBST (transfer burst) signal, 8-16, 8-34	Transfer type encodings, MPX bus mode, 9-17
TCK (JTAG test clock) signal, 8-56	Transient caches, 7-5
TCn (transfer code) signal, 8-7	Transient instructions, 3-1, 6-39, 7-5
TDI (JTAG test data input) signal, 8-56	Translation exception conditions, 5-20
TDO (JTAG test data output) signal, 8-56	Trap instructions, 2-86
TEA (transfer error acknowledge)	TRST (JTAG test reset) signal, 8-56
signal, 8-28, 8-40, 9-41	TS (transfer start) signal, 8-15, 8-33
TEA, timing, 9-53	TSIZ <i>n</i> (transfer size) signals, 8-16, 8-34, 9-19
Thermal management	TTn (transfer type) signals, $8-15$, $8-33$, $9-17$
overview, 1-31	11. (dansier type) signals, 0 15, 0 55, 7 17
Throughput, definition, 6-4	
Timing diagrams	

U VTE (vector touch queue), 6-78 UISA (user instruction set architecture) overview, 1-32 registers, 2-11 When, 5-26, D-1 UISA instructions, 2-70 WIMG bits UMMCRn. monitor mode control (user default, 5-24 registers), 2-51-2-53, 11-8-11-10 general, 3-15, 3-15 UPMCn (user performance monitor counter) in BAT register, 5-29 registers, 2-55, 11-12 Window of opportunity, 9-27 USDAR, D-7 Write-back User performance monitor counter registers, 11-12 definition, 6-4 User instruction set architecture (UISA) general, 6-9 description, xliv WT (write-through), 3-94, 8-17, 8-35, 9-20 **USIAR** (user sampled instruction address register), 2-56, 11-13 X XATS (extended transfer protocol) signal, 8-7 V VALU (vector arithmetic logical unit), 6-40 Vector complex integer unit (VIU2), 6-5 Vector floating-point unit (VFPU), 6-5 Vector instructions integer arithmetic, 2-105, A-55 compare, 2-107 logical, 2-108 rotate/shift, 2-108 load, 2-112, A-58 load alignment support, 2-112, A-58 memory control, 2-117 merge, 2-114 pack, 2-113, A-59 permutation and formatting, 2-113 permute, 2-115, A-60 select, 2-116, A-60 shift, 2-116, A-60 splat, 2-115, A-59 status and control register, 2-116 store, 2-112 unpack, 2-114 Vector issue queue (VIQ), 6-70 Vector touch queue (VTE), 6-78 Vector unit considerations, 6-76 VFPU (vector floating-point unit), 6-41 VIQ (vector issue queue), 6-70 Virtual environment architecture (VEA), overview, 1-32 Virtual environment architecture (VEA), xliv VIU1 (vector integer unit 1), 6-40 VIU2 (vector integer unit 2), 6-41 VPU (vector permute unit), 6-40 VRn (vector registers), 7-2 VRSAVE (vector save/restore register), 7-4

VSCR (vector status and control register), 7-3

1	Overview
2	Programming Model
3	Cache
4	Exceptions
5	Memory Management Unit
6	Instruction Timing
7	Altivec Technology Implementation
8	Signals
9	System Interface
10	Power Management
11	Performance Monitor
А	Instruction Set Listings
В	Invalid Instructions
С	Special-Purpose Registers
D	User's Manual Revision History
GLO	Glossary of Terms and Abbreviations
IND	Index
	maox

Overview **Programming Model** Cache **Exceptions** Memory Management Unit **Instruction Timing** Altivec Technology Implementation Signals System Interface **Power Management** 10 **Performance Monitor** 11 **Instruction Set Listings Invalid Instructions** Special-Purpose Registers User's Manual Revision History D GLO Glossary of Terms and Abbreviations

Index

IND