



MECL Data





General Information

MECL 10H 2

MECL 10K 3

MECL III

Carrier Band Modem 5

Ordering Information

ECLinPS, ECLinPS Lite, MECL, MECL 10H, MECL 10K, MECL 10,000, MECL III, MOSAIC, MTTL and QUIL are trademarks of Motorola Inc.

The brands or product names mentioned are trademarks or registered trademarks of their respective holders.



MECL Data

This book presents technical data for a broad line of MECL integrated circuits. Complete specifications for the individual circuits are provided in the form of data sheets. In addition, selector guides are included to simplify the task of choosing the best combination of circuits for optimum system architecture.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (M) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Sixth Edition © Motorola, Inc. 1996 Previous Edition © 1993 "All Rights Reserved"

Printed in U.S.A.

WHAT'S NEW!

DATA SHEETS DELETED

| MC10H118 | MC10119 | MC1672 | MC4044 |
|----------|---------|--------|--------|
| MC10H119 | MC10128 | MC1690 | MC4316 |
| MC10H423 | MC10130 | MC4016 | MC4324 |
| MC10100 | MC10132 | MC4018 | MC4344 |
| MC10118 | MC10190 | MC4024 | |

WHERE ARE THE PHASE-LOCKED LOOP ICs?

To better serve our customers, we have moved all of the MECL Phase–Locked Loop ICs to our High Performance Frequency Control Products (Hipercomm) publication. The Hipercomm book (BR1334/D) can be ordered from the Motorola Literature Distribution Center. Additionally, all of the PLL data sheets can be accessed via Internet or through the Motorola *MFax*™ fax–back systems. See a full listing of Motorola's PLLs on page 1–30 of this book.

Motorola SPS World MFax System

Mfax Access:

Email:

RMFAX0@email.sps.mot.com

Telephone: WWW:

TOUCH-TONE (602) 244-6609 or 1-800-774-1848

http://Design-NET.com → select the Mfax Icon.

A fax of complete, easy-to-use instructions can be obtained with a first-time phone call into the system, entering your FAX number and then, pressing 1.

Motorola SPS World Marketing Internet Server

Motorola SPS's Electronic Data Delivery organization has set up a World Wide Web Server to deliver Motorola SPS's technical data to the global Internet community. Technical data such as the complete Master Selection Guide along with the OEM North American price book are available on the Internet server with full search capabilities. Other data on the server include abstracts of data books, application notes, selector guides, and textbooks. All have easy text search capability. Ordering literature from the Literature Distribution Center is available on line. Other features of Motorola SPS's Internet server include the availability of a searchable press release database, technical training information, with on–line registration capabilities, complete on–line access to the Mfax system for ordering technical literature faxes, an on–line technical support form to send technical questions and receive answers through email, information on product groups, full search capabilities of device models, a listing the Domestic and International sales offices, and links directly to other Motorola world wide web servers. For more information on Motorola SPS's Internet server you can request BR1307/D from Mfax or LDC.

After accessing the Internet, use the following URL:

http://Design—NET.com

Table of Contents

| Chapter 1. General Information | Chapter 2. MECL 10H Data Sheets |
|---|--|
| High-Speed Logic 1-2 MECL Products 1-2 MECL Family Comparison 1-2 Basic Design Considerations 1-3 Definitions of Symbols & Abbreviations 1-6 MECL Positive and Negative Logic 1-8 Technical Data 1-10 General Characteristics 1-10 Noise Margin 1-12 Switching Parameters 1-12 Setup and Hold 1-14 Testing MECL 10H, 10K and III 1-14 Operational Data 1-16 System Design Considerations 1-18 Thermal Management 1-18 Optimizing Reliability 1-20 Thermal Effects on Noise Margin 1-22 Mounting and Heatsink 1-22 | MECL 10H Selector Guide 2-2 MECL 10H Introduction 2-3 MECL 10H Data Sheets 2-6 |
| Definitions of Symbols & Abbreviations 1-6 | Chapter 3. MECL 10K Data Sheets MECL 10K Selector Guide |
| Technical Data 1-10 | MECL 10K Data Sheets 3-3 |
| Noise Margin 1–12 Switching Parameters 1–12 Setup and Hold 1–14 | Chapter 4. MECL III Data Sheets MECL III Selector Guide 4–2 MECL III Data Sheets 4–3 |
| Operational Data 1–16 | Chapter 5. Carrier Band Modem |
| System Design Considerations 1–18 | Carrier Band Modem Data Sheet 5-2 |
| Optimizing Reliability 1–20 | Chapter 6. Ordering Information Device Nomenclature |
| Mounting and Heatsink | Case Outlines 6-3 Pin Conversion Tables 6-11 |
| Applications Assistance Form 1–28 | Motorola Distributors and Worldwide |
| Phase-Locked Loop ICs 1-29 | Sales Offices 6–12 |

MECL 10H Data Sheets

| MC10H016 | 4-Bit Binary Counter | 2–6 |
|----------|---|------|
| MC10H100 | Quad 2-Input NOR Gate With Strobe | 2–8 |
| MC10H101 | Quad OR/NOR Gate | 2–9 |
| MC10H102 | Quad 2-Input NOR Gate | 2-10 |
| MC10H103 | Quad 2-Input OR Gate | 2–11 |
| MC10H104 | Quad 2-Input AND Gate | 2–12 |
| MC10H105 | Triple 2–3–2–Input OR/NOR Gate | 2–13 |
| MC10H106 | Triple 4–3–3–Input NOR Gate | 2–14 |
| MC10H107 | Triple 2–Input Exclusive OR/Exclusive NOR Gate | 2–15 |
| MC10H109 | Dual 4–5–Input OR/NOR Gate | 2–16 |
| MC10H113 | Quad Exclusive OR Gate | 2–17 |
| MC10H115 | Quad Line Receiver | 2–18 |
| MC10H116 | Triple Line Receiver | 2–19 |
| MC10H117 | Dual 2–Wide 2–3–Input OR–AND/OR–AND Gate | 2–20 |
| MC10H121 | 4-Wide OR-AND/OR-AND Gate | 2–21 |
| MC10H123 | Triple 4–3–3–Input Bus Driver | 2–22 |
| MC10H124 | Quad TTL-to-MECL Translator With TTL Strobe Input | 2–24 |
| MC10H125 | Quad MECL-to-TTL Translator | 2-26 |
| MC10H130 | Dual Latch | 2–28 |
| MC10H131 | Dual D Type Master–Slave Flip–Flop | 2-30 |
| MC10H135 | Dual J-K Master-Slave Flip-Flop | 2–32 |
| MC10H136 | Universal Hexadecimal Counter | 2–33 |
| MC10H141 | Four-Bit Universal Shift Register | 2–35 |
| MC10H145 | 16 x 4 Bit Register File (RAM) | 2–37 |
| MC10H158 | Quad 2-Input Multiplexer | 2-40 |
| MC10H159 | Quad 2-Input Multiplexer | 2-42 |
| MC10H160 | 12-Bit Parity Generator-Checker | 2-44 |
| MC10H161 | Binary to 1–8 Decoder (Low) | 2-45 |
| MC10H162 | Binary to 1–8 Decoder (High) | 2-47 |
| MC10H164 | 8-Line Multiplexer | 2-49 |

MECL 10H Data Sheets


| MC10H165 | 8-Input Priority Encoder | 2–51 |
|--------------|---|-------|
| MC10H166 | 5-Bit Magnitude Comparator | 2–54 |
| MC10H171 | Dual Binary to 1-4 Decoder (Low) | 2–57 |
| MC10H172 | Dual Binary to 1-4-Decoder (High) | 2–59 |
| MC10H173 | Quad 2-Input Multiplexer/ Latch | 2–61 |
| MC10H174 | Dual 4 to 1 Multiplexer | 2–63 |
| MC10H175 | Qunit Latch | 2–65 |
| MC10H176 | Hex D Master–Slave Flip–Flop | 2–67 |
| MC10H179 | Look-Ahead Carry Block | 2–69 |
| MC10H180 | Dual 2-Bit Adder/Subtractor | 2–72 |
| MC10H181 | 4–Bit Arithmetic Logic Unit/ Function Generator | 2–74 |
| MC10H186 | Hex D Master–Slave Flip–Flop with Reset | 2–77 |
| MC10H188 | Hex Buffer with Enable | 2–79 |
| MC10H189 | Hex Inverter with Enable | 2–80 |
| MC10H209 | Dual 4–5–Input OR/NOR Gate | 2–81 |
| MC10H210 | Dual 3-Input 3-Output OR Gate | 2–82 |
| MC10H211 | Dual 3-Input 3-Output NOR Gate | 2–83 |
| MC10H330 | Quad Bus Driver/Receiver with 2-to-1 Output Multiplexers | 2–84 |
| MC10H332 | Dual Bus Driver/Receiver with 4-to-1 Output Multiplexers | 2–86 |
| MC10H334 | Quad Bus Driver/Receiver with Transmit and Receiver Latches | 2–88 |
| MC10H350 | PECL* to TTL Translator | 2–90 |
| MC10H351 | Quad TTL/NMOS to PECL* Translator | 2–92 |
| MC10H352 | Quad CMOS to PECL* Translator | 2–94 |
| MC10H424 | Quad TTL to ECL Translator with ECL Strobe | 2–96 |
| MC10/100H600 | 9-Bit TTL/ECL Translator | 2–98 |
| MC10/100H601 | 9-Bit ECL/TTL Translator | 2–101 |
| MC10/100H602 | 9-Bit Latch TTL/ECL Translator | 2–103 |
| MC10/100H603 | 9-Bit Latch ECL/TTL Translator | 2–105 |
| MC10/100H604 | Registered Hex TTL/ECL Translator | 2–108 |
| MC10/100H605 | Registered Hex ECL/TTL Translator | 2-110 |

| MECL 10H Data | Sheets | |
|---------------|--|-------|
| MC10/100H606 | Registered Hex TTL/PECL Translator | 2–113 |
| MC10/100H607 | Registered Hex PECL/TTL Translator | 2–116 |
| MC10/100H640 | 68030/040 PECL-TTL Clock Driver | 2–119 |
| MC10/100H641 | Single Supply PECL-TTL 1:9 Clock Distribution Chip | 2–125 |
| MC10/100H642 | 68030/040 PECL-TTL Clock Driver | 2–131 |
| MC10/100H643 | Dual Supply ECL-TTL 1:8 Clock Driver | 2–138 |
| MC10/100H644 | 68030/040 PECL-TTL Clock Driver | 2–141 |
| MC10H645 | 1:9 TTL Clock Driver | 2–144 |
| MC10/100H646 | PECL/TTL-TTL 1:8 Clock Distribution Chip | 2–147 |
| MC10/100H660 | 4-Bit ECL/TTL Load Reducing DRAM Driver | 2–151 |
| MC10/100H680 | 4-Bit Differential ECL Bus/TTL Bus Transceiver | 2–156 |
| MC10/100H681 | Hex ECL/TTL Transceiver with Latches | 2–162 |
| MECL 10K Data | Sheets | |
| MC10101 | Quad OR/NOR Gate | 3–3 |
| MC10102 | Quad 2-Input NOR Gate | 3–6 |
| MC10103 | Quad 2-Input OR Gate | 3–9 |
| MC10104 | Quad 2-Input AND Gate | 3–12 |
| MC10105 | Triple 2–3–2–Input OR/NOR Gate | 3–15 |
| MC10106 | Triple 4–3–3–Input NOR Gate | 3–18 |
| MC10107 | Triple 2–Input Exclusive OR/ Exclusive NOR Gate | 3–20 |
| MC10109 | Dual 4–5–Input OR/NOR Gate | 3–23 |
| MC10110 | Dual 3-Input/3-Output OR Gate | 3–26 |
| MC10111 | Dual 3-Input/3-Output NOR Gate | 3–29 |
| MC10113 | Quad Exclusive OR Gate | 3–32 |
| MC10114 | Triple Line Receiver | 3–35 |
| MC10115 | Quad Line Receiver | 3–39 |
| MC10116 | Triple Line Receiver | 3–41 |
| MC10117 | Dual 2-Wide 2-3-Input OR-AND/OR-AND Gate | 3–44 |
| MC10121 | 4–Wide OR–AND/OR–AND Gate | 3-47 |

| MECL | 10K | Data | Sheets |
|------|-----|------|--------|
| | | | |

| MC10123 | Triple 4–3–3–Input Bus Driver | 3–50 |
|---------|------------------------------------|-------|
| MC10124 | Quad TTL to MECL Translator | 3–52 |
| MC10125 | Quad MECL to TTL Translator | 3–57 |
| MC10129 | Quad Bus Receiver | 3–62 |
| MC10131 | Dual Type D Master–Slave Flip–Flop | 3–68 |
| MC10133 | Quad Latch | 3–71 |
| MC10134 | Dual Multiplexer With Latch | 3–74 |
| MC10135 | Dual J-K Master-Slave Flip-Flop | 3–77 |
| MC10136 | Universal Hexadecimal Counter | 3–80 |
| MC10137 | Universal Decade Counter | 3–86 |
| MC10138 | Bi–Quinary Counter | 391 |
| MC10141 | Four Bit Universal Shift Register | 3–94 |
| MC10153 | Quad Latch | 3–98 |
| MC10154 | Binary Counter | 3–101 |
| MC10158 | Quad 2-Input Multiplexer | 3–104 |
| MC10159 | Quad 2-Input Multiplexer | 3–106 |
| MC10160 | 12-Bit Parity Generator-Checker | 3–108 |
| MC10161 | Binary to 1–8 Decoder (Low) | 3–111 |
| MC10162 | Binary to 1–8 Decoder (High) | 3–114 |
| MC10164 | 8-Line Multiplexer | 3–116 |
| MC10165 | 8-Input Priority Encoder | 3–119 |
| MC10166 | 5-Bit Magnitude Comparator | 3–124 |
| MC10168 | Quad Latch | 3–128 |
| MC10170 | 9+2-Bit Parity Generator/ Checker | 3–131 |
| MC10171 | Dual Binary to 1–4 Decoder (Low) | 3–134 |
| MC10172 | Dual Binary to 1–4 Decoder (High) | 3–137 |
| MC10173 | Quad 2-Input Multiplexer/ Latch | 3–140 |
| MC10174 | Dual 4 to 1 Multiplexer | 3–143 |
| MC10175 | Quint Latch | 3–145 |
| MC10176 | Hex D Master/Slave Flip-Flop | 3–148 |

| MECL 10K Data | Sheets | |
|---------------|---|-------|
| MC10178 | Binary Counter | 3–151 |
| MC10181 | 4-Bit Arithmetic Logic Unit/ Function Generator | 3–154 |
| MC10186 | Hex D Master–Slave Flip–Flop With Reset | 3–159 |
| MC10188 | Hex Buffer With Enable | 3–162 |
| MC10189 | Hex Inverter With Enable | 3–164 |
| MC10192 | Quad Bus Driver | 3–166 |
| MC10195 | Hex Inverter/Buffer | 3–168 |
| MC10197 | Hex AND Gate | 3–170 |
| MC10198 | Monostable Multivibrator | 3–172 |
| MC10210 | Dual 3-Input/3-Output OR Gate | 3–180 |
| MC10211 | Dual 3-Input/3-Output NOR Gate | 3–183 |
| MC10212 | High Speed Dual 3-Input/ 3-Output OR/NOR Gate | 3–186 |
| MC10216 | High Speed Triple Line Receiver | 3–189 |
| MC10231 | High Speed Dual Type D Master–Slave Flip–Flop | 3–192 |
| CHAPTER 4 — | MECL III | |
| MC1648 | Voltage Controlled Oscillator | 4–3 |
| MC1650/MC1651 | Dual A/D Converter | 4–11 |
| MC1658 | Voltage Controlled Multivibrator | 4–21 |
| MC1660 | Dual 4-Input OR/NOR Gate | 4–25 |
| MC1662 | Quad 2-Input NOR Gate | 4–26 |
| MC1670 | Master–Slave Flip–Flop | 4–27 |
| MC1692 | Quad Line Receiver | 4–30 |
| CHAPTER 5 — | СВМ | |
| MC68194 | Carrier Band Modem (CBM) | 5–2 |



General Information 1



SECTION 1 — HIGH-SPEED LOGIC

High speed logic is used whenever improved system performance would increase a product's market value. For a given system design, high—speed logic is the most direct way to improve system performance and Emitter—Coupled Logic (ECL) is one of today's fastest forms of digital logic. Emitter—coupled logic offers both the logic speed and logic features to meet the market demands for higher performance systems.

MECL PRODUCTS

1

Motorola introduced the original monolithic emitter—coupled logic family with MECL I (1962) and followed this with MECL II (1966). These two families are now obsolete and have given way to the MECL III (MC1600 series), MECL 10K, PLL (MC12000 series) and the new MECL 10H families.

Chronologically the third family introduced, MECL III (1968) is a higher power, higher speed logic. Typical 1 ns edge speeds and propagation delays along with greater than 500 MHz flip-flop toggle rates, make MECL III useful for high-speed test and communications equipment. Also, this family is used in the high-speed sections and critical timing delays of larger systems. For more general purpose applications, however, trends in large high-speed systems showed the need for an easy-to-use logic family with propagation delays on the order of 2 ns. To match this requirement, the MECL 10,000 Series was introduced in 1971.

An important feature of MECL 10K is its compatibility with MECL III to facilitate using both families in the same system. A second important feature is its significant power economy — MECL 10K gates use less than one-half the power of MECL III.

Motorola introduced the MECL 10H product family in 1981. This latest MECL family features 100% improvements in propagation delay and clock speeds while maintaining power supply currents equal to MECL 10K. MECL 10H is voltage compensated allowing guaranteed dc and switching parameters over a ±5% power supply range. Noise margins have been improved by 75% over the MECL 10K series.

Compatibility with MECL 10K and MECL III is a key element in allowing users to enhance existing systems by increasing the speed in critical timing areas. Also, many MECL 10H devices are pin out/functional duplications of the MECL 10K series devices. The emphasis of this family will be placed on more powerful logic functions having more complexity and greater performance. With 1.0 ns propagation delays and 25 mW per gate, MECL 10H is one of the best speed—power families of any ECL logic family available today.

MECL at +5V(PECL)

Any single supply ECL device is also a PECL device, making the PECL portfolio as large as the existing ECL one. (Note: The dual supply translator devices cannot operate at +5V and ground and cannot be considered PECL devices.)

ECL devices in the PECL mode, must have the input/output DC specifications adjusted for proper operation. ECL levels (DC) are referenced from the V_{CC} level. To calculate the PECL DC specifications, ECL levels are added to the new V_{CC} .

EXAMPLE:

PECL V_{OH} = New V_{CC} + ECL V_{OH}, 5.0V + (-0.81V) = 4.190V and is the max V_{OH} level at 25°C for a PECL device. Follow the same procedure to calculate all input/output DC specifications for a device used in a PECL mode. The V_{TT} supply used to sink the parallel termination currents is also referenced from the V_{CC} supply and is V_{CC}-2.0V. The PECL V_{TT} supply = +5V - 2V = +3.0V and should track the V_{CC} supply one–to–one for specified operation.

Since ECL is referenced from the V_{CC} rail, any noise on the V_{CC} supply will be reflected on the output waveshape at a one–to–one ratio. Therefore, noise should be kept as low as possible for best operation. Devices in a PECL system cannot have V_{CC} vary more than 5% to assure proper AC operation. See Motorola Application Note AN1406/D "Designing With PECL (ECL at +5.0V)" for more details.

AC performance in the PECL mode is equal to the AC performance in the ECL mode, if the pitfalls set forth in Application Note (AN1406/D) are avoided.

MECL FAMILY COMPARISONS

| | | MECL 10K | | |
|---------------------------|-------------|---------------|---------------|-----------------|
| Feature | MECL 10H | 10,100 Series | 10,200 Series | MECL III |
| 1. Gate Propagation Delay | 1.0 ns | 2.0 ns | 1.5 ns | 1.0 ns |
| 2. Output Edge Speed* | 1.0 ns | 3.5 ns | 2.5 ns | 1.0 ns |
| 3. Flip-Flop Toggle Speed | 250 MHz min | 125 MHz min | 200 MHz min | 300-500 MHz min |
| 4. Gate Power | 25 mW | 25 mW | 25 mW | 60 mW |
| 5. Speed Power Product | 25 pJ | 50 pJ | 37 pJ | 60 pJ |

^{*}Output edge speed: MECL 10K/10H measured 20% to 80%, MECL III measured 10% to 90% of E out.

Figure 1 — GENERAL CHARACTERISTICS

| Ambient Temperature Range | MECL 10H | MECL 10K | MECL III | PLL |
|------------------------------|-----------------|----------------------------------|---------------|----------------|
| 0° to 75°C | MC10H100 Series | | | MC12000 Series |
| -30°C to +85°C | | MC10100 Series MC10200 Series | MC1600 Series | MC12000 Series |

Figure 2 — OPERATING TEMPERATURE RANGE

MECL IN PERSPECTIVE

In evaluating any logic line, speed and power requirements are the obvious primary considerations. Figure 1 and Figure 2 provide the basic parameters of the MECL 10H, MECL 10K, and MECL III families. But these provide only the start of any comparative analysis, as there are a number of other important features that make MECL highly desirable for system implementation. Among these:

Complementary Outputs cause a function and its complement to appear simultaneously at the device outputs, without the use of external inverters. It reduces package count by eliminating the need for associated invert functions and, at the same time, cuts system power requirements and reduces timing differential problems arising from the time delays introduced by inverters.

High Input Impedance and Low Output Impedance permit large fan out and versatile drive characteristics.

Insignificant Power Supply Noise Generation, due to differential amplifier design which eliminates current spikes even during signal transition period.

Nearly Constant Power Supply Current Drain simplifies power-supply design and reduces costs.

Low Cross-Talk due to low-current switching in signal path and small (typically 850 mV) voltage swing, and to relatively long rise and fall times.

Wide Variety of Functions, including complex functions facilitated by low power dissipation (particularly in MECL 10H and MECL 10K series). A basic MECL 10K gate consumes less than 8 mW in on–chip power in some complex functions.

Wide Performance Flexibility due to differential amplifier design which permits MECL circuits to be used as linear as well as digital circuits.

Transmission Line Drive Capability is afforded by the open emitter outputs of MECL devices. No "Line Drivers" are listed in MECL families, because *every* device is a line driver.

Wire–ORing reduces the number of logic devices required in a design by producing additional OR gate functions with only an interconnection.

Twisted Pair Drive Capability permits MECL circuits to drive twisted—pair transmission lines as long as 1000 feet.

Wire—Wrap Capability is possible with the MECL 10K family because of the slow rise and fall time characteristic of the circuits.

Open Emitter–Follower Outputs are used for MECL outputs to simplify signal line drive. The outputs match any line impedance and the absence of internal pulldown resistors saves power.

Input Pulldown Resistors of approximately 50 k Ω permit unused inputs to remain unconnected for easier circuit board layout.

MECL APPLICATIONS

Motorola's MECL product lines are designed for a wide range of systems needs. Within the computer market, MECL 10K is used in systems ranging from special purpose peripheral controllers to large mainframe computers. Big growth areas in this market include disk and communication channel controllers for larger systems and high performance minicomputers.



The industrial market primarily uses MECL for high performance test systems such as IC or PC board testers. However, the high bandwidths of MECL 10H, MECL 10K, MECL III, and MC12,000 are required for many frequency synthesizer systems using high speed phase lock loop networks. MECL has continued to grow in the industrial market through complex medical electronic products and high performance process control systems.

BASIC CONSIDERATIONS FOR HIGH-SPEED LOGIC DESIGN

High-speed operation involves only four considerations that differ significantly from operation at low and medium speeds:

- 1. Time delays through interconnect wiring, which may have been ignored in medium–speed systems, become highly important at state–of–the–art speeds.
- 2. The possibility of distorted waveforms due to reflections on signal lines increases with edge speed.
- 3. The possibility of "crosstalk" between adjacent signal leads is proportionately increased in high-speed systems.
- 4. Electrical noise generation and pick-up are more detrimental at higher speeds.

In general, these four characteristics are speed— and frequency—dependent, and are virtually independent of the type of logic employed. The merit of a particular logic family is measured by how well it compensates for these deleterious effects in system applications.


The interconnect—wiring time delays can be reduced only by reducing the length of the interconnecting lines. At logic speeds of two nanoseconds, an equivalent "gate delay" is introduced by every foot of interconnecting wiring. Obviously, for functions interconnected within a single monolithic chip, the time delays of signals travelling from one function to another are insignificant. But for a great many externally interconnected parts, this can soon add up to an appreciable delay time. Hence, the greater the number of functions per chip, the higher the system speed. MECL circuits, particularly those of the MECL 10K and MECL 10H Series are designed with a propensity toward complex functions to enhance overall system speed.

Waveform distortion due to line reflections also becomes troublesome principally at state-of-the-art speeds. At slow and medium speeds, reflections on interconnecting lines are not usually a serious problem. At higher speeds, however, line lengths can approach the wavelength of the signal and improperly terminated lines can result in reflections that will cause false triggering (see Figure 3 and Figure 4). The solution, as in RF technology, is to employ "transmission-line" practices and properly terminate each signal line with its characteristic impedance at the end of its run. The low-impedance, emitter-follower outputs of MECL circuits facilitate transmission-line practices without upsetting the voltage levels of the system.

The increased affinity for crosstalk in high–speed circuits is the result of very steep leading and trailing edges (fast rise and fall times) of the high–speed signal. These steep wavefronts are rich in harmonics that couple readily to adjacent circuits. In the design of MECL 10K and MECL 10H, the rise and fall times have been deliberately slowed. This reduces the affinity for crosstalk without compromising other important performance parameters.

From the above, it is evident that the MECL logic line is not simply capable of operating at high speed, but has been specifically designed to reduce the problems that are normally associated with high–speed operation.









Figure 3 — UNTERMINATED TRANSMISSION LINE (No Ground Plane Used)






Figure 4 — PROPERLY TERMINATED TRANSMISSION LINE (Ground Plane Added)






Figure 5 — MECL 10K GATE STRUCTURE AND SWITCHING BEHAVIOR

CIRCUIT DESCRIPTION

The typical MECL 10K circuit, Figure 5, consists of a differential-amplifier input circuit, a temperature and voltage compensated bias network, and emitter-follower outputs to restore do levels and provide buffering for transmission line driving. High fan-out operation is possible because of the high input impedance of the differential amplifier input and the low output impedance of the emitter follower outputs. Power-supply noise is virtually eliminated by the nearly constant current drain of the differential amplifier, even during the transition period. Basic gate design provides for simultaneous output of both the OR function and its complement, the NOR function. The design of the MECL 10H gate is unchanged, with two exceptions. The bias network has been replaced with a voltage regulator, and the differential amplifier source resistor has been replaced with a constant current source. (See section 2 for additional MECL 10H information.)

Power–Supply Connections — Any of the power supply levels, V_{TT} , V_{CC} , or V_{EE} may be used as ground; however, the use of the V_{CC} node as ground results in best noise immunity. In such a case: $V_{CC} = 0$, $V_{TT} = -2.0$ V, $V_{EE} = -5.2$ V.

System Logic Specifications — The output logic swing of 0.85 V, as shown by the typical transfer characteristics curve, varies from a LOW state of $V_{OL} = -1.75$ V to a HIGH state of $V_{OH} = -0.9$ V with respect to ground.

Positive logic is used when reference is made to logical "0's" or "1's." Then

"0" =
$$-1.75 \text{ V} = \text{LOW}$$

typical
"1" = $-0.9 \text{ V} = \text{HIGH}$

Circuit Operation — Beginning with all logic inputs LOW (nominal -1.75 V), assume that Q1 through Q4 are cut off because their P–N base–emitter junctions are not conducting, and the forward–biased Q5 is conducting. Under these conditions, with the base of Q5 held at -1.29 V by the VBB network, its emitter will be one diode drop (0.8 V) more negative than its base, or -2.09 V. (The 0.8 V differential is a characteristic of this P–N junction.) The base–to–emitter differential across Q1 — Q4 is then the difference between the common emitter voltage (-2.09 V) and the LOW logic level (-1.75 V) or 0.34 V. This is less than the threshold voltage of Q1 through Q4 so that these transistors will remain cut off.

When any one (or all) of the logic inputs are shifted upward from the –1.75 V LOW state to the –0.9 V HIGH state, the base voltage of that transistor increases beyond the threshold point and the transistor turns on. When this happens, the voltage at the common–emitter point rises from –2.09 V to –1.7 (one diode drop below the –0.9 V base voltage of the input transistor), and since the base voltage of the fixed–bias transistor (Q5) is held at –1.29 V, the base–emitter voltage Q5 cannot sustain conduction. Hence, this transistor is cut off.

This action is reversible, so that when the input signal(s) return to the LOW state, Q1-Q4 are again turned off and Q5 again becomes forward biased. The collector voltages resulting from the switching action of Q1-Q4 and Q5 are transferred through the output emitter-follower to the output terminal. Note that the differential action of the switching transistors (one section being off when the other is on) furnishes simultaneous complementary signals at the output. This action also maintains constant power supply current drain.

DEFINITIONS OF LETTER SYMBOLS AND ABBREVIATIONS

| | DEFINITIONS OF LETTER SYMI | SOLS AND | ABBREVIATIONS |
|-----------------|---|---------------------|--|
| Current: | | | |
| ICC | Total power supply current drawn from the positive supply by a MECL unit under test. | V _{CC1} | Most positive power supply voltage (output 'devices). (Usually ground for MECL devices.) |
| ICBO | Leakage current from input transistor on MECL devices without pulldown resistors when test voltage is applied. | V _{CC2} | Most positive power supply voltage (current switches and bias driver). (Usually ground for MECL devices.) |
| ICCH | Current drain from V _{CC} power supply with all inputs at logic HIGH level. | VEE | Most negative power supply voltage for a circuit (usually -5.2 V for MECL devices). |
| ICCL | Current drain from V _{CC} power supply with all inputs at logic LOW level. | VF | Input voltage for measuring \ensuremath{IF} on TTL interface circuits. |
| ΙΕ | Total power supply current drawn from a MECL test unit by the negative power supply. | VIH VIH max | Input logic HIGH voltage level (nominal value). Maximum HIGH level input voltage: The most |
| lF | Forward diode current drawn from an input of a saturated logic-to-MECL translator when that input is at 0.4V. | | positive (least negative) value of high–level input voltage, for which operation of the logic element within specification limits is guaranteed. |
| lin | Current into the input of the test unit when a | V_{IHA} | Input logic HIGH threshold voltage level. |
| | maximum logic HIGH (V_{IHmax}) is applied at that input. | VIHA min | Minimum input logic HIGH level (threshold) voltage for which performance is specified. |
| INH | HIGH level input current into a node with a specified HIGH level ($V_{IH\ max}$) logic voltage applied to that node. (Same as I_{in} for positive logic.) | VIH min | Minimum HIGH level input voltage: The least positive (most negative) value of HIGH level input voltage for which operation of the logic element within specification limits is guaranteed. |
| INL | LOW level input current, into a node with a | VIL | Input logic LOW voltage level (nominal value). |
| | specified LOW level (V _{IL min}) logic voltage applied to that node. | V _{IL max} | Maximum LOW level input voltage: The most positive (least negative) value of LOW level input |
| Ι <u>L</u> | Load current that is drawn from a MECL circuit output when measuring the output HIGH level | | voltage for which operation of the logic element within specification limits is guaranteed. |
| | voltage. | V_{ILA} | Input logic LOW threshold voltage level. |
| ЮН | HIGH level output current: the current flowing into the output, at a specified HIGH level output voltage. | VILA max | Maximum input logic LOW level (threshold) voltage for which performance is specified. |
| lOL | LOW level output current: the current flowing into the output, at a specified LOW level output voltage. | VIL min | Minimum LOW level input voltage: The least positive (most negative) value of LOW level input voltage for which operation of the logic element within specification limits is guaranteed. |
| los | Output short circuit current. | V _{in} | Input voltage (to a circuit or device). |
| lout | Output current (from a device or circuit, under such conditions mentioned in context). | v_{max} | Maximum (most positive) supply voltage, permitted under a specified set of conditions. |
| lR | Reverse current drawn from a transistor input of a test unit when VEE is applied to that input. | VOH | Output logic HIGH voltage level: The voltage level at an output terminal for a specified output |
| lR' | Reverse current leakage into an input of a saturated logic MECL/PECL translator when that | | current, with the specified conditions applied to establish a HIGH level at the output. |
| | input is at V _{CC} . | V_{OHA} | Output logic HIGH threshold voltage level. |
| ISC | Short-circuit current drawn from a translator saturating output when that output is at ground | VOHA min | Minimum output HIGH threshold voltage level for which performance is specified. |
| Voltage: | potential. | VOH max | Maximum output HIGH or high-level voltage for given inputs. |
| V _{BB} | Reference bias supply voltage. | VOH min | Minimum output HIGH or high–level voltage for given inputs. |
| VBE | Base-to-emitter voltage drop of a transistor at specified collector and base currents. | VOL | Output logic LOW voltage level: The voltage level at the output terminal for a specified output |
| VCB | Collector-to-base voltage drop of a transistor at specified collector and base currents. | | current, with the specified conditions applied to establish a LOW level at the output. |
| VCC | General term for the most positive power supply | VOLA | Output logic LOW threshold voltage level. |
| | voltage to a MECL device (usually ground, except for translator and interface circuits). | VOLA max | Maximum output LOW threshold voltage level for which performance is specified. |

Voltage (cont.):

Maximum output LOW level voltage for given VOI max

VOL min

Minimum output LOW level voltage for given inputs.

Line load-resistor terminating voltage for outputs VTT

from a MECL device.

Time Parameters:

Waveform rise time (LOW to HIGH), 10% to 90%. t+

or 20% to 80%, as specified.

Waveform fall time (HIGH to LOW), 90% to 10%,

or 80% to 20%, as specified.

Same as t+ tr

Same as ttf

Propagation Delay, see Figure 12 on page 1-13.

t-+ Propagation Delay, see Figure 12 on page 1-13.

Propagation delay, input to output from the 50% tpd

point of the input waveform at pin x (falling edge noted by - or rising edge noted by +) to the 50% t_{x±y±}

point of the output waveform at pin v (falling edge

noted by - or rising edge noted by +). (Cf Figure 12 on page 1-13.)

 t_{X+} Output waveform rise time as measured from 10% to 90% or 20% to 80% points on waveform (whichever is specified) at pin x with input

conditions as specified. Output waveform fall time as measured from 90% t_{x-}

to 10% or 80% to 20% points on waveform (whichever is specified) at pin x, with input

conditions as specified.

Toggle frequency of a flip-flop or counter device. fToa

Shift rate for a shift register. fshift

Read Mode (Memories)

Chip Select Access Time tACS t_{RCS} Chip Select Recovery Time

Address Access Time tΑΑ

Write Mode (Memories)

Write Pulse Width tw

Data Setup Time Prior to Write twsp

Data Hold Time After Write DHW

Address hold time after write **tWHA**

Chip select setup time prior to write twscs Chip select hold time after write twncs

Address setup time prior to write

tws Write disable time Write recovery time twR

Temperature:

twsa

Maximum temperature at which device may be Tsta

stored without damage or performance

degradation.

Junction (or die) temperature of an integrated T.I

circuit device.

Ambient (environment) temperature existing in T_A

the immediate vicinity of an integrated circuit

device package.

Thermal resistance of an IC package, junction to θ JA

 θ .IC Thermal resistance of an IC package, junction to

case.

lfpm Linear feet per minute.

Thermal resistance of an IC package, case to θ CA

ambient.

Miscellaneous:

Signal generator inputs to a test circuit. ea

TPin Test point at input of unit under test.

TPout Test point at output of unit under test.

D.U.T. Device under test.

Cin Input capacitance.

Cout Output capacitance.

Zout Output impedance.

The total dc power applied to a device, not PD

including any power delivered from the device to

a load.

Rı Load Resistance.

Terminating (load) resistor. Rт

An input pull-down resistor (i.e., connected to the R_{p}

most negative voltage).

P.U.T. Pin under test.



MECL POSITIVE AND NEGATIVE LOGIC

INTRODUCTION

The increasing popularity and use of emitter coupled logic has created a dilemma for some logic designers. Saturated logic families such as TTL have traditionally been designed with the NAND function as the basic logic function, however, the basic ECL logic function is the NOR function (positive logic). Therefore, the designer may either design ECL systems with positive logic using the NOR, or design with

negative logic using the NAND. Which is the more convenient? On the one hand the designer is familiar with positive logic levels and definitions, and on the other hand, he is familiar with implementing systems using NAND functions. Perhaps a presentation of the basic definitions and characteristics of positive and negative logic will clarify the situation and eliminate misunderstanding.




Figure 6 — Basic MECL Gate Circuit and Logic Function In Positive and Negative Nomenclature.

Circuit diagrams external to Motorola products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information in this Application Note has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.

1

Binary logic must have two states to represent the binary 1 and 0. With ECL the typical states are a high level of -0.9 volts and a low level of -1.7 volts. Two choices are possible then to represent the binary 1 and 0. Positive logic defines the 1 or "true" state as the most positive voltage level, whereas negative logic defines the most negative voltage level as the 1 or "true" state. Because of the difference in definition of states, the basic ECL gate is a NOR function in positive logic and is a NAND function in negative logic.

Figure 6 more clearly shows the above comparison of functions. Table 1 lists the output voltage level as a function of input voltage levels of the MECL gate circuit shown. Table 2 translates the voltage levels into the appropriate negative logic levels which show the function to be $C = \overline{A} \bullet \overline{B}$; that is, the

circuit performs the NAND function. Table 3 translates the equivalent positive logic function into $C = \overline{A + B}$, the NOR function.

Similar comparisons could be made for other positive logic functions. As an example, the positive OR function translates to the negative AND function. Figure 7 shows a comparison of several common logic functions.

Any function available in a logic family may be expressed in terms of positive or negative logic, bearing in mind the definition of logic levels. The choice of logic definition, as previously stated, is dependent on the designer. Motorola provides both positive and negative logic symbols on data sheets for the popular MECL 10,000 logic series.

Figure 7 — Comparative Positive and Negative Logic Functions.

| | | POSITIVE LOGIC | | | | | |
|--------|------|----------------|-----|------|------|-------|-------|
| INPUTS | | | | | | | |
| А | В | AND | OR | NAND | NOR | EXOR | COIN* |
| LO | LO | LO | LO | н | HI | LO | н |
| LO | HI | LO | н | HI | LO | HI | LO |
| HI | LO | LO | HI | HI | LO | HI | LO |
| н | н | н | HI | LO | LO | LO | н |
| Α | В | OR | AND | NOR | NAND | COIN* | EXOR |
| INF | PUTS | 40 | | 8 | 4004 | 200 | |
| | | NEGATIVE LOGIC | | | | | |

^{*}Coincidence

SUMMARY

Conversion from one logic form to another or the use of a particular logic form need not be a complicated process. If the designer uses the logic form with which he is familiar and bears in mind the previously mentioned definition of levels, problems arising from definition of logic functions should be minimized.

REFERENCE

Y. Chu, Digital Computer Design Fundamentals New York, McGraw-Hill, 1962 1

SECTION II — TECHNICAL DATA

GENERAL CHARACTERISTICS AND SPECIFICATIONS

(See pages 1–6 through 1–7 for definitions of symbols and abbreviations.)

In subsequent sections of this Data Book, the important MECL parameters are identified and characterized, and complete data provided for each of the functions. To make this data as useful as possible, and to avoid a great deal of repetition, the data that is common to all functional blocks in a line is not repeated on each individual sheet. Rather, these common characteristics, as well as the application information that applies to each family, are discussed in this section.

In general, the common characteristics of major importance are:

Maximum Ratings, including both dc and ac characteristics and temperature limits;

Transfer Characteristics, which define logic levels and switching thresholds:

DC Parameters, such as output levels, threshold levels, and forcing functions.

AC Parameters, such as propagation delays, rise and fall times and other time dependent characteristics.

In addition, this section will discuss general layout and design guides that will help the designer in building and testing systems with MECL circuits.

LETTER SYMBOLS AND ABBREVIATIONS

Throughout this section, and in the subsequent data sheets, letter symbols and abbreviations will be used in discussing electrical characteristics and specifications. The symbols used in this book, and their definitions, are listed on the preceding pages.

MAXIMUM RATINGS

The limit parameters beyond which the life of the devices may be impaired are given in Table 4. In addition, Table 5 provides certain limits which, if exceeded, will not damage the devices, but could degrade the performance below that of the guaranteed specifications.

Table 4 — LIMITS BEYOND WHICH DEVICE LIFE MAY BE IMPAIRED

| Characteristic | Symbol | Unit | MECL 10H | MECL 10K | MECL III |
|--------------------------------------|------------------|------|-------------|-------------|-------------|
| Power Supply | VEE | Vdc | -8.0 to 0 | -8.0 to 0 | -8.0 to 0 |
| Input Voltage (V _{CC} = 0) | V _{in} | Vdc | 0 to VEE | 0 to VEE | 0 to VEE |
| Output Source Current Continuous | lout | mAdc | 50 | 50 | 40 |
| Output Source Current Surge | lout | mAdc | 100 | 100 | _ |
| Storage Temperature | T _{stg} | °C | -65 to +150 | -65 to +150 | -65 to +150 |
| Junction Temperature Ceramic Package | TJ | °C | 165 | 165 | 165 |
| Junction Temperature Plastic Package | TJ | °C | 140 | 140 | 140 |

NOTES: 1. Maximum T,I may be exceeded (≤ 250°C) for short periods of time (≤ 240 hours) without significant reduction in device life.

- 2. Except MC1670 which has a maximum junction temperature = 145°C.
- For long term (≥ 10 yrs.) max T_J of 110°C required. Max T_J may be exceeded (≤ 175°C) for short periods of time (≤ 240 hours) without significant reduction in device life.

Table 5 — LIMITS BEYOND WHICH PERFORMANCE MAY BE DEGRADED

| Characteristics | Symbol | Unit | MECL 10H | MECL 10K | MECL III |
|---|--------|------|------------------|------------------|------------------|
| Operating Temperature Range Commercial | TA | °C | 0 to +75 | −30 to +85 | -30 to +85 |
| Supply Voltage (V _{CC} = 0) | VEE | Vdc | -4.94 to -5.46 | -4.68 to -5.72 | -4.68 to -5.72 |
| Output Drive Commercial | | Ω | 50 Ω to –2.0 Vdc | 50 Ω to -2.0 Vdc | 50 Ω to -2.0 Vdc |

NOTES: 1. With airflow ≥ 500 lfpm.

- 2. Functionality only. Data sheet limits are specified for $-5.2~\text{V} \pm 0.010~\text{V}$.
- 3. Except MC1648 which has an internal output pulldown resistor.
- 4. Functional and Data sheet limits
- 5. MC10137 has a guaranteed supply voltage of -5.2 V to -5.72 V @ -30°C.

MECL TRANSFER CURVES and SPECIFICATION TEST POINTS

Figure 8 - MECL 10K





Figure 9 - MECL 10H



MECL TRANSFER CURVES

For MECL logic gates, the dual (complementary) outputs must be represented by two transfer curves: one to describe the OR switching action and one to describe the NOR switching action. Typical transfer curves and associated data for the MECL 10K/10H family are shown in Figure 8 and Figure 9, respectively.

It is not necessary to measure transfer curves at all points of the curves. To guarantee correct operation it is sufficient merely to measure two sets of min/max logic level parameters.

The first set is obtained for 10K by applying test voltages, VIL min and VIH max (sequentially) to the gate inputs, and measuring the OR and NOR output levels to make sure they arebetween VOLmax and VOLmin, and VOHmax and VOHmin specifications.

The second set of logic level parameters relates to the switching thresholds. This set of data is distinguished by an "A" in symbol subscripts. A test voltage, V_{ILA max}, is applied to the gate and the NOR and OR outputs are measured to see that they are above the V_{OHA min} and below the V_{OLA max} levels, respectively. Similar checks are made using the test input voltage V_{IHA min}.

The result of these specifications insures that:


- (a) The switching threshold (≈ VBB) falls within the darkest rectangle; i.e. switching does not begin outside this rectangle;
 - (b) Quiescent logic levels fall in the lightest shaded ranges;
 - (c) Guaranteed noise immunity is met.

As shown in Figure 10, MECL 10K outputs rise with increasing ambient temperature. All circuits in each family have the same worst-case output level specifications

regardless of power dissipation or junction temperature differences to reduce loss of noise margin due to thermal differences

All of these specifications assume -5.2 V power supply operation. Operation at other power-supply voltages is possible, but will result in further transfer curve changes. Table 6 gives rate of change of output voltages as a function of power supply.

Figure 10 — TYPICAL TRANSFER CHARACTERISTICS AS A FUNCTION OF TEMPERATURE (MECL 10K)



INPUT VOLTAGE (VOLTS)

Table 6 — TYPICAL LEVEL CHANGE RATES / 1V

| Voltage | MECL 10H | MECL 10K | MECL III |
|------------------------------------|----------|----------|----------|
| Δν _{ΟΗ/} Δν _{ΕΕ} | 0.008 | 0.016 | 0.033 |
| ΔV _{OL} /ΔV _{EE} | 0.020 | 0.250 | 0.270 |
| Δν _{ΒΒ} /Δν _{ΕΕ} | 0.010 | 0.148 | 0.140 |

1

NOISE MARGIN

"Noise margin" is a measure of logic circuit's resistance to undesired switching. MECL noise margin is defined in terms of the specification points surrounding the switching threshold. The critical parameters of interest here are those designated with the "A" subscript (VOHA min, VOLA max, VIHA min, VILA max) in the transfer characteristic curves. MECL 10H is specified and tested with:

VILA max = VIL max

Guaranteed noise margin (NM) is defined as follows:

To see how noise margin is computed, assume a MECL gate drives a similar MECL gate, Figure 11.

At a gate input (point B) equal to V_{ILA max}, MECL gate #2 can begin to enter the shaded transition region.

This is a "worst case" condition, since the V_{OLA} $_{\rm max}$ specification point guarantees that no device can enter the transition region before an input equal to $_{\rm VILA}$ $_{\rm max}$ is reached. Clearly then, $_{\rm VILA}$ $_{\rm max}$ is one critical point for noise margin computation, since it is the edge of the transition region.

To find the other critical voltage, consider the output from MECL gate #1 (point A). What is the most positive value possible for this voltage (considering worst case specifications)? From Figure 11 it can be observed that the VOLA max specification insures that the LOW state OR output from gate #1 can be no greater than VOLA max.

Note that $V_{OLA\ max}$ is more negative than $V_{ILA\ max}$. Thus, with $V_{OLA\ max}$ at the input to gate #2, the transition region is not yet reached. (The input voltage to gate #2 is still to the left of $V_{ILA\ max}$ on the transfer curve.)

In order to ever run the chance of switching gate #2, we

would need an additional voltage, to move the input from V_{OLA} max to V_{ILA} max. This constitutes the "safety factor" known as noise margin. It can be calculated as the magnitude of the difference between the two specification voltages, or for the MECL 10K levels shown:


Analogous results are obtained when considering the "NOR" transfer data.

Note that these noise margins are absolute worst case conditions. The lessor of the two noise margins is that for the HIGH state, 125 mV. This then, constitutes the guaranteed margin against signal undershoot, and power or thermal disturbances.

As shown in the table, typical noise margins are usually better than guaranteed — by about 75 mV. For MECL 10H the "noise margin" is 150 mV for NM low and NM high. (See Section 3 for details.)

Noise margin is a dc specification that can be calculated, since it is defined by specification points tabulated on MECL data sheets. However, by itself, this specification does not give a complete picture regarding the noise immunity of a system built with a particular set of circuits. Overall system noise immunity involves not only noise—margin specifications, but also other circuit—related factors that determine how difficult it is to apply a noise signal of sufficient magnitude and duration to cause the circuit to propagate a false logic state. In general, then, noise immunity involves line impedances, circuit output impedances, and propagation delay in addition to noise—margin specifications. This subject to discussed in greater detail in the MECL System Design Handbook, HB205.


Figure 11 - MECL Noise Margin Data



Specification Points for Determining Noise Margin

$$A$$
 B 2 C

AC OR SWITCHING PARAMETERS




*VOHA min = VOH min, VOLA max = VOL max, VIHA min = VIH min and VILA max = VIL max for MECL 10H.

Noise Margin Computations

| Family | Guaranteed Worst-Case dc Noise Margin (V) | Typical dc Noise Margin (V) | | |
|----------|--|-----------------------------------|--|--|
| MECL 10H | 0.150 | 0.270 | | |
| MECL 10K | 0.125 | 0.210 | | |
| MECL III | 0.115 | 0.200 | | |

Time-dependent specifications are those that define the effects of the circuit on a specified input signal, as it travels through the circuit. They include the time delay involved in changing the output level from one logic state to another. In addition, they include the time required for the output of a circuit to respond to the input signal, designated as propagation delay, MECL waveform and propagation delay terminologies are depicted in Figure 12. Specific rise, fall, and propagation delay times are given on the data sheet for each specific functional block, but like the transfer characteristics, ac parameters are temperature and voltage dependent. Typical variations for MECL 10K are given in the curves of Figure 13 through Figure 16.

Figure 12 - TYPICAL LOGIC WAVEFORMS



MECL III Rise and Fall Times


 $T+=T_{R}$

T-= TF

MECL 10K and MECL 10H Rise and Fall Times

MECL Propagation Delay

50%








Figure 15 — TYPICAL FALL TIME (90% to 10%) versus TEMPERATURE AND SUPPLY VOLTAGE (MECL 10K)





Figure 16 — TYPICAL FALL TIME (10% to 90%) versus TEMPERATURE AND SUPPLY VOLTAGE (MECL 10K)




1

SETUP AND HOLD TIMES

Setup and hold times are two ac parameters which can easily be confused unless clearly defined. For MECL logic devices, t_{Setup} is the minimum time (50% – 50%) before the positive transition of the clock pulse (C) that information must be present at the Data input (D) to insure proper operation of the device. The t_{hold} is defined similarly as the minimum time after the positive transition of the clock pulse (C) that the information must remain unchanged at the Data input (D) to insure proper operation. Setup and hold waveforms for logic devices are shown in Figure 17.

Figure 17 — SETUP AND HOLD WAVEFORMS
FOR MECL LOGIC DEVICES



TESTING MECL 10H, MECL 10K AND MECL III

To obtain results correlating with Motorola circuit specifications certain test techniques must be used. A schematic of a typical gate test circuit is shown in Figure 18. This test circuit is the standard ac test configuration for most MECL devices. (Exceptions are shown with device specification.)

A solid ground plane is used in the test setup, and capacitors bypass V_{CC1} , V_{CC2} , and V_{EE} pins to ground. All power leads and signal leads are kept as short as possible.

The sampling scope interface runs directly to the 50-ohm inputs of Channel A and B via 50-ohm coaxial cable. Equal-length coaxial cables must be used between the test set and the A and B scope inputs. A 50-ohm coax cable such as RG58/U or RG188A/U, is recommended.

Interconnect fittings should be 50–ohm GR, BNC, Sealectro Conhex, or equivalent. Wire length should be < $\frac{1}{4}$ inch from TP_{in} to input pin and TP_{out} to output pin.


The pulse generator must be capable of 2.0 ns rise and

fall times for MECL 10K and 1.5 ns for MECL 10H and MECL III. In addition, the generator voltage must have an offset to give MECL signal swings of $\approx \pm 400$ mV about a threshold of $\approx +0.7$ V when V_{CC} = +2.0 and V_{EE} = -3.2 V for ac testing of logic devices.

The power supplies are shifted +2.0 V, so that the device under test has only one resistor value to load into the precision 50–ohm input impedance of the sampling oscilloscope. Use of this technique yields a close correlation between Motorola and customer testing. Unused outputs are loaded with a 50–ohm resistor (100–ohm for MC105XX devices) to ground. The positive supply (VCC) should be decoupled from the test board by RF type 25 μF capacitors to ground. The VCC pins are bypassed to ground with 0.1 μF , as is the VEE pin.

Additional information on testing MECL 10K and understanding data sheets is found in Application Note AN701 and the MECL System Design Handbook, HB205.

Figure 18 — MECL LOGIC SWITCHING TIME TEST SETUP



1

SECTION III — OPERATIONAL DATA

POWER SUPPLY CONSIDERATIONS

MECL circuits are characterized with the V_{CC} point at ground potential and the V_{EE} point at -5.2 V. While this MECL convention is not necessarily mandatory, it does result in maximum noise immunity. This is so because any noise induced on the V_{EE} line is applied to the circuit as a common–mode signal which is rejected by the differential action of the MECL input circuit. Noise induced into the V_{CC} line is not cancelled out in this fashion. Hence, a good system ground at the V_{CC} bus is required for best noise immunity. Also, MECL 10H circuits may be operated with V_{EE} at -4.5 V with a negligible loss of noise immunity.

Power supply regulation which will achieve 10% regulation or better at the device level is recommended. The -5.2 V power supply potential will result in best circuit speed. Other values for VEE may be used. A more negative voltage will increase noise margins at a cost of increased power dissipation. A less negative voltage will have just the opposite effect. (Noise margins and performance specifications of MECL 10H are unaffected by variations in VEE because of the internal voltage regulation.)

On logic cards, a ground plane or ground bus system should be used. A bus system should be wide enough to prevent significant voltage drops between supply and device and to produce a low source inductance.

Although little power supply noise is generated by MECL logic, power supply bypass capacitors are recommended to handle switching currents caused by stray capacitance and asymmetric circuit loading. A parallel combination of a 1.0 μF and a 100 pF capacitor at the power entrance to the board, and a 0.01 μF low–inductance capacitor between ground and the -5.2 V line every four to six packages, are recommended.

Most MECL 10H, MECL 10K and MECL III circuits have two V_{CC} leads. V_{CC1} supplies current to the output transistors and V_{CC2} is connected to the circuit logic transistors. The separate V_{CC} pins reduce cross–coupling between individual circuits within a package when the outputs are driving heavy loads. Circuits with large drive capability, similar to the MC10110, have two V_{CC1} pins. All V_{CC} pins should be connected to the ground plane or ground bus as close to the package as possible.

For further discussion of MECL power supply considerations to be made in system designing, see MECL System Design Handbook, HB205.

POWER DISSIPATION

The power dissipation of MECL functional blocks is specified on their respective data sheets. This specification does not include power dissipated in the output devices due to output termination. The omission of internal output pulldown resistors permits the use of external terminations designed to yield best system performance. To obtain total operating power dissipation of a particular functional block in a system, the dissipation of the output transistor, under load, must be added to the circuit power dissipation.

Table 7 lists the power dissipation in the output transistors plus that in the external terminating resistors, for the more

commonly used termination values and circuit configurations. To obtain true package power dissipation, one output-transistor power-dissipation value must be added to the specified package power dissipation for each external termination resistor used in conjunction with that package. To obtain system power dissipation, the stated dissipation in the external terminating resistors must be added as well. Unused outputs draw no power and may be ignored.

Table 7 — AVERAGE POWER DISSIPATION IN OUTPUT CIRCUIT WITH EXTERNAL TERMINATING RESISTORS

| Terminating Resistor Value | Output Transistor Power Dissipation (mW) | Terminating Resistor Power Dissipation (mW) |
|---|--|---|
| 150 ohms to -2.0 Vdc | 5.0 | 4.3 |
| 100 ohms to -2.0 Vdc | 7.5 | 6.5 |
| 75 ohms to -2.0 Vdc | 10 | 8.7 |
| 50 ohms to -2.0 Vdc | 15 | 13 |
| 2.0 k ohms to VEE | 2.5 | 7.7 |
| 1.0 k ohm to VEE | 4.9 | 15.4 |
| 680 ohms to VEE | 7.2 | 22.6 |
| 510 ohms to VEE | 9.7 | 30.2 |
| 270 ohms to VEE | 18.3 | 57.2 |
| 82 ohms to V _{CC} and 130 ohms to V _{EE} | 15 | 140 |

LOADING CHARACTERISTICS

The differential input to MECL circuits offers several advantages. Its common-mode-rejection feature offers immunity against power-supply noise injection, and its relatively high input impedance makes it possible for any circuit to drive a relatively large number of inputs without deterioration of the guaranteed noise margin. Hence, dc fanout with MECL circuits does not normally present a design problem.

Graphs showing typical output voltage levels as a function of load current for MECL 10H, MECL 10K and MECL III shown in Figure 19. These graphs can be used to determine the actual output voltages for loads exceeding normal operation.


While dc loading causes a change in output voltage levels, thereby tending to affect noise margins, ac loading increases the capacitances associated with the circuit and, therefore, affects circuit speed, primarily rise and fall times.


MECL circuits typically have a 7 ohm output impedance and a relatively unaffected by capacitive loading on a positive—going output signal. However, the negative—going edge is dependent on the output pulldown or termination resistor. Loading close to a MECL output pin will cause an additional propagation delay of 0.1 ns per fanout load with a 50 ohm resistor to –2.0 Vdc or 270 ohms to –5.2 Vdc. A 100

ohm resistor to -2.0 Vdc or 510 ohms to -5.2 Vdc results in an additional 0.2 ns propagation delay per fanout load.

Terminated transmission line signal interconnections are used for best system performance. The propagation delay and rise time of a driving gate are affected very little by capacitance loading along a matched parallel–terminated transmission line. However, the delay and characteristic impedance of the transmission line itself are affected by the distributed capacitance. Signal propagation down the line will be increased by a factor, $\sqrt{1 + C_{\rm d}/C_{\rm o}}$. Here $C_{\rm o}$ is the normal intrinsic

Figure 19 — OUTPUT VOLTAGE LEVELS versus DC LOADING





capacitance, and C_d is the distributed capacitance due to loading and stubs off the line.

Maximum allowable stub lengths for loading off of a MECL 10K transmission line vary with the line impedance. For example, with Z_0 = 50 ohms, maximum stub length would be 4.5 inches (1.8 in. for MECL III). But when Z_0 = 100 ohms, the maximum allowable stub length is decreased to 2.8 inches (1.0 in. for MECL III).

The input loading capacitance of a MECL 10H and MECL 10K gate is about 2.9 pF and 3.3 pF for MECL III. To allow for the IC connector or solder connection and a short stub length, 5 to 7 pF is commonly used in loading calculations.

UNUSED MECL INPUTS

The input impedance of a differential amplifier, as used in the typical MECL input circuit, is very high when the applied signal level is low. Under low—signal conditions, therefore, any leakage to the input capacitance of the gate could cause a gradual buildup of voltage on the input lead, thereby adversely affecting the switching characteristics at low repetition rates.

All single–ended input MECL logic circuits contain input pulldown resistors between the input transistor bases and VEE. As a result, unused inputs may be left unconnected (the resistor provides a sink for ICBO leakage currents, and inputs are held sufficiently negative that circuits will not trigger due to noise coupled into such inputs). Input pulldown resistor values are typically 50 k Ω and are not to be used as pulldown resistors for preceding open–emitter outputs.

Some MECL devices do not have input pulldowns. Examples are the differential line receivers. If a single differential receiver within a package is unused, one input of that receiver must be tied to the VBB pin provided, and the other input goes to VEE or is left open.

MECL circuits do not operate properly when inputs are connected to V_{CC} for a HIGH logic level. Proper design practice is to set a HIGH level about –0.9 volts below V_{CC} with a resistor divider, a diode drop, or an unused gate output.



SECTION IV — SYSTEM DESIGN CONSIDERATIONS

THERMAL MANAGEMENT

Circuit performance and long-term circuit reliability are affected by die temperature. Normally, both are improved by keeping the IC junction temperatures low.

Electrical power dissipated in any integrated circuit is a source of heat. This heat source increases the temperature of the die relative to some reference point, normally the ambient temperature of 25°C in still air. The temperature increase, then, depends on the amount of power dissipated in the circuit and on the net thermal resistance between the heat source and the reference point.

The temperature at the junction is a function of the packaging and mounting system's ability to remove heat generated in the circuit - from the junction region to the ambient environment. The basic formula (a) for converting power dissipation to estimated junction temperature is:

$$T_{,J} = T_{A} + P_{D}(\overline{\theta}_{,JC} + \overline{\theta}_{CA}) \tag{1}$$

or

$$T_{,J} = T_{A} + P_{D}(\overline{\theta}_{,JA}) \tag{2}$$

where

maximum junction temperature ΤJ TΑ maximum ambient temperature PD calculated maximum power dissipation including effects of external loads (see Power Dissipation in section III).

бјС average thermal resistance, junction to case $\overline{\theta}$ CA average thermal resistance, case to ambient average thermal resistance, junction to ΘJA

ambient

This Motorola recommended formula has been approved by RADC and DESC for calculating a "practical" maximum operating junction temperature for MIL-M-38510 (JAN) MECL 10K devices

Only two terms on the right side of equation (1) can be varied by the user — the ambient temperature, and the device case-to-ambient thermal resistance, $\overline{\theta}_{CA}$. (To some extent the device power dissipation can be also controlled, but under recommended use the VFF supply and loading dictate a fixed power dissipation.) Both system air flow and the package mounting technique affect the $\overline{\theta}_{\mbox{\footnotesize{CA}}}$ thermal resistance term. $\overline{\theta}_{JC}$ is essentially independent of air flow and external mounting method, but is sensitive to package material, die bonding method, and die area.

Table 8 — THERMAL RESISTANCE VALUES FOR STANDARD MECL I/C PACKAGES

| | Thermal Resistance in Still Air | | | | | | | | | |
|---------------------|--------------------------------------|----------|-------------|--------------|------------|------------|-------|-------|---------|---------|
| Package Description | | | | | | θJA θJC | | | | |
| No. | No. Body Body Die Die Area Flag Area | | | | | (°C/\ | Vatt) | (°C/\ | Vatt) | |
| Leads | Style | Material | WxL | Bond | (Sq. Mils) | (Sq. Mils) | Avg. | Max. | Avg. | Max. |
| 8 | DIL | EPOXY | 1/4"×3/8" | EPOXY | 2496 | 8100 | 102 | 133 | 50 | 80 |
| 8 | DIL | ALUMINA | 1/4″×3/8″ | SILVER/GLASS | 2496 | N/A | 140 | 182 | 35 | 56 |
| 14 | DIL | EPOXY | 1/4"×3/4" | EPOXY | 4096 | 6400 | 84 | 109 | 38 | 61 |
| 14 | DIL | ALUMINA | 1/4″×3/4″ | SILVER/GLASS | 4096 | N/A | 100 | 130 | 25 | 40 |
| 16 | DIL | EPOXY | 1/4"×3/4" | EPOXY | 4096 | 12100 | 70 | 91 | 34 | 54 |
| 16 | DIL | ALUMINA | 1/4"×3/4" | SILVER/GLASS | 4096 | N/A | 100 | 130 | 25 | 40 |
| 20 | PLCC | EPOXY | 0.35"×0.35" | EPOXY | 4096 | 14,400 | 74 | 82 | N/A (6) | N/A (6) |
| 24 | DIL (4) | EPOXY | 1/2"×1-1/4" | EPOXY | 8192 | 22500 | 67 | 87 | 31 | 50 |
| 24 | DIL (5) | ALUMINA | 1/2″×1–1/4″ | SILVER/GLASS | 8192 | N/A | 50 | 65 | 10 | 16 |
| 28 | PLCC | EPOXY | 0.45"×0.45" | EPOXY | 7134 | 28,900 | 65 | 68 | N/A (6) | N/A (6) |

NOTES:

- 1. All plastic packages use copper lead frames ceramic packages use alloy 42 frames.
- 2. Body style DIL is "Dual-In-Line."
- 3. Standard Mounting Methods:
 - a. Dual-In-Line In Socket or P/C board with no contact between bottom of package and socket or P/C board.
 - b. PLCC packages solder attached to traces on 2.24" × 2.24" × 0.062" FR4 type glass epoxy board with 1 oz./S.F. copper (solder coated)
- mounted to tester with 3 leads of 24 gauge copper wire.
- 4. Case Outline 649
- 5. Case Outline 623

$$6.\theta_{JC} = \theta_{JA} - \left(\frac{T_C - T_A}{P_D}\right)$$

 T_C = Case Temperature (determined by thermocouple)

For applications where the case is held at essentially a fixed temperature by mounting on a large or temperature–controlled heatsink, the estimated junction temperature is calculated by:

$$T_{J} = T_{C} + P_{D}(\overline{\theta}_{JC}) \tag{3}$$

where T_C = maximum case temperature and the other parameters are as previously defined.

The maximum and average thermal resistance values for standard MECL IC packages are given in Table 8. In , this basic data is converted into graphs showing the maximum power dissipation allowable at various ambient temperatures (still air) for circuits mounted in the different packages, taking into account the maximum permissible operating junction temperature for long term life (≥ 100,000 hours for ceramic packages).

AIR FLOW

The effect of air flow over the packages on $\overline{\theta}_{JA}$ (due to a decrease in $\overline{\theta}_{CA}$) is illustrated in the graphs of Figure 20 through Figure 22. This air flow reduces the thermal resistance of the package, therefore permitting a corresponding increase in power dissipation without exceeding the maximum permissible operating junction temperature.

As an example of the use of the information above, the maximum junction temperature for a 16 lead ceramic dual-in-line packaged MECL 10K quad OR/NOR gate (MC10101L) loaded with four 50 ohm loads can be calculated. Maximum total power dissipation (including 4 output loads) for this quad gate is 195 mW. Assume for this thermal study that air flow is 500 linear feet per minute. From Figure 23, $\theta_{\rm JA}$ is 50°C/W. With TA (air flow temperature at the device) equal to 25°C. the following maximum junction temperature results:

$$T_J = P_D(\overline{\theta}_{JA}) + T_A$$


 $T_{.J} = (0.195 \text{ W}) (50^{\circ}\text{C/W}) + 25^{\circ}\text{C} = 34.8^{\circ}\text{C}$

Under the above operating conditions, the MECL 10K quad gate has its junction elevated above ambient temperature by only 9.8°C.

Éven though different device types mounted on a printed circuit board may each have different power dissipations, all will have the same input and output levels provided that each is subject to identical air flow and the same ambient air temperature. This eases design, since the only change in levels between devices is due to the increase in ambient temperatures as the air passes over the devices, or differences in ambient temperature between two devices.

1

Figure 20 —AMBIENT TEMPERATURE DERATING CURVES (CERAMIC DUAL-IN-LINE PACKAGE)



1-19

Figure 21 —AMBIENT TEMPERATURE DERATING CURVES (PLASTIC DUAL-IN-LINE PACKAGE)




Figure 22 — AMBIENT TEMPERATURE DERATING CURVES (PLCC PACKAGE)




Figure 23 — AIRFLOW versus THERMAL RESISTANCE (CERAMIC DUAL-IN-LINE PACKAGE)




Figure 24 — AIRFLOW versus THERMAL RESISTANCE (PLASTIC DUAL-IN-LINE PACKAGE)




Figure 25 — AIRFLOW versus THERMAL RESISTANCE (PLCC PACKAGE)




Table 9 — THERMAL GRADIENT OF JUNCTION TEMPERATURE (16-Pin MECL Dual-In-Line Package)

| Power Dissipation (mW) | Junction Temperature Gradient (°C/Package) |
|------------------------|---|
| 200 | 0.4 |
| 250 | 0.5 |
| 300 | 0.63 |
| 400 | 0.88 |

Devices mounted on 0.062" PC board with Z axis spacing 0.5". Air flow is 500 lfpm along the Z axis.

The majority of MECL 10H, MECL 10K, and MECL III users employ some form of air—flow cooling. As air passes over each device on a printed circuit board, it absorbs heat from each package. This heat gradient from the first package to the last package is a function of the air flow rate and individual package dissipations. Table 9 provides gradient data at power levels of 200 mW, 250 mW, 300 mW, and 400 mW with an air flow rate of 500 lfpm. These figures show the proportionate

increase in the junction temperature of each dual-in-line package as the air passes over each device. For higher rates of air flow the change in junction temperature from package to package down the airstream will be lower due to greater cooling.

OPTIMIZING THE LONG TERM RELIABILITY OF PLASTIC PACKAGES

Todays plastic integrated circuit packages are as reliable as ceramic packages under most environmental conditions. However when the ultimate in system reliability is required, thermal management must be considered as a prime system design goal.

Modern plastic package assembly technology utilizes gold wire bonded to aluminum bonding pads throughout the electronics industry. When exposed to high temperatures for protracted periods of time an intermetallic compound can form in the bond area resulting in high impedance contacts and degradation of device performance. Since the formation of intermetallic compounds is directly related to device junction temperature, it is incumbent on the designer to determine that the device junction temperatures are consistent with system reliability goals.

Predicting Bond Failure Time:

Based on the results of almost ten (10) years of +125°C operating life testing, a special arrhenius equation has been developed to show the relationship between junction temperature and reliability.

(1) T =
$$(6.376 \times 10^{-9})e \left[\frac{11554.267}{273.15 + T_J} \right]$$

Where: T Time in hours to 0.1% bond failure (1 failure per 1,000 bonds).

= Device junction temperature, °C.

And:

(2)
$$T_{IJ} = T_A + P_D \theta J_A = T_A + \Delta T_{IJ}$$

Where:T,1 = Device junction temperature, °C.

Ambient temperature, °C.

Device power dissipation in watts.

 θJ_A Device thermal resistance, junction to air,

 $\Delta T_{.1}$ = Increase in junction temperature due to on-chip power dissipation.


Table 10 shows the relationship between junction temperature, and continuous operating time to 0.1% bond failure, (1 failure per 1,000 bonds).

Table 10 — DEVICE JUNCTION TEMPERATURE versus TIME TO 0.1% BOND FAILURES

| Junction | | |
|----------------|-------------|-------------|
| Temperature °C | Time, Hours | Time, Years |
| 80 | 1,032,200 | 117.8 |
| 90 | 419,300 | 47.9 |
| 100 | 178,700 | 20.4 |
| 110 | 79,600 | 9.4 |
| 120 | 37,000 | 4.2 |
| 130 | 17,800 | 2.0 |
| 140 | 8,900 | 1.0 |

Table 10 is graphically illustrated in Figure 26 which shows that the reliability for plastic and ceramic devices are the same until elevated junction temperatures induces intermetallic failures in plastic devices. Early and mid-life failure rates of plastic devices are not effected by this intermetallic mechanism.

Figure 26. FAILURE RATE versus TIME JUNCTION TEMPERATURE



MECL Junction Temperatures:

Power levels have been calculated for a number of MECL 10K and MECL 10H devices in 20 pin plastic leaded chip carriers and translated to the resulting increase of junction temperature ($\Delta T_{.I}$) for still air and moving air at 500 LFPM using equation 2 and are shown in Table 11.

Table 11 — INCREASE IN JUNCTION TEMPERATURE DUE TO I/C POWER DISSIPATION. 20 PIN PLASTIC LEADED CHIP CARRIER

| MECL 10K | | ΔT _J , °C | MECL 10H | | ΔT _J , °C |
|--------------------|----------------------|----------------------|-----------------------------------|----------------------|----------------------|
| Device | ∆T _J , °C | 500 LFPM | Device | ∆T _J , °C | 500 LFPM |
| Type | Still Air | Air | Туре | Still Air | Air |
| MC10101 | 21.8 | 14.1 | MC10H016 | 48.0 | 30.0 |
| MC10102 | 17.6 | 11.4 | MC10H100 | 16.6 | 10.8 |
| MC10103 | 17.6 | 11.4 | MC10H101 | 22.1 | 14.5 |
| MC10104 | 20.8 | 13.4 | MC10H102 | 18.0 | 11.8 |
| MC10105 | 17.2 | 11.2 | MC10H103 | 18.0 | 11.8 |
| MC10106 | 13.0 19.8 | 8.4 12.8 | MC10H104 | 21.0 | 13.5 11.7 |
| MC10107 MC10109 | 11.7 | 7.7 | MC10H105 MC10H106 | 17.8 13.2 | 8.7 |
| MC10109 MC10110 | 24.7 | 16.1 | MC10H100 | 20.0 | 12.9 |
| MC10111 | 24.7 | 16.1 | MC10H109 | 11.9 | 7.8 |
| MC10113 | 22.2 | 14.3 | MC10H113 | 22.8 | 14.8 |
| MC10114 | 22.6 | 14.6 | MC10H115 | 16.7 | 10.9 |
| MC10115 | 16.7 | 10.9 | MC10H116 | 17.8 | 11.7 |
| MC10116 | 17.2 | 11.1 | MC10H117 | 16.7 | 11.0 |
| MC10117 | 16.2 | 10.5 | MC10H121 | 13.9 | 9.1 |
| MC10121 | 13.5 | 8.5 | MC10H123 | 23.1 | 15.0 |
| MC10123 | 37.6 42.9 | 24.0 27.3 | MC10H124 MC10H125 | 44.2 | 28.4 |
| MC10124 MC10125 | 42.9 | 27.3 | MC10H125 MC10H130 | 28.2 | 18.2 |
| MC10131 | 26.9 | 17.1 | MC10H135 | 33.2 | 21.4 |
| MC10133 | 34.4 | 21.9 | MC10H136 | 61.7 | 38.5 |
| MC10134 | 27.0 | 17.2 | MC10H141 | 44.3 | 28.0 |
| MC10135 | 31.9 | 20.3 | MC10H145 | 59.4 | 36.9 |
| MC10136 | 52.3 | 32.6 | MC10H158 | 25.3 | 16.4 |
| MC10138 | 37.0 | 23.2 | MC10H159 | 27.3 | 17.7 |
| MC10141 | 42.7 | 26.7 | MC10H160 | 32.1 | 20.5 |
| MC10153 | 34.4 | 21.9 | MC10H161 | 41.5 | 26.7 |
| MC10158 | 23.9 25.8 | 15.2 16.4 | MC10H162 MC10H164 | 41.5 31.9 | 26.7 20.6 |
| MC10159 MC10160 | 32.0 | 20.4 | MC10H165 | 56.3 | 35.8 |
| MC10161 | 40.7 | 26.0 | MC10H166 | 44.4 | 28.3 |
| MC10162 | 40.7 | 26.0 | MC10H171 | 41.9 | 26.9 |
| MC10164 | 31.3 | 20.1 | MC10H172 | 41.9 | 26.9 |
| MC10165 | 53.7 | 33.6 | MC10H173 | 32.6 | 21.1 |
| MC10166 | 43.5 | 27.6 | MC10H174 | 32.5 | 21.0 |
| MC10168 | 34.4 | 21.9 | MC10H175 | 45.9 | 29.6 |
| MC10170 | 29.9 | 18.9 | MC10H176 | 50.9 | 32.3 |
| MC10171 | 41.1 | 26.2 | MC10H179 | 35.0 | 22.6 |
| MC10172 MC10173 | 41.1 30.5 | 26.2 19.3 | MC10H180 MC10H181 ⁴ | 42.4 64.4 | 27.2 38.6 |
| MC10173 | 31.9 | 20.5 | MC10H186 | 50.2 | 31.8 |
| MC10175 | 43.7 | 27.6 | MC10H188 | 25.8 | 16.7 |
| MC10176 | 49.6 | 31.3 | MC10H189 | 25.8 | 16.7 |
| MC10178 | 38.1 | 23.9 | MC10H209 | 18.9 | 12.5 |
| MC10186 | 49.6 | 31.1 | MC10H210 | 25.0 | 16.4 |
| MC10188 | 25.4 | 16.4 | MC10H211 | 25.0 | 16.4 |
| MC10189 | 24.6 | 15.9 | MC10H330 ⁴ | 65.8 | 36.1 |
| MC10192 | 67.0 | 43.0 | MC10H332 | 52.2 | 33.5 |
| MC10195 MC10197 | 46.7 27.7 | 29.9 17.7 | MC10H334 MC10H350 | 77.8 | 49.3 |
| MC10197 MC10198 | 21.2 | 17.7 | MC10H350 MC10H351 | 27.2 | 18.1 |
| MC10198 MC10210 | 24.5 | 16.0 | MC10H351 | 27.2 | 18.1 |
| MC10211 | 24.6 | 16.0 | MC10H424 | 37.7 | 24.3 |
| MC10212 | 24.3 | 15.8 | | | |
| MC10216 | 24.1 | 15.6 | | | |
| MC10231 | 30.6 | 19.5 | | | |
| | | | | | |



(1) All ECL outputs are loaded with a 50 Ω resistor and assumed operating at 50%

duty cycle.

(2) ΔΤ, for ECL to TTL translators are excluded since the supply current to the TTL

 (a) Δη το Cock in the transition are exclude since the supply current to the transition is dependent on frequency, duty cycle and loading.
 (3) Thermal Resistance (θ_{JA}) measured with PLCC packages solder attached to traces on 2.24" x 2.24" x 0.062" FR4 type glass epoxy board with 1 oz./sq. ft. copper (solder-coated) mounted to tester with 3 leads of 24 gauge copper wire.
(4) 28 lead PLCC.

Case Example:

After the desired system failure rate has been established for failure mechanisms other than intermetallics, each plastic device in the system should be evaluated for maximum junction temperature using Table 11. Knowing the maximum junction temperature refer to Table 10 or Equation 1 to determine the continuous operating time required to 0.1% bond failures due to intermetallic formation. At this time, system reliability departs from the desired value as indicated in Figure 26.

To illustrate, assume that system ambient air temperature is 55°C (an accepted industry standard for evaluating system failure rates). Reference is made to Table 11 to determine the maximum junction temperature for each device for still air and transverse air flow of 500 LFPM.

Adding the 55°C ambient to the highest, ΔTJ listed, 77.8°C (for the MC10H334 with no air flow), gives a maximum junction temperature of 132.8°C. Reference to Table 10 indicates a departure from the desired failure rate after about 2 years of constant exposure to this junction temperature. If 500 LFPM of air flow is utilized, maximum junction temperature for this device is reduced to 104.3°C for which Table 10 indicates an increased failure rate in about 15 years.

Air flow is one method of thermal management which should be considered for system longevity. Other commonly used methods include heat sinks for higher powered devices, refrigerated air flow and lower density board stuffing.

The material presented here emphasizes the need to consider thermal management as an integral part of system design and also the tools to determine if the management methods being considered are adequate to produce the desired system reliability.

THERMAL EFFECTS ON NOISE MARGIN

The data sheet dc specifications for standard MECL 10K and MECL III devices are given for an operating temperature range from –30°C to +85°C (0° to +75°C for MECL 10H and memories). These values are based on having an airflow of 500 lfpm over socket or P/C board mounted packages with no special heatsinking (i.e., dual-in-line package mounted on lead seating plane with no contact between bottom of package and socket or P/C board and flat package mounted with bottom in direct contact with non-metalized area of P/C board).

The designer may want to use MECL devices under conditions other than those given above. The majority of the low–power device types may be used without air and with higher $\overline{\theta}_{JA}$. However, the designer must bear in mind that junction temperatures will be higher for higher $\overline{\theta}_{JA}$, even though the ambient temperature is the same. Higher junction temperatures will cause logic levels to shift.

As an example, a 300 mW 16 lead dual–in–line ceramic device operated at $\overline{\theta}JA=100^{\circ}C/W$ (in still air) shows a HIGH logic level shift of about 21 mV above the HIGH logic level when operated with 500 lfpm air flow and a $\overline{\theta}JA=50^{\circ}C/W$. (Level shift = $\Delta T_J \times 1.4$ mV/°C).

If logic levels of individual devices shift by different amounts (depending on P_D and θ_{JA}), noise margins are somewhat

reduced. Therefore, the system designer must lay out his system bearing in mind that the mounting procedures to be used should minimize thermal effects on noise margin.

The following sections on package mounting and heatsinking are intended to provide the designer with sufficient information to insure good noise margins and high reliability in MECL system use.

MOUNTING AND HEATSINK SUGGESTIONS


With large high–speed logic systems, the use of multilayer printed circuit boards is recommended to provide both a better ground plane and a good thermal path for heat dissipation. Also, a multilayer board allows the use of microstrip line techniques to provide transmission line interconnections.

Two–sided printed circuit boards may be used where board dimensions and package count are small. If possible, the V_{CC} ground plane should face the bottom of the package to form the thermal conduction plane. If signal lines must be placed on both sides of the board, the V_{EE} plane may be used as the thermal plane, and at the same time may be used as a pseudo ground plane. The pseudo ground plane becomes the ac ground reference under the signal lines placed on the same side as the V_{CC} ground plane (now on the opposite side of the board from the packages), thus maintaining a microstrip signal line environment.

Two-ounce copper P/C board is recommended for thermal conduction and mechanical strength. Also, mounting holes for low power devices may be countersunk to allow the package bottom to contact the heat plane. This technique used along with thermal paste will provide good thermal conduction.

Printed channeling is a useful technique for conduction of heat away from the packages when the devices are soldered into a printed circuit board. As illustrated in Figure 27, this heat dissipation method could also serve as VEE voltage distribution or as a ground bus. The channels should terminate into channel strips at each side or the rear of a plug—in type printed circuit board. The heat can then be removed from the circuit board, or board slide rack, by means of wipers that come into thermal contact with the edge channels.


Figure 27 — CHANNEL/WIPER HEATSINKING ON DOUBLE LAYER BOARD





For operating some of the higher power device types* in 16 lead dual–in–line packages in still air, requiring $\bar{\theta}_{JA}$ < 100°C/W, a suitable heatsink is the IERC LIC–214A2WCB shown in Figure 28. This sink reduces the still air $\bar{\theta}_{JA}$ to around 55°C/W. By mounting this heatsink directly on a copper ground plane (using silicone paste) and passing 500 lfpm air over the packages, $\bar{\theta}_{JA}$ is reduced to approximately 35°C/W, permitting use at higher ambient temperatures than +85°C (+75°C for MECL 10H memories) or in lowering T, J for improved reliability.

Figure 28 — MECL HIGH-POWER DUAL-IN-LINE PACKAGE MOUNTING METHOD



It should be noted that the use of a heatsink on the top surface of the dual–in–line package is not very effective in lowering the $\bar{\theta}_{JA}$. This is due to the location of the die near the bottom surface of the package. Also, very little (< 10%) of the internal heat is withdrawn through the package leads due to the isolation from the ceramic by the solder glass seals and the limited heat conduction from the die through 1.0 to 1.5 mil aluminum bonding wires.

INTERFACING MECL TO SLOWER LOGIC TYPES

MECL circuits are interfaceable with most other logic forms. For MECL/TTL/DTL interfaces, when MECL is operated at the recommended –5.2 volts and TTL/DTL at +5.0 V supply, currently available translator circuits, such as the MC10124 and MC10125, may be used.

For systems where a dual supply (–5.2 V and +5 V) is not practical, the MC10H350 includes four single supply MECL to TTL translators, or a discrete component translator can be designed. For details, see MECL System Design Handbook (HB205). Such circuits can easily be made fast enough for any available TTL.

MECL also interfaces readily with MOS. With CMOS operating at +5 V, any of the MECL to TTL translators works very well.

Specific circuitry for use in interfacing MECL families to other logic types is given in detail in the MECL System Design Handbook.

Complex MECL 10K devices are presently available for interfacing MECL with MOS logic, MOS memories, TTL three—state circuits, and IBM bus logic levels. See Application Note AN–720 for additional interfacing information.

CIRCUIT INTERCONNECTIONS

Though not necessarily essential, the use of multilayer printed circuit boards offers a number of advantages in the development of high–speed logic cards. Not only do multilayer boards achieve a much higher package density, interconnecting leads are kept shorter, thus minimizing propagation delay between packages. This is particularly beneficial with MECL III which has relatively fast (1 ns) rise and fall times. Moreover, the unbroken ground planes made possible with multilayer boards permit much more precise control of transmission line impedances when these are used for interconnecting purposes. Thus multilayer boards are recommended for MECL III layouts and are justified when operating MECL 10H and MECL 10K at top circuit speed, when high–density package is a requirement, or when transmission line interconnects are used.

Point-to-point back-plane wiring without matched line terminations may be employed for MECL interconnections if line runs are kept short. At MECL 10K speeds, this applies to line runs up to 6 inches, for MECL 10H and MECL III up to 1 inch (Maximum open wire lengths for less than 100 mV undershoot). But, because of the open-emitter outputs of MECL 10H, MECL 10K and MECL III circuits, pull-down resistors are always required. Several ways of connecting such pull-down resistors are shown in Figure 29 through Figure 31.

Resistor values for the connection in Figure 29 may range from 270 ohms to $k\Omega$ depending on power and load requirements. (See MECL System Design Handbook.) Power may be saved by connecting pull—down resistors in the range of 50 ohms to 150 ohms, to –2.0 Vdc, as shown in Figure 30. Use of a series damping resistor, Figure 31, will extend permissible lengths of unmatched—impedance interconnections, with some loss of edge speed.

With proper choice of the series damping resistor, line lengths can be extended to any length,** while limiting overshoot and undershoot to a predetermined amount. Damping resistors usually range in value from 10 ohms to 100 ohms, depending on the line length, fanout, and line impedance, the open emitter–follower outputs of MECL 10H, MECL III and MECL 10K give the system designer all possible line driving options.

One major advantage of MECL over saturated logic is its capability for driving matched–impedance transmission lines. Use of transmission lines retains signal integrity over long distances. The MECL 10H and MECL 10K emitter–follower output transistors will drive a 50–ohm transmission line terminated to –2.0 Vdc. This is the equivalent current load of 22 mA in the HIGH logic state and 6 mA in the LOW state.



^{* 10129, 10136, 10}H136, and 10137, Max PD > 800 mW.

^{**} Limited only by line attenuation and band-width characteristics.

Parallel termination of transmission lines can be done in two ways. One, as shown in Figure 32, uses a single resistor whose value is equal to the impedance (Z_0) of the line. A terminating voltage (V_TT) of -2.0 Vdc must be supplied to the terminating resistor.

Another method of parallel termination uses a pair of resistors, R1 and R2. Figure 33 illustrates this method. The following two equations are used to calculate the values of R1 and R2:


$$R1 = 1.6 Z_0$$

 $R2 = 2.6 Z_0$

Another popular approach is the series—terminated transmission line (see Figure 32 and Figure 33). This differs from parallel termination in that only one—half the logic swing spropagated through the lines. The logic swing doubles at the end of the transmission line due to reflection on an open line, again establishing a full logic swing.



PULL-DOWN RESISTOR TECHNIQUES



To maintain clean wave fronts, the input impedance of the driven gate must be much greater than the characteristic impedance of the transmission line. This condition is satisfied by MECL circuits which have high impedance inputs. Using the appropriate terminating resistor (Rs) at point A (Figure 34), the reflections in the transmission line will be terminated.

Figure 32 — PARALLEL TERMINATED LINE




Figure 33 — PARALLEL TERMINATION — THEVENIN EQUIVALENT





Figure 34 — SERIES TERMINATED LINE



The advantages of series termination include ease of driving multiple series-terminated lines, low power consumption, and low cross talk between adjacent lines. The disadvantage of this system is that loads may not be distributed along the transmission line due to the one-half logic swing present at intermediate points.

For board—to—board interconnections, coaxial cable may be used for signal conductors. The termination techniques just discussed also apply when using coax. Coaxial cable has the advantages of good noise immunity and low attenuation at high frequencies.

Twisted pair lines are one of the most popular methods of interconnecting cards or panels. The complementary outputs of any MECL function may be connected to one end of the twisted pair line, and any MECL differential line receiver to the other as shown in the example, Figure 35. R_T is used to terminate the twisted pair line. The 1 to 1.5 V common—mode noise rejection of the line receiver ignores common—mode cross talk, permitting multiple twisted pair lines to be tied into cables. MECL signals may be sent very long distances (> 1000 feet) on twisted pair, although line attenuation will limit bandwidth, degrading edge speeds when long line runs are made.

If timing is critical, parallel signals paths (shown in Figure 36) should be used when fanout to several cards is required. This will eliminate distortion caused by long stub lengths off a signal path.

Wire-wrapped connections can be used with MECL 10K. For MECL III and MECL 10H, the fast edge speeds (1 ns) create a mismatch at the wire-wrap connections which can cause reflections, thus reducing noise immunity. The mismatch occurs also with MECL 10K, but the distance

between the wire—wrap connections and the end of the line is generally short enough so the reflections cause no problem.

Series damping resistors may be used with wire–wrapped lines to extend permissible backplane wiring lengths. Twisted pair lines may be used for even longer distances across large wire–wrapped cards. The twisted pair gives a more defined characteristic impedance (than a single wire), and can be connected either single–ended, or differentially using a line receiver.

The recommended wire—wrapped circuit cards have a ground plane on one side and a voltage plane on the other side to insure a good ground and a stable voltage source for the circuits. In addition, the ground plane near the wire—wrapped lines lowers the impedance of those lines and facilitates terminating the line. Finally, the ground plane serves to minimize cross talk between parallel paths in the signal lines. Point—to—point wire routing is recommended because cross talk will be minimized and line lengths will be shortest. Commercial wire—wrap boards designed for MECL 10K are available from several vendors.

Figure 35 — TWISTED PAIR LINE DRIVER/RECEIVER






Figure 36 — PARALLEL FANOUT TECHNIQUES



Microstrip and Stripline

Microstrip and stripline techniques are used with printed circuit boards to form transmission lines. Microstrip consists of a constant—width conductor on one side of a circuit board, with a ground plane on the other side (shown in Figure 37). The characteristic impedance is determined by the width and thickness of the conductor, the thickness of the circuit board, and the dielectric constant of the circuit board material.

Figure 37 — PC INTERCONNECTION LINES FOR USE WITH MECL



1

Stripline is used with multilayer circuit boards as shown in Figure 37. Stripline consists of a constant–width conductor between two ground planes.

Refer to MECL System Design Handbook for a full discussion of the properties and use of these.

CLOCK DISTRIBUTION

Clock distribution can be a system problem. At MECL 10K speeds, either coaxial cable or twisted pair line (using the MC10101 and MC10115) can be used to distribute clock signals throughout a system. Clock line lengths should be controlled and matched when timing could be critical. Once the clocking signals arrive on card, a tree distribution should be used for large—fanouts at high frequency. An example of the application of the technique is shown in Figure 38.


Because of the very high clock rates encountered in MECL III systems, rules for clocking are more rigorous than in slower systems.

The following guidelines should be followed for best results:

A. On-card Synchronous Clock Distribution via Transmission Line

- 1. Use the NOR output in developing clock chains or trees. Do not mix OR and NOR outputs in the chain.
 - 2. Use balanced fanouts on the clock drivers.
- 3. Overshoot can be reduced by using two parallel drive lines in place of one drive line with twice the lumped load.

Figure 38 — 64 FANOUT CLOCK DISTRIBUTION (PROPER TERMINATION REQUIRED)



- 4. To minimize clock skewing problems on synchronous sections of the system, line delays should be matched to within 1 ns.
- 5. Parallel drive gates should be used when clocking repetition rates are high, or when high capacitance loads occur. The bandwidth of a MECL III gate may be extended by paralleling both halves of a dual gate. Approximately 40 or 50 MHz bandwidth can be gained by paralleling two or three clock driver gates.
- 6. Fanout limits should be applied to clock distribution drivers. Four to six loads should be the maximum load per driver for best high speed performance. Avoid large lumped loads at the end of lines greater than 3 inches. A lumped load, if used, should be four or fewer loads.
- 7. For wire–OR (emitter dotting), two-way lines (busses) are recommended. To produce such lines, both ends of a transmission line are terminated with 100-ohm impedance. This method should be used when wire–OR connections exceed 1 inch apart on a drive line.

B. Off-Card Clock Distribution

1. The OR/NOR outputs of an MC1660 may be used to drive into twisted pair lines or into flat, fixed–impedance ribbon cable. At the far end of the twisted pair on MC1692 differential line receiver is used. The line should be terminated as shown in Figure 35. This method not only provides high speed, board–to–board clock distribution, but also provides system noise margin advantages. Since the line receiver operates independently of the VBB reference voltage (differential inputs) the noise margin from board to board is also independent of temperature differentials.

LOGIC SHORTCUTS

MECL circuitry offers several logic design conveniences. Among these are:

- 1. Wire-OR (can be produced by wiring MECL output emitters together outside packages).
- Complementary Logic Outputs (both OR and NOR are brought out to package pins in most cases).


An example of the use of these two features to reduce gate and package count is shown in Figure 39.

The connection shown saves several gate circuits over performing the same functions with non–ECL type logic. Also, the logic functions in Figure 39 are all accomplished with one gate propagation delay time for best system speed. Wire–ORing permits direct connections of MECL circuits to busses. (MECL System Design Handbook and Application Note AN–726).

Propagation delay is increased approximately 50 ps per wire—OR connection. In general, wire—OR should be limited to 6 MECL outputs to maintain a proper LOW logic level. The MC10123 is an exception to this rule because it has a special VOL level that allows very high fanout on a bus or wire—OR line. The use of a single output pull—down resistor is recommended per wire—OR, to economize on power dissipation. However, two pull—down resistors per wired—OR can improve fall times and be used for double termination of busses.

Wire–OR should be done between gates in a package or nearby packages to avoid spikes due to line propagation delay. This does not apply to bus lines which activate only one driver at a time.

Figure 39 — USE OF WIRE-OR AND COMPLEMENTARY OUTPUTS



SYSTEM CONSIDERATIONS — A SUMMARY OF RECOMMENDATIONS

| | MECL 10H | MECL 10K | MECL III |
|--|---|---|---|
| Power Supply Regulation | ±5% (1) | 10% (2) | 10% (2) |
| On-Card Temperature Gradient | 20°C | Less Than 25°C | Less Than 25°C |
| Maximum Non-Transmission Line Length (No Damping Resistor) | 1″ | 8" | 1″ |
| Unused Inputs | Leave Open (3) | Leave Open (3) | Leave Open (3) |
| PC Board | Multilayer | Standard 2–Sided or Multilayer | Multilayer |
| Cooling Requirements | 500 Ifpm Air | 500 Ifpm Air | 500 lfpm Air |
| Bus Connection Capability | Yes (Wire-OR) | Yes (Wire-OR) | Yes (Wire-OR) |
| Maximum Twisted Pair Length (Differential Drive) | Limited By Cable Response Only, Usually >1000′ | Limited by Cable Response Only, Usually >1000' | Limited by Cable Response Only, Usually >1000' |
| The Ground Plane to Occupy Percent Area of Card | >75% | >50% | >75% |
| Wire Wrap may be used | Not Recommended | Yes | Not Recommended |
| Compatible with MECL 10,000 | Yes | | Yes |

⁽¹⁾ All dc and ac parameters guaranteed for V_{EE} = -5.2 V ±5%. (2) At the devices (functional only). (3) Except special functions without input pull-down resistors.

APPLICATIONS ASSISTANCE FORM

In the event that you have any questions or concerns about the performance of any Motorola device listed in this catalog, please contact your local Motorola sales office or the Motorola Help line for assistance. If further information is required, you can request direct factory assistance.

Please fill out as much of the form as is possible if you are contacting Motorola for assistance or are sending devices back to Motorola for analysis. Your information can greatly improve the accuracy of analysis and can dramatically improve the correlation response and resolution time.

Items 4 thru 8 of the following form contain important questions that can be invaluable in analyzing application or device problems. It can be used as a self-help diagnostic guideline or for a baseline of information gathering to begin a dialog with Motorola representatives.

| • | | | | |
|----------|------------|-----------------|-----------------|------------|
| MOTOROLA | Device Cor | relation/Compon | ant Analysis Ra | auget Form |

| | Please fill out entire form and return with devices to MOTOROLA INC., R&QA DEPT., 2501 S. Price Rd., Chandler, AZ 85248. Name of Person Requesting Correlation: |
|----|--|
| ٠, | Name of Person Requesting Correlation: Phone No: Job Title: Company: |
| 2) | Alternate Contact: Phone/Position: |
| 3) | Device Type (user part number): |
| 4) | Industry Generic Device Type: |
| | # of devices tested/sampled: |
| ĺ | # of devices in question*: |
| | # returned for correlation: |
| | * In the event of 100% failure, does Customer have other date codes of Motorola devices that pass inspection? |
| | Yes No Please specify passing date code(s) if applicable |
| | If none, does customer have viable alternate vendor(s) for device type? |
| | Yes No Alternate vendor's name |
| 6) | Date code(s) and Serial Number(s) of devices returned for correlation — If possible please provide one or two "good" units |
| -, | (Motorola's and/or other vendor) for comparison: |
| 7) | Describe USER process that device(s) are questionable in: |
| | Incoming component inspection {test system = ?}: |
| | Design prototyping: |
| | Board test/burn-in: |
| | Other (please describe): |
| | |
| 8) | Please describe the device correlation operating parameters as completely as possible for device(s) in question: |
| > | Describe <u>all</u> pin conditions (e.g. floating, high, low, under test, stimulated but not under test, whatever), including any input or |
| | output loading conditions (resistors, caps, clamps, driving devices or devices being driven). Potentially critical information includes: |
| | Input waveform timing relationships |
| | Input edge rates |
| | Input Overshoot or Undershoot — Magnitude and Duration |
| | Output Overshoot or Undershoot — Magnitude and Duration |
| > | Photographs, plots or sketches of relevant inputs and outputs with voltages and time divisions clearly identified for all waveforms |
| | are greatly desirable. |
| > | $V_{CC} \ \text{and Ground waveforms} \ \underline{should} \ \underline{be} \ \underline{carefully} \ \underline{described} \ as \ these \ characteristics \ vary \ greatly \ \underline{between} \ \underline{applications} \ \underline{and} \ \underline{test}$ |
| | systems. Dynamic characteristics of Ground and VCC during device switching can dramatically effect input and internal |
| | operating levels. Ground & VCC measurements should be made as physically close to the device in question as possible. |
| > | Are there specific circumstances that seem to make the questionable unit(s) worse? Better? |
| | Temperature |
| | Vcc |
| | Input rise/fall time |
| | Output loading (current/capacitance) |
| | Others |
| > | ATE functional data should include pattern with decoding key and critical parameters such as V _{CC} , input voltages, Func step rate, voltage expected, time to measure. |

MECL Data DL122 — Rev 6

SECTION V — MOTOROLA'S PHASE-LOCKED LOOP

WHERE ARE THE PHASE-LOCKED LOOP ICs?

To better serve our customers, we have moved all of the MECL Phase–Locked Loop ICs to our High Performance Frequency Control Products (Hipercomm) publication. The Hipercomm book (BR1334/D) can be ordered from the Motorola Literature Distribution Center. Additionally, all of the PLL data sheets can be accessed via Internet or through the Motorola *MFax*™ fax–back systems. See a full listing of Motorola's PLLs on page 1–30 of this book.

Motorola SPS World MFax System

Mfax Access:

Email: RMFAX0@email.sps.mot.com

Telephone: TOUCH-TONE (602) 244-6609 or 1-800-774-1848 WWW: http://Design-NET.com → select the Mfax Icon.

A fax of complete, easy-to-use instructions can be obtained with a first-time phone call into the system, entering your FAX number and then, pressing 1.

Motorola SPS World Marketing Internet Server

Motorola SPS's Electronic Data Delivery organization has set up a World Wide Web Server to deliver Motorola SPS's technical data to the global Internet community. Technical data such as the complete Master Selection Guide along with the OEM North American price book are available on the Internet server with full search capabilities. Other data on the server include abstracts of data books, application notes, selector guides, and textbooks. All have easy text search capability. Ordering literature from the Literature Distribution Center is available on line. Other features of Motorola SPS's Internet server include the availability of a searchable press release database, technical training information, with on–line registration capabilities, complete on–line access to the Mfax system for ordering technical literature faxes, an on–line technical support form to send technical questions and receive answers through email, information on product groups, full search capabilities of device models, a listing of the Domestic and International sales offices, and links directly to other Motorola world wide web servers. For more information on Motorola SPS's Internet server you can request BR1307/D from Mfax or LDC.

After accessing the Internet, use the following URL:

http://Design-NET.com

Motorola's Phase–Locked Loop ICs Available in BR1334/D – Hipercomm

| Device | Function | Pins | DIP | SM | Range |
|----------------|---|-------|----------|-----------|--------------|
| Counters | | | | | |
| MC12014 | Counter Control Logic | 16 | P,L | _ | 0 to +75°C |
| Detectors | | | ! | | <u> </u> |
| MC12002 | Analog Mixer | 14 | P,L | - | -30 to +85°C |
| MC12040 | Phase–Frequency Detector | 14,20 | P,L | FN | 0 to +75°C |
| MCH/K12140 | Phase–Frequency Detector | 8 | - | D | -40 to +70°C |
| Multivibrators | | | - | | |
| MC1658 | Voltage Controlled Multivibrator | 16 | P,L | D,FN | -30 to +85°C |
| MC12100 | 200MHz Voltage Controlled Multivibrator | 20 | Р | DW, M, FN | 0 to +75°C |
| MC12101 | 130MHz Voltage Controlled Multivibrator | 20 | Р | DW, M, FN | 0 to +75°C |
| Oscillators | | | | | |
| MC1648 | Voltage Controlled Oscillator | 14 | P,L | D,FN | -30 to +85°C |
| MC12061 | Crystal Oscillator | 16 | P,L | FN | 0 to +75°C |
| MC12147 | Low Power Voltage Controlled Oscillator Buffer | 8 | _ | D, SD | -40 to +85°C |
| MC12148 | Low Power Voltage Controlled Oscillator | 8 | - | D, SD | -40 to +85°C |
| MC12149 | Ultra Low Power Voltage Controlled Oscillator | 8 | - | D, SD | -40 to +85°C |
| Prescalers | | | | | |
| MC12009 | 480MHz ÷5/6 Dual Modulus Prescaler | 16 | P,L | FN | -30 to +85°C |
| MC12011 | 550MHz ÷8/9 Dual Modulus Prescaler | 16 | P,L | FN | -30 to +85°C |
| MC12013 | 550MHz ÷10/11 Dual Modulus Prescaler | 16 | P,L | FN | −30 to +85°C |
| MC12015 | 225MHz ÷32/33 Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12016 | 225MHz ÷P40/41 Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12017 | 225MHz ÷64/65 Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12018 | 520MHz ÷128/129 Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12019 | 225MHz ÷20/21 Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12022A | 1.1GHz +64/65, +128/129 Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12022B | 1.1GHz +64/65, +128/129 Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12022LVA | 1.1GHz +64/65, +128/129 Low Voltage Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12022LVB | 1.1GHz ÷64/65, ÷128/129 Low Voltage Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12022SLA | 1.1GHz +64/65, +128/129 Low Power Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12022SLB | 1.1GHz ÷64/65, ÷128/129 Low Power Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12022TSA | 1.1GHz +64/65, +128/129 Low Power Dual Modulus Prescaler With On-Chip Output Termination | 8 | P | D | -40 to +85°C |
| MC12022TSB | 1.1GHz +64/65, +128/129 Low Power Dual Modulus Prescaler With On–Chip Output Termination | 8 | Р | D | -40 to +85°C |
| MC12022TVA | 1.1GHz +64/65, +128/129 Low Voltage, Low Power Dual Modulus Prescaler With On–Chip Output Termination | 8 | Р | D | -40 to +85°C |
| MC12022TVB | 1.1GHz +64/65, +128/129 Low Voltage, Low Power Dual Modulus Prescaler With On–Chip Output Termination | 8 . | Р | D | -40 to +85°C |

Temperature



Motorola's Phase–Locked Loop ICs Available in BR1334/D – Hipercomm (continued)

| Device | Function | Pins | DIP | SM | Temperature Range |
|------------|---|------|-----|-------|----------------------|
| Prescalers | | | | | |
| MC12023 | 225MHz ÷64 Prescaler | 8 | Р | D | 0 to +70°C |
| MC12025 | 520MHz ÷64/65 Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12026A | 1.1GHz +8/9, ÷16/17 Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12026B | 1.1GHz ÷8/9, ÷16/17 Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12028A | 1.1GHz ÷32/33, ÷64/65 Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12028B | 1.1GHz ÷32/33, ÷64/65 Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12031A | 2.0GHz ÷64/65, ÷128/129 Low Voltage Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12031B | 2.0GHz ÷64/65, ÷128/129 Low Voltage Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12032A | 2.0GHz ÷64/65, ÷128/129 Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12032B | 2.0GHz ÷64/65, ÷128/129 Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12033A | 2.0GHz +32/33, +64/65 Low Voltage Dual Modulus Prescaler | 8 | P | D | -40 to +85°C |
| MC12033B | 2.0GHz ÷32/33, ÷64/65 Low Voltage Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12034A | 2.0GHz ÷32/33, ÷64/65 Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12034B | 2.0GHz ÷32/33, ÷64/65 Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12036A | 1.1GHz +64/65, +128/129 Dual Modulus Prescaler With Stand-By Mode | 8 | Р | D | -40 to +85°C |
| MC12036B | 1.1GHz ÷64/65, ÷128/129 Dual Modulus Prescaler With Stand-By Mode | 8 | Р | D | -40 to +85°C |
| MC12038A | 1.1GHz ÷64/65, +127/128, ÷255/256 Low Power Dual Modulus Prescaler | 8 | Р | D | -40 to +85°C |
| MC12052A | 1.1GHz ÷64/65, ÷128/129 Super Low Power Dual Modulus Prescaler | 8 | - | D, SD | -40 to +85°C |
| MC12053A | 1.1GHz +64/65, +128/129 Super Low Power Dual Modulus Prescaler With Stand–By Mode | 8 | - | D, SD | -40 to +85°C |
| MC12054A | 2.0GHz +64/65, +128/129 Super Low Power Dual Modulus Prescaler | 8 | - | D, SD | -40 to +85°C |
| MC12058 | 1.1GHz +126/128. +254/256 Low Power Dual Modulus Prescaler | 8 | - | D, SD | -40 to +85°C |
| MC12066 | 1.3GHz +64/256 Prescaler | 8 | - | D | -40 to +85°C |
| MC12073 | 1.1GHz +64 Prescaler | 8 | Р | D | 0 to +70°C |
| MC12074 | 1.1GHz +256 Low-Power Prescaler | 8 | Р | D | 0 to +70°C |
| MC12075 | 1.3GHz ÷64 Prescaler | 8 | Р | D | 0 to +85°C |
| MC12076 | 1.3GHz ÷256 Prescaler | 8 | Р | D | 0 to +85°C |
| MC12078 | 1.3GHz +256 Prescaler | 8 | Р | D | 0 to +85°C |
| MC12079 | 2.8GHz +64/128/256 Prescaler | 8 | Р | D | -40 to +85°C |
| MC12080 | 1.1GHz ÷10/20/40/80 Prescaler | 8 | Р | D | -40 to +85°C |
| MC12083 | 1.1GHz +2 Low Power Prescaler With Stand-By Mode | 8 | Р | D . | -40 to +85°C |
| MC12089 | 2.8GHz +64/128 Prescaler | 8 | Р | D | -40 to +85°C |
| MC12090 | 750MHz ÷2 UHF Prescaler (Not Recommended for New Designs) | 16 | P,L | | 0 to +75°C |
| MC12093 | 1.1GHz +2/4/8 Low Power Prescaler With Stand-By Mode | 8 | - | D, SD | -40 to +85°C |
| MC12095 | 2.5GHz +2/4 Low Power Prescaler With Stand-By Mode | 8 | - | D, SD | -40 to +85°C |
| MC12098 | 2.5GHz ÷8192 Prescaler | 8 | - | D | -40 to +85°C |




MOTOROLA

Motorola's Phase–Locked Loop ICs Available in BR1334/D – Hipercomm (continued)

| Device | Function | Pins | DIP | SM | Temperature Range |
|--------------|--|-------|-----|-------|----------------------|
| Synthesizers | | | | | |
| MC12179 | 500-2800MHz Single Channel Frequency Synthesizer | 8 | | D | -40 to +85°C |
| MC12181 | 125–1000MHz Frequency Synthesizer | 16 | - | D | -40 to +85°C |
| MC12202 | 1.1GHz Serial Input Synthesizer | 16,20 | - | D, DT | -40 to +85°C |
| MC12206 | 2.0GHz Serial Input Synthesizer | 16,20 | - | D, DT | -40 to +85°C |
| MC12207 | 2.0GHz Serial Input Synthesizer | 16,20 | - | M, DT | -40 to +85°C |
| MC12210 | 2.5GHz Serial Input Synthesizer | 16,20 | _ | D, DT | -40 to +85°C |





MECL 10H

2

MECL 10H INTEGRATED CIRCUITS

MC10H100 SERIES 0 TO 75°C

| Function | Selection — | (0 to +75°C | ٠, |
|----------|-------------|-------------|----|


| Function | Device | Case |
|-------------------------------------|---------------|------------------------|
| NOR Gate | | |
| | | |
| Quad 2-Input with Strobe | MC10H100 | 620, 648, 775 |
| Quad 2-Input | MC10H102 | 620, 648, 775 |
| Triple 4–3–3 Input | MC10H106 | 620, 648, 775 |
| Dual 3-Input 3-Output | MC10H211 | 620, 648, 775 |
| OR Gate | | |
| Quad 2-Input | MC10H103 | 620, 648, 775 |
| · | MC10H103 | |
| Dual 3-Input 3-Output | MC10H210 | 620, 648, 775 |
| AND Gates | | |
| Quad AND | MC10H104 | 620, 648, 775 |
| Complex Gates | | |
| | | |
| Quad OR/NOR | MC10H101 | 620, 648, 775 |
| Triple 2–3–2 Input OR/NOR | MC10H105 | 620, 648, 775 |
| Triple Exclusive OR/NOR | MC10H107 | 620, 648, 775 |
| Dual 4-5 Input OR/NOR | MC10H109 | 620, 648, 775 |
| Quad Exclusive OR | MC10H113 | 620, 648, 775 |
| Dual 2-Wide OR-AND/OR-AND INVERT | MC10H117 | 620, 648, 775 |
| 4-Wide OR-AND/OR-AND INVERT | MC10H121 | 620, 648, 775 |
| Hex Buffer w/Enable | MC10H188 | 620, 648, 775 |
| Hex Inverter w/Enable | MC10H189 | 620, 648, 775 |
| | 101011100 | 020, 040, 770 |
| Translators | | |
| Quad TTL to MECL | MC10H124 | 620, 648, 775 |
| Quad MECL to TTL | MC10H125 | 620, 648, 775 |
| Quad MECL-to-TTL Translator, Single | | |
| Power Supply (-5.2 V or +5.0 V) | MC10H350 | 620, 648, 775 |
| Quad TTL/NMOS to MECL Translator | MC10H351 | 732, 738, 775 |
| Quad CMOS to MECL Translator | MC10H352 | 732, 738, 775 |
| Quad TTL to MECL, ECL Strobe | MC10H424 | 620, 648, 775 |
| 9-Bit TTL-ECL Translator | MC10H/100H600 | 776 |
| 9-Bit ECL-TTL Translator | MC10H/100H601 | 776 |
| 9-Bit Latch/TTL-ECL Translator | MC10H/100H602 | 776 |
| | MC10H/100H603 | 776 |
| 9-Bit Latch/ECL-TTL Translator | | |
| Registered Hex TTL-ECL Translator | MC10H/100H604 | 776 |
| Registered Hex ECL-TTL Translator | MC10H/100H605 | 776 |
| Registered Hex TTL-PECL Translator | MC10H/100H606 | 776 |
| Registered Hex PECL-TTL Translator | MC10H/100H607 | 776 |
| Receivers | | |
| Quad Line Receiver | MC10H115 | 620, 648, 775 |
| | | , ., |
| Triple Line Receiver | MC10H116 | 620, 648, 751B, 775 |
| <u> </u> | L | |
| Flip-Flop Latches | | |
| Dual D Latch | MC10H130 | 620, 648, 775 |
| Dual D Master Slave Flip-Flop | MC10H131 | 620, 648, 775 |
| Dual J-K Master Slave Flip-Flop | MC10H135 | 620, 648, 775 |
| Hex D Flip-Flop | MC10H176 | 620, 648, 775 |
| Quint Latch | MC10H175 | 620, 648, 775 |
| Hex D Flip-Flop w/Common Reset | MC10H175 | 620, 648, 775 |
| | MICTOFITO | 020, 040, 775 |
| Encoders Decoders | | |
| Binary to 1-8 (Low) | MC10H161 | 620, 648, 775 |
| Binary to 1-8 (High) | MC10H162 | 620, 648, 775 |
| Dual Binary to 1–4 (Low) | MC10H171 | 620, 648, 775 |
| Dual Binary to 1–4 (High) | MC10H171 | 620, 648, 775 |
| | 1 | |
| 8-Input Priority Encoder | MC10H165 | 620, 648, 775 |
| Parity Checker | | |
| 12-Bit Parity Generator/Checker | MC10H160 | 620, 648, 775 |
| | | 1 |

| Function | Device | Case |
|--|------------------------------|--------------------------------|
| Transceivers | | |
| 4-Bit Differential ECL Bus to TTL Bus | | 1 |
| Transceiver | MC10/10H680 | 776 |
| Hex ECL-TTL Transceiver w/Latches | MC10/10H681 | 776 |
| Data Selector Multiplexer | | |
| Quad Bus Driver/Receiver with 2-to-1 | 1404011000 | 750 704 770 |
| Output Multiplexers Quad 2-Input Multiplexers | MC10H330 | 758, 724, 776 |
| (Noninverting) | MC10H158 | 620, 648, 775 |
| Quad 2-Input Multiplexers (Inverting) | MC10H159 | 620, 648, 775 |
| 8-Line Multiplexer Quad 2-Input Multiplexer Latch | MC10H164 MC10H173 | 620, 648, 775 620, 648, 775 |
| Dual 4–1 Multiplexer | MC10H173 | 620, 648, 775 |
| | | |
| Counters | 1104011400 | 000 040 777 |
| Universal Hexadecimal Binary Counter | MC10H136 MC10H016 | 620, 648, 775 620, 648, 775 |
| | MICTORIOTO | 020, 040, 770 |
| Arithmetic Functions | | |
| Look Ahead Carry Block | MC10H179 | 620, 648, 775 |
| Dual High Speed Adder/Subtractor 4-Bit ALU | MC10H180 MC10H181 | 620, 648, 775 724, 758, 776 |
| | MCTONTOT | 724, 756, 776 |
| Special Function | | |
| 4-Bit Universal Shift Register | MC10H141 | 620, 648, 775 |
| 16 x 4 Bit Register File | MC10H145 | 620, 648, 775 |
| 5-Bit Magnitude Comparator Quad Bus Driver/Receiver with | MC10H166 | 620, 648, 775 |
| Transmit and Receiver Latches | MC10H334 | 732, 738, 775 |
| 4-Bit ECL-TTL Load Reducing DRAM | MO4011/40011000 | 770 |
| Driver | MC10H/100H660 | 776 |
| Memories | | |
| 16 x 4 Bit Register File | MC10H145 | 620, 648, 775 |
| Bus Driver (25 ohm outputs) | | |
| Triple 4–3–3 Input Bus Driver | | |
| (25 Ohms) Quad Bus Driver/Receiver with 2-to-1 | MC10H123 | 620, 648, 775 |
| Output Multiplexers | MC10H330 | 724, 758, 776 |
| Dual Bus Driver/Receiver with 4-to-1 | MC10H000 | 700 700 775 |
| Output Multiplexers Quad Bus Driver/Receiver with | MC10H332 | 732, 738, 775 |
| Transmit and Receiver Latches | MC10H334 | 732, 738, 775 |
| OR/NOR Gate | | |
| Dual 4-5 input OR/NOR Gate | MC10H209 | 620, 648, 775 |
| Clock Drivers | | |
| 68030/40 ECL-TTL Clock Driver | MC10/100H640 | 776 |
| Single Supply PECL-ECL 1:9 Clock | ļ | 776 |
| Distribution | MC10/100H641 | |
| 68030/40 ECL-TTL Clock Driver | MC10/100H642 | 776 776 |
| Dual Supply ECT-TTL 1:8 Clock Driver 68030/40 PECL-TTL Clock Driver | MC10/100H643 MC10/100H644 | 776 |
| 1:9 TTL Clock Driver | MC10/100/1044 MC10H645 | 776 |
| PCL-TTL-TTL 1:8 Clock Distribution | } | |
| Chip | MC10/100H646 | 776 |

MECL 10H INTRODUCTION

Motorola's MECL 10H family features 100% improvement in propagation delay and clock speeds while maintaining power supply current equal to MECL 10K. This MECL family is voltage compensated which allows guaranteed dc and switching parameters over a $\pm5\%$ power supply range. Noise margins of MECL 10H are 75% better than the MECL 10K series over the $\pm5\%$ power supply range. MECL 10H is compatible with MECL 10K and MECL III, a key element in allowing users to enhance existing systems by increasing the speed in critical timing areas. Also, many MECL 10H devices are pinout/functional duplications of the MECL 10K series devices.

FIGURE 1 - MECL 10K versus MECL 10H GATE DESIGN



The schematics in Figure 1 compare the basic gate structure of the MECL 10H to that of MECL 10K devices. The gate switch current is established with a current source in the MECL 10H family as compared to a resistor source in MECL 10K. The bias generator in the MECL 10K device has been replaced with a voltage regulator in the MECL 10H series. The advantages of these design changes are: current–sources permit–matched collector resistors that yield correspondingly better matched delays, less variation in the output–voltage level with power supply changes, and matched output–tracking rates with temperature. These circuit changes

increase complexity at the gate level; however, the added performance more than compensates.

The MECL 10H family is being fabricated using Motorola's MOSAIC I (Motorola Oxide Self Assigned Implanted Circuits). The switching transistor's geometries obtained in the MOSAIC I process show a two–fold improvement in f τ , a reduction of more than 50% in parasitic capacitance and a decrease in device area of almost 76%.

FIGURE 2 — MOSAIC versus MECL 10K SWITCHING TRANSISTOR GEOMETRY

With improved geometry, the MECL10H switching transistors (left) are one—seventh the size of the older MECL 10K transistors (right). Along with the smaller area comes an improved f_T and reduced parasitic capacitances.




Figure 2 illustrates the relative size difference between the junction isolated transistor of MECL 10K and the MOSAIC I transistor of MECL 10H. This suggests that performance could be improved twofold at lower power levels. However, at the gate level, the power of the output transistor cannot be reduced without sacrificing output characteristics because of the 50 ohm drive requirements of MECL. In more complex functions, where part of the delay is associated with internal gates, MECL 10H devices use less power than the equivalent MECL 10K devices and provide an even more significant improvement in ac performance.

Table 1. — TYPICAL FAMILY CHARACTERISTICS FOR 10K AND 10H CIRCUITS

| | 10K | 10H |
|-------------------------------|------------|----------|
| Propagation delay (ns) | 2.0 | 1.0 |
| Power (mW) | 25 | 25 |
| Power-speed product (pJ) | 50 | 25 |
| Rise/fall times (ns) (20-80%) | 2.0 | 1.0 |
| Temperature range (°C) | -30 to +85 | 0 to +75 |
| Voltage regulated | No | Yes |
| Technology | Junction | Oxide |
| | isolated | isolated |
| V _{EE} = -5.2 V | | |

Supply & Temperature Variation

MECL 10H temperature and voltage compensation is designed to guarantee compatibility with MECL 10K, MECL III, MECL Memories and the MC10900 and Macrocell Array products. Table 1 summarizes some performance characteristics of the MECL 10K and 10H logic families in a 16–pin DIP. The MECL 10H devices offer typical propagation delays of 1.0 ns at 25 mW per gate when operated from a VEE of -5.2 V. The resulting speed—power product of 25 picojoules is one of the best of any ECL logic family available today.

The operating temperature range is changed from -30° C to +85°C of the MECL 10K family to the narrower range of 0°C to 75°C for MECL 10H. This change matches the constraints established by the memory and array products. Operation at -30° C would require compromises in performance and power. With few exceptions, commercial applications are satisfied by 0°C min.

Table 2. — MECL 10H AC SPECIFICATIONS
AND TRACKING

| Parameter | | °C /p Max | | °C /p Max | | °C /p Max | Units |
|-------------------------|-------|--------------|-------|--------------|-------|--------------|-------|
| t _{PD} | 0.4 1 | .0 1.5 | 0.4 1 | .0 1.6 | 0.4 1 | 0.4 1.0 1.7 | |
| | Min | Max | Min | Max | Min | Max | |
| t _R (20-80%) | 0.5 | 1.5 | 0.5 | 1.6 | 0.5 | 1.7 | ns |
| t _F (20-80%) | 0.5 | 1.5 | 0.5 | 1.6 | 0.5 | 1.7 | ns |
| V== = -5.2 V | ±5% | | | | | | |

 $V_{EE} = -5.2 \text{ V } \pm 5\%$

| Para | Parameter | | gation (ns)* | Delay variation vs temp (ps/°C) | | Delay var vs supply | | |
|-----------------|-----------|-----|-----------------|---------------------------------|-----|------------------------|-----|--|
| | | Тур | Max | Тур | Max | Тур | Max | |
| ١. | 10K | 2.0 | 2.9 | 2.0 | 7.0 | 80 | | |
| ^t PD | 10H | 1.0 | 1.5 | 0.5 | 4.0 | 0 | 0 | |

 $^{^{*}}V_{EE} = -5.2 \text{ V, Temp} = 25^{\circ}\text{C}$

AC specifications of MECL 10H products appear in Table 2. In the MECL 10H family, all ac specifications have guaranteed minimums and maximums for extremes of both temperature and supply—a first in ECL logic. In addition, flip flops, latches and counters will have guaranteed limits for setup time, hold time, and clock pulse width. The limits in Table 2 are guaranteed for a power supply variation of ±5%. MECL 10K typically has a propagation delay (tpp) variation of 80 ps/V with no guaranteed maximum. The typical variation in tpp for MECL 10H circuits is only 38 ps typically over the entire specified temperature range and power—supply tolerance, and is guaranteed not to exceed 300 ps.

The improved performance in temperature over MECL 10K are a result of the internal voltage regulator. The primary difference being the flatter tracking rate of the output "0" level voltage (VoL). This difference does not affect the compatibility with existing MECL families.

Changes in output "1" level voltages (V_{OH}) with supply variations are 10 mV/V less for the MECL 10H family. V_{OH} varies with the supply, primarily because of changes in chip temperature caused by the changes in power dissipation. However, the current in the MECL 10H circuits remains almost constant with supply changes, since the circuits are voltage compensated and use current sources for all internal emitter followers. Threshold voltage (V_{BB}) and output "0" level

Table 3. — LOGIC LEVEL DC TRACKING RATE FOR 10K AND 10H CIRCUITS

| | | Min | Тур | Max |
|------------------------------------|-----|------|-----|------|
| ΔV _{OH} /ΔΤ | 10H | 1.2 | 1.3 | 1.5 |
| (mV/°C) | 10K | 1.2 | 1.3 | 1.5 |
| ΔV _{BB} /ΔΤ | 10H | 0.8 | 1.0 | 1.2 |
| (mV/°C) | 10K | 0.8 | 1.0 | 1.2 |
| Δνοι/ΔΤ | 10H | 0 | 0.4 | 0.6 |
| (mV/°C) | 10K | 0.35 | 0.5 | 0.75 |
| | | 0.75 | 1.0 | 1.55 |
| Δνομ/ΔνεΕ | 10H | -20 | | 0 |
| (mV/V) | 10K | -30 | | 0 |
| ΔV _{BB} /ΔV _{FF} | 10H | 0 | 10 | 25 |
| (mV/V) | 10K | 110 | 150 | 190 |
| ΔVOL/ΔVEE | 10H | 0 | 20 | 50 |
| (mV/V) | 10K | 200 | 250 | 320 |

voltage (V_{OL}) variations are shown with respect to MECL 10K in Table 3. In both cases voltage compensation has reduced the variations significantly.

Noise Margin Considerations

Specification of input voltage levels (V_{IHA}, V_{ILA}) are changed from those of MECL 10K resulting in improved noise margins for MECL 10H.

The MECL 10K circuits have two sets of output voltage specifications (VOH, VOHA, and VOL, VOLA). The first output voltage specification in each set (VOH and VOL) are guaranteed maximum and minimum output levels for typical input levels. The second specification in each set (VOHA and VOLA) is the guaranteed worst–case output level for input threshold voltages. System analysis for worst–case noise margin considers VOHA and VOLA only. The MECL 10H family has only one set of output voltages (VOH and VOL) with minimum and maximum values specified. The minimum value of VOH and the maximum value for VOL of the MECL 10H family is synonymous with the VOHA and VOLA specifications of MECL 10K family.

The V_{OH} values for the MECL 10H circuits are equal to or better than the MECL 10K levels at all temperatures. Input threshold voltages (V_{IHA} and V_{ILA} , which are synonymous with $V_{IH\ min}$ and $V_{IL\ max}$ for 10H) are also improved and

Table 4. — NOISE MARGIN versus POWER-SUPPLY CONDITIONS

| | | V _{EE} -10% | | V _{EE} -5% | | VEE | | V _{EE} +5% | |
|----------------------|-------|-------------------------|-----|------------------------|-----|-----|-----|------------------------|-----|
| Paramete | er Ty | | Min | Тур | Min | Тур | Min | Тур | Min |
| Noise Margin High | 10H | 224 | 150 | 227 | 150 | 230 | 150 | .233 | 150 |
| V _{NH} (mV) | 10K | 127 | 47 | 166 | 86 | 205 | 125 | 241 | 164 |
| Noise Margin Low | 10H | 264 | 150 | 267 | 150 | 270 | 150 | 273 | 150 |
| V _{NL} (mV) | 10K | 223 | 103 | 249 | 129 | 275 | 155 | 301 | 181 |

^{*}Temp = 0 to 75°C

2

quaranteed VIHA has been decreased by 25 mV over the entire operating temperature range, resulting in a "1" level noise margin of 150 mV (compared to 125 mV for MECL 10K circuits). VII A has been decreased by 5.0 mV, providing a "0" level noise margin equal to the "1" level noise margin. The Vol minimum of the MECL 10H is more negative than for MECL 10K (-1950 mV instead of -1850 mV). The Vol. level for the MECL 10K family was selected to ensure that the gate would not saturate at high temperatures and high supply voltages. The reduction in operating temperature range for the MECL 10H family and the improvement in tracking rate allow the lower Voi level. The change in this level does not affect system noise margins. Although some of the interface levels change with temperature, the changes in voltage levels are well within the tolerance ranges that would keep the families compatible. Table 4 lists some noise margins for VFF supply variations

The compatibility of MECL 10H with MECL 10K may be demonstrated by applying the tracking rates in Table 3 to the dc specifications. The method for determining compatibility is to show acceptable noise margins for MECL 10H, MECL 10K and mixed MECL 10K/MECL 10H systems. The assumption is that the families are compatible if the noise margin for a mixed system is equal to or better than the same system using

only the MECL 10K series.

Using an all MECL 10K system as a reference, three possible logic mixes must be considered: MECL 10K driving MECL 10H; MECL 10H driving MECL 10K; and MECL 10H driving MECL 10H. The system noise margin for the three configurations can now be calculated for the following cases (See Figure 3):


In Case 1, the system uses multiple power supplies, each independently voltage regulated to some percentage tolerance. Worst-case is where one device is at the plus extreme and the other device is at the minus extreme of the supply tolerance.


in Case 2, a system operates on a single supply or several supplies slaved to a master supply. The entire system can drift, but all devices are at the same supply voltage.


In Case 3, a system has excessive supply drops throughout. Supply gradients are due to resistive drops in VEE bus.

The analysis indicates that the noise margins for a MECL 10K/10H system equal or exceed the margins for an all 10K system for supply tolerance up to $\pm 5\%$. The results of the analysis are shown in Figure 3.

FIGURE 3 — NOISE MARGIN versus POWER-SUPPLY VARIATION Case 2







A. MECL 10K DRIVING MECL 10K B. MECL 10K DRIVING MECL 10H C. MECL 10H DRIVING MECL 10H DRIV

4-Bit Binary Counter

The MC10H016 is a high-speed synchronous, presettable, cascadable 4-bit binary counter. It is useful for a large number of conversion, counting and digital integration applications.

- Counting Frequency, 200 MHz Minimum
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible
- Positive Edge Triggered

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | −8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (VFF = -5.2 V ±5%) (See Note)

| | · · · · · · · · · · · · · · · · · · · | | | | | | | |
|--|---------------------------------------|-------|-------------|-------|------------|-------|------------|------|
| | | 0° | | 25 | 25° | | 75° | |
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ſΕ | _ | 126 | _ | 115 | - | 126 | mA |
| Input Current High All Except MR Pin 12 MR | linH | - | 450 1190 | - | 265 700 | 1 1 | 265 700 | μА |
| Input Current Low | linL | 0.5 | _ | 0.5 | _ | 0.3 | | μА |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | V _{IH} | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{{L} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay Clock to Q Clock to TC MR to Q | ^t pd | 1.0 0.7 0.7 | 2.4 2.4 2.4 | 1.0 0.7 0.7 | 2.5 2.5 2.5 | 1.0 0.7 0.7 | 2.7 2.6 2.6 | ns |
|---|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-----|
| Set-up Time Pn to Clock CE or PE to Clock | t _{set} | 2.0 2.5 | _ | 2.0 2.5 | - | 2.0 2.5 | = | ns |
| Hold Time Clock to P _n Clock to CE or PE | ^t hold | 1.0 0.5 | _ | 1.0 0.5 | _ | 1.0 0.5 | = | ns |
| Counting Frequency | fcount | 200 | | 200 | | 200 | _ | MHz |
| Rise Time | t _r | 0.5 | 2.0 | 0.5 | 2.1 | 0.5 | 2.2 | ns |
| Fall Time | tf | 0.5 | 2.0 | 0.5 | 2,1 | 0.5 | 2.2 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H016



L SUFFIX

CERAMIC PACKAGE CASE 620-10



P SUFFIX PLASTIC PACKAGE CASE 648-08



PO

VEE

FN SUFFIX PLCC CASE 775-02

DIP PIN ASSIGNMENT V_{CC1} 16 V_{CC2} Q1 2 15 Q2 Q3 Q0 3 14 TC CP 13 PΕ MR 5 12 CE 6 11 P3

10 9

Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.


TRUTH TABLE


| CE | PE | MR | СР | Function |
|------------------|--------|-------------|-----------------------------|---|
| L H X X | LLHHXX | L L L | Z Z Z Z ZZ X | $ \begin{array}{l} \text{Load Parallel } \left(P_n \text{ to } Q_n \right) \\ \text{Load Parallel } \left(P_n \text{ to } Q_n \right) \\ \text{Count} \\ \text{Hold} \\ \text{Masters Respond;} \\ \text{Slaves Hold} \\ \text{Reset } \left(Q_n = \text{LOW,} \right. \\ \text{T}_C = \text{HIGH)} \\ \end{array} $ |

Z = Clock Pulse (Low to High); ZZ = Clock Pulse (High to Low)

Features include assertion inputs and outputs on each of the four master/slave counting flip-flops. Terminal count is generated internally in a manner that allows synchronous loading at nearly the speed of the basic counter.

MOTOROLA





MC10H016 Cascaded for 5 Stage Presettable Counter

Max freq. is only OR gate delay below max when counting alone.



Quad 2-Input NOR Gate With Strobe

The MC10H100 is a quad NOR gate. Each gate has 3 inputs, two of which are independent and one of which is tied common to all four gates.

- · Propagation Delay, 1.0 ns Typical
- 25 mW Typ/Gate (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | Vı | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (VEF = -5.2 V ±5%) (See Note)

| | | 0 | 0° | | 5° | 75° | | |
|---|--------|-------|------------|-------|------------|-------|------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | - | 29 | _ | 26 | - | 29 | mA |
| Input Current High Pin 9 All Other Inputs | linH | _ | 900 500 | _ | 560 310 | = | 560 310 | μА |
| Input Current Low | linL | 0.5 | | 0.5 | _ | 0.3 | _ | μА |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | VIL | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay Pin 9 Only Exclude Pin 9 | ^t pd | 0.65 0.4 | 1.6 1.3 | 0.7 0.45 | 1.7 1.35 | 0.7 0.5 | 1.8 1.5 | ns |
|--|-----------------|-------------|------------|-------------|-------------|------------|------------|----|
| Rise Time | t _r | 0.5 | 2.0 | 0.5 | 2.1 | 0.5 | 2.2 | ns |
| Fall Time | tf | 0.5 | 2.0 | 0.5 | 2.1 | 0.5 | 2.2 | ns |

NOTE

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 Ifpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H100



L SUFFIX


CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion
Tables on page 6-11.

Quad OR/NOR Gate

The MC10H101 is a quad 2-input OR/NOR gate with one input from each gate common to pin 12. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power-supply current.

- · Propagation Delay, 1.0 ns Typical
- Power Dissipation 25 mW/Gate (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Symbol | Rating | Unit |
|------------------|--|--|
| VEE | -8.0 to 0 | Vdc |
| VI | 0 to VEE | Vdc |
| lout | 50 100 | mA |
| TA | 0 to +75 | °C |
| T _{stg} | -55 to +150 -55 to +165 | °C |
| | V _{EE} V _I lout T _A | VEE -8.0 to 0 VI 0 to VEE lout 50 100 TA 0 to +75 Tstq -55 to +150 |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0° | | 2 | 5° | 75° | | |
|-------------------------------------|------------------|-------|------------|-------|------------|-------|------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 29 | | 26 | _ | 29 | mA |
| Input Current High (Pin 12 only) | ^f inH | _ | 425 850 | = | 265 535 | = | 265 535 | μΑ |
| Input Current Low | linL | 0.5 | _ | 0.5 | _ | 0.3 | | μА |
| High Output Voltage | Voн | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | VIL | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| 710 171101111111111 | | | | | | | | |
|--|-----------------|------------|-------------|------------|------------|------------|------------|----|
| Propagation Delay Pin 12 Only Exclude Pin 12 | ^t pd | 0.5 0.5 | 1.6 1.45 | 0.5 0.5 | 1.6 1.5 | 0.5 0.5 | 1.7 1.6 | ns |
| Rise Time | t _r | 0.5 | 2.1 | 0.5 | 2.2 | 0.5 | 2.3 | ns |
| Fall Time | t _f | 0.5 | 2.1 | 0.5 | 2.2 | 0.5 | 2.3 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H101




L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

Quad 2-Input NOR Gate

The MC10H102 is a quad 2—input NOR gate. The MC10H102 provides one gate with OR/NOR outputs. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power—supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 25 mW/Gate (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K—Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | l _{out} | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (VFF = -5.2 V ±5%) (See Note)

| | | 0° | | 25° | | 75° | | |
|----------------------|------------------|-------|-------|-------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | | 29 | _ | 26 | _ | 29 | mA |
| Input Current High | l _{inH} | _ | 425 | _ | 265 | _ | 265 | μΑ |
| Input Current Low | linL | 0.5 | | 0.5 | _ | 0.3 | | μА |
| High Output Voltage | Voн | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay | tpd | 0.4 | 1.25 | 0.4 | 1.25 | 0.4 | 1.4 | ns |
|-------------------|----------------|-----|------|-----|------|------|-----|----|
| Rise Time | tr | 0.5 | 1.5 | 0.5 | 1.6 | 0.55 | 1.7 | ns |
| Fall Time | t _f | 0.5 | 1.5 | 0.5 | 1.6 | 0.55 | 1.7 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts.

MC10H102




L SUFFIX CERAMIC PACKAGE CASE 620–10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

Quad 2-Input OR Gate

The MC10H103 is a quad 2-input OR gate. The MC10H103 provides one gate with OR/NOR outputs. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power- supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 25 mW/Gate (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- · Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|---|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (VFF = -5.2 V ±5%) (See Note)

| | | 0° | | 25° | | 75° | | |
|----------------------|------------------|-------|-------|-------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | lΕ | | 29 | | 26 | _ | 29 | mA |
| Input Current High | linH | | 425 | | 265 | _ | 265 | μA |
| Input Current Low | l _{inL} | 0.5 | 1 | 0.5 | _ | 0.3 | 1 | μA |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | V _{OL} | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | V _{IH} | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS


| Propagation Delay | t _{pd} | 0.4 | 1.3 | 0.4 | 1.3 | 0.45 | 1.45 | ns |
|-------------------|-----------------|-----|-----|-----|-----|------|------|----|
| Rise Time | tr | 0.5 | 1.7 | 0.5 | 1.8 | 0.5 | 1.9 | ns |
| Fall Time | t _f | 0.5 | 1.7 | 0.5 | 1.8 | 0.5 | 1.9 | ns |

NOTE:


Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socketor mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H103





DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11. __

Quad 2-Input AND Gate

The MC10H104 is a quad 2-input AND gate. One of the gates has both AND/NAND outputs available. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power—supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 25 mW/Gate (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | သိ |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0° | | 25° | | 75° | | |
|----------------------|--------|-------|-------|-------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 39 | _ | 35 | _ | 39 | mA |
| Input Current High | linH | _ | 425 | _ | 265 | _ | 265 | μA |
| Input Current Low | linL | 0.5 | _ | 0.5 | _ | 0.3 | _ | μА |
| High Output Voltage | Voн | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | VIL | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay | tpd | 0.4 | 1.6 | 0.45 | 1.75 | 0.45 | 1.9 | ns |
|-------------------|----------------|-----|-----|------|------|------|-----|----|
| Rise Time | t _r | 0.5 | 1.6 | 0.5 | 1.7 | 0.5 | 1.8 | ns |
| Fall Time | t _f | 0.5 | 1.6 | 0.5 | 1.7 | 0.5 | 1.8 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H104




L SUFFIX CERAMIC PACKAGE CASE 620–10




P SUFFIX PLASTIC PACKAGE CASE 648–08



FN SUFFIX PLCC CASE 775-02



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

Triple 2-3-2-Input OR/NOR Gate

The MC10H105 is a triple 2–3–2–input OR/NOR gate. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power–supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 25 mW/Gate (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|---|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | ိုင |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0° · | | 25° | | 75° | | |
|----------------------|-----------------|-------|-------|-------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 23 | _ | 21 | _ | 23 | mA |
| Input Current High | linH | _ | 425 | | 265 | _ | 265 | μΑ |
| Input Current Low | linL | 0.5 | | 0.5 | _ | 0.3 | _ | μΑ |
| High Output Voltage | Voн | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | V _{IH} | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | VIL | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay | t _{pd} | 0.4 | 1.2 | 0.4 | 1.2 | 0.4 | 1.3 | ns |
|-------------------|-----------------|-----|-----|-----|-----|-----|-----|----|
| Rise Time | t _r | 0.5 | 1.5 | 0.5 | 1.6 | 0.5 | 1.7 | ns |
| Fall Time | tf | 0.5 | 1.5 | 0.5 | 1.6 | 0.5 | 1.7 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

2-13

MC10H105




L SUFFIX CERAMIC PACKAGE CASE 620–10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

Triple 4-3-3-Input NOR Gate

The MC10H106 is a triple 4–3–3 input NOR gate. This 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power– supply current.

- · Propagation Delay, 1.0 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|---|------------------|----------------------------|---------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C ℃ |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0° | | 25° | | 75° | | |
|----------------------|--------|-------|-------|-------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 23 | _ | 21 | _ | 23 | mΑ |
| Input Current High | linH | _ | 500 | _ | 310 | _ | 310 | μΑ |
| Input Current Low | linL | 0.5 | _ | 0.5 | _ | 0.3 | _ | μΑ |
| High Output Voltage | Voн | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | · VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | VIL | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay | ^t pd | 0.5 | 1.3 | 0.5 | 1.5 | 0.55 | 1.55 | ns |
|-------------------|-----------------|-----|-----|-----|-----|------|------|----|
| Rise Time | tr | 0.5 | 1.7 | 0.5 | 1.8 | 0.55 | 1.9 | ns |
| Fall Time | t _f | 0.5 | 1.7 | 0.5 | 1.8 | 0.55 | 1.9 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts.

MC10H106



L SUFFIX CERAMIC PACKAGE CASE 620–10




P SUFFIX PLASTIC PACKAGE CASE 648-08




FN SUFFIX PLCC CASE 775-02

LOGIC DIAGRAM



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

Triple 2-Input Exclusive OR/ Exclusive NOR Gate

The MC10H107 is a triple 2-input exclusive OR/NOR gate. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 35 mW/Gate Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | l _{out} | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0° | | 25° | | 75° | | |
|----------------------|--------|-------|-------|-------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙΕ | _ | 31 | _ | 28 | _ | 31 | mA |
| Input Current High | linH | | 425 | _ | 265 | _ | 265 | μΑ |
| Input Current Low | linL | 0.5 | _ | 0.5 | _ | 0.3 | - | μΑ |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | VIL | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay | t _{pd} | 0.4 | 1.5 | 0.4 | 1.6 | 0.4 | 1.7 | ns |
|-------------------|-----------------|-----|-----|-----|-----|-----|-----|----|
| Rise Time | tr | 0.5 | 1.5 | 0.5 | 1.6 | 0.5 | 1.7 | ns |
| Fall Time | tf | 0.5 | 1.5 | 0.5 | 1.6 | 0.5 | 1.7 | ns |

NOTE:

3/93

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H107




L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02



DIP PIN ASSIGNMENT



*NC = No Connection

Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

Dual 4-5-Input OR/NOR Gate

The MC10H109 is a dual 4–5–input OR/NOR gate. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power–supply current.

- · Propagation Delay, 1.0 ns Typical
- Power Dissipation 35 mW/Gate Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- · Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|---|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage ($V_{CC} = 0$) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (VFF = -5.2 V ±5%) (See Note)

| | | 0° | | 25° | | 75° | | |
|----------------------|-----------------|-------|-------|-------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 15 | _ | 14 | | 15 | mA |
| Input Current High | linH | _ | 425 | _ | 265 | - | 265 | μА |
| Input Current Low | linL | 0.5 | _ | 0.5 | _ | 0.3 | _ | μΑ |
| High Output Voltage | Voн | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | V _{IH} | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | VII | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |


AC PARAMETERS


| Propagation Delay | t _{pd} | 0.4 | 1.3 | 0.4 | 1.3 | 0.45 | 1.45 | ns |
|-------------------|-----------------|-----|-----|-----|-----|------|------|----|
| Rise Time | t _r | 0.5 | 2.0 | 0.5 | 2.1 | 0.5 | 2.2 | ns |
| Fall Time | t _f | 0.5 | 2.0 | 0.5 | 2.1 | 0.5 | 2.2 | ns |

NOTE:


Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts.

MC10H109





DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

Quad Exclusive OR Gate

The MC10H113 is a Quad Exclusive OR Gate with an enable common to all four gates. The outputs may be wire-ORed together to perform a 4-bit comparison function (A = B). The enable is active LOW.

- · Propagation Delay, 1.3 ns Typical
- Power Dissipation 175 mW Typ/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|---|------------------|----------------------------|--------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | l _{out} | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{Stg} | -55 to +150 -55 to +165 | ့ ့ |

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V } \pm 5\%$) (See Note)

| | | 0° | | 2 | 25° | | 75° | |
|---|--------|-------|--------------------|-------|-------------------|-------|-------------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | 1 | 46 | _ | 42 | _ | 46 | mA |
| Input Current High Pins 5, 7, 11, 13 Pins 4, 6, 10, 12 Pin 9 | linH | 111 | 430 510 1100 | | 270 320 740 | | 270 320 740 | μА |
| Input Current Low | linL | 0.5 | | 0.5 | | 0.3 | | μА |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | VIL | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS


| Propagation Delay Data Enable | t _{pd} | 0.4 0.5 | 1.7 2.3 | 0.4 0.5 | 1.8 2.4 | 0.5 0.6 | 1.9 2.5 | ns |
|-------------------------------------|-----------------|------------|------------|------------|------------|------------|------------|----|
| Rise Time | t _r | 0.5 | 1.8 | 0.6 | 1.9 | 0.6 | 2.0 | ns |
| Fall Time | tf | 0.5 | 1.8 | 0.6 | 1.9 | 0.6 | 2.0 | ns |


NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.


2-17

MC10H113





DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

9/96

© Motorola, Inc. 1996

Quad Line Receiver

The MC10H115 is a guad differential amplifier designed for use in sensing differential signals over long lines. This 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in counting frequency and no increase in power-supply current.

The base bias supply (VBB) is made available at Pin 9 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary. Active current sources provide the MC10H115 with excellent common mode rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to VBB (Pin 9) to prevent upsetting the current source bias network.

- · Propagation Delay, 1.0 ns Typical
- Power Dissipation 110 mW Typ/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|---|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | V _I | 0 to V _{EE} | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (VFF = -5.2 V ±5%) (2)

| | | 0 | lo. | 2! | 5° | 7 | '5° | | |
|--------------------------|-----------------|-------|-------|-------|---------|-------|--------|------------------|--|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit | |
| Power Supply Current | ΙE | _ | 29 | _ | 26 | _ | 29 | mA | |
| Input Current High | linH | _ | 150 | _ | 95 | - | 95 | μΑ | |
| Input Leakage Current | ICBO | _ | 1.5 | | 1.0 | _ | 1.0 | μΑ | |
| Reference Voltage | V _{BB} | -1.38 | -1.27 | -1.35 | -1.25 | -1.31 | -1.19 | Vdc | |
| High Output Voltage | V _{OH} | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc | |
| Low Output Voltage | V _{OL} | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc | |
| High Input Voltage (1) | V _{IH} | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc | |
| Low Input Voltage (1) | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc | |
| Common Mode Range (3) | VCMR | | _ | -2.85 | to -0.8 | _ | _ | Vdc | |
| Input Sensitivity (4) | V _{PP} | _ | _ | 150 | typ | _ | | mV _{PP} | |

AC DADAMETEDS

| 7.0 17.117.110,212,11 | - | | | | | | | |
|-----------------------|-----------------|-----|-----|-----|-----|------|------|----|
| Propagation Delay | t _{pd} | 0.4 | 1.3 | 0.4 | 1.3 | 0.45 | 1.45 | ns |
| Rise Time | t _r | 0.5 | 1.4 | 0.5 | 1.5 | 0.5 | 1.6 | ns |
| Fall Time | te | 0.5 | 1.4 | 0.5 | 1.5 | 0.5 | 1.6 | ns |

NOTES:

- 1. When VBB is used as the reference voltage.
- 2. Each MECL 10H series circuit has been designed to meet the specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.
- 3. Differential input not to exceed 1.0 Vdc.
- 4. 150 $\mathrm{mV}_{\mathrm{p-p}}$ differential input required to obtain full logic swing on output.

MC10H115



L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02

LOGIC DIAGRAM



V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

When input pin with bubble goes positive its respective output pin with bubble goes positive.

*VBB to be used to supply bias to the MC10H115 only

and bypassed (when used) with 0.01 μF to 0.1 μF apacitor to ground (0 V). Vg_B can source < 1.0 mA. The MC10H115 is designed to be used in sensing differential signals over long lines. The bias supply (VBB) is made available to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.


Active current sources provide these receivers with excellent common-mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to V_{BB} to prevent unbalancing the current–source bias network.

The MC10H115 does not have internal–input pull–

down resistors. This provides high impedance to the amplifier input and facilitates differential connections.

- Applications: Low Level Receiver Schmitt Trigger
- Voltage Level

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

Triple Line Receiver

The MC10H116 is a functional/pinout duplication of the MC10116, with 100% improvement in propagation delay and no increase in power- supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation 85 mW Typ/Pkg (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|---|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (2)

| | i | |)° | 2 | 5° | 75° | | |
|--------------------------|-----------------|-------|-------|---------------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | lΕ | _ | 23 | _ | 21 | _ | 23 | mA |
| Input Current High | linH | _ | 150 | _ | 95 | _ | 95 | μА |
| Input Leakage Current | Ісво | _ | 1.5 | _ | 1.0 | - | 1.0 | μА |
| Reference Voltage | V _{BB} | -1.38 | -1.27 | -1.35 | -1.25 | -1.31 | -1.19 | Vdc |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | 0.92 | -0.735 | Vdc |
| Low Output Voltage | V _{OL} | -1.95 | -1.63 | -1.95 | -1.63 | ~1.95 | -1.60 | Vdc |
| High Input Voltage (1) | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage (1) | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |
| Common Mode Range (3) | VCMR | _ | _ | -2.85 to -0.8 | | _ | | Vdc |
| Input Sensitivity (4) | V _{PP} | _ | _ | 150 typ | | _ | | mVpp |

AC PARAMETERS

| Propagation Delay | t _{pd} | 0.4 | 1.3 | 0.4 | 1.3 | 0.45 | 1.45 | ns |
|-------------------|-----------------|-----|-----|-----|-----|------|------|----|
| Rise Time | t _r | 0.5 | 1.5 | 0.5 | 1.6 | 0.5 | 1.7 | ns |
| Fall Time | t _f | 0.5 | 1.5 | 0.5 | 1.6 | 0.5 | 1.7 | ns |

- 1. When V_{BB} is used as the reference voltage.
 2. Each MECL 10H series circuit has been designed to meet the specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

2-19

- Differential input not to exceed 1.0 Vdc.
- 4. 150 mV_{D-D} differential input required to obtain full logic swing on output.

MC10H116



L SUFFIX CERAMIC PACKAGE CASE 620-10



P SUFFIX PLASTIC PACKAGE CASE 648-08



D SUFFIX PLASTIC SOIC CASE 751B-05



FN SUFFIX PLCC CASE 775-02

LOGIC DIAGRAM



V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8

When input pin with bubble goes positive it's respective output pin with bubble goes positive.

 $^{\text{V}}$ BB to be used to supply bias to the MC10H116 only and bypassed (when used) with 0.01 μ F to 0.1 μ F capacitor to ground (0 V). $^{\text{V}}$ BB can source < 1.0 mA. The MC10H116 is designed to be used in sensing differential signals over long lines. The bias supply

(V_{BB}) is made available to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.

Active current sources provide these receivers with excellent common-mode noise rejection. If any amplifiexcellent commitment index in the rin a package is not used, one input of that amplifier must be connected to V_{BB} to prevent unbalancing the current-source bias network.

The MC10H116 does not have internal-input pull-


down resistors. This provides high impedance to the amplifier input and facilitates differential connections. Applications:

Low Level Receiver Schmitt Trigger

REV 6

Voltage Level Interface

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

MOTOROLA

Dual 2-Wide 2-3-Input OR-AND/OR-AND Gate

The MC10H117 dual 2-wide 2-3-input OR-AND/OR-AND-Invert gate is a general purpose logic element designed for use in data control, such as digital multiplexing or data distribution. Pin 9 is common to both gates. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

- · Propagation Delay, 1.0 ns Typical
- Power Dissipation 100 mW/Gate Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|----------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C 0° |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0° | | 25° | | 75° | | |
|---|-----------------|-------------|-------------------|-------|-------------------|-------|-------------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | lΕ | _ | 29 | _ | 26 | _ | 29 | mA |
| Input Current High Pins 4, 5, 12, 13 Pins 6, 7, 10, 11 Pin 9 | linH | - - - | 465 545 710 | | 275 320 415 | 111 | 275 320 415 | μА |
| Input Current Low | linL | 0.5 | _ | 0.5 | _ | 0.3 | _ | μΑ |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | V _{OL} | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | V _{IH} | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | ۷ _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay | ^t pd | 0.45 | 1.35 | 0.45 | 1.35 | 0.5 | 1.5 | ns |
|-------------------|-----------------|------|------|------|------|-----|-----|----|
| Rise Time | t _r | 0.5 | 1.5 | 0.5 | 1.6 | 0.5 | 1.7 | ns |
| Fall Time | tf | 0.5 | 1.5 | 0.5 | 1.6 | 0.5 | 1.7 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H117




L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

4-Wide OR-AND/OR-AND Gate

The MC10H121 is a basic logic building block providing the simultaneous OR-AND/OR-AND-Invert function, useful in data control and digital multiplexing applications. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power- supply current.

- · Propagation Delay, 1.0 ns Typical
- Power Dissipation 100 mW/Gate Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MC10H121



L SUFFIX CERAMIC PACKAGE CASE 620-10



P SUFFIX PLASTIC PACKAGE CASE 648–08



FN SUFFIX PLCC CASE 775-02

MAXIMUM BATINGS

| Characteristic | Symbol | Rating | Unit |
|---|------------------|----------------------------|----------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | Vi | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C °C |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | 1 | 0° | | 25° | | 75° | | |
|---|-----------------|-------|-------|-------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | | 29 | _ | 26 | _ | 29 | mA |
| Input Current High Pins 3, 4, 5, 6, 7, 9 11, 12, 13, 14, 15 | linH | | 500 | | 295 | | 295 | μА |
| Pin 10 | | _ | 610 | _ | 360 | _ | 360 | |
| Input Current Low | linL | 0.5 | _ | 0.5 | _ | 0.3 | _ | μΑ |
| High Output Voltage | Voн | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS


| Propagation Delay Pin 10 Only Exclude Pin 10 | ^t pd | 0.45 0.55 | 1.8 1.95 | 0.45 0.6 | 1.8 2.0 | 0.55 0.7 | 2.2 2.4 | ns |
|--|-----------------|--------------|-------------|-------------|------------|-------------|------------|----|
| Rise Time | t _r | 0.5 | 1.7 | 0.5 | 1.8 | 0.5 | 1.9 | ns |
| Fall Time | t _f | 0.5 | 1.7 | 0.5 | 1.8 | 0.5 | 1.9 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

LOGIC DIAGRAM 4 5 6 7 9 10 11 12 13 14 15 VCC1 = PIN 1 VCC2 = PIN 16 VEE = PIN 8

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

Triple 4-3-3-Input Bus Driver

The MC10H123 is a triple 4-3-3-Input Bus Driver.

The MC10H123 consists of three NOR gates designed for bus driving applications on card or between cards. Output low logic levels are specified with V_{OL} = -2.1 Vdc so that the bus may be terminated to -2.0 Vdc. The gate output, when low, appears as a high impedance to the bus, because the output emitter–followers of the MC10H123 are "turned–off." This eliminates discontinuities in the characteristic impedance of the bus.

The V_{OH} level is specified when driving a 25–ohm load terminated to -2.0 Vdc, the equivalent of a 50–ohm bus terminated at both ends. Although 25 ohms is the lowest characteristic impedance that can be driven by the MC10H123, higher impedance values may be used with this part. A typical 50–ohm bus is shown in Figure 1.

- Propagation Delay, 1.5 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0° | | 25° | | 75° | | |
|----------------------|--------|-------|-------|-------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | | 60 | _ | 56 | - | 60 | mΑ |
| Input Current High | linH | _ | 495 | _ | 310 | _ | 310 | μА |
| Input Current Low | linL | 0.5 | _ | 0.5 | _ | 0.3 | _ | μА |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -2.1 | -2.03 | -2.1 | -2.03 | -2.1 | -2.03 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | VIL | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS


| Propagation Delay | tpd | 0.7 | 1.5 | 0.7 | 1.6 | 0.7 | 1.7 | ns |
|-------------------|----------------|-----|-----|-----|-----|-----|-----|----|
| Rise Time | t _r | 0.7 | 1.6 | 0.7 | 1.7 | 0.7 | 1.8 | ns |
| Fall Time | t _f | 0.7 | 1.6 | 0.7 | 1.7 | 0.7 | 1.8 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50–ohm resistor to -2.1 volts.


MC10H123





CASE 775-02


DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion
Tables on page 6-11.

2

FIGURE 1 — 50-OHM BUS DRIVER (25-OHM LOAD)



Quad TTL-to-MECL Translator With TTL Strobe Input

The MC10H124 is a quad translator for interfacing data and control signals between a saturated logic section and the MECL section of digital systems. The 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power–supply current.

- Propagation Delay, 1.5 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|------|
| Power Supply (V _{CC} = 5.0 V) | VEE | -8.0 to 0 | Vdc |
| Power Supply (VEE = -5.2 V) | Vcc | 0 to +7.0 | Vdc |
| Input Voltage (V _{CC} = 5.0 V) TTL | VI | 0 to V _{CC} | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | ™A | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |


ELECTRICAL CHARACTERISTICS (V_{EE} = -5.2 V ±5%, V_{CC} = 5.0 V ± 5.0%)


| | | 0 | 10 | 2! | 5° | 7 | ′5° | |
|---|---------------------|-------|---------------|-------|---------------|-------|---------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Negative Power Supply Drain Current | l _E | _ | 72 | _ | 66 | _ | 72 | mA |
| Positive Power Supply | Іссн | | 16 | _ | 16 | _ | 18 | mA |
| Drain Current | ICCL | | 25 | | 25 | _ | 25 | mA |
| Reverse Current Pin 6 Pin 7 | IR | _ | 200 50 | _ | 200 50 | _ | 200 50 | μА |
| Forward Current Pin 6 Pin 7 | lF | = | -12.8 -3.2 | = | -12.8 -3.2 | = | -12.8 -3.2 | mA |
| Input Breakdown Voltage | V _{(BR)in} | 5.5 | _ | 5.5 | _ | 5.5 | | Vdc |
| Input Clamp Voltage | VI | _ | -1.5 | _ | -1.5 | | -1.5 | Vdc |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | V _{OL} | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | V _{IH} | 2.0 | _ | 2.0 | _ | 2.0 | T - | Vdc |
| Low Input Voltage | VIL | _ | 0.8 | _ | 0.8 | | 0.8 | Vdc |

NOTE:


Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts.

MC10H124





DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$, $V_{CC} = 5.0 \text{ V} \pm 5.0\%$)

| | | 0° | | 25° | | 75° | | |
|-------------------|-----------------|------|------|------|-----|------|------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| AC PARAMETERS | | | | | | | | |
| Propagation Delay | t _{pd} | 0.55 | 2.25 | 0.55 | 2.4 | 0.85 | 2.95 | ns |
| Rise Time | t _r | 0.5 | 1.5 | 0.5 | 1.6 | 0.5 | 1.7 | ns |
| Fall Time | tf | 0.5 | 1.5 | 0.5 | 1.6 | 0.5 | 1.7 | ns |

APPLICATIONS INFORMATION

The MC10H124 has TTL-compatible inputs and MECL complementary open-emitter outputs that allow use as an inverting/non-inverting translator or as a differential line driver. When the common strobe input is at the low-logic level, it forces all true outputs to a MECL low-logic state and all inverting outputs to a MECL high-logic state.

An advantage of this device is that TTL-level information can be transmitted differentially, via balanced twisted pair lines, to MECL equipment, where the signal can be received by the MC10H115 or MC10H116 differential line receivers. The power supply requirements are ground, +5.0 volts, and -5.2 volts.



Quad MECL-to-TTL Translator

The MC10H125 is a guad translator for interfacing data and control signals between the MECL section and saturated logic section of digital systems. The 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply current.

Outputs of unused translators will go to low state when their inputs are left open.

- Propagation Delay, 2.5 ns Typical
- Voltage Compensated
- Improved Noise Margin 150 mV
- MECL 10K-Compatible
- (Over Operating Voltage and Temperature Range)

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|---|------------------|----------------------------|----------|
| Power Supply (V _{CC} = 5.0 V) | V _{EE} | -8.0 to 0 | Vdc |
| Power Supply (V _{EE} = -5.2 V) | v _{cc} | 0 to +7.0 | Vdc |
| Input Voltage (V _{CC} = 5.0 V) | V _I | 0 to V _{EE} | Vdc |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C °C |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%; VCC = 5.0 V ± 5.0 %) (See Note)

| | 1 | 0 |)° | 25° | | 75° | | |
|--|------------------|--------------|-------|-------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Negative Power Supply Drain Current | lΕ | - | 44 | _ | 40 | _ | 44 | mA |
| Positive Power Supply | ССН | _ | 63 | _ | 63 | _ | 63 | mA |
| Drain Current | ICCL | | 40 | _, | 40 | | 40 | mA |
| Input Current | l _{inH} | <u> </u> | 225 | | 145 | _ | 145 | μА |
| Input Leakage Current | Ісво | Ι – | 1.5 | _ | 1.0 | _ | 1.0 | μА |
| High Output Voltage I _{OH} = −1.0 mA | VOH | 2.5 | _ | 2.5 | _ | 2.5 | - | Vdc |
| Low Output Voltage IOL = +20 mA | V _{OL} | _ | 0.5 | - | 0.5 | - | 0.5 | Vdc |
| High Input Voltage(1) | ν _{IH} | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage(1) | VIL | -1.95 | -1.48 | 1.95 | -1.48 | -1.95 | -1.45 | Vdc |
| Short Circuit Current | los | 60 | 150 | 60 | 150 | 50 | 150 | mA |
| Reference Voltage | v _{BB} | -1.38 | ~1.27 | -1.35 | -1.25 | -1.31 | -1.19 | Vdc |
| Common Mode Range (3) | V _{CMR} | 2.85 to +0.3 | | | | V | | |
| | | Typical | | | | | | |
| Input Sensitivity (4) | V _{PP} | 1 | | | 150 | | | mV |

AC PARAMETERS

| Propagation Delay | t _{pd} | 0.8 | 3.3 | 0.85 | 3.35 | 0.9 | 3.4 | ns |
|-------------------|-----------------|-----|-----|------|------|-----|-----|----|
| Rise Time(5) | t _r | 0.3 | 1.2 | 0.3 | 1.2 | 0.3 | 1.2 | ns |
| Fall Time(5) | t _f | 0.3 | 1.2 | 0.3 | 1.2 | 0.3 | 1.2 | ns |

NOTES:

- 1. When V_{BB} is used as the reference voltage.
 2. Each MECL 10H series circuit has been designed to meet the specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.
- 3. Differential input not to exceed 1.0 Vdc.
- 4. 150 mV $_{P-p}$ differential input required to obtain full logic swing on output. 5. 1.0 V to 2.0 V w/25 pF into 500 $\Omega.$

MC10H125



L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02


LOGIC DIAGRAM



V_{CC} (+5.0 VDC)= PIN 9 VEE (-5.2 VDC) = PIN 8

*VBB to be used to supply bias to the MC10H125 only and bypassed (when used) with 0.01 μ F to 0.1 μ F capacitor to ground (0 V). V_{BB} can source < 1.0 mA.

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.



APPLICATION INFORMATION

The MC10H125 incorporates differential inputs and Schottky TTL "totem pole" outputs. Differential inputs allow for use as an inverting/non-inverting translator or as a differential line receiver. The VBB reference voltage is available on Pin 1 for use in single-ended input biasing. The outputs of the MC10H125 go to a low-logic level whenever the inputs are left floating, and a high-logic

output level is achieved with a minimum input level of 150 mV $_{\mbox{\footnotesize p-p}}.$

An advantage of this device is that MECL-level information can be received, via balanced twisted pair lines, in the TTL equipment. This isolates the MECL-logic from the noisy TTL environment. Power supply requirements are ground, +5.0 volts and -5.2 volts.

Dual Latch

The MC10H130 is a MECL 10H part which is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in clock speed and propagation delay and no increase in power–supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 155 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|----------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C °C |

ELECTRICAL CHARACTERISTICS (VFF = -5.2 V ±5%) (See Note)

| | | 0 | 10 | 2 | 5° | 75° | | |
|--|-------------------|-------|-------------------|-------|-------------------|-------|-------------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 38 | _ | 35 | _ | 38 | mA |
| Input Current High Pins 6, 11 Pins 7, 9, 10 Pins 4, 5, 12, 13 | l _{in} H | | 468 545 434 | | 275 320 255 | | 275 320 255 | μА |
| Input Current Low | l _{inL} | 0.5 | | 0.5 | | 0.3 | | μΑ |
| High Output Voltage | Voн | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | V _{IH} | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | ٧ _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |


AC PARAMETERS


| Propagation Delay Data Set, Reset Clock, CE | ^t pd | 0.4 0.6 0.5 | 1.6 1.7 1.6 | 0.4 0.7 0.5 | 1.7 1.8 1.7 | 0.4 0.8 0.6 | 1.8 1.9 1.8 | ns |
|---|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|----|
| Rise Time | tr | 0.5 | 1.6 | 0.5 | 1.7 | 0.5 | 1.8 | ns |
| Fall Time | tf | 0.5 | 1.6 | 0.5 | 1.7 | 0.5 | 1.8 | ns |
| Set-up Time | t _{set} | 2.2 | | 2.2 | | 2.2 | _ | ns |
| Hold Time | ^t hold | 0.7 | _ | 0.7 | _ | 0.7 | _ | ns |

NOTE:


Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H130





DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.



APPLICATION INFORMATION

The MC10H130 is a clocked dual D type latch. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for the clocking function. If the common clock is to be used to clock the latch, the clock enable $\overline{(CE)}$ inputs must be in the low state. In this mode, the enable inputs perform the function of controlling the common clock $\overline{(C)}$.

Any change at the D input will be reflected at the output

while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.

The set and reset inputs do not override the clock and D inputs. They are effective only when either \overline{C} or \overline{CE} or both are high.

Dual D Type Master-Slave Flip-Flop

The MC10H131 is a MECL 10H part which is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in clock speed and propagation delay and no increase in power–supply current.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 235 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|----------|
| Power Supply (V _{CC} = 0) | ν _{EE} | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C °C |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0° | | 2 | 5° | 7 | | |
|--|-----------------|-------|--------------------------|----------|--------------------------|------------------|--------------------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | - | 62 | - | 56 | _ | 62 | mA |
| Input Current High Pins 6, 11 Pin 9 Pins 7, 10 Pins 4, 5, 12, 13 | linH | - | 530 660 485 790 | | 310 390 285 465 | _ _ _ _ | 310 390 285 465 | μА |
| Input Current Low | linL | 0.5 | | 0.5 | _ | 0.3 | _ | μΑ |
| High Output Voltage | V _{OH} | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage VIH | | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay Clock, CE Set, Reset | t _{pd} | 0.8 0.6 | 1.6 1.6 | 0.8 0.7 | 1.7 1.7 | 0.8 0.7 | 1.8 1.8 | ns |
|--|-------------------|------------|------------|------------|------------|------------|------------|-----|
| Rise Time | t _r | 0.6 | 2.0 | 0.6 | 2.0 | 0.6 | 2.2 | ns |
| Fall Time | t _f | 0.6 | 2.0 | 0.6 | 2.0 | 0.6 | 2.2 | ns |
| Set-up Time | t _{set} | 0.7 | _ | 0.7 | _ | 0.7 | _ | ns |
| Hold Time | t _{hold} | 0.8 | - | 0.8 | _ | 0.8 | | ns |
| Toggle Frequency | f _{tog} | 250 | - | 250 | - | 250 | _ | MHz |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H131




L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

APPLICATION INFORMATION

The MC10H131 is a dual master–slave type D flip–flop. Asynchronous Set (S) and Reset (R) override Clock (C_C) and Clock Enable ($\overline{\text{CE}}$) inputs. Each flip–flop may be clocked separately by holding the common clock in the new low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip–flop, the Clock Enable inputs must be in the low state.

In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip-flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master slave construction.

2

2-31

Dual J-K Master-Slave Flip-Flop

The MC10H135 is a dual J-K master-slave flip-flop. The device is provided with an asynchronous set(s) and reset(R). These set and reset inputs overide the clock.

A common clock is provided with separate $\overline{J}-\overline{K}$ inputs. When the clock is static, the JK inputs do not effect the output. The output states of the flip flop change on the positive transition of the clock.

- Propagation delay, 1.5 ns Typical
- Power Dissipation, 280 mW Typical/Pkg. (No Load)
- ftog 250 MHz Maxe
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)

Voltage Compensated

MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|---|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | l _{out} | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0° | | 25° | | 7 | | |
|---|-----------------|-------------|-------------------|-------------|-------------------|-------|-------------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | lΕ | _ | 75 | _ | 68 | - | 75 | mA |
| Input Current High Pins 6, 7, 10, 11 Pins 4, 5, 12, 13 Pin 9 | linH | _ _ _ | 460 800 675 | _ _ _ | 285 500 420 | | 285 500 420 | μА |
| Input Current Low | linL | 0.5 | | 0.5 | _ | 0.3 | - | μА |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | ٧ _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay Set, Reset, Clock | t _{pd} | 0.7 | 2.6 | 0.7 | 2.6 | 0.7 | 2.6 | ns |
|--|------------------|-----|-----|-----|-----|-----|-----|-----|
| Rise Time | tr | 0.7 | 2.2 | 0.7 | 2.2 | 0.7 | 2.2 | ns |
| Fall Time | t _f | 0.7 | 2.2 | 0.7 | 2.2 | 0.7 | 2.2 | ns |
| Set-up Time | t _{set} | 1.5 | _ | 1.5 | _ | 1.5 | _ | ns |
| Hold Time | thold | 1.0 | _ | 1.0 | _ | 1.0 | | ns |
| Toggle Frequency | ftog | 250 | | 250 | _ | 250 | | MHz |

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

2-32

MC10H135




LSUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

9/96



Universal Hexadecimal Counter

The MC10H136 is a high speed synchronous hexadecimal counter. This 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in counting frequency and no increase in power-supply current.

- · Counting Frequency, 250 MHz Minimum
- · Voltage Compensated
- Power Dissipation, 625 mW Typical
- MECL 10K-Compatible
- Improved Noise Margin 150 mV

(Over Operating Voltage and Temperature Range)

LISHEFIX CERAMIC PACKAGE CASE 620-10



P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02

MAXIMUM BATINGS

| Characteristic | Symbol | Rating | Unit Vdc | |
|---|------------------|----------------------------|-------------|--|
| Power Supply (V _{CC} = 0) | V _{EE} | -8.0 to 0 | | |
| Input Voltage (V _{CC} = 0) | VI | 0 to V _{EE} | Vdc | |
| Output Current — Continuous — Surge | lout | 50 100 | mA | |
| Operating Temperature Range | TA | 0 to +75 | °C | |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C | |

ELECTRICAL CHARACTERISTICS (VFF = -5.2 V ±5%) (See Note)

| | | 0° | | 2 | 5° | 75° | | |
|---|-----------------|-------|--------------------------|-------|--------------------------|-------------|--------------------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 165 | _ | 150 | _ | 165 | mA |
| Input Current High Pins 5, 6, 11, 12, 13 Pin 9 Pin 7 Pin 10 | linH | = = = | 430 670 535 380 | | 275 420 335 240 | - - - | 275 420 335 240 | μА |
| Input Current Low | linL | 0.5 | | 0.5 | | 0.3 | _ | μА |
| High Output Voltage | V _{OH} | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | V _{OL} | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | V _{IH} | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay Clock to Q Clock to Carry Out Carry in to Carry Out | ^t pd | 0.7 1.0 0.7 | 2.3 4.8 2.5 | 0.7 1.0 0.7 | 2.4 4.9 2.6 | 0.7 1.0 0.7 | 2.5 5.0 2.7 | ns |
|--|-------------------|------------------------|-------------------|------------------------|-------------------|------------------------|-------------------|-----|
| Set-up Time Data (D0 to C) Select (S to C) Carry In (C _{in} to C) (C to C _{in}) | ^t set | 2.0 3.5 2.0 0 | | 2.0 3.5 2.0 0 | | 2.0 3.5 2.0 0 | - | ns |
| Hold Time Data (C to D0) Select (C to S) Carry In (C to C _{in}) (C _{in} to C) | ^t hold | 0 -0.5 0 2.2 | _ _ _ | 0 -0.5 0 2.2 | _ | 0 -0.5 0 2.2 | 111 | ns |
| Counting Frequency | fcount | 250 | _ | 250 | _ | 250 | | MHz |
| Rise Time | t _r | 0.5 | 2.3 | 0.5 | 2.4 | 0.5 | 2.5 | ns |
| Fall Time | tf | 0.5 | 2.3 | 0.5 | 2.4 | 0.5 | 2.5 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

FUNCTION SELECT TABLE

MC10H136


| CIN | S1 | S2 | Operating Mode | | | | | | | |
|-----|----|--------------------|------------------------|--|--|--|--|--|--|--|
| Χ | L | L Preset (Program) | | | | | | | | |
| L | L | Н | Increment (Count Up) | | | | | | | |
| I | L | Ι | Hold Count | | | | | | | |
| L | Ξ | | Decrement (Count Down) | | | | | | | |
| H | Н | L | Hold Count | | | | | | | |
| Х | Н | Н | Hold (Stop Count) | | | | | | | |

SEQUENTIAL TRUTH TABLE *

| | INPUTS | | | | | | | OUTPUTS | | | | |
|----|--------|----|----|----|----|-------------|-------|---------|-----|---|----|-------|
| S1 | S2 | D0 | D1 | D2 | D3 | Carry In | Clock | ã | Q1 | ۵ | Qз | Carry |
| L | L | L | L | Η | Η | Х | Н | ۲ | L | I | Ή | L |
| L | н | Х | Х | Х | X | L | н | Н | L | Н | н | н |
| L | н | Х | Х | Х | X | L | н | L | н | н | н | н |
| L | н | Х | Х | Х | Х | L | н | н | н | н | н | L |
| L | Н | Х | X | X | Х | Н | L | Н | Н | H | Н | Н |
| L | н | Х | Х | Х | Х | н | н | Н | Н | н | н | н |
| н | н | Х | Х | Х | Х | Х | н | н | н ' | н | н | нΙ |
| L | L | н | Н | L | L | Х | н | Н | н | L | L | L |
| H | L | Х | Х | Х | Х | L | Н | ч | Н | ۲ | L | Н |
| н | L | Х | Х | Х | Х | L | н | Н | L | L | L | н |
| Н | L | Х | Х | Х | Х | L | н | L | L | L | L | L. |
| Н | L | Х | Х | Х | X. | L | Н | Η | Н | Ξ | Ξ | Н |

- Truth table shows logic states assuming inputs vary in sequence shown from top to bottom.
- ** A clock H is defined as a clock input transition from a low to a high logic level.


DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

9/96

LOGIC DIAGRAM



NOTE: FLIP-FLOPS WILL TOGGLE WHEN ALL T INPUTS ARE LOW.

APPLICATION INFORMATION

The MC10H136 is a high speed synchronous counter that operates at 250 MHz. Counter operating modes include count up, count down, pre-set and hold count. This device allows the designer to use one basic counter for many applications.

The S1, S2, control lines determine the operating modes of the counter. In the pre-set mode, a clock pulse is necessary to load the counter with the information present on the data inputs (D0, D1, D2, and D3). Carry out goes low on the terminal count or when the counter is being pre-set.

Four-Bit Universal Shift Register

The MC10H141 is a four-bit universal shift register. This device is a functional/pinout duplication of the standard MECL 10K part with 100% improvement in propagation delay and operation frequency and no increase in power supply current.

- · Shift frequency, 250 MHz Min
- · Power Dissipation, 425 mW Typical
- Improved Noise Margin 150 mV (over operating voltage and temperature range)
- · Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|----------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | V _l | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C °C |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%)

| | | 0° | | 25° | | 75° | | |
|---|-----------------|-------------|-------------------|-------|-------------------|-------------|-------------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | | 112 | _ | 102 | — | 112 | mA |
| Input Current High Pins 5,6,9,11,12,13 Pins 7,10 Pin 4 | linH | _ _ _ | 405 416 510 | | 255 260 320 | _ _ _ | 255 260 320 | μА |
| Input Current Low | linL | 0.5 | | 0.5 | | 0.3 | - | μΑ |
| High Output Voltage | VoH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | V _{IH} | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | ٧ _L | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay | tpd | 1.0 | 2.0 | 1.0 | 2.0 | 1.1 | 2.1 | ns |
|-------------------------------|--------------------|------------|-----|------------|-----|------------|-----|-----|
| Hold Time — Data, Select | thold | 1.0 | _ | 1.0 | - | 1.0 | _ | ns |
| Set-up Time Data Select | t _{set} | 1.5 3.0 | _ | 1.5 3.0 | _ | 1.5 3.0 | _ | ns |
| Rise Time | t _r | 0.5 | 2.4 | 0.5 | 2.4 | 0.5 | 2.4 | ns |
| Fall Time | tf | 0.5 | 2.4 | 0.5 | 2.4 | 0.5 | 2.4 | ns |
| Shift Frequency | f _{shift} | 250 | | 250 | | 250 | - | MHz |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50 ohm resistor to –2.0 volts.

MC10H141



L SUFFIX CERAMIC PACKAGE CASE 620–10



P SUFFIX PLASTIC PACKAGE CASE 648-08




FN SUFFIX PLCC CASE 775-02

TRUTH TABLE

| I | SELECT | | OUTPUTS | | | | | | |
|---|--------|----|----------------|---------------------|-------------------|---------------------|---------------------|--|--|
| ı | S1 | S2 | MODE | Q0 _{n + 1} | Q1 _{n+1} | Q2 _{n + 1} | Q3 _{n + 1} | | |
| 1 | L | L | Parallel Entry | D0 | D1 | D2 | D3 | | |
| | L | н | Shift Right* | Q1 _n | Q2 _n | Q3 _n | DR | | |
| | Н | L | Shift Left* | DL | Q0 _n | Q1 _n | Q2 _n | | |
| | н | Н | Stop Shift | Q0 _n | Q1 _n | Q2 _n | 32 _n | | |


 Outputs as exist after pulse appears at "C" input with input conditions as shown (Pulse Positive transition of clock input).

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

LOGIC DIAGRAM



APPLICATION INFORMATION

The MC10H141 is a four-bit universal shift register which performs shift left, or shift right, serial/parallel in, and serial/parallel out operations with no external gating. Inputs S1 and S2 control the four possible operations of the register without external gating of the clock. The flip-flops shift

information on the positive edge of the clock. The four operations are stop shift, shift left, shift right, and parallel entry of data. The other six inputs are all data type inputs; four for parallel entry data, and one for shifting in from the left (DL) and one for shifting in from the right (DR).

16 x 4 Bit Register File (RAM)

The MC10H145 is a 16 \times 4 bit register file. The active-low chip select allows easy expansion.

The operating mode of the register file is controlled by the \overline{WE} input. When \overline{WE} is "low" the device is in the write mode, the outputs are "low" and the data present at D_n input is stored at the selected address, when \overline{WE} is "high," the device is in the read mode — the data state at the selected location is present at the Q_n outputs.

- · Address Access Time, 4.5 ns Typical
- Power Dissipation, 700 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|---|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | V ₁ | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| Characteristic | Symbol | 0° | | 25° | | 75° | | Unit |
|----------------------|-----------------|-------|-------|-------|-------|-------|--------|------|
| Characteristic | Syllibol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | | 160 | - | 163 | _ | 165 | mA |
| Input Current High | linH | _ | 375 | | 220 | _ | 220 | μА |
| Input Current Low | linL | 0.5 | _ | 0.5 | _ | 0.3 | _ | μΑ |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 ffpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H145



L SUFFIX CERAMIC PACKAGE CASE 620-10



P SUFFIX PLASTIC PACKAGE CASE 648-08




FN SUFFIX PLCC CASE 775-02

TRUTH TABLE

| MODE | | OUTPUT | | |
|-----------|----|--------|----|----|
| | CS | WE | Dn | Qn |
| Write "0" | L | L | L | L |
| Write "1" | L | L | Н | L |
| Read | L | Н | Х | Q |
| Disabled | H | Х | Х | L |

Q-State of Addressed Cell

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

AC PARAMETERS


| | | MC10H145 T _A = 0 to +75°C, V _{EE} = -5.2 Vdc ±5% | | | |
|---|---|--|---|------|--|
| Characteristics | Symbol | Min | Max | Unit | Conditions |
| Read Mode Chip Select Access Time Chip Select Recovery Time Address Access Time | tACS tRCS tAA | 0 0 0 | 4.0 4.0 6.0 | ns | Measured from 50% of input to 50% of output. See Note 2. |
| Write Mode Write Pulse Width Data Setup Time Prior to Write Data Hold Time After Write Address Setup Time Prior to Write Address Hold Time After Write Chip Select Setup Time Prior to Write Chip Select Hold Time After Write Write Disable Time Write Recovery Time | tW tWSD tWHD tWSA tWHA tWSCS tWHCS tWS | 6.0 0 1.5 3.5 1.5 0 1.5 1.0 | 4.0 | ns | twsa = 3.5 ns Measured at 50% of input to 50% of output. tw = 6.0 ns. |
| Chip Enable Strobe Mode Data Setup Prior to Chip Select Write Enable Setup Prior to Chip Select Address Setup Prior to Chip Select Data Hold Time After Chip Select Write Enable Hold Time After Chip Select Address Hold Time After Chip Select Chip Select Minimum Pulse Width Rise and Fall Time | tCSD tCSW tCSA tCHD tCHW tCHA tCS | 0 0 0 1.0 0 2.0 4.0 | - - - - - - - - - | ns | Guaranteed but not tested on standard product. See Figure 1. Measured between 20% and 80% |
| Address to Output CS to Output | 4,4 | 0.6 0.6 | 2.5 2.5 | 5 | points. |
| Capacitance Input Capacitance Output Capacitance | C _{in} C _{out} | _ | 6.0 8.0 | pF | Measured with a pulse technique. |

- NOTES: 1. Test circuit characteristics: $R_T = 50 \ \Omega_r$ MC10H145. $C_L \le 5.0 \ pF$ (including jig and Stray Capacitance). Delay should be derated 30 ps/pF for capacitive loads up to 50 pF.

 The maximum Address Access Time is guaranteed to be the worst-case bit in the memory.


 For proper use of MECL in a system environment, consult MECL System Design Handbook.

FIGURE 1 — CHIP ENABLE STROBE MODE



2

BLOCK DIAGRAM



Quad 2-Input Multiplexer (Non-Inverting)

The MC10H158 is a quad two channel multiplexer with common input select. A "high" level select enables input D00, D10, D20 and D30 and a "low" level select enables input D01, D11, D21 and D31. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power–supply current.

- · Propagation Delay, 1.5 ns Typical
- · Power Dissipation, 197 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|---|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| input Voltage (V _{CC} = 0) | V _I | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | l _{out} | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | ο̈́ο |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%)

| | | 0° | | 25° | | 75° | | |
|---|------------------|-------|------------|-------|------------|-------|------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙΕ | - | 53 | | 48 | _ | 53 | mA |
| Input Current High Pin 9 Pins 3–6 and 10–13 | l _{inH} | _ | 475 515 | _ | 295 320 | _ | 295 320 | μА |
| Input Current Low | linL | 0.5 | _ | 0.5 | _ | 0.3 | | μΑ |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay | tpd | } | | | | | | ns |
|-------------------|----------------|-----|-----|-----|-----|-----|-----|----|
| Data | '" | 0.5 | 1.9 | 0.5 | 1.9 | 0.5 | 2.0 | |
| Select | | 1.0 | 2.9 | 1.0 | 2.9 | 1.0 | 2.9 | |
| Rise Time | t _r | 0.7 | 2.2 | 0.7 | 2.2 | 0.7 | 2.2 | ns |
| Fall Time | t _f | 0.7 | 2.2 | 0.7 | 2.2 | 0.7 | 2.2 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H158



L SUFFIX CERAMIC PACKAGE CASE 620-10



P SUFFIX PLASTIC PACKAGE CASE 648-08




FN SUFFIX PLCC CASE 775-02

TRUTH TABLE


| Select | D0 | D1 | Q |
|--------|----|----|---|
| L | Х | L | L |
| L | Х | Н | Н |
| H | L | Х | L |
| Н | Н | Х | Н |

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

LOGIC DIAGRAM



V_{CC} = PIN 16 V_{EE} = PIN 8

Quad 2-Input Multiplexer (Inverting)

The MC10H159 is a quad 2-input multiplexer with enable. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power-supply current.

- · Propagation Delay, 1.5 ns Typical
- · Power Dissipation, 218 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0 | lo. | 2: | 5° | 7 | ′5° | |
|---|------------------|-------|------------|-------|------------|-------|------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ľΕ | _ | 58 | | 53 | | 58 | mA |
| Input Current High Pin 9 Pins 3–7 and 10–13 | l _{inH} | _ | 475 515 | _ | 295 320 | _ | 295 320 | μА |
| Input Current Low | linL | 0.5 | _ | 0.5 | _ | 0.3 | _ | μΑ |
| High Output Voltage | Voн | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | VIL | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay Data Select Enable | ^t pd | 0.5 1.0 1.0 | 2.2 3.2 3.2 | 0.5 1.0 1.0 | 2.2 3.2 3.2 | 0.5 1.0 1.0 | 2.2 3.2 3.2 | ns |
|--------------------------------------|-----------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|----|
| Rise Time | t _r | 0.5 | 2.2 | 0.5 | 2.2 | 0.5 | 2.2 | ns |
| Fall Time | t _f | 0.5 | 2.2 | 0.5 | 2.2 | 0.5 | 2.2 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H159



L SUFFIX CERAMIC PACKAGE CASE 620-10



P SUFFIX PLASTIC PACKAGE CASE 648-08




FN SUFFIX PLCC CASE 775-02

TRUTH TABLE

| Enable | Select | D0 | D1 | Q |
|--------|--------|----|----|----|
| L | L | Х | L | Н |
| L | L | Х | Н | L |
| L | Н | ١ | Х | H |
| L | Н | Н | Х | اد |
| Н | X | X | Х | L |

DIP PIN ASSIGNMENT




Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

APPLICATION INFORMATION

The MC10H159 is a quad two channel multiplexer with enable. It incorporates common enable and common data select inputs. The select input determines which data inputs are enabled. A high (H) level enables data

inputs D0 0, D1 0, D2 0, and D3 0. A low (L) level enables data inputs D0 1, D1 1, D2 1, and D3 1. Any change on the data inputs will be reflected at the outputs while the enable is low. Input levels are inverted at the output.

LOGIC DIAGRAM



12-Bit Parity Generator-Checker

The MC10H160 is a 12-bit parity generator-checker. The output goes high when an odd number of inputs are high providing the odd parity function. Unconnected inputs are pulled to a logic low allowing parity detection and generation for less than 12 bits. The MC10H160 is a functional pin duplication of the standard 10K family part with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 2.5 ns Typical
- Power Dissipation, 320 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | →8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | ပ္ |

ELECTRICAL CHARACTERISTICS (VFF = -5.2 V ±5%) (See Note)

| | | 0 | 0° | | 25° | | 75° | |
|--|------------------|-------|------------|--------|------------|-------|------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 88 | _ | 78 | - | 88 | mA |
| Input Current High Pins 3,5,7,10,12,14 Pins 4,6,9,11,13,15 | l _{inH} | _ | 391 457 | _ _ | 246 285 | 11 | 246 285 | μА |
| Input Current Low | linL | 0.5 | _ | 0.5 | | 0.3 | _ | μА |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | V _{OL} | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | VIL | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay | t _{pd} | 1.1 | 3.1 | 1.1 | 3.3 | 1.2 | 3.5 | ns |
|-------------------|-----------------|------|-----|------|-----|------|-----|----|
| Rise Time | t _r | 0.55 | 1.5 | 0.55 | 1.6 | 0.75 | 1.7 | ns |
| Fall Time | tf | 0.55 | 1.5 | 0.55 | 1.6 | 0.75 | 1.7 | ns |

NOTE

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H160




L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

Binary to 1-8 Decoder (Low)

The MC10H161 provides parallel decoding of a three bit binary word to one of eight lines. The MC10H161 is useful in high–speed multiplexer/demultiplexer applications.

The MC10H161 is designed to decode a three bit input word to one of eight output lines. The MC10H161 output will be low when selected while all other output are high. The enable inputs, when either or both are high, force all outputs high.

The MC10H161 is a true parallel decoder. This eliminates unequal parallel path delay times found in other decoder designs. These devices are ideally suited for multiplexer/demultiplexer applications.

- · Propagation Delay, 1.0 ns Typical
- Power Dissipation, 315 mW Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|---------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | ိ လိ |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0 ° | | 25° | | 75° | | |
|----------------------|--------|------------|-------|-------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 84 | _ | 76 | _ | 84 | mA |
| Input Current High | linH | | 465 | _ | 275 | _ | 275 | μΑ |
| Input Current Low | linL | 0.5 | _ | 0.5 | - | 0.3 | _ | μA |
| High Output Voltage | Voн | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | ViH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | VIL | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay Data Enable | ^t pd | 0.6 0.8 | 2.0 2.3 | 0.65 0.8 | 2.1 2.4 | 0.7 0.9 | 2.2 2.5 | ns |
|-------------------------------------|-----------------|------------|------------|-------------|------------|------------|------------|----|
| Rise Time | t _r | 0.55 | 1.7 | 0.65 | 1.8 | 0.7 | 1.9 | ns |
| Fall Time | tf | 0.55 | 1.7 | 0.65 | 1.8 | 0.7 | 1.9 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H161



L SUFFIX CERAMIC PACKAGE CASE 620–10




P SUFFIX PLASTIC PACKAGE CASE 648-08



LLLLLLLX

LLLHHHX


FN SUFFIX PLCC CASE 775-02



DIP PIN ASSIGNMENT

HHHHHH

HLHHH



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

MOTOROLA

3/93

TYPICAL APPLICATIONS FIGURE 1 — HIGH SPEED 16-BIT MULTIPLEXER/DEMULTIPLEXER





FIGURE 2 — 1-OF-64 LINE MULTIPLEXER



Binary to 1-8 Decoder (High)

The MC10H162 provides parallel decoding of a three bit binary word to one of eight lines. The MC10H162 is useful in high–speed multiplexer/demultiplexer applications.

The MC10H162 is designed to decode a three bit input word to one of eight output lines. The MC10H162 output will be high when selected while all other output are low. The enable inputs, when either or both are high, force all outputs low.

The MC10H162 is a true parallel decoder. This eliminates unequal parallel path delay times found in other decoder designs. These devices are ideally suited for multiplexer/demultiplexer applications.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 315 mW Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- · Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0° | | 25° | | 75° | | |
|----------------------|-----------------|-------|-------|-------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | lΕ | _ | 84 | _ | 76 | _ | 84 | mA |
| Input Current High | linH | | 465 | - | 275 | _ | 275 | μΑ |
| Input Current Low | linL | 0.5 | _ | 0.5 | _ | 0.3 | | μΑ |
| High Output Voltage | Voн | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |


AC PARAMETERS


| Propagation Delay Pins 7, 9, 14 Only Pins 2, 15 Only | t _{pd} | 0.7 0.8 | 2.0 2.3 | 0.7 0.8 | 2.1 2.4 | 0.8 0.9 | 2.5 2.6 | ns |
|--|-----------------|------------|------------|------------|------------|------------|------------|----|
| Rise Time | t _r | 0.6 | 1.8 | 0.6 | 1.9 | 0.6 | 2.0 | ns |
| Fall Time | tf | 0.6 | 1.8 | 0.6 | 1.9 | 0.6 | 2.0 | ns |

NOTE:


Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H162





DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.


(M) MOTOROLA

3/93

© Motorola, Inc. 1996 2–47 REV 5

TYPICAL APPLICATIONS

FIGURE 1 — HIGH SPEED 16-BIT MULTIPLEXER/DEMULTIPLEXER



8-Line Multiplexer

The MC10H164 is a MECL 10H part which is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power supply current.

The MC10H164 is designed to be used in data multiplexing and parallel to serial conversion applications. Full parallel gating provides equal delays through any data path. The MC10H164 incorporates an output buffer, eight inputs and an enable. A high on the enable forces the output low. The open emitter output allows the MC10H164 to be connected directly to a data bus. The enable line allows an easy means of expanding to more than 8 lines using additional MC10H164's.

- Propagation Delay, 1.0 ns Typical
- Power Dissipation, 310 mW Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|---------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | .c ⊙ |

ELECTRICAL CHARACTERISTICS (VFF = -5.2 V ±5%) (See Note)

| | | 0° | | 25° | | 75° | | |
|----------------------|-----------------|-------|-------|-------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 83 | _ | 75 | _ | 83 | mA |
| Input Current High | JinH | _ | 512 | _ | 320 | _ | 320 | μΑ |
| Input Current Low | linL | 0.7 | | 0.7 | _ | 0.7 | _ | μА |
| High Output Voltage | Voн | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |


AC PARAMETERS


| Propagation Delay Enable Data Address | ^t pd | 0.4 0.7 1.0 | 1.45 2.4 2.8 | 0.4 0.8 1.1 | 1.5 2.5 2.9 | 0.5 0.9 1.2 | 1.7 2.6 3.2 | ns |
|--|-----------------|-------------------|--------------------|-------------------|-------------------|-------------------|-------------------|----|
| Rise Time | t _r | 0.5 | 1.5 | 0.5 | 1.6 | 0.5 | 1.7 | ns |
| Fall Time | t _f | 0.5 | 1.5 | 0.5 | 1.6 | 0.5 | 1.7 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.


MC10H164





| TRUTH TABLE | | | | | | | | | | |
|-------------|----------|-----------|-----|----|--|--|--|--|--|--|
| | ADD | RESS INPL | JTS | | | | | | | |
| ENABLE | С | В | _ A | Z | | | | | | |
| L | ٦ | L | L | X0 | | | | | | |
| L | <u> </u> | L | н | X1 | | | | | | |
| L | L . | H | | X2 | | | | | | |
| L | | н | н | Х3 | | | | | | |
| L | H | L | L | X4 | | | | | | |
| L | Н | L | H | X5 | | | | | | |
| L | н | н | L | X6 | | | | | | |
| | Н | H | Н | X7 | | | | | | |
| Н | X | X | Х | L | | | | | | |

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.


TYPICAL APPLICATIONS

FIGURE 1 — HIGH SPEED 16-BIT MULTIPLEXER/DEMULTIPLEXER Control Selection 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 MC10H136 E1 CBA E1 CB A MC10H164 MC10H164 S0 S1 MC10H136 c_{R} Ē0 Ē0 MC10H161 MC10H161 MC10H164 MC10H162 Start/Stop

FIGURE 2 — 1-OF-64 LINE MULTIPLEXER

15 14 13 12 11 10 9 8

7 6 5 4 3 2 1 0



8-Input Priority Encoder

The MC10H165 is an 8-Input Priority Encoder. This 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power-supply current.

- Propagation Delay, Data-to-Output, 2.2 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|---|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0° | | 25° | | 75° | | |
|--|------------------|-------|------------|-------|------------|-------|------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | lΕ | _ | 144 | | 131 | | 144 | mA |
| Input Current High Pin 4 Data Inputs | l _{inH} | _ | 510 600 | _ | 320 370 | _ | 320 370 | μAdc |
| Input Current Low | linL | 0.5 | _ | 0.5 | _ | 0.3 | | μΑ |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | V _{IH} | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay Data Input → Output Clock Input → Output | tpd | 0.7 0.7 | 3.4 2.2 | 0.7 0.7 | 3.4 2.2 | 0.7 0.7 | 3.4 2.2 | ns |
|--|------------------|------------|------------|------------|------------|------------|------------|----|
| Set-up Time | t _{set} | 3.0 | - | 3.0 | | 3.0 | _ | ns |
| Hold Time | thold | 0.5 | _ | 0.5 | _ | 0.5 | _ | ns |
| Rise Time | tr | 0.5 | 2.4 | 0.5 | 2.4 | 0.5 | 2.4 | ns |
| Fall Time | tf | 0.5 | 2.4 | 0.5 | 2.4 | 0.5 | 2.4 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H165



L SUFFIX CERAMIC PACKAGE CASE 620-10



P SUFFIX PLASTIC PACKAGE CASE 648-08




FN SUFFIX PLCC CASE 775-02

TRUTH TABLE

| | | D | | OUT | PUTS | | | | | | |
|----------|----------|---------|---------|----------|---------|---------|---------------|---------|----|--------|---------|
| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | QЗ | Q2 | Q1 | Q0 |
| HLLLLLLL | XHLLLLLL | XXHLLLL | XXXHLLL | XXXXHLLL | XXXXHLL | XXXXXHL | X X X X X X H | ******* | | THHALL | TUTUTUT |
| L | ١ | L | L | ٦ | L | J. | ٦ | ٦ | L | L | L |

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.


8-INPUT PRIORITY ENCODER

The MC10H165 is a device designed to encode eight inputs to a binary coded output. The output code is that of the highest order input. Any input of lower priority is ignored. Each output incorporates a latch allowing synchronous operation. When the clock is low the output follow the inputs and latch when the clock goes high. This device is very useful for a variety of applications in checking system status in control processors, peripheral

controllers, and testing systems.

The input is active when high, (e.g., the three binary outputs are low when input D0 is high). The Q3 output is high when any input is high. This allows direct extension into another priority encoder when more than eight inputs are necessary. The MC10H165 can also be used to develop binary codes from random logic inputs, for addressing ROMs. RAMs. or for multiplexing data.

LOGIC DIAGRAM




Numbers at ends of terminals denote pin numbers for L and P packages.

APPLICATION INFORMATION

A typical application of the MC10H165 is the decoding of system status on a priority basis. A 64–line priority encoder is shown in the figure below. System status lines are connected to this encoder such that, when a given condition exists, the respective input will be at a logic high level. This scheme will select the one of 64 different

system conditions, as represented at the encoder inputs, which has priority in determining the next system operation to be performed. The binary code showing the address of the highest priority input present will appear at the encoder outputs to control other system logic functions.

64-LINE PRIORITY ENCODER



5-Bit Magnitude Comparator

The MC10H166 is a 5–Bit Magnitude Comparator and is a functional/pinout duplication of the standard MECL 10K part with 100% improvement in propagation delay and no increase in power–supply current.

The MC10H166 is a high-speed expandable 5-bit comparator for comparing the magnitude of two binary words. Two outputs are provided: A < B and A > B. The A = B function can be obtained by wire—ORing these outputs (a low level indicates A = B) or by wire—NORing the outputs (a high level indicates A = B). A high level on the enable function forces both outputs low.

- · Propagation Delay, Data-to-Output, 2.0 ns Typical
- · Power Dissipation 440 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- · Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|---|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | , V _I | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | ္င |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | , | | | | | | |
|----------------------|-----------------|-------|-------|-------|-------|-------|--------|------|
| | | 0° | | 25° | | 75° | | |
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | lΕ | _ | 117 | - | 106 | _ | 117 | mA |
| Input Current High | linH | _ | 350 | _ | 220 | _ | 220 | μΑ |
| Input Current Low | linL | 0.5 | 1 | 0.5 | 1 | 0.3 | _ | μΑ |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay Data-to-Output Enable-to-Output | ^t pd | 1.1 0.6 | 3.5 1.7 | 1.1 0.7 | 3.7 1.7 | 1.2 0.7 | 4.1 1.8 | ns |
|---|-----------------|------------|------------|------------|------------|------------|------------|----|
| Rise Time | t _r | 0.6 | 1.5 | 0.6 | 1.6 | 0.6 | 1.7 | ns |
| Fall Time | tf | 0.6 | 1.5 | 0.6 | 1.6 | 0.6 | 1.7 | ns |

NOTES:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts.

2-54

MC10H166



L SUFFIX CERAMIC PACKAGE CASE 620-10



P SUFFIX PLASTIC PACKAGE CASE 648–08




FN SUFFIX PLCC CASE 775-02

TRUTH TABLE

| | Input | s | Outputs | | | |
|-------|--------|----------|---------|-------|--|--|
| Ē | Α | В | A < B | A > B | | |
| H | Х | Х | L | L | | |
| L | WORD A | = WORD B | L | L | | |
| L | WORD A | > WORD B | L | Н | | |
| \[\L | WORD A | < WORD B | Н | L | | |

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

LOGIC DIAGRAM





FIGURE 1 — 9-BIT MAGNITUDE COMPARA-TOR



For longer word lengths, the MC10H166 can be serially expanded or cascaded. Figure 1 shows two devices in a serial expansion for a 9-bit word length. The A > B and A < B outputs are fed to the A0 and B0 inputs respectively

of the next device. The connection for an A=B output is also shown. The worst case delay time of serial expansion is equal to the number of comparators times the data—to—output delay.

FIGURE 2 -- 25-BIT MAGNITUDE

Dual Binary to 1-4 Decoder (Low)

The MC10H171 is a binary coded 2 line to dual 4 line decoder with selected outputs low. With either $\overline{E}0$ or $\overline{E}1$ high, the corresponding selected 4 outputs are high. The common enable \overline{E} , when high, forces all outputs high.

- · Propagation Delay, 2 ns Typical
- Power Dissipation 325 mW Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (over operating voltage and temperature range)
- Voltage Compensated
- MECL 10K-Compatible

MC10H171



L SUFFIX CERAMIC PACKAGE CASE 620-10



P SUFFIX PLASTIC PACKAGE CASE 648–08



FN SUFFIX PLCC CASE 775-02

MAXIMUM RATINGS

| .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | |
|---|------------------|----------------------------|------|
| Characteristic | Symbol | Rating | Unit |
| Power Supply (V _{CC} = 0) | VEE | -8 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)


| | | 0 | 0° | | 25° | | 75° | |
|----------------------|-----------------|-------|-------|-------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 85 | _ | 77 | _ | 85 | mA |
| Input Current High | linH | | 425 | _ | 265 | _ | 265 | μА |
| Input Current Low | linL | 0.5 | | 0.5 | | 0.3 | | μА |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | V _{OL} | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | VIL | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS


| | | 0 | 0 ° | | 25° | | 75° | |
|-------------------------------------|-----------------|------------|------------|------------|------------|------------|------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Propagation Delay Data Select | t _{pd} | 0.5 0.5 | 2.0 2.6 | 0.5 0.5 | 2.1 2.7 | 0.5 0.5 | 2.2 2.8 | ns |
| Rise Time | t _r | 0.5 | 1.7 | 0.5 | 1.8 | 0.5 | 1.9 | ns |
| Fall Time | tf | 0.5 | 1.7 | 0.5 | 1.8 | 0.5 | 1.9 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

TRUTH TABLE

| Er | nable Inpu | uts | Inp | uts | Outputs | | | | | | | |
|----|------------|-----|-----|-----|---------|-----|-----|-----|-----|-----|-----|-----|
| Ē | Ē0 | Ē1 | Α | В | Q10 | Q11 | Q12 | Q13 | Q00 | Q01 | Q02 | Q03 |
| L | L | L | L | L | L | Н | Н | Н | L | Н | Н | Н |
| L | L | L | L | Н | Н | L | Н | н | н | L | н | Н |
| L | L | L | Н | L | Н | Н | L | Н | Н | н | L | Н |
| L | L | L | н | н | н | Н | Н | L | н | н | н | L |
| L | L | н | L | L | Н | Н | Н | Н | L | н | Н | н |
| L | Н | L | L | L | L | Н | Н | н | н | н | н | н |
| Н | Х | Х | Х | Х | н | Н | Н | Н | Н | н | Н | Н |

Dual Binary to 1-4-Decoder (High)

The MC10H172 is a binary coded 2 line to dual 4 line decoder with selected outputs high. With either $\overline{E}0$ or $\overline{E}1$ low, the corresponding selected 4 outputs are low. The common enable \overline{E} , when high, forces all outputs low.

- · Propagation Delay, 2 ns Typical
- Power Dissipation 325 mW Typical (same as MECL 10K)
- Improved Noise Margin 150 mV (over operating voltage and temperature range)
- Voltage Compensated
- MECL 10K-Compatible

MC10H172



L SUFFIX CERAMIC PACKAGE CASE 620-10



P SUFFIX
PLASTIC PACKAGE
CASE 648-08



FN SUFFIX PLCC CASE 775-02

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|---|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0 | 0° | | 25° | | 75° | |
|----------------------|-----------------|-------|-------|-------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | lΕ | - | 85 | - | 77 | _ | 85 | mA |
| Input Current High | linH | - | 425 | _ | 265 | _ | 265 | μΑ |
| Input Current Low | linL | 0.5 | | 0.5 | | 0.3 | _ | μΑ |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |


AC PARAMETERS

| | | 0° | | 25° | | 75° | | |
|-------------------------------------|-----------------|------------|------------|------------|------------|------------|------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Propagation Delay Data Select | t _{pd} | 0.5 0.5 | 2.0 2.6 | 0.5 0.5 | 2.1 2.7 | 0.5 0.5 | 2.2 2.8 | ns |
| Rise Time | tr | 0.5 | 1.7 | 0.5 | 1.8 | 0.5 | 1.9 | ns |
| Fall Time | t _f | 0.5 | 1.7 | 0.5 | 1.8 | 0.5 | 1.9 | ns |


NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

2-59



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11. __

TRUTH TABLE

| Er | nable Inpu | uts | Inp | uts | Outputs | | | | | | | |
|----|------------|-----|-----|-----|---------|------|------|------|------|------|------|------|
| Ē | Ē1 | Ē0 | Α | В | Q1 0 | Q1 1 | Q1 2 | Q1 3 | Q0 0 | Q0 1 | Q0 2 | Q0 3 |
| L | Н | Н | L | L | Н | L | L | L | Н | L | L | L |
| L | Н | Н | L | Н | L | Н | L | L | L | н | L | L |
| L | Н | Н | Н | , L | L | L | н | L | L | L | Н | L |
| L | Н | н | н | н | L | L | L | Н | L | L | L | н |
| L | L | н | L | L | L | L | L | L | н | L | L | L |
| L | Н | L | L | L | Н | L | L | L | L | L | L | L |
| Н | X | Х | Х | х | L | L | L | L | L | L | L | L |

Quad 2-Input Multiplexer/ Latch

The MC10H173 is a guad 2-input multiplexer with latch. This device is a functional/pinout duplication of the standard MECL 10K part, with 100% improvement in propagation delay and no increase in power supply current.

• MECL 10K-Compatible

- Data Propagation Delay, 1.5 ns Typical Voltage Compensated
- Power Dissipation, 275 mW Typical
- Improved Noise Margin 150 mV (over operating voltage and temperature range)

MC10H173



L SUFFIX CERAMIC PACKAGE CASE 620-10



P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02

TRUTH TABLE

| SELECT | CLOCK | Q0 _{n + 1} |
|--------|-------|---------------------|
| Н | L | D00 |
| L | L | D01 |
| x | н | Q0 _n |

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | V _I | 0 to V _{EE} | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS ($V_{EE} = -5.2 \text{ V} \pm 5\%$) (See Note)

| | | 0 | 0° | | 25° | | ′5° | |
|---|------------------|-------|------------|-------|------------|-------|------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 73 | _ | 66 | _ | 73 | mA |
| Input Current High Pins 3–7 & 10–13 Pin 9 | l _{inH} | 1 1 | 510 475 | _ | 320 300 | 1 1 | 320 300 | μА |
| Input Current Low | linL | 0.5 | _ | 0.5 | | 0.3 | _ | μА |
| High Output Voltage | V _{OH} | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | V _{OL} | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | V _{IH} | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |


AC PARAMETERS

| Propagation Delay Data Clock Select | ^t pd | 0.7 1.0 1.0 | 2.3 3.7 3.6 | 0.7 1.0 1.0 | 2.3 3.7 3.6 | 0.7 1.0 1.0 | 2.3 3.7 3.6 | ns |
|--|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|----|
| Set-up Time Data Select | t _{set} | 0.7 1.0 | _ | 0.7 1.0 | = | 0.7 1.0 | = | ns |
| Hold Time Data Select | ^t hold | 0.7 1.0 | _ | 0.7 1.0 | _ | 0.7 1.0 | = | ns |
| Rise Time | t _r | 0.7 | 2.4 | 0.7 | 2.4 | 0.7 | 2.4 | ns |
| Fall Time | t _f | 0.7 | 2.4 | 0.7 | 2.4 | 0.7 | 2.4 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

DIP PIN ASSIGNMENT




Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

APPLICATION INFORMATION

The MC10173 is a quad two-channel multiplexer with latch. It incorporates common clock and common data select inputs. The select input determines which data input is enabled. A high (H) level enables data inputs D00, D10, D20, and D30 and a low (L) level enables data inputs D01, D11, D21, D31. Any change on the data input

will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.

LOGIC DIAGRAM



V_{CC} = PIN 16 V_{EE} = PIN 8

Dual 4 to 1 Multiplexer

The MC10H174 is a Dual 4-to-1 Multiplexer. This device is a functional/ pinout duplication of the standard MECL 10K part, with 100% improvement in propagation delay and no increase in power supply current.

- Propagation Delay, 1.5 ns Typical
- · Power Dissipation, 305 mW Typical
- Improved Noise Margin 150 mV (over operating voltage and temperature range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | V _I | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0° | | 25° | | 75° | | |
|---|------------------|-------|------------|-------|------------|-------|------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙΕ | | 80 | _ | 73 | _ | 80 | mA |
| Input Current High Pins 3–7 & 9–13 Pin 14 | l _{inH} | _ | 475 670 | _ | 300 420 | _ | 300 420 | μAdc |
| Input Current Low | linL | 0.5 | | 0.5 | _ | 0.3 | | μА |
| High Output Voltage | Voн | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | V _{IH} | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay Data Select (A, B) Enable | t _{pd} | 0.7 1.0 0.4 | 2.4 2.8 1.45 | 0.8 1.1 0.4 | 2.5 2.9 1.5 | 0.9 1.2 0.5 | 2.6 3.2 1.7 | ns |
|--|-----------------|-------------------|--------------------|-------------------|-------------------|-------------------|-------------------|----|
| Rise Time | t _r | 0.5 | 1.5 | 0.5 | 1.6 | 0.5 | 1.7 | ns |
| Fall Time | tf | 0.5 | 1.5 | 0.5 | 1.6 | 0.5 | 1.7 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H174



L SUFFIX CERAMIC PACKAGE CASE 620-10



P SUFFIX PLASTIC PACKAGE CASE 648-08




FN SUFFIX PLCC CASE 775-02

TRUTH TABLE

| ENABLE | ADDRES | OUT | PUTS | |
|--------|--------|-----|------|----|
| Ē | В | Α | Z | W |
| Н | X | Х | L | L |
| L | ا | L | X0 | Y0 |
| L | L | Н | X1 | Y1 |
| L | H | L | X2 | Y2 |
| L | Н | Н | хз | Y3 |


DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

9/96

LOGIC DIAGRAM



V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{EE} = PIN 8

Quint Latch

The MC10H175 is a quint D type latch with common reset and clock lines. This MECL 10KH part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power–supply current.

- · Propagation Delay, 1.2 ns Typical
- Power Dissipation, 400 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|----------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C °C |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0 | l ^o | 2 | 5° | 7 | ′5° | |
|---|-----------------|-------|----------------|-------|------------|-------|------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | | 107 | - | 97 | _ | 107 | mA |
| Input Current High Pins 5,6,7,9,10,12,13 Pin 11 | linH | _ | 565 1120 | _ | 335 660 | - | 335 660 | μА |
| Input Current Low | linL | 0.5 | _ | 0.5 | _ | 0.3 | _ | μΑ |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| AO I ANAMETERO | | | | | | | | |
|---|------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|----|
| Propagation Delay Data Clock Reset | ^t pd | 0.6 0.7 1.0 | 1.6 1.9 2.2 | 0.6 0.7 1.0 | 1.6 2.0 2.3 | 0.6 0.8 1.0 | 1.7 2.1 2.4 | ns |
| Set-up Time | t _{set} | 1.5 | _ | 1.5 | - | 1.5 | | ns |
| Hold Time | thold | 0.8 | _ | 0.8 | _ | 0.8 | | ns |
| Rise Time | t _r | 0.5 | 1.8 | 0.5 | 1.9 | 0.5 | 2.0 | ns |
| Fall Time | tf | 0.5 | 1.8 | 0.5 | 1.9 | 0.5 | 2.0 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H175



L SUFFIX CERAMIC PACKAGE CASE 620–10



P SUFFIX PLASTIC PACKAGE CASE 648-08




FN SUFFIX PLCC CASE 775-02

TRUTH TABLE

| | D | C0 | C1 | Reset | Q _{n+1} |
|---|--------|----|----|--------|------------------|
| | L | L | L | Х | L |
| ١ | H X | H | X | X L | H Qn |
| 1 | x | X | H | Ĺ | Qn |
| ١ | Х | Н | Х | Н | L |
| l | Х | Х | I | Ξ | L |

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.


APPLICATION INFORMATION

The MC10H175 is a high speed, low power quint latch. It features five D type latches with common reset and a common two-input clock. Data is transferred on the negative edge of the clock and latched on the positive edge. The two clock inputs are "OR"ed together.

Any change on the data input will be reflected at the

outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information. THE RESET INPUT IS ENABLED ONLY WHEN THE CLOCK IS IN THE HIGH STATE.

LOGIC DIAGRAM



V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{EE} = PIN 8

Hex D Master-Slave Flip-Flop

The MC10H176 contains six master slave type D flip-flops with a common clock. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in clock frequency and propagation delay and no increase in power-supply current.

- · Propagation Delay, 1.7 ns Typical
- Power Dissipation, 460 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current— Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | C | 0° | | 25° | | 75° | |
|--|------------------|-------|------------|-------|------------|-------|------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 123 | - | 112 | _ | 123 | mA |
| Input Current High Pins 5,6,7,10,11,12 Pin 9 | l _{inH} | _ | 425 670 | = | 265 420 | _ | 265 420 | μА |
| Input Current Low | linL | 0.5 | _ | 0.5 | _ | 0.3 | _ | μА |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | VIL | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay | t _{pd} | 0.9 | 2.1 | 0.9 | 2.2 | 1.0 | 2.4 | ns |
|-------------------|-------------------|-----|-----|-----|-----|-----|-----|-----|
| Set-up Time | t _{set} | 1.5 | _ | 1.5 | | 1.5 | | ns |
| Hold Time | ^t hold | 0.9 | _ | 0.9 | _ | 1.0 | | ns |
| Rise Time | tr | 0.5 | 1.8 | 0.5 | 1.9 | 0.5 | 2.0 | ns |
| Fall Time | t _f | 0.5 | 1.8 | 0.5 | 1.9 | 0.5 | 2.0 | ns |
| Toggle Frequency | f _{tog} | 250 | _ | 250 | _ | 250 | _ | MHz |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H176



L SUFFIX CERAMIC PACKAGE CASE 620–10



P SUFFIX PLASTIC PACKAGE CASE 648–08




FN SUFFIX PLCC CASE 775-02

CLOCKED TRUTH TABLE

| С | Q | Q _{n+1} |
|-----|---|------------------|
| L | Х | Qn |
| H * | L | L |
| H* | Н | Н |

* A clock H is a clock transition from a low to a high state.

DIP PIN ASSIGNMENT




Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

APPLICATION INFORMATION

The MC10H176 contains six high-speed, master slave type "D" flip-flops. Data is entered into the master when the clock is low. Master-to-slave data transfer takes place on the positive-going Clock transition. Thus,

outputs may change only on a positive—going Clock transition. A change in the information present at the data (D) input will not affect the output information any other time due to the master—slave construction of this device.

LOGIC DIAGRAM



V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{EE} = PIN 8

Look-Ahead Carry Block

The MC10H179 is a functional/pinout duplication of the standard MECL 10K part, with 100% improvement in propagation delay and no increase in power supply current.

- · Power Dissipation, 300 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit | |
|--|------------------|----------------------------|------|--|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc | |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc | |
| Output Current — Continuous — Surge | lout | 50 100 | mA | |
| Operating Temperature Range | TA | 0 to +75 | °C | |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C | |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0 | 0 | 25° | | 75° | | |
|--|-----------------|-------|---------------------------------|------------------|---------------------------------|-------|---------------------------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 79 | _ | 72 | | 79 | mA |
| Input Current High Pins 5 and 9 Pins 4, 7 and 11 Pin 14 Pin 12 Pins 10 and 13 | linH | | 465 545 705 790 870 | _ _ _ _ | 275 320 415 465 510 | | 275 320 415 465 510 | μА |
| Input Current Low | linL | 0.5 | _ | 0.5 | - | 0.3 | | μΑ |
| High Output Voltage | Vон | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay | tpd | | | | | | | ns |
|--|----------------|-----|-----|-----|-----|-----|-----|----|
| P to P _G G, P, C _n to | | 0.4 | 1.4 | 0.4 | 1.5 | 0.5 | 1.7 | |
| C _n or G _G | | 0.6 | 2.3 | 0.7 | 2.4 | 0.8 | 2.6 | |
| Rise Time | t _r | 0.5 | 1.7 | 0.5 | 1.8 | 0.5 | 1.9 | ns |
| Fall Time | t _f | 0.5 | 1.7 | 0.5 | 1.8 | 0.5 | 1.9 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

MC10H179



L SUFFIX CERAMIC PACKAGE CASE 620–10




P SUFFIX PLASTIC PACKAGE CASE 648-08




FN SUFFIX PLCC CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

REV 5




TYPICAL APPLICATIONS

The MC10H179 is a high–speed, low–power, standard MECL complex function that is designed to perform the look–ahead carry function. This device can be used with the MC10H181 4-bit ALU directly, or with the MC10H180 dual arithmetic unit in any computer, instrumentation or digital communication application requiring high speed arithmetic operation on long words.

When used with the MC10H181, the MC10H179 performs a second order or higher look-ahead. Figure 2

shows a 16-bit look-ahead carry arithmetic unit. Second order carry is valuable for longer binary words. As an example, addition of two 32-bit words is improved from 30 nanoseconds with ripple-carry techniques. A block diagram of a 32-bit ALU is shown in Figure 1. The MC10H179 may also be used in many other applications. It can, for example, reduce system package count when used to generate functions of several variables.

FIGURE 1 — 32-BIT ALU WITH CARRY LOOK-AHEAD



A10 A13 B10 B12 B11 A12 B15 A B A B A B A B 0 0 1 1 2 2 3 3 A B A B A B A B 0 0 1 1 2 2 3 3 A B A B A B A B 0 0 1 1 2 2 3 3 A B A B A B A B 0 0 1 1 2 2 3 3 C_{n + 4} C_{in} 0 MC10H181 4-BIT ARITHMETIC LOGIC UNIT MC10H181 MC10H181 MC10H181 S0 SO 4-BIT ARITHMETIC 4-BIT ARITHMETIC 4-BIT ARITHMETIC S1 LOGIC UNIT LOGIC UNIT LOGIC UNIT S2 S2 S2 S2 S3 S3 F2 S0 S1 S2 S3 F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 F10 F11 F12 F13 F14 F15 P1 G1 P2 G2 PO G0 G3 MC10H179 CARRY LOOK-AHEAD G Cn C_{n+2} C_{n+4}

FIGURE 2 — 16-BIT FULL LOOK-AHEAD CARRY ARITHMETIC LOGIC UNIT

Dual 2-Bit Adder/Subtractor

The MC10H180 is a high–speed, low–power, general–purpose adder/subtractor. It is designed to be used in special purpose adders/subtractors or in high–speed multiplier arrays.

Inputs for each adder are Carry–in, Operand A, and Operand B; outputs are Sum, Sum and Carry–out. The common select inputs serve as a control line to Invert A for subtract, and a control line to Invert B.

- · Propagation Delay, 1.8 ns Typical, Operand and Select to Output
- · Power Dissipation, 360 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- · Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit | |
|---|------------------|----------------------------|------|--|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc | |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc | |
| Output Current — Continuous — Surge | lout | 50 100 | mA | |
| Operating Temperature Range | TA | 0 to +75 | °C | |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C | |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0 | 0° | | 25° | | 75° | |
|---|------------------|-------|------------|-------|------------|-------|-------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 95 | _ | 86 | _ | 95 | mA |
| Input Current High Pins 4, 12 Pins 7, 9 | l _{inH} | = | 665 515 | = | 417 320 | _ | 417 320 | μА |
| Pins 5, 6, 10, 11 | | | 410 | | 255 | | 255 | |
| Input Current Low | linL | 0.5 | | 0.5 | <u> </u> | 0.3 | <u>L-</u> _ | μΑ |
| High Output Voltage | VOH | -1.02 | 0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage (1) | V _{IH} | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage (1) | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay Operand to Output Select to Output Carry-in to Output | t _{pd} | 0.6 0.6 0.4 | 2.4 2.2 1.6 | 0.7 0.7 0.4 | 2.5 2.3 1.7 | 0.8 0.8 0.4 | 2.8 2.6 1.8 | ns |
|---|-----------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|----|
| Rise Time | t _r | 0.5 | 2.0 | 0.5 | 2.1 | 0.5 | 2.2 | ns |
| Fall Time | t _f | 0.5 | 2.0 | 0.5 | 2.1 | 0.5 | 2.2 | ns |

NOTES:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

2-72

MC10H180




L SUFFIX CERAMIC PACKAGE CASE 620–10




P SUFFIX
PLASTIC PACKAGE
CASE 648-08



FN SUFFIX PLCC CASE 775-02



DIP PIN ASSIGNMENT





2

FUNCTION SELECT TABLE

| SelA | SelB | Function |
|------|------|-----------------------|
| Н | Н | S = A plus B |
| Н | L | S = A minus B |
| L | Н | S = B minus A |
| L | | S = 0 minus A minus B |

TRUTH TABLE

| FUNCTION | | INPUT | | | | | l | | |
|----------|------|---------|----------|---------|----------|---------|-----------|------|--|
| FUNCTION | SelA | SelB | Α0 | ВО | Cin | S0 | <u>50</u> | Cout | |
| ADD | | TTTTTTT | LLLLHHHH | LLHLLHH | TLILITLE | TLLTLT | HULLITH | | |
| SUBTRACT | | | | | LHLHLHLH | HULLITI | | | |

| FUNCTION | | INPUT | rs | | | | | |
|---------------------|------|----------|----------|----|-----------------|----------|-----------|------------------|
| FUNCTION | SelA | SelB | A0 | ВО | C _{in} | S0 | <u>50</u> | C _{out} |
| REVERSE SUBTRACT | | IIIIIIII | LLLLHHHH | | LHLHLHLH | HLLHLHHL | | TLLTLLT |
| | | | | | THUHUHUH | | HLLHLHHL | THUTUTH |

2-73

4-Bit Arithmetic Logic Unit/ Function Generator

The MC10H181 is a high–speed arithmetic logic unit capable of performing 16 logic operations and 16 arithmetic operations on two four–bit words. Full internal carry is incorporated for ripple through operation.

Arithmetic logic operations are selected by applying the appropriate binary word to the select inputs (S0 through S3) as indicated in the tables of arithmetic/logic functions. Group carry propagate (PG) and carry generate (GG) are provided to allow fast operations on very long words using a second order look—ahead. The internal carry is enabled by applying a low level voltage to the mode control input (M).

When used with the MC10H179, full-carry look-ahead, as a second order look-ahead block, the MC10H181 provides high-speed arithmetic operations on very long words.

This 10H part is a functional/pinout duplication of the standard MECL 10K family part with 100% improvement in propagation delay and no increase in power supply current.


- Improved Noise Margin, 150 mV (Over Operating Voltage and Temperature Range)
- · Voltage Compensated
- MECL 10K Compatible

MAXIMUM RATINGS


| Characteristic | Symbol | Rating | Unit | | | | | | |
|--|------------------|----------------------------|------|--|--|--|--|--|--|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc | | | | | | |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc | | | | | | |
| Output Current — Continuous — Surge | lout | 50 100 | mA | | | | | | |
| Operating Temperature Range | TA | 0 to +75 | °C | | | | | | |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | ္င | | | | | | |

NOTE:


Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 Ifpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.



MC10H181




DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

9/96





ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5.0%) (See Note)

| | ı | 0 | o | +2 | 5° | + | 75° | |
|---|-----------------|-------|---------------------------------|------------------|---------------------------------|-----------------------|---------------------------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ľΕ | _ | 159 | _ | 145 | | 159 | mA |
| Input Current High Pin 22 Pins 14,23 Pins 13,15,17 Pins 10,16,18,21 Pins 9,11,19,20 | linH | = | 720 405 515 475 465 | - - - - | 450 255 320 300 275 | - - - - - | 450 255 320 300 275 | μА |
| Input Current Low Pins 9–11, 13–22 | linL | 0.5 | _ | 0.5 | _ | 0.3 | _ | μА |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | V _{OL} | -1.95 | -1.63 | 1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

NOTE:
Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

AC PARAMETERS

| | | | | | AC Switching Characteristics | | | | | | |
|---|----------------------------------|--|------------------|-------------------------|------------------------------|-----|------------|-----|------------|------------|------|
| | 1 | | } | | 0 | °C | +2 | 5°C | +7 | 5°C | |
| Characteristic | Symbol | Input | Output | Conditions † | Min | Max | Min | Max | Min | Max | Unit |
| Propagation Delay | t+ +, t | C _n | C _{n+4} | A0,A1,A2,A3 | 0.7 | 2.0 | 0.7 | 2.0 | 0.7 | 2.2 | ns |
| Rise Time, Fall Time | t+, t- | C _n | C _{n+4} | A0,A1,A2,A3 | 0.6 | 2.0 | 0.6 | 2.0 | 0.7 | 2.2 | ns |
| Propagation Delay Rise Time, Fall Time | t+ +, t+ -, t- +, t t+, t- | C _n C _n C _n | F1 F1 F1 | A0 | 1.0 | 3.0 | 1.0 | 3.0 | 1.2 0.7 | 3.3 2.4 | ns |
| Propagation Delay Rise Time, Fall Time | t+ +, t+ -, t- +, t t+, t- | A1 A1 A1 | F1 F1 F1 | | 1.5 | 3.7 | 1.5 0.7 | 3.7 | 1.6 0.7 | 4.0 | ns |
| Propagation Delay Rise Time, Fall Time | t+, t | A1 | PG | S0,S3 | 1.5 | 3.7 | 1.5 | 3.7 | 1.6 | 4.0 | ns |
| | t+, t- | A1 | PG | S0,S3 | 0.9 | 2.4 | 0.9 | 2.4 | 0.9 | 2.6 | ns |
| Propagation Delay | t+ +, t | A1 | G _G | A0,A2,A3,C _n | 1.5 | 3.7 | 1.5 | 3.7 | 1.6 | 3.9 | ns |
| Rise Time, Fall Time | t+, t- | A1 | G _G | A0,A2,A3,C _n | 0.7 | 2.2 | 0.7 | 2.2 | 0.7 | 2.4 | ns |
| Propagation Delay | t+ -, t- + | A1 | C _{n+4} | A0,A2,A3,C _n | 1.5 | 3.6 | 1.5 | 3.6 | 1.6 | 3.9 | ns |
| Rise Time, Fall Time | t+, t- | A1 | C _{n+4} | A0,A2,A3,C _n | 0.5 | 2.0 | 0.5 | 2.0 | 0.5 | 2.2 | ns |
| Propagation Delay | t+ +, t- + | B1 | F1 | S3,C _n | 2.0 | 4.5 | 2.0 | 4.5 | 2.1 | 4.8 | ns |
| Rise Time, Fall Time | t+, t- | B1 | F | S3,C _n | 0.7 | 2.3 | 0.7 | 2.3 | 0.7 | 2.5 | ns |
| Propagation Delay | t++, t | B1 | P _G | S0,A1 | 1.5 | 3.8 | 1.5 | 3.8 | 1.6 | 4.0 | ns |
| Rise Time, Fall Time | t+, t- | B1 | P _G | S0,A1 | 0.7 | 2.2 | 0.7 | 2.2 | 0.7 | 2.4 | ns |
| Propagation Delay | t+ +, t | B1 | G _G | S3,C _n | 1.5 | 3.7 | 1.5 | 3.7 | 1.6 | 4.0 | ns |
| Rise Time, Fall Time | t+, t- | B1 | G _G | S3,C _n | 0.7 | 2.2 | 0.7 | 2.2 | 0.7 | 2.4 | ns |
| Propagation Delay | t+ -, t- + | B1 | C _{n+4} | S3,C _n | 2.0 | 4.0 | 2.0 | 4.0 | 2.1 | 4.3 | ns |
| Rise Time, Fall Time | t+, t- | B1 | C _{n+4} | S3,C _n | 0.5 | 2.0 | 0.5 | 2.2 | 0.5 | 2.2 | ns |
| Propagation Delay | t+ +, t+ - | M | F1 | = | 1.5 | 4.2 | 1.5 | 4.2 | 1.6 | 4.5 | ns |
| Rise Time, Fall Time | t+, t- | M | F1 | | 0.8 | 2.3 | 0.8 | 2.3 | 0.8 | 2.5 | ns |
| Propagation Delay | t+ -, t- + | S1 | F1 | A1,B1 | 1.5 | 4.5 | 1.5 | 4.5 | 1.6 | 4.8 | ns |
| Rise Time, Fall Time | t+, t- | S1 | F1 | A1,B1 | 0.7 | 2.0 | 0.7 | 2.0 | 0.7 | 2.2 | ns |
| Propagation Delay | t- +, t+ - | S1 | P _G | A3,B3 | 1.5 | 4.0 | 1.5 | 4.0 | 1.6 | 4.3 | ns |
| Rise Time, Fall Time | t+, t- | S1 | P _G | A3,B3 | 0.7 | 2.0 | 0.7 | 2.2 | 0.7 | 2.4 | ns |
| Propagation Delay | t+ -, t- + | S1 | C _{n+4} | A3,B3 | 1.5 | 4.1 | 1.5 | 4.1 | 1.6 | 4.4 | ns |
| Rise Time, Fall Time | t+, t- | S1 | C _{n+4} | A3,B3 | 0.7 | 2.2 | 0.7 | 2.2 | 0.7 | 2.4 | ns |
| Propagation Delay | t+ -, t- + | S1 | G _G | A3,B3 | 1.3 | 4.5 | 1.3 | 4.5 | 1.4 | 4.8 | ns |
| Rise Time, Fall Time | t+, t- | S1 | G _G | A3,B3 | 0.5 | 3.2 | 0.5 | 3.2 | 0.5 | 3.4 | ns |

[†] Logic high level (+1.11 Vdc) applied to pins listed. All other input pins are left floating or tied to +0.31 Vdc. V_{CC1} = V_{CC2} = +2.0 Vdc, V_{EE} = -3.2 Vdc



Hex D Master-Slave Flip-Flop with Reset

The MC10H186 is a hex D type flip–flop with common reset and clock lines. This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in clock toggle frequency and propagation delay and no increase in power–supply current.

- Propagation Delay, 1.7 ns Typical
- · Power Dissipation, 460 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to V _{EE} | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (VFF = -5.2 V ±5%) (See Note)

| | | 0° | | 25° | | 75° | | |
|---|-----------------|-------------|--------------------|-------------|-------------------|-------|-------------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 121 | - | 110 | _ | 121 | mA |
| Input Current High Pins 5,6,7,10,11,12 Pin 9 Pin 1 | linH | _ _ _ | 430 670 1250 | _ _ _ | 265 420 765 | _ | 265 420 765 | μА |
| Input Current Low | linL | 0.5 | _ | 0.5 | _ | 0.3 | _ | μА |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | V _{OL} | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | V _{lH} | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | VIL | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay | t _{pd} | 0.7 | 3.0 | 0.7 | 3.0 | 0.7 | 3.0 | ns |
|--|------------------|-----|-----|-----|-----|-----|-----|-----|
| Set-up Time | t _{set} | 1.5 | _ | 1.5 | | 1.5 | _ | ns |
| Hold Time | thold | 1.0 | _ | 1.0 | _ | 1.0 | _ | ns |
| Rise Time | t _r | 0.7 | 2.6 | 0.7 | 2.6 | 0.7 | 2.6 | ns |
| Fall Time | tf | 0.7 | 2.6 | 0.7 | 2.6 | 0.7 | 2.6 | ns |
| Toggle Frequency | f _{tog} | 250 | _ | 250 | _ | 250 | _ | MHz |
| Reset Recovery Time (t ₁₋₉₊) | t _{rr} | 3.0 | _ | 3.0 | - | 3.0 | _ | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.

MC10H186



L SUFFIX CERAMIC PACKAGE CASE 620–10



P SUFFIX PLASTIC PACKAGE CASE 648-08




FN SUFFIX PLCC CASE 775-02

CLOCKED TRUTH TABLE

| R | С | D | Qn+1 |
|---|-----|---|------|
| L | L | Х | Qn |
| L | H * | L | L |
| L | H * | Н | Н |
| Н | L | Х | L |

* A clock H is a clock transition from a low to a high state.

DIP PIN ASSIGNMENT




Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

APPLICATION INFORMATION

The MC10H186 contains six high-speed, master slave type "D" flip-flops. Data is entered into the master when the clock is low. Master-to-slave data transfer takes place on the positive-going Clock transition. Thus outputs may change only on a positive-going Clock

transition. A change in the information present at the data (D) input will not affect the output information any other time due to the master–slave construction of this device. A common Reset is included in this circuit. THE RESET ONLY FUNCTIONS WHEN THE CLOCK IS LOW.

LOGIC DIAGRAM



Hex Buffer with Enable

The MC10H188 is a high-speed Hex Buffer with a common Enable input. When Enable is in the high-state, all outputs are in the low-state. When Enable is in the low-state, the outputs take the same state as the inputs.

This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 1.3 ns Typical Data-to-Output
- Power Dissipation 180 mW Typ/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|---|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | Vi | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (VFF = -5.2 V ±5%) (See Note)

| | | 0° | | 25° | | 75° | | |
|----------------------|-----------------|-------|-------|-------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 46 | | 42 | _ | 46 | mA |
| Input Current High | linH | | 495 | | 310 | _ | 310 | μА |
| Input Current Low | linL | 0.5 | _ | 0.5 | _ | 0.3 | - | μΑ |
| High Output Voltage | VoH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay Enable Data | ^t pd | 0.7 0.7 | 2.2 1.9 | 0.7 0.7 | 2.2 1.9 | 0.7 0.7 | 2.2 1.9 | ns |
|-------------------------------------|-----------------|------------|------------|------------|------------|------------|------------|----|
| Rise Time | t _r | 0.7 | 2.4 | 0.7 | 2.4 | 0.7 | 2.4 | ns |
| Fall Time | tf | 0.7 | 2.4 | 0.7 | 2.4 | 0.7 | 2.4 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 Ifpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

2-79

MC10H188




L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02



PIN ASSIGNMENT



Hex Inverter with Enable

The MC10H189 is a Hex Inverter with a common Enable input. The hex inverting function is provided when Enable is in the low-state. When Enable is in the high-state, all outputs are low.

This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay and no increase in power-supply current.

- Propagation Delay, 1.3 ns Typical Data-to-Output
- Power Dissipation 180 mW Typ/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MC10H189



L SUFFIX CERAMIC PACKAGE CASE 620-10



P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | ٧ _I | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | o o |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0° | | 25° | | 75° | | |
|----------------------|-----------------|-------|-------|-------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 46 | _ | 42 | _ | 46 | mA |
| Input Current High | linH | _ | 495 | _ | 310 | _ | 310 | μΑ |
| Input Current Low | linL | 0.5 | _ | 0.5 | _ | 0.3 | | μΑ |
| High Output Voltage | Voн | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | V _{IH} | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | VIL | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS


| Propagation Delay Enable Data | ^t pd | 0.7 0.7 | 2.2 1.9 | 0.7 0.7 | 2.2 1.9 | 0.7 0.7 | 2.3 1.9 | ns |
|-------------------------------------|-----------------|------------|------------|------------|------------|------------|------------|----|
| Rise Time | tr | 0.7 | 2.4 | 0.7 | 2.4 | 0.7 | 2.4 | ns |
| Fall Time | tf | 0.7 | 2.4 | 0.7 | 2.4 | 0.7 | 2.4 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 Ifpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

LOGIC DIAGRAM 11 12 **TRUTH TABLE** Inputs Output V_{CC1} = Pin 1 V_{CC2} = Pin 16 V_{EE} = Pin 8 X Y OUT H Н

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

9/96

Dual 4-5-Input OR/NOR Gate

The MC10H209 is a Dual 4-5-input OR/NOR gate. This MECL part is a functional/pinout duplication of the MECL III part MC1688.

- · Propagation Delay Average, 0.75 ns Typical
- Power Dissipation 125 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MC10H209



L SUFFIX CERAMIC PACKAGE CASE 620-10



P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|----------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C °C |

ELECTRICAL CHARACTERISTICS (VFF = -5.2 V ±5%) (See Note)

| | | 0° | | 25° | | 75° | | |
|----------------------|-----------------|-------|-------|-------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | lΕ | | _ | _ | 30 | _ | - | mA |
| Input Current High | linH | _ | 640 | _ | 400 | _ | 400 | μΑ |
| Input Current Low | linL | 0.5 | - | 0.5 | _ | 0.3 | - | μΑ |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |


AC PARAMETERS

| Propagation Delay | tpd | 0.4 | 1.15 | 0.4 | 1.15 | 0.4 | 1.15 | ns |
|-------------------|----------------|-----|------|-----|------|-----|------|----|
| Rise Time | t _r | 0.4 | 1.5 | 0.4 | 1.5 | 0.4 | 1.6 | ns |
| Fall Time | t _f | 0.4 | 1.5 | 0.4 | 1.5 | 0.4 | 1.6 | ns |


NOTE:

3/93

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 Ifpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.



PIN ASSIGNMENT



Dual 3-Input 3-Output OR Gate

The MC10H210 is designed to drive up to six transmission lines simultaneously. The multiple outputs of this device also allow the wire "OR"-ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10H210 particularly useful in clock distribution applications where minimum clock skew is desired.

- · Propagation Delay Average, 1.0 ns Typical
- Power Dissipation, 160 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K—Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VĮ | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | ္င |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0° | | 25° | | 75° | | |
|----------------------|-----------------|-------|-------|-------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 42 | - | 38 | _ | 42 | mA |
| Input Current High | linH | _ | 720 | _ | 450 | _ | 450 | μΑ |
| Input Current Low | linL | 0.5 | _ | 0.5 | | 0.3 | _ | μΑ |
| High Output Voltage | Voн | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay | t _{pd} | 0.5 | 1.55 | 0.55 | 1.55 | 0.6 | 1.7 | ns |
|-------------------|-----------------|------|------|------|------|-----|-----|----|
| Rise Time | t _r | 0.75 | 1.8 | 0.75 | 1.9 | 0.8 | 2.0 | ns |
| Fall Time | tf | 0.75 | 1.8 | 0.75 | 1.9 | 0.8 | 2.0 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts.

2-82

Note: If crosstalk is present, double bypass capacitor to 0.2 μF .

MC10H210



L SUFFIX CERAMIC PACKAGE CASE 620-10



P SUFFIX PLASTIC PACKAGE CASE 648–08



FN SUFFIX PLCC CASE 775-02


LOGIC DIAGRAM





V_{CC1} = PINS 1, 15 V_{CC2} = PIN 16 V_{EE} = PIN 8

DIP PIN ASSIGNMENT



Dual 3-Input 3-Output NOR Gate

The MC10H211 is designed to drive up to six transmission lines simultaneously. The multiple outputs of this device also allow the wire "OR"-ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10H211 particularly useful in clock distribution applications where minimum clock skew is desired.

- · Propagation Delay, 1.0 ns Typical
- Power Dissipation, 160 mW Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0° | | 25° | | 75° | | |
|----------------------|------------------|-------|-------|-------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 42 | | 38 | - | 42 | mA |
| Input Current High | linH | | 720 | _ | 450 | _ | 450 | μА |
| Input Current Low | l _{inL} | 0.5 | _ | 0.5 | _ | 0.3 | _ | μА |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS


| Propagation Delay | tpd | 0.7 | 1.6 | 0.7 | 1.6 | 0.7 | 1.7 | ns |
|-------------------|----------------|-----|-----|-----|-----|-----|-----|----|
| Rise Time | t _r | 0.9 | 2.0 | 0.9 | 2.2 | 0.9 | 2.4 | ns |
| Fall Time | tf | 0.9 | 2.0 | 0.9 | 2.2 | 0.9 | 2.4 | ns |


NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts.


Note: If crosstalk is present, double bypass capacitor to 0.2 μ F.

MC10H211





DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

Quad Bus Driver/Receiver with 2-to-1 Output Multiplexers

The MC10H330 is a Quad Bus Driver/Receiver with two–to–one output multiplexers. These multiplexers have a common select and output enable. When disabled, $(\overline{\text{OE}} = \text{high})$ the bus outputs go to –2.0 V. Their output can be brought to a low state (VOL) by applying a high level to the receiver enable (RE = High). The parameters specified are with 25 Ω loading on the bus drivers and 50 Ω loads on the receivers.

- Propagation Delay, 1.5 ns Typical Data-to-Output
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|---|------------------|----------------------------|----------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | V _I | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C °C |

ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0 | 10 | 2 | 5° | 7 | 5° | |
|---|-----------------|-------------|-------------------|-------------|-------------------|--------------|-------------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ĺΕ | _ | 157 | _ | 143 | _ | 157 | mΑ |
| Input Current High Pins 5–8, 17–20 Pins 16, 21 Pin 9 | linH | _ _ _ | 667 514 475 | _ _ _ | 417 321 297 | - - | 417 321 297 | μА |
| Input Current Low | linL | 0.5 | _ | 0.5 | _ | 0.3 | _ | μΑ |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | V _{OL} | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay | tpd | | | | | | | ns |
|--------------------|----------------|-----|-----|-----|-----|-----|-----|----|
| Select-to-Input | ·pu | 1.8 | 5.3 | 1.8 | 5.3 | 1.8 | 5.3 | |
| Data-to-Bus Output | | 0.5 | 2.0 | 0.5 | 2.0 | 0.5 | 2.0 | |
| Select-to-Bus | | ! | | | | | | |
| Output | | 1.0 | 3.2 | 1.0 | 3.2 | 1.0 | 3.2 | |
| OE-to-Bus Output | ' | 0.8 | 2.2 | 0.8 | 2.2 | 0.8 | 2.2 | |
| BustoInput | | 0.8 | 2.1 | 0.8 | 2.1 | 0.8 | 2.4 | |
| REto-Input | | 0.5 | 2.2 | 0.5 | 2.2 | 0.5 | 2.2 | |
| Data-to-Receiver | | | 1 | Ì | [| | | |
| Input | | 1.3 | 4.0 | 1.3 | 4.0 | 1.3 | 4.0 | |
| Rise Time | t _r | 0.5 | 2.0 | 0.5 | 2.0 | 0.5 | 2.0 | ns |
| Fall Time | t _f | 0.5 | 2.0 | 0.5 | 2.0 | 0.5 | 2.0 | ns |

MC10H330



L SUFFIX CERAMIC PACKAGE CASE 758-02




P SUFFIX PLASTIC PACKAGE CASE 724-03



FN SUFFIX PLCC CASE 776-02

DIP PIN ASSIGNMENT




Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Receiver outputs are terminated through a 50-ohm resistor to -2.0 volts dc. Bus outputs are terminated through a 25-ohm resistor to -2.0 volts dc.

LOGIC DIAGRAM



MULTIPLEXER TRUTH TABLE

| ŌĒ | s | W _{Bus} | X _{Bus} | YBus | Z _{Bus} |
|----|---|------------------|------------------|--------|------------------|
| Н | Х | -2.0 V | -2.0 V | -2.0 V | -2.0 V |
| L | L | W0 | X0 | Y0 | Z0 |
| L | Н | W1 | X1 | Y1 | Z1 |

RECEIVER TRUTH TABLE

| RE | Win | X _{in} | Yin | z _{in} |
|----|------------------|------------------|------------------|------------------|
| Н | L | L | L | L |
| L | W _{Bus} | X _{Bus} | Y _{Bus} | Z _{Bus} |

Dual Bus Driver/Receiver with 4-to-1 Output Multiplexers

The MC10H332 is a Dual Bus Driver/Receiver with four-to-one output multiplexers. These multiplexers have common selects and output enable. When disabled, $(\overline{\text{OE}}=\text{high})$ the bus outputs go to -2.0 V. The parameters specified are with 25 Ω loading on the bus drivers and 50 Ω loads on the receivers.

- Propagation Delay, 1.5 ns Typical Data-to-Output
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MC10H332



L SUFFIX

CERAMIC PACKAGE CASE 732-03




P SUFFIX PLASTIC PACKAGE CASE 738-03



FN SUFFIX PLCC CASE 775-02

MAXIMUM RATINGS




ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0 | • | 2 | 5° | 7 | '5° | |
|--|--------|----------|-------|----------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 115 | _ | 110 | _ | 115 | mA |
| Input Current High Pins 3,4,5,6,14, | linH | | | | | | | μA |
| 15,16,17 | ł | | 667 | | 417 | - | 417 | |
| Pins 7,8 | | l — | 437 | l — | 273 | | 273 | |
| Pins 13, 18 | | l — | 456 | <u> </u> | 285 | | 285 | |
| Input Current Low | linL | 0.5 | _ | 0.5 | - | 0.3 | _ | μΑ |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | VIL | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay | ^t pd | | | | | | | ns |
|-------------------------------------|-----------------|-----|-----|-----|-----|-----|-----|----|
| Data-to-Bus Output Select-to-Bus | | 8.0 | 3.0 | 0.8 | 3.0 | 0.8 | 3.2 | |
| Output | | 0.8 | 3.4 | 0.8 | 3.4 | 0.8 | 3.8 | |
| OE-to-Bus Output | | 0.8 | 2.4 | 0.8 | 2.4 | 0.8 | 2.6 | |
| Bus-to-Receiver | | 0.8 | 2.1 | 0.8 | 2.1 | 0.8 | 2.4 | |
| Select-to-Receiver | | 1.8 | 4.5 | 1.8 | 4.5 | 1.8 | 5.0 | |
| RE-to-Receiver | | 0.8 | 2.2 | 0.8 | 2.2 | 0.8 | 2.5 | |
| Data-to-Receiver | | 1.3 | 4.0 | 1.3 | 4.0 | 1.3 | 4.5 | |
| Rise Time | t _r | 0.5 | 2.0 | 0.5 | 2.0 | 0.5 | 2.1 | ns |
| Fall Time | t _f | 0.5 | 2.0 | 0.5 | 2.0 | 0.5 | 2.1 | ns |

DIP & PLCC PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Receiver outputs are terminated through a 50-ohm resistor to -2.0 volts dc. Bus outputs are terminated through a 25-ohm resistor to -2.0 volts dc.

2


MULTIPLEXER TRUTH TABLE

| ŌĒ | S1 | S0 | X _{Bus} | YBus |
|----|----|----|------------------|-------|
| Н | Х | Х | -2.0V | -2.0V |
| L | L | L | X0 | Y0 |
| L | L | н | X1 | Y1 |
| L | Н | L | X2 | Y2 |
| L | Н | н | Х3 | Y3 |

RECEIVER TRUTH TABLE

| RE | Xin | Yin |
|----|------------------|------|
| Н | L | L |
| L | X _{Bus} | YBus |

LOGIC DIAGRAM



Quad Bus Driver/Receiver with Transmit and Receiver Latches

The MC10H334 is a Quad Bus Driver/Receiver with transmit and receiver latches. When disabled, $(\overline{OE} = high)$ the bus outputs will fall to -2.0 V. Data to be transmitted or received is passed through its respective latch when the respective latch enable (DLE and RLE) is at a low level. Information is latched on the positive transition of DLE and RLE. The parameters specified are with 25 Ω loading on the bus drivers and 50 Ω loads on the receivers.

- · Propagation Delay, 1.6 ns Typical Data-to-Output
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

MC10H334



L SUFFIX CERAMIC PACKAGE CASE 732-03



P SUFFIX PLASTIC PACKAGE CASE 738-03



FN SUFFIX PLCC CASE 775-02

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|---|------------------|----------------------------|------|
| Power Supply (V _{CC} = 0) | VEE | -8.0 to 0 | Vdc |
| Input Voltage (V _{CC} = 0) | VI | 0 to VEE | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |


ELECTRICAL CHARACTERISTICS (VEE = -5.2 V ±5%) (See Note)

| | | 0° 25° | | 75° | | | | |
|---|-----------------|--------|-------------------|-------|-------------------|-------|-------------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Current | ΙE | _ | 161 | 1 | 161 | 1 | 161 | mA |
| Input Current High Pins 5,6,15,16 Pins 7,14 Pin 17 | linH | | 397 460 520 | 111 | 273 297 357 | 111 | 273 297 357 | μА |
| Input Current Low | linL | 0.5 | _ | 0.5 | | 0.3 | _ | μА |
| High Output Voltage | Vон | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage | V _{IH} | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

AC PARAMETERS

| Propagation Delay Data-to-Bus Output DI.E-to-Bus Output OE-to-Bus Output Bus-to-R0 RI.E-to-R0 Data-to-Receiver R0 | [†] pd | 0.5 1.0 0.5 0.5 0.5 1.0 | 2.5 2.7 2.5 1.9 2.1 3.8 | 0.5 1.0 0.5 0.5 0.5 1.0 | 2.5 2.7 2.5 1.9 2.1 3.8 | 0.5 1.0 0.5 0.5 0.5 1.0 | 2.5 2.7 2.5 1.9 2.1 3.8 | ns |
|---|-----------------|--|--|--|--|--|--|----|
| Rise Time | t _r | 0.5 | 2.2 | 0.5 | 2.2 | 0.5 | 2.2 | ns |
| Fall Time | t _f | 0.5 | 2.2 | 0.5 | 2.2 | 0.5 | 2.2 | ns |


DIP & PLCC PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 Ifpm is maintained. Receiver outputs are terminated through a 50-ohm resistor to -2.0 volts dc. Bus outputs are terminated through a 25-ohm resistor to -2.0 volts dc.

LOGIC DIAGRAM



PECL* to TTL Translator (+5 Vdc Power Supply Only)

The MC10H350 is a member of Motorola's 10H family of high performance ECL logic. It consists of 4 translators with differential inputs and TTL outputs. The 3-state outputs can be disabled by applying a HIGH TTL logic level on the common OE input.

The MC10H350 is designed to be used primarily in systems incorporating both ECL and TTL logic operating off a common power supply. The separate VCC power pins are not connected internally and thus isolate the noisy TTL VCC runs from the relatively quiet ECL VCC runs on the printed circuit board. The differential inputs allow the H350 to be used as an inverting or noninverting translator, or a differential line receiver. The H350 can also drive CMOS with the addition of a pullup resistor.

Propagation Delay, 3.5 ns Typical

MECL 10K-Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|------|
| Power Supply (VEE = Gnd) | Vcc | 7.0 | Vdc |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0 V ±5%) (See Note 1)

| | | T _A = 0°C | to 75°C | | |
|---|-----------------|----------------------|---------|-----------------|----------|
| Characteristic | | Symbol | Min | Max | Unit |
| Power Supply Current | TTL ECL | lcc | _ | 20 12 | mA |
| Input Current High | Pin 9 Others | linh Inh | _ | 20 50 | μА |
| Input Current Low | Pin 9 Others | IIL INL | _ | -0.6 50 | mA μA |
| Input Voltage High | Pin 9 | V _{IH} | 2.0 | _ | Vdc |
| Input Voltage Low | Pin 9 | V _{IL} | _ | 0.8 | Vdc |
| Differential Input Voltage (1) Pins 3 | 3–6, 11–14 (1) | V _{DIFF} | 350 | | mV |
| Voltage Common Mode Pir | ns 3–6, 11–14 | V _{СМ} | 2.8 | V _{CC} | Vdc |
| Output Voltage High I _{OH} = 3.0 mA | | V _{OH} | 2.7 | _ | Vdc |
| Output Voltage Low I _{OL} = 20 mA | | V _{OL} | _ | 0.5 | Vdc |
| Short Circuit Current V _{OUT} = 0 V | | los | -60 | -150 | mA |
| Output Disable Current High VOUT = 2.7 V | | lozh | _ | 50 | μА |
| Output Disable Current Low VOUT = 0.5 V | | lozL | _ | -50 | μА |

- Common mode input voltage to pins 3-4, 5-6, 11-12, 13-14 must be between the values of 2.8 V and 5.0 V. This common mode input voltage range includes the differential input swing.
 For single ended use, apply 3.75 V (VgB) to either input depending on output polarity required. Signal level range to other input is 3.3 V to 4.2 V.
 Any unused gates should have the inverting inputs tied to V_{CC} and the non-inverting inputs tied
- to ground to prevent output glitching.

 1.0 V to 2.0 V w/50 pF into 500 ohms.

MC10H350




L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02



DIP PIN ASSIGNMENT




^{*}Positive Emitter Coupled Logic


ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ V} \pm 5\%$) (See Notes 1 & 4)

| | | T _A = 0°C | to 75°C | |
|---|--|----------------------|------------|------|
| Characteristic | Symbol | Min | Max | Unit |
| AC PARAMETERS (C _L = 50 pF) (V _{CC} | = 5.0 ± 5% | $T_A = 0^{\circ}$ | C to 75°C) | |
| Propagation Delay Data | ^t pd | 1.5 | 5.0 | ns |
| Rise Time | t _r | 0.3 | 1.6 | ns |
| Fall Time | t _f | 0.3 | 1.6 | ns |
| Output Disable Time | ^t pdLZ ^t pdHZ | 2.0 2.0 | 6.0 6.0 | ns |
| Output Enable Time | ^t pdZL ^t pdZH | 2.0 2.0 | 8.0 8.0 | ns |

3-STATE SWITCHING WAVEFORMS



TEST LOAD



*INCLUDES JIG AND PROBE CAPACITANCE

Application Note: Pin 9 is an $\overline{\text{OE}}$ and the 10H350 is disabled when $\overline{\text{OE}}$ is at V $_{\text{IH}}$ or higher.

Quad TTL/NMOS to PECL* Translator

The MC10H351 is a guad translator for interfacing data between a saturated logic section and the PECL section of digital systems when only a +5.0 Vdc power supply is available. The MC10H351 has TTL/NMOS compatible inputs and PECL complementary open-emitter outputs that allow use as an inverting/non-inverting translator or as a differential line driver. When the common strobe input is at a low logic level, it forces all true outputs to the PECL low logic state (≈ +3.2 V) and all inverting outputs to the PECL high logic state (≈ +4.1 V).

The MC10H351 can also be used with the MC10H350 to transmit and receive TTL/NMOS information differentially via balanced twisted pair lines.

- Single +5.0 Power Supply
- All VCC Pins Isolated On Chip
- Differentially Drive Balanced Lines
- t_{nd} = 1.3 nsec Typical

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|---|------------------|----------------------------|------|
| Power Supply | Vcc | 0 to +7.0 | Vdc |
| Input Voltage (V _{CC} = 5.0 V) | V _I | 0 to V _{CC} | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (V_{CC} = V_{CC1} = V_{CC2} = 5.0 V ± 5.0%)

| | | 0 | 0 | 2 | 5° | 7 | ′5° | |
|---|---------------------|------|--------------|------|--------------|------|--------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply | ECL | | 50 | _ | 45 | _ | 50 | mA |
| Current | TTL | _ | 20 | _ | 15 | - | 20 | mA |
| Reverse Current Pins 7, 8, 12, 14 Pin 9 | IR IR | | 25 100 | 1 1 | 20 80 | 1 | 25 100 | μА |
| Forward Current Pins 7, 8, 12, 14 Pin 9 | IF INL | _ | -0.8 -3.2 | - | -0.6 -2.4 | _ | -0.8 -3.2 | mA |
| Input Breakdown Voltage | V _{(BR)in} | 5.5 | _ | 5.5 | _ | 5.5 | _ | Vdc |
| Input Clamp Voltage (I _{in} = -18 mA) | Vı | - | -1.5 | _ | -1.5 | | -1.5 | Vdc |
| High Output Voltage (1) | VOH | 3.98 | 4.16 | 4.02 | 4.19 | 4.08 | 4.27 | Vdc |
| Low Output Voltage (1) | VOL | 3.05 | 3.37 | 3.05 | 3.37 | 3.05 | 3.37 | Vdc |
| High Input Voltage | V _{IH} | 2.0 | | 2.0 | _ | 2.0 | _ | Vdc |
| Low Input Voltage | VIL | | 0.8 | _ | 0.8 | _ | 0.8 | Vdc |

(1) With V_{CC} at 5.0 V. V_{OH}/V_{OL} change 1:1 with V_{CC} . *Positive Emitter Coupled Logic

MC10H351




L SUFFIX CERAMIC PACKAGE CASE 732-03




P SUFFIX PLASTIC PACKAGE CASE 738-03



FN SUFFIX PLCC CASE 775-02



DIP PIN ASSIGNMENT



| | | (|)° | 2 | :5° | | 75° | |
|-----------------------------|------------------|-----|-----|-----|-----|-----|-----|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Propagation Delay (1) | t _{pd} | 0.4 | 2.2 | 0.4 | 2.2 | 0.4 | 2.1 | ns |
| Rise Time (20% to 80%) | tr | 0.4 | 1.9 | 0.4 | 2.0 | 0.4 | 2.1 | ns |
| Fall Time (80% to 20%) | tf | 0.4 | 1.9 | 0.4 | 2.0 | 0.4 | 2.1 | ns |
| Maximum Operating Frequency | f _{max} | 150 | | 150 | | 150 | | MHz |

⁽¹⁾ Propagation delay is measured on this circuit from +1.5 volts on the input waveform to the 50% point on the output waveform. NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to V_{CC} -2.0 Vdc.

Quad CMOS to PECL* Translator

The MC10H352 is a quad translator for interfacing data between a CMOS logic section and the PECL section of digital systems when only a +5.0 Vdc power supply is available. The MC10H352 has CMOS compatible inputs and PECL complementary open—emitter outputs that allow use as an inverting/non—inverting translator or as a differential line driver. When the common strobe input is at a low logic level, it forces all true outputs to the PECL low logic state (\approx +3.2 V) and all inverting outputs to the PECL high logic state (\approx +4.1 V).

The MC10H352 can also be used with the MC10H350 to transmit and receive CMOS information differentially via balanced twisted pair lines.

- Single +5.0 V Power Supply
- · All VCC Pins Isolated On Chip
- · Differentially Drive Balanced Lines
- t_{pd} = 1.3 nsec Typical

2

MAXIMUM RATINGS


| maximon riarnico | | | | | | | |
|--|------------------|----------------------------|------|--|--|--|--|
| Characteristic | Symbol | Rating | Unit | | | | |
| Power Supply | Vcc | 0 to +7.0 | Vdc | | | | |
| Input Voltage (V _{CC} = 5.0 V) | VI | 0 to V _C C | Vdc | | | | |
| Output Current — Continuous — Surge | lout | 50 100 | mA | | | | |
| Operating Temperature Range | TA | 0 to +75 | °C | | | | |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C | | | | |


ELECTRICAL CHARACTERISTICS (V_{CC} = V_{CC1} = V_{CC2} = 5.0 V ± 5.0%)

| | ļ | 0 | o | 2 | 25 ° | | 75° | |
|---|---------------------|------|--------------|------|--------------|------|--------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply | ECL | _ | 50 | | 45 | _ | 50 | mA |
| Current | TTL | 1 | 20 | - | 15 | 1 | 20 | mA |
| Reverse Current Pins 7, 8, 12, 14 Pin 9 | IR | - | 25 100 | _ | 20 80 | _ | 25 100 | μА |
| Forward Current Pins 7, 8, 12, 14 Pin 9 | ΙF | _ | -0.8 -3.2 | _ | -0.6 -2.4 | _ | -0.8 -3.2 | mA |
| Input Voltage Breakdown | V _{(BR)in} | 5.5 | _ | 5.5 | _ | 5.5 | _ | Vdc |
| Input Clamp Voltage (I _{in} = -18 mA) | VI | _ | -1.5 | _ | -1.5 | _ | -1.5 | Vdc |
| High Output Voltage (1) | VOH | 3.98 | 4.16 | 4.02 | 4.19 | 4.08 | 4.27 | Vdc |
| Low Output Voltage (1) | VOL | 3.05 | 3.37 | 3.05 | 3.37 | 3.05 | 3.37 | Vdc |
| High Input Voltage | VIH | 3.15 | _ | 3.15 | _ | 3.15 | - | Vdc |
| Low Input Voltage | V _{IL} | _ | 1.5 | | 1.5 | _ | 1.5 | Vdc |


(1) With V_{CC} at 5.0 V. V_{OH}/V_{OL} change 1:1 with V_{CC}. *Positive Emitter Coupled Logic

MC10H352





DIP PIN ASSIGNMENT



AC PARAMETERS

| | | |)° | 2 | 5° | 7 | 75° | |
|-----------------------------|-----------------|-----|-----|-----|-----|-----|-----|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Propagation Delay (1) | t _{pd} | 0.4 | 1.9 | 0.4 | 2.0 | 0.4 | 2.1 | ns |
| Rise Time (20% to 80%) | t _r | 0.4 | 1.9 | 0.4 | 2.0 | 0.4 | 2.1 | ns |
| Fall Time (80% to 20%) | t _f | 0.4 | 1.9 | 0.4 | 2.0 | 0.4 | 2.1 | ns |
| Maximum Operating Frequency | fmax | 150 | | 150 | | 150 | | MHz |

⁽¹⁾ Propagation delay is measured on this circuit from $V_{CC}/2$ on the input waveform to the 50% point on the output waveform. **NOTE:**



Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 flpm is maintained. Outputs are terminated through a 50-ohm resistor to V_{CC} – 2.0 Vdc.

Quad TTL-to-ECL Translator with ECL Strobe

The MC10H424 is a Quad TTL-to-ECL translator with an ECL strobe. Power supply requirements are ground, +5.0 volts, and -5.2 volts.

- · Propagation Delay, 1.5 ns Typical
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K Compatible

MAXIMUM RATINGS

| Characteristic | Symbol | Rating | Unit |
|--|------------------|----------------------------|------|
| Power Supply (V _{CC} = 5.0 V) | VEE | -8.0 to 0 | Vdc |
| Power Supply (VEE = - 5.2 V) | V _{CC} | 0 to +7.0 | Vdc |
| Input Voltage (ECL) | V _I | 0 to V _{EE} | Vdc |
| Input Voltage (TTL) | Vį | 0 to V _{CC} | Vdc |
| Output Current — Continuous — Surge | lout | 50 100 | mA |
| Operating Temperature Range | TA | 0 to +75 | °C |
| Storage Temperature Range — Plastic — Ceramic | T _{stg} | -55 to +150 -55 to +165 | °C |

ELECTRICAL CHARACTERISTICS (V_{EE} = -5.2 V \pm 5%, V_{CC} = 5.0 V \pm 5.0%)

| | | 0 | o | 25° | | 75° | | |
|--|---------------------|-------|-------|-------|-------|-------|--------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Negative Power Supply Drain Current | lΕ | _ | 72 | 1 | 66 | - | 72 | mAdc |
| Positive Power Supply | Іссн | _ | 16 | _ | 16 | _ | 18 | mAdc |
| Drain Current | ICCL | 1 | 25 | ı | 25 | 1 | 25 | mAdc |
| Reverse Current Pin 5,7,10,11 | l _R | _ | 50 | _ | 50 | - | 50 | μAdc |
| Forward Current Pin 5,7,10,11 | ļΕ | _ | -3.2 | - | -3.2 | _ | -3.2 | mAdc |
| Input HIGH Current Pin 6 | linH | _ | 450 | _ | 310 | _ | 310 | μAdc |
| Input LOW Current Pin 6 | linL | 0.5 | _ | 0.5 | | 0.3 | _ | μAdc |
| Input Breakdown Voltage | V _{(BR)in} | 5.5 | _ | 5.5 | _ | 5.5 | _ | Vdc |
| Input Clamp Voltage | VI | _ | -1.5 | _ | -1.5 | _ | -1.5 | Vdc |
| High Output Voltage | VOH | -1.02 | -0.84 | -0.98 | -0.81 | -0.92 | -0.735 | Vdc |
| Low Output Voltage | VOL | -1.95 | -1.63 | -1.95 | -1.63 | -1.95 | -1.60 | Vdc |
| High Input Voltage Pin 5,7,10,11 | VIH | 2.0 | _ | 2.0 | - | +2.0 | _ | Vdc |
| Low Input Voltage Pin 5,7,10,11 | V _{IL} | - | 0.8 | - | 0.8 | - | 0.8 | Vdc |
| High Input Voltage Pin 6 | VIH | -1.17 | -0.84 | -1.13 | -0.81 | -1.07 | -0.735 | Vdc |
| Low Input Voltage Pin 6 | V _{IL} | -1.95 | -1.48 | -1.95 | -1.48 | -1.95 | -1.45 | Vdc |

MC10H424




L SUFFIX CERAMIC PACKAGE CASE 620–10




P SUFFIX PLASTIC PACKAGE CASE 648–08



FN SUFFIX PLCC CASE 775-02



DIP PIN ASSIGNMENT



AC PARAMETERS

| Propaga- tion Delay Data Strobe | ^t pd | 0.5 0.5 | 2.2 2.2 | 0.5 0.5 | 2.3 2.3 | 0.5 0.5 | 2.4 2.4 | ns |
|--|-----------------|------------|------------|------------|------------|------------|------------|----|
| Rise Time | t _r | 0.5 | 2.0 | 0.5 | 2.0 | 0.5 | 2.2 | ns |
| Fall Time | †£ | 0.5 | 20 | 0.5 | 20 | 0.5 | 22 | ns |

NOTE:

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.1 volts.

APPLICATIONS INFORMATION

The MC10H424 has TTL—compatible inputs, an ECL strobe and MECL complementary open—emitter outputs that allow use as an inverting/non—inverting translator or as a differential line driver. When the common strobe input is at the low—logic level, it forces all true outputs to a MECL low—logic state and

all inverting outputs to a MECL high-logic state.

An advantage of this device is that TTL-level information can be transmitted differentially, via balanced twisted pair lines, to MECL equipment, where the signal can be received by the MC10H115 or MC10H116 differential line receivers.



9-Bit TTL/ECL Translator

The MC10H/100H600 is a 9-bit, dual supply TTL to ECL translator. Devices in the Motorola 9-bit translator series utilize the 28-lead PLCC for optimal power pinning, signal flow-through and electrical performance.

The H600 features both ECL and TTL logic enable controls for maximum flexibility.

The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.

- 9-Bit Ideal for Byte-Parity Applications
- · Flow-Through Configuration
- Extra TTL and ECL Power/Ground Pins to Minimize Switching Noise
- · ECL and TTL Enable Inputs
- Dual Supply
- · 3.5 ns Max D to Q
- · PNP TTL Inputs for Low Loading
- Choice of ECL Compatibility: MECL 10H (10Hxxx) or 100K (100Hxxx)

MC10H600 MC100H600



FN SUFFIX PLASTIC PACKAGE CASE 776-02


PIN NAMES

| PIN | FUNCTION |
|--|--|
| GND VCCE VCCO VCCT VEE D0-D8 Q0-Q8 ENECL ENTTL | TTL Ground (0 V) ECL V _{CC} (0 V) ECL V _{CC} (0 V) — Outputs TTL Supply (+5.0 V) ECL Supply (-5.2/-4.5 V) Data Inputs (TTL) Data Outputs (ECL) Enable Control (ECL) Enable Control (TTL) |

TRUTH TABLE


| ENECL | ENTTL | D | Q |
|-------|-------|---|---|
| Н | Х | Н | Η |
| н | X | L | L |
| Х | н | н | Н |
| Х | Н | L | L |
| L | L | Х | L |

Pinout: 28-Lead PLCC (Top View)



2

LOGIC SYMBOL



DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

| | | | 0° | °C | 25°C | | 75°C | | | |
|--------------|----------------------|-------------|-----|--------------|------|--------------|------|--------------|------|-----------|
| Symbol | Parameter | | Min | Max | Min | Max | Min | Max | Unit | Condition |
| | Power Supply Current | | | | | | | | | |
| IEE | ECL | 10H 100H | | -125 -122 | | -125 -123 | | -125 -132 | mA | |
| ICCH ICCL | ΠL | | | 48 50 | | 48 50 | | 48 50 | mA | |

AC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

| | | | 0°C | | 25°C | | 75°C | | | |
|----------------|----------------------------------|-----------------|-----|-----|------|-----|------|-----|------|----------------|
| Symbol | Parameter | | Min | Max | Min | Max | Min | Max | Unit | Condition |
| tPLH | Propagation Delay to Output | D | 1.4 | 3.0 | 1.5 | 3.2 | 1.7 | 3.5 | ns | 50 Ω to -2.0 V |
| tPHL | | ENECL/ ENTTL | 1.8 | 3.7 | 1.9 | 3.9 | 2.0 | 4.1 | ns | 50 Ω to -2.0 V |
| t _R | Output Rise/Fall Time 20%-80% | | 0.5 | 1.5 | 0.5 | 1.5 | 0.5 | 1.5 | ns | 50 Ω to -2.0 V |

10H ECL DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{FF} = -5.2 \text{ V} \pm 5\%$

| | | | 0°C | | 25°C | | 75°C | | |
|------------------------------------|---|----------------|---------------|----------------|---------------|----------------|---------------|----------|----------------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| IH IIL | Input HIGH Current Input LOW Current | 0.5 | 225 | 0.5 | 145 | 0.5 | 145 | μA μA | |
| VIH VIL | Input HIGH Voltage Input LOW Voltage | -1170 -1950 | -840 -1480 | -1130 -1950 | -810 -1480 | -1070 -1950 | -735 -1450 | mV | |
| V _{OH} V _{OL} | Output HIGH Voltage Output LOW Voltage | -1020 -1950 | -840 -1630 | -980 -1950 | -810 -1630 | -920 -1950 | -735 -1600 | mV | 50 Ω to -2.0 V |

100H ECL DC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -4.2 V to -5.5 V

| | | 0° | С | 25 | °C | 75 | Ç | | |
|------------|---|----------------|---------------|----------------|---------------|----------------|---------------|----------|----------------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| lH III | Input HIGH Current Input LOW Current | 0.5 | 225 | 0.5 | 145 | 0.5 | 145 | μA μA | |
| VIH VIL | Input HIGH Voltage Input LOW Voltage | -1165 -1810 | -880 -1475 | -1165 -1810 | -880 -1475 | -1165 -1810 | -880 -1475 | mV | |
| VOH VOL | Output HIGH Voltage Output LOW Voltage | -1025 -1810 | -880 -1620 | -1025 -1810 | -880 -1620 | -1025 -1810 | -880 -1620 | mV | 50 Ω to -2.0 V |

TTL DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

| | | 0° | C | 25 | °C | 75 | °C | | |
|------------------------------------|---|-----|-----------|-----|-----------|-----|-----------|--------|--|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| V _{IH} V _{IL} | Input HIGH Voltage Input LOW Voltage | 2.0 | 0.8 | 2.0 | 0.8 | 2.0 | 0.8 | V V | |
| lін | Input HIGH Current | | 20 100 | | 20 100 | | 20 100 | μА | V _{IN} = 2.7 V V _{IN} = 7.0 V |
| IIL | Input LOW Current | | -0.6 | | -0.6 | | -0.6 | mA | V _{IN} = 0.5 V |
| ViK | Input Clamp Voltage | | -1.2 | | -1.2 | | -1.2 | ٧ | I _{IN} = -18 mA |



9-Bit ECL/TTL Translator


The MC10H/100H601 is a 9-bit, dual supply ECL to TTL translator. Devices in the Motorola 9-bit translator series utilize the 28-lead PLCC for optimal power pinning, signal flow-through and electrical performance.

The devices feature a 48 mA TTL output stage, and AC performance is specified into both a 50 pF and 200 pF load capacitance. For the 3–state output disable, both ECL and TTL control inputs are provided, allowing maximum design flexibility.

The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.

- 9-Bit Ideal for Byte-Parity Applications
- · 3-State TTL Outputs
- Flow–Through Configuration
- Extra TTL and ECL Power Pins to Minimize Switching Noise
- ECL and TTL 3-State Control Inputs
- Dual Supply
- 4.8 ns Max Delay into 50 pF, 9.6 ns into 200 pF (all outputs switching)
- PNP TTL Inputs for Low Loading

LOGIC SYMBOL



MC10H601 MC100H601



FN SUFFIX PLASTIC PACKAGE CASE 776-02


PIN NAMES

| PIN | FUNCTION |
|---|--|
| GND VCCE VCCT VEE D0-D8 Q0-Q8 OEECL OETTL | TTL Ground (0 V) ECL V _{CC} (0 V) TTL Supply (+5.0 V) ECL Supply (-5.2/-4.5 V) Data Inputs (ECL) Data Outputs (TTL) 3-State Control (ECL) 3-State Control (TTL) |

TRUTH TABLE

| OEECL | OETTL | D | Q |
|-------|-------|---|---|
| L | L | L | L |
| L | L | н | Н |
| Н | Н | Х | Z |
| Х | Х | Х | Z |

Pinout: 28-Lead PLCC (Top View)



| | | | | С | 25 | °C | 75 | °C | | |
|--------|-----------------------------|------|------|------|------|------|------|------|------|--------------------------|
| Symbol | Parameter | | Min | Max | Min | Max | Min | Max | Unit | Condition |
| IEE | Power Supply Current | ECL | | ~51 | | -51 | | -51 | mA | |
| Іссн | | TTL | | 110 | | 110 | | 110 | mA | |
| ICCL | | | | 110 | | 110 | | 110 | mA | |
| Iccz | | | | 105 | | 105 | | 105 | mA | |
| los | Output Short Circuit Currer | nt | -100 | -225 | -100 | -225 | -100 | -225 | mA | V _{OUT} = 0 V |
| lozh | Output Disable Current | HIGH | | 50 | | 50 | | 50 | μΑ | V _{OUT} = 2.7 V |
| lozL | | LOW | | -50 | | -50 | | -50 | μA | V _{OUT} = 0.5 V |

AC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

| | | | 0° | C | 25 | °C | 75 | °C | | |
|--------------------------------------|--------------------------------------|-------|------------|------------|------------|------------|------------|------------|----------|---|
| Symbol | Parameter | | Min | Max | Min | Max | Min | Max | Unit | Condition |
| tPLH tPHL | Propagation Delay to Output | | 1.7 3.4 | 4.8 9.6 | 1.7 3.4 | 4.8 9.6 | 1.7 3.4 | 4.8 9.6 | ns ns | C _L = 50 pF C _L = 200 pF |
| ^t PLZ ^t PHZ | Output Disable Time | OEECL | 3.7 5.4 | 6.5 13 | 3.7 5.4 | 6.5 13 | 3.7 5.4 | 6.5 13 | ns ns | C _L = 50 pF C _L = 200 pF |
| ^t PLZ ^t PHZ | | OETTL | 4.3 7.0 | 7.5 15 | 4.3 7.0 | 7.5 15 | 4.3 7.0 | 7.5 15 | ns ns | C _L = 50 pF C _L = 200 pF |
| ^t PZL ^t PZH | Output Enable Time | OEECL | 3.5 5.0 | 6.0 12 | 3.5 5.0 | 6.0 12 | 3.5 5.0 | 6.0 12 | ns ns | C _L = 50 pF C _L = 200 pF |
| ^t PZL ^t PZH | | OETTL | 4.2 6.0 | 7.0 14 | 4.2 6.0 | 7.0 14 | 4.2 6.0 | 7.0 14 | ns ns | C _L = 50 pF C _L = 200 pF |
| t _R | Output Rise/Fall Time 1.0 V-2.0 V | | | 1.2 3.0 | | 1.2 3.0 | | 1.2 3.0 | ns ns | C _L = 50 pF C _L = 200 pF |

10H ECL DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$

| | | 0° | 0°C | | 25°C | | 75°C | | |
|-----------------|---|----------------|---------------|----------------|---------------|----------------|---------------|--------------------------|-----------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| li⊓ li⊏ | Input HIGH Current Input LOW Current | 0.5 | 225 | 0.5 | 145 | 0.5 | 145 | μ Α μ Α | |
| V _{IL} | Input HIGH Voltage Input LOW Voltage | -1170 -1950 | -840 -1480 | -1130 -1950 | -810 -1480 | -1070 -1950 | -735 -1450 | mV | |

100H ECL DC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -4.2 V to -5.5 V

| | | 0°C | | 25°C | | 75°C | | | 1 |
|------------------------------------|---|----------------|---------------|----------------|---------------|----------------|---------------|--------------------------|-----------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| JIH JIL | Input HIGH Current Input LOW Current | 0.5 | 225 | 0.5 | 145 | 0.5 | 145 | μ Α μ Α | |
| V _{IH} V _{IL} | Input HIGH Voltage Input LOW Voltage | -1165 -1810 | -880 -1475 | -1165 -1810 | -880 -1475 | -1165 -1810 | -880 -1475 | mV | |

TTL DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

| | | 0° | 0°C | | °C | 75 | °C | | |
|------------------------------------|---|------------|-----------|------------|-----------|------------|-----------|--------|---|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| V _{IH} V _{IL} | Input HIGH Voltage Input LOW Voltage | 2.0 | 0.8 | 2.0 | 0.8 | 2.0 | 0.8 | V | |
| ΊΗ | Input HIGH Current | | 20 100 | | 20 100 | | 20 100 | μА | V _{IN} = 2.7 V V _{IN} = 7.0 V |
| IIL | Input LOW Current | | -0.6 | | -0.6 | | -0.6 | mA | V _{IN} = 0.5 V |
| VIK | Input Clamp Voltage | | -1.2 | | ~1.2 | | -1.2 | ٧ | I _{IN} = -18 mA |
| Vон | Output HIGH Voltage | 2.5 2.0 | | 2.5 2.0 | | 2.5 2.0 | | V V | I _{OH} = -3.0 mA I _{OH} = -15 mA |
| V _{OL} | Output LOW Voltage | | 0.55 | | 0.55 | | 0.55 | ٧ | I _{OL} = 48 mA |

9-Bit Latch TTL/ECL Translator


The MC10H/100H602 is a 9-bit, dual supply TTL to ECL translator with latch. Devices in the Motorola 9-bit translator series utilize the 28-lead PLCC for optimal power pinning, signal flow-through and electrical performance.

The H602 features D-type latches. Latching is controlled by Latch Enable (LEN), while the Master Reset input resets the latches. A post-latch logic enable is also provided (ENECL), allowing control of the output state without destroying latch data. All control inputs are ECL level.

The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.

- · 9-Bit Ideal for Byte-Parity Applications
- Flow–Through Configuration
- Extra TTL and ECL Power/Ground Pins to Minimize Switching Noise
- Dual Supply
- 3.5 ns Max D to Q
- PNP TTL Inputs for Low Loading

LOGIC SYMBOL



MC10H602 MC100H602



FN SUFFIX PLASTIC PACKAGE CASE 776-02


PIN NAMES

| PIN | FUNCTION |
|---|---|
| GND VCCE VCCO VCCT VEE D0-D8 Q0-Q8 ENECL LEN MR | TTL Ground (0 V) ECL V _{CC} (0 V) ECL V _{CC} (0 V) — Outputs TTL Supply (+5.0 V) ECL Supply (-5.2/-4.5 V) Data Inputs (TTL) Data Outputs (ECL) Enable Control (ECL) Latch Enable (ECL) Master Reset (ECL) |

TRUTH TABLE

| D | LEN | MR | ENECL | Q |
|---|-----|----|-------|---------------------|
| L | L. | L | Н | L |
| н | L | L | Н | Н |
| Х | Н | L | н | H Q ₀ |
| Х | Х | н | H | L |
| Х | Х | Х | L | L. |

Pinout: 28-Lead PLCC (Top View)



DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

| | · | | 0° | 0°C | | 25°C | | °C | | |
|--------------|----------------------|-------------|-----|--------------|-----|--------------|-----|--------------|------|-----------|
| Symbol | Parameter | | Min | Max | Min | Max | Min | Max | Unit | Condition |
| | Power Supply Current | | | | | | | | | |
| IEE | ECL | 10H 100H | | -125 -122 | | -125 -123 | , | -125 -132 | mA | |
| ICCH ICCL | TTL | | | 48 50 | | 48 50 | | 48 50 | mA | |

AC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

| | | | 0° | Č | 25 | °C | 75°C | | | |
|----------------------------------|----------------------------------|-------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|------|-----------|
| Symbol | Parameter | | Min | Max | Min | Max | Min | Max | Unit | Condition |
| tPLH tPHL | Propagation Delay to Output | D LEN MR ENECL | 1.4 2.0 2.0 1.6 | 3.0 3.4 3.4 3.2 | 1.5 2.1 2.1 1.7 | 3.2 3.5 3.5 3.3 | 1.7 2.4 2.5 1.8 | 3.5 3.7 3.9 3.7 | ns | |
| t _S | Set-Up Time, D to LEN | | 2.0 | | 2.0 | | 2.0 | | ns | |
| th | Hold Time, D to LEN | | 1.0 | | 1.0 | | 1.0 | | ns | |
| t _W (L) | LEN Pulse Width, LOW | | 2.0 | | 2.0 | | 2.0 | | ns | |
| t _R t _F | Output Rise/Fall Time 20%–80% | | 0.5 | 1.5 | 0.5 | 1.5 | 0.5 | 1.5 | ns | |

10H ECL DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{FF} = -5.2 \text{ V} \pm 5\%$

| | | 0° | 0°C | | 25°C | | °C | | ŀ |
|------------------------------------|---|----------------|---------------|----------------|---------------|----------------|---------------|--------------------------|----------------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| կн կլ | Input HIGH Current Input LOW Current | 0.5 | 225 | 0.5 | 145 | 0.5 | 145 | μ Α μ Α | |
| VIH VIL | Input HIGH Voltage Input LOW Voltage | -1170 -1950 | -840 -1480 | -1130 -1950 | -810 -1480 | -1070 -1950 | -735 -1450 | mV | |
| V _{OH} V _{OL} | Output HIGH Voltage Output LOW Voltage | -1020 -1950 | -840 -1630 | -980 -1950 | -810 -1630 | 920 1950 | -735 -1600 | mV | 50 Ω to −2.0 V |

100H ECL DC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -4.2 V to -5.5 V

| | | 0° | 0°C | | 25°C | | °C | | |
|------------------------------------|---|----------------|---------------|----------------|---------------|----------------|---------------|----------|----------------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| IIH IIL | Input HIGH Current Input LOW Current | 0.5 | 225 | 0.5 | 145 | 0.5 | 145 | μA μA | |
| VIH VIL | Input HIGH Voltage Input LOW Voltage | -1165 -1810 | -880 -1475 | -1165 -1810 | -880 -1475 | -1165 -1810 | -880 -1475 | mV | |
| V _{OH} V _{OL} | Output HIGH Voltage Output LOW Voltage | -1025 -1810 | -880 -1620 | -1025 -1810 | -880 -1620 | -1025 -1810 | -880 -1620 | mV | 50 Ω to −2.0 V |

TTL DC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -5.2 V \pm 5% (10H version); V_{EE} = -4.2 V to -5.5 V (100H version)

| | | 0°C | | C 25°C | | °C 75°C | | | |
|-----------------|---|-----|-----------|--------|-----------|---------|-----------|--------|--|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| VIH VIL | Input HIGH Voltage Input LOW Voltage | 2.0 | 0.8 | 2.0 | 0.8 | 2.0 | 0.8 | V V | |
| lін | Input HIGH Current | | 20 100 | | 20 100 | | 20 100 | μА | V _{IN} = 2.7 V V _{IN} = 7.0 V |
| l _{IL} | Input LOW Current | | -0.6 | | -0.6 | | -0.6 | mA | V _{IN} = 0.5 V |
| VιK | Input Clamp Voltage | | -1.2 | | -1.2 | | -1.2 | V | I _{IN} = -18 mA |

9-Bit Latch ECL/TTL **Translator**


The MC10H/100H603 is a 9-bit, dual supply ECL to TTL translator. Devices in the Motorola 9-bit translator series utilize the 28-lead PLCC for optimal power pinning, signal flow-through and electrical performance.

The devices feature a 48 mA TTL output stage, and AC performance is specified into both a 50 pF and 200 pF load capacitance. Latching is controlled by Latch Enable (LEN), and Master Reset (MR) resets the latches. A HIGH on OEECL sends the outputs into the high impedance state. All control inputs are ECL level.

The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.

- 9-Bit Ideal for Byte-Parity Applications
- 3-State TTL Outputs
- Flow-Through Configuration
- Extra TTL and ECL Power Pins to Minimize Switching Noise
- **Dual Supply**
- 6.0 ns Max Delay into 50 pF, 12 ns into 200 pF (all outputs switching)
- PNP TTL Inputs for Low Loading

LOGIC SYMBOL



MC10H603 MC100H603



FN SUFFIX PLASTIC PACKAGE CASE 776-02


PIN NAMES

| į | PIN | FUNCTION |
|---|---|---|
| | GND VCCE VCCT VEE D0-D8 Q0-Q8 OEECL LEN | TTL Ground (0 V) ECL V _{CC} (0 V) TTL Supply (+5.0 V) ECL Supply (-5.2/-4.5 V) Data Inputs (ECL) Data Outputs (TTL) 3-State Control (ECL) Latch Enable (ECL) |
| | MR | Master Reset (ECL) |

TRUTH TABLE

| D | LEN | MR | OEECL | Q |
|-----|-----|----|-------|-------|
| L | L | L | L | L |
| Н | L | L | L | Н |
| X | Н | L | L | Q_0 |
|) x | X | Н | L ' | L |
| X | Х | Х | Н | Z |

Pinout: 28-Lead PLCC (Top View)



| | | | 0° | C | 25 | °C | 75 | °C | | |
|--------|-----------------------------|------|------|------|------|------|------|------|------|--------------------------|
| Symbol | Parameter | | Min | Max | Min | Max | Min | Max | Unit | Condition |
| IEE | Power Supply Current | ECL | -45 | -63 | -45 | -64 | -45 | -68 | mA | |
| Іссн | | TTL | 80 | 110 | 80 | 110 | 80 | 110 | mA | |
| ICCL | | | 80 | 110 | 80 | 110 | 80 | 110 | mA | |
| Iccz . | | | 80 | 110 | 80 | 110 | 80 | 110 | mA | |
| los | Output Short Circuit Currer | nt | -100 | -225 | -100 | -225 | -100 | -225 | mA | V _{OUT} = 0 V |
| lozh | Output Disable Current | HIGH | | 50 | | 50 | | 50 | μΑ | V _{OUT} = 2.7 V |
| lozL | | LOW | | -50 | | -50 | | -50 | μΑ | V _{OUT} = 0.5 V |

AC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

| | | | | C | 25 | °C | 75 | °C | | |
|--|--|-----|-------------------|------------------------|-------------------|------------|-------------------|------------|----------------|---|
| Symbol | Parameter | | Min | Max | Min | Max | Min | Max | Unit | Condition |
| tPLH tPHL | Propagation Delay to Output | D | 3.0 6.4 | 6.0 12 | 3.0 6.4 | 6.0 12 | 3.0 6.4 | 6.0 12 | ns ns | C _L = 50 pF C _L = 200 pF |
| | | LEN | 3.5 7.0 | 6.5 ₋ 13 | 3.5 7.0 | 6.5 13 | 3.5 7.0 | 6.5 13 | ns ns | C _L = 50 pF C _L = 200 pF |
| | | MR | 3.0 6.0 | 6.0 12 | 3.0 6.0 | 6.0 12 | 3.0 6.0 | 6.0 12 | ns ns | C _L = 50 pF C _L = 200 pF |
| t _S t _h t _W (L) | Set-Up Time, D to LEN Hold Time, D to LEN LEN Pulse Width, LOW | | 1.5 0.8 2.0 | | 1.5 0.8 2.0 | | 1.5 0.8 2.0 | | ns ns ns | |
| ^t PLZ ^t PHZ | Output Disable Time | | 2.5 4.2 | 6.5 13 | 2.5 4.2 | 6.5 13 | 2.5 4.2 | 6.5 13 | ns ns | C _L = 50 pF C _L = 200 pF |
| ^t PZL ^t PZH | Output Enable Time | | 2.0 4.0 | 5.0 10 | 2.0 4.0 | 5.0 10 | 2.0 4.0 | 5.0 10 | ns ns | C _L = 50 pF C _L = 200 pF |
| t _R | Output Rise/Fall Time 1.0 V-2.0 V | | 0.2 0.2 | 1.2 3.0 | 0.2 0.2 | 1.2 3.0 | 0.2 0.2 | 1.2 3.0 | ns ns | C _L = 50 pF C _L = 200 pF |

| | | 0° | c | 25 | °C | 75 | °C | | |
|------------|---|----------------|---------------|----------------|---------------|----------------|---------------|--------------------------|-----------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| hн hг | Input HIGH Current Input LOW Current | 0.5 | 225 | 0.5 | 145 | 0.5 | 145 | μ Α μ Α | |
| VIH VIL | Input HIGH Voltage Input LOW Voltage | -1170 -1950 | -840 -1480 | -1130 -1950 | -810 -1480 | -1070 -1950 | -735 -1450 | mV | |

100H ECL DC CHARACTERISTICS: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -4.2 V to -5.5 V

| | | 0° | 0°C | | 25°C | | °C | | |
|------------------------------------|---|----------------|---------------|----------------|---------------|----------------|---------------|--------------------------|-----------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| IIH IIL | Input HIGH Current Input LOW Current | 0.5 | 225 | 0.5 | 145 | 0.5 | 145 | μ Α μ Α | |
| V _{IH} V _{IL} | Input HIGH Voltage Input LOW Voltage | -1165 -1810 | -880 -1475 | -1165 -1810 | -880 -1475 | -1165 -1810 | -880 -1475 | mV | |

TTL DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

| | | 0 | °C | 25 | °C | 75 | °C | | |
|------------------------------------|---|------------|-----------|------------|-----------|------------|-----------|--------|---|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| V _{IH} V _{IL} | Input HIGH Voltage Input LOW Voltage | 2.0 | 0.8 | 2.0 | 0.8 | 2.0 | 0.8 | V V | |
| ΊΗ | Input HIGH Current | | 20 100 | | 20 100 | | 20 100 | μА | V _{IN} = 2.7 V V _{IN} = 7.0 V |
| Ι <u>Ι</u> | Input LOW Current | | -0.6 | | -0.6 | | -0.6 | mA | V _{IN} = 0.5 V |
| VIK | Input Clamp Voltage | | -1.2 | | -1.2 | | -1.2 | ٧ | I _{IN} = -18 mA |
| VOH | Output HIGH Voltage | 2.5 2.0 | | 2.5 2.0 | | 2.5 2.0 | | V V | I _{OH} = -3.0 mA I _{OH} = -15 mA |
| VOL | Output LOW Voltage | | 0.55 | | 0.55 | | 0.55 | ٧ | I _{OL} = 48 mA |

Registered Hex TTL/ECL Translator

The MC10H/100H604 is a 6-bit, registered, dual supply TTL to ECL translator. The device features differential ECL outputs as well as a choice between either a differential ECL clock input or a TTL clock input. The asynchronous master reset control is an ECL level input..


With its differential ECL outputs and TTL inputs the H604 device is ideally suited for the transmit function of a HPPI bus type board—to—board interface application. The on chip registers simplify the task of synchronizing the data between the two boards.

The device is available in either ECL standard: the 10H device is compatible with MECL 10KH logic levels while the 100H device is compatible with 100K logic levels.

- Differential 50Ω ECL Outputs
- · Choice Between Differential ECL or TTL Clock Input
- Dual Power Supply
- Multiple Power and Ground Pins to Minimize Noise
- Specified Within-Device Skew

2

LOGIC SYMBOL



- 1. When using MECL inputs, TCLK must be tied to ground (0V).
 - When using only one MECL input, the unused MECL input must be tied to V_{BB}, and TCLK must be tied to ground (0V).
 - 3. When using TCLK, both MECL inputs must be tied to VFF (-5.2V).

MC10H604 MC100H604



FN SUFFIX PLASTIC PACKAGE CASE 776-02

PIN NAMES


| PIN | FUNCTION |
|--|--|
| D0-D5 CLK, CLK TCLK MR Q0-Q5 Q0-Q5 VCCE VCCT VEE | TTL Data Inputs Differential ECL Clock Input TTL Clock Input ECL Master Reset Input True ECL Outputs Inverted ECL Outputs ECL VCC (0V) TTL VCC (+5.0V) ECL VEE (-5.2V) |

TRUTH TABLE

| Dn | MR | TCLK/CLK | Qn+1 |
|----|----|----------|------|
| L | L | Z | L |
| H | L | Z | н |
| Х | Н | X | L |

Z = LOW to HIGH Transition

Pinout: 28-Lead PLCC (Top View)



DC CHARACTERISTICS: VEE = VEE(Min) to VEE(Max); VCCE = GND; VCCT = 5.0V +10%

| | | 0° | °C | 25 | °C | 85 | °C | | |
|--------------|--------------------------------------|-----|------------|-----|------------|-----|------------|------|-----------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| IEE | ECL Power Supply Current 10H 100H | | 130 130 | | 130 140 | | 130 150 | mA | |
| ICCH ICCL | TTL Power Supply Current | | 35 45 | | 35 45 | | 35 45 | mA | |

10H ECL DC CHARACTERISTICS: V_{CCT} = +5.0 V ± 10%; V_{EE} = -5.20 V ±5%

| | | 0 | C | 25 | °C | 85 | °C | | |
|------------------------------------|---|----------------|---------------|----------------|---------------|----------------|---------------|----------|----------------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| IH IIL | Input HIGH Current Input LOW Current | 0.5 | 225 | 0.5 | 145 | 0.5 | 145 | μA μA | |
| V _{IH} V _{IL} | Input HIGH Voltage Input LOW Voltage | -1170 -1950 | -840 -1480 | -1130 -1950 | -810 -1480 | -1060 -1950 | -720 -1480 | mV | |
| V _{BB} | Output Bias Voltage | -1400 | -1290 | -1370 | -1270 | -1330 | -1210 | mV | |
| VOH VOL | Output HIGH Voltage Output LOW Voltage | -1020 -1950 | -840 -1630 | -980 -1950 | -810 -1630 | -910 -1950 | -720 -1595 | mV | 50 Ω to -2.0 V |

100H ECL DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{FF} = -4.2 \text{ V}$ to -5.5 V

| | <u></u> | 0° | C | 25 | °C | 85 | °C | | |
|------------------------------------|---|----------------|---------------|----------------|---------------|----------------|---------------|----------|----------------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| liH liL | Input HIGH Current Input LOW Current | 0.5 | 225 | 0.5 | 145 | 0.5 | 145 | μA μA | |
| V _{IH} V _{IL} | Input HIGH Voltage Input LOW Voltage | -1165 -1810 | -880 -1475 | -1165 -1810 | -880 -1475 | -1165 -1810 | -880 -1475 | mV | |
| V _{BB} | Output Bias Voltage | -1400 | -1280 | -1400 | -1280 | -1400 | -1280 | mV | |
| VOH VOL | Output HIGH Voltage Output LOW Voltage | -1025 -1810 | -880 -1620 | -1025 -1810 | -880 -1620 | -1025 -1810 | -880 -1620 | mV | 50 Ω to -2.0 V |

TTL DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

| | | 0 | 0°C | | 25°C | | °C | | |
|------------------------------------|---|-----|-----------|-----|-----------|-----|-----------|--------|--|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| V _{IH} V _{IL} | Input HIGH Voltage Input LOW Voltage | 2.0 | 0.8 | 2.0 | 0.8 | 2.0 | 0.8 | V V | |
| lін | Input HIGH Current | | 20 100 | | 20 100 | | 20 100 | μА | V _{IN} = 2.7 V V _{IN} = 7.0 V |
| lj∟ | Input LOW Current | | -0.6 | | -0.6 | | -0.6 | mA | V _{IN} = 0.5 V |
| V _{IK} | Input Clamp Voltage | | -1.2 | | -1.2 | | -1.2 | V | I _{IN} = -18 mA |

AC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

| | | 0°C | | | 25°C | | | 85°C | | | | |
|-----------------|--|-------------------|-----|-------------------|-------------------|-----|-------------------|-------------------|-----|-------------------|------|-----------------------|
| Symbol | Parameter | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit | Condition |
| tPLH tPHL | Propagation Delay CLK to Q to Output TCLK to Q MR to Q | 1.5 2.0 1.5 | | 3.5 4.0 4.0 | 1.5 2.0 1.5 | | 3.5 4.0 4.0 | 1.5 2.0 1.5 | | 3.5 4.0 4.0 | ns | C _L = 50pF |
| t _S | Setup Time | 1.5 | 0.5 | | 1.5 | 0.5 | | 1.5 | 0.5 | | ns | C _L = 50pF |
| tH | Hold Time | 1.5 | 0.5 | | 1.5 | 0.5 | | 1.5 | 0.5 | | ns | C _L = 50pF |
| tpW | Minimum Pulse Width CLK, MR | | 1.0 | | | 1.0 | | | 1.0 | | ns | C _L = 50pF |
| V _{PP} | Minimum Input Swing | | | | | 150 | | | | | mV | |
| t _r | Rise/Fall Times | 0.3 | 1.0 | 2.0 | 0.3 | 1.0 | 2.0 | 0.3 | 1.0 | 2.0 | ns | 20% – 80% |

Registered Hex ECL/TTL Translator

The MC10/100H605 is a 6-bit, registered, dual supply ECL to TTL translator. The device features differential ECL inputs for both data and clock. The TTL outputs feature balanced 24mA sink/source capabilities for driving transmission lines.

With its differential ECL inputs and TTL outputs the H605 device is ideally suited for the receive function of a HPPI bus type board—to—board interface application. The on chip registers simplify the task of synchronizing the data between the two boards.


A VBB reference voltage is supplied for use with single–ended data or clock. For single–ended applications the VBB output should be connected to the "bar" inputs ($\overline{\mbox{Dn}}$ or $\overline{\mbox{CLK}}$) and bypassed to ground via a $0.01\mu F$ capacitor. To minimize the skew of the device differential clocks should be used.

The ECL level Master Reset pin is asynchronous and common to all flip-flops. A "HIGH" on the Master Reset forces the Q outputs "LOW".

The device is available in either ECL standard: the 10H device is compatible with MECL 10H™ logic levels while the 100H device is compatible with 100K logic levels.

- Differential ECL Data and Clock Inputs
- 24mA Sink, 24mA Source TTL Outputs
- · Dual Power Supply
- Multiple Power and Ground Pins to Minimize Noise
- 2.0ns Part-to-Part Skew

LOGIC SYMBOL



MECL 10H is a trademark of Motorola, Inc.

MC10H605 MC100H605



FN SUFFIX PLASTIC PACKAGE CASE 776-02

PIN NAMES


| | PIN | FUNCTION |
|-------------------|--|--|
| CI M Q V | D-D5 D-D5 LK, CLK R 0-Q5 CCE CCT ND | True ECL Data Inputs Inverted ECL Data Inputs Differential ECL Clock Input ECL Master Reset Input TTL Outputs ECL VCC TTL VCC TTL Ground ECL VEE |

TRUTH TABLE

| Dn | MR | TCLK/CLK | Qn+1 |
|----|----|----------|------|
| L | L | Z | L |
| Н | L | Z | Н |
| Х | н | X | L |

Z = LOW to HIGH Transition

Pinout: 28-Lead PLCC (Top View)



10H ECL DC CHARACTERISTICS (V_{CCT} = +5.0V ±5%; V_{EE} = -5.20V ±5%)

| | | | 0°C | | | 25°C | | | 85°C | | | |
|--------------------------|-----------------------------------|-------------------------|-----|-------|-------------------------|------|-------|-------------------------|------|-------|------|---|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit | Condition |
| IEE | Supply Current | | 63 | 75 | | 63 | 75 | | 61 | 75 | mA | |
| ΊΗ | Input High Current | | | 225 | | | 145 | | | 145 | μА | |
| I _{IL} | Input Low Current | 0.5 | | | 0.5 | | | 0.5 | | | μА | |
| ViH | Input High Voltage | -1170 | | -840 | -1130 | | -810 | -1060 | | -720 | mV | |
| VIL | Input Low Voltage | -1950 | | -1480 | -1950 | | -1480 | -1950 | | -1480 | mV | |
| V _{BB} | Output Bias Voltage | -1400 | | -1280 | -1370 | | -1270 | -1330 | | -1210 | mV | |
| V _{Diff} | Input Differential Voltage | 150 | | | 150 | | | 150 | | | mV | |
| V _{max} CMRR | Input Common Mode Reject Range | | | 0 | | | 0 | | | 0 | mV | |
| V _{min} CMRR | Input Common Mode Reject Range | -2800 -3000 -3300 | | | -2800 -3000 -3300 | | | -2800 -3000 -3300 | | | mV | V _{EE} = -4.94 V _{EE} = -5.20 V _{EE} = -5.46 |

100H ECL DC CHARACTERISTICS (V_{CCT} = +5.0V \pm 5%; V_{EE} = -4.5V \pm 0.3V)

| | | , ,, | | | | | | | | | | |
|--------------------------|-----------------------------------|-------------------------|-----|-------|-------------------------|-----|-------|-------------------------|-----|-------|------|---|
| | | | 0°C | | 25°C 85°C | | | | | | | |
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit | Condition |
| 1EE | Supply Current | | 65 | 75 | | 65 | 75 | | 70 | 85 | mA | |
| ΊΗ | Input High Current | | | 225 | | | 145 | | | 145 | μА | |
| l _{IL} | Input Low Current | 0.5 | | | 0.5 | | | 0.5 | | | μА | |
| VIH | Input High Voltage | -1165 | | -880 | -1165 | | -880 | -1165 | | -880 | mV | |
| VIL | Input Low Voltage | -1810 | | -1475 | -1810 | | -1475 | -1810 | | -1475 | mV | |
| V _{BB} | Output Bias Voltage | -1400 | | -1280 | -1400 | | -1280 | -1400 | | -1200 | mV | |
| V _{Diff} | Input Differential Voltage | 150 | | | 150 | | | 150 | | | mV | |
| V _{max} CMRR | Input Common Mode Reject Range | | | 0 | | | 0 | | | 0 | mV | |
| V _{min} CMRR | Input Common Mode Reject Range | -2000 -2200 -2400 | | | -2000 -2200 -2400 | | | -2000 -2200 -2400 | | | mV | V _{EE} = -4.20 V _{EE} = -4.50 V _{EE} = -4.80 |

 $^{^{\}star}$ NOTE: DO NOT short the ECL inputs to the TTL $V_{\mbox{\footnotesize CC}}.$

TTL DC CHARACTERISTICS ($V_{CCT} = +5.0V \pm 5\%$; $V_{EE} = -5.2V \pm 5\%$ (10H); $V_{EE} = -4.5V \pm 0.3V$ (100H))

| | | 0°C | | | 25°C | | | 85°C | | | | |
|-----------------|---------------------------------|-----|-----|-----|------|-----|-----|------|-----|-----|------|------------------------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit | Condition |
| ICCL | Supply Current | | 65 | 75 | | 65 | 75 | | 65 | 75 | mA | Outputs Low |
| Іссн | Supply Current | | 65 | 75 | | 65 | 75 | | 65 | 75 | mA | Outputs High |
| V _{OL} | Output Low Voltage | | | 0.5 | | | 0.5 | | | 0.5 | mV | I _{OL} = 24mA |
| Vон | Output High Voltage | 2.5 | | | 2.5 | | | 2.5 | | | mV | I _{OH} = 24mA |
| los | Output Short Circuit Current | 100 | | 225 | 100 | | 225 | 100 | | 225 | mA | V _{OUT} = 0V |

AC TEST LIMITS ($V_{CCT} = +5.0V \pm 5\%$; $V_{EE} = -5.2V \pm 5\%$ (10H); $V_{EE} = -4.5V \pm 0.3V$ (100H))

| | | | 0°C | | | 25°C | | | 85°C | | | |
|------------------|---|------------|------------|------------|------------|------------|------------|------------|------------|------------|------|--|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit | Condition |
| ^t PLH | Propagation Delay CLK to Q (Diff) CLK to Q (SE) | 4.5 4.3 | 5.3 5.3 | 6.5 6.7 | 4.5 4.3 | 5.4 5.4 | 6.5 6.7 | 4.5 4.3 | 5.6 5.6 | 6.5 6.7 | ns | Across P.S. and Temp C _L = 50pF |
| ^t PHL | Propagation Delay CLK to Q (Diff) CLK to Q (SE) | 4.0 3.8 | 5.0 5.0 | 6.0 6.2 | 4.0 3.8 | 5.1 5.1 | 6.0 6.2 | 4.0 3.8 | 5.5 5.5 | 6.0 6.2 | ns | Across P.S. and Temp C _L = 50pF |
| ^t PHL | Propagation Delay MR to Q | 2.5 | 4.9 | 7.0 | 2.5 | 5.2 | 7.0 | 3.0 | 5.8 | 7.5 | ns | Across P.S. and Temp C _L = 50pF |
| tSKEW | Device Skew Part-to-Part (Diff) Within-Device | | 1.0 0.3 | 2.0 0.7 | | 1.0 0.3 | 2.0 0.7 | | 1.0 0.3 | 2.0 0.7 | ns | C _L = 50pF |
| ts | Setup Time | 1.5 | | | 1.5 | | | 1.5 | | | ns | |
| tн | Hold Time | 1.5 | | | 1.5 | | | 1.5 | | | ns | |
| tpW | Minimum Pulse Width CLK | 1.0 | | | 1.0 | | | 1.0 | | | ns | |
| tpW | Minimum Pulse Width MR | 1.0 | | | 1.0 | | | 1.0 | | | ns | |
| V _{PP} | Minimum Input Swing | 150 | | | 150 | | | 150 | | | mV | Peak-to- Peak |
| t _r | Rise Time | 0.7 | 1.0 | 1.5 | 0.7 | 1.0 | 1.5 | 0.7 | 1.0 | 1.5 | ns | 1V to 2V |
| tf | Fall Time | 0.5 | 0.7 | 1.2 | 0.5 | 0.7 | 1.2 | 0.5 | 0.7 | 1.2 | ns | 1V to 2V |
| tRR | Reset/Recovery Time | 2.5 | | | 2.5 | | | 2.5 | | | ns | , |



Registered Hex TTL/PECL Translator


The MC10/100H606 is a 6-bit, registered, single supply TTL to PECL translator. The device features differential PECL outputs as well as a choice between either a differential PECL clock input or a TTL clock input. The asynchronous master reset control is a PECL level input.

With its differential PECL outputs and TTL inputs the H606 device is ideally suited for the transmit function of a HPPI bus type board—to—board interface application. The on chip registers simplify the task of synchronizing the data between the two boards.

The device is available in either ECL standard: the MECL™ 10H device is compatible with MECL 10KH logic levels, with a V_{CC} of +5 volts; while the 100H device is compatible with 100K logic levels, with a V_{CC} of +5 volts.

- Differential 50Ω ECL Outputs
- Choice Between Differential PECL or TTL Clock Input
- · Single Power Supply
- · Multiple Power and Ground Pins to Minimize Noise

LOGIC SYMBOL



- * 1. When using PECL inputs, TCLK must be tied to ground (0V).
 - When using only one PECL input, the unused PECL input must be tied to Vpp, and TCLK must be tied to ground (0V).
 - 3. When using TCLK, both PECL inputs must be tied to ground (0V).

2-113

MC10H606 MC100H606



FN SUFFIX PLASTIC PACKAGE CASE 776-02

PIN NAMES


| PIN | FUNCTION |
|--|--|
| D0-D5 CLK, CLK TCLK MR Q0-Q5 Q0-Q5 VCCE VCCT GND | TTL Data Inputs Differential PECL Clock Input TTL Clock Input PECL Master Reset Input True PECL Outputs Inverted PECL Outputs PECL VCC (+5.0V) TTL VCC (+5.0V) TTL/PECL Ground |

TRUTH TABLE

| Dn | MR | TCLK/CLK | Qn+1 |
|----|----|----------|------|
| L | L | z | L |
| H | L | Z | H |
| X | Н | Х | L |

Z = LOW to HIGH Transition

Pinout: 28-Lead PLCC (Top View)



MECL 10H is a trademark of Motorola, Inc.

REV 1



2

© Motorola, Inc. 1996

DC CHARACTERISTICS ($V_{CCT} = V_{CCE} = 5.0V \pm 5\%$)

| | | T _A = 0°C | | T _A = + 25°C | | | T _A = + 85°C | | | | | |
|--------|----------------|----------------------|-----|-------------------------|-----|-----|-------------------------|-----|-----|-----|------|--------------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit | Condition |
| ICCTL | Supply Current | | 18 | 30 | | 18 | 30 | | 18 | 30 | mA | Outputs LOW |
| Ісстн | Supply Current | | 13 | 25 | | 13 | 25 | | 13 | 25 | mA | Outputs HIGH |
| IGND | Supply Current | | 75 | 90 | | 75 | 90 | | 75 | 95 | mA | |

TTL DC CHARACTERISTICS (V_{CCT} = V_{CCE} = 5.0V ±5%)

| | | T _A = | T _A = 0°C | | T _A = 25°C | | 85°C | | |
|-----------------|---------------------|------------------|----------------------|-----|-----------------------|-----|-----------|------|--|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| VIH | Input HIGH Voltage | 2.0 | | 2.0 | | 2.0 | | ٧ | |
| V _{IL} | Input LOW Voltage | | 0.8 | | 0.8 | | 0.8 | V | |
| VIK | Input Clamp Voltage | | -1.2 | | -1.2 | | -1.2 | V | I _{IN} = -18mA |
| lιΗ | Input HIGH Current | | 20 100 | | 20 100 | | 20 100 | V | V _{IN} = 2.7V V _{IN} = 7.0V |
| l _{IL} | Input LOW Current | | -0.6 | | -0.6 | | -0.6 | mA | V _{IN} = 0.5V |

2

10H PECL DC CHARACTERISTICS (V_{CCT} = V_{CCE} = 5.0V ±5%)

| | | T _A = 0°C | | T _A = | 25°C | T _A = | 85°C | | |
|-----------------|-------------------------------|----------------------|------|------------------|------|------------------|------|------|-------------------------|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| INH | Input HIGH Current | | 255 | | 145 | | 145 | μΑ | |
| INL | Input LOW Current | | 0.5 | | 0.5 | | 0.5 | μд | |
| V _{IH} | Input HIGH Voltage (Note 1.) | 3830 | 4160 | 3870 | 4190 | 3930 | 4280 | mV | V _{CCT} = 5.0V |
| V _{IL} | Input LOW Voltage (Note 1.) | 3050 | 3520 | 3050 | 3520 | 3050 | 3555 | mV | V _{CCT} = 5.0V |
| VOH | Output HIGH Voltage (Note 1.) | 3980 | 4160 | 4020 | 4190 | 4080 | 4270 | mV | V _{CCT} = 5.0V |
| VOL | Output LOW Voltage (Note 1.) | 3050 | 3370 | 3050 | 3370 | 3050 | 3400 | mV | V _{CCT} = 5.0V |
| V _{BB} | Output Bias Voltage (Note 1.) | 3600 | 3710 | 3630 | 3730 | 3670 | 3790 | mV | V _{CCT} = 5.0V |

^{1.} PECL V_{IL} , V_{IH} , V_{OL} , V_{OH} V_{BB} are given for $V_{CCT} = V_{CCE} = 5.0V$ and will vary 1:1 with the power supply.

100H PECL DC CHARACTERISTICS ($V_{CCT} = V_{CCE} = 5.0V \pm 5\%$)

| | | T _A = | 0°C | T _A = | 25°C | T _A = | 85°C | | |
|-----------------|-------------------------------|------------------|------|------------------|------|------------------|------|------|-------------------------|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| INH | Input HIGH Current | | 255 | | 145 | | 145 | μд | |
| INL | Input LOW Current | | 0.5 | | 0.5 | | 0.5 | μд | |
| VIH | Input HIGH Voltage (Note 1.) | 3835 | 4120 | 3835 | 4120 | 3835 | 4120 | mV | V _{CCT} = 5.0V |
| VIL | Input LOW Voltage (Note 1.) | 3190 | 3525 | 3190 | 3525 | 3190 | 3525 | mV | V _{CCT} = 5.0V |
| VOH | Output HIGH Voltage (Note 1.) | 3975 | 4120 | 3975 | 4120 | 3975 | 4120 | mV | V _{CCT} = 5.0V |
| V _{OL} | Output LOW Voltage (Note 1.) | 3190 | 3380 | 3190 | 3380 | 3190 | 3380 | mV | V _{CCT} = 5.0V |
| V _{BB} | Output Bias Voltage (Note 1.) | 3600 | 3720 | 3600 | 3720 | 3600 | 3720 | mV | V _{CCT} = 5.0V |

^{1.} PECL V_{IL} , V_{IH} , V_{OL} , V_{OH} V_{BB} are given for $V_{CCT} = V_{CCE} = 5.0V$ and will vary 1:1 with the power supply.

2

AC CHARACTERISTICS ($V_{CCT} = V_{CCE} = 5.0V \pm 5\%$)

| | | | T _A = 0°C | ; | T | 4 = + 25° | °C | T | = + 85° | °C | | |
|-------------------|--|------|----------------------|------------|------|------------|------------|------|---------|------------|------|-----------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit | Condition |
| tPD | Propagation Delay TCLK++ | 1.75 | | 3.75 | 1.75 | 3.00 | 3.75 | 1.75 | | 3.75 | ns | CL = 50pF |
| tPD | Propagation Delay TCLK+- | 1.75 | | 3.75 | 1.75 | 3.00 | 3.75 | 1.75 | | 3.75 | ns | CL = 50pF |
| tPD | Propagation Delay CLK++ | 1.50 | | 3.50 | 1.50 | 2.50 | 3.50 | 1.50 | | 3.50 | ns | CL = 50pF |
| tPD | Propagation Delay CLK+- | 1.50 | | 3.50 | 1.50 | 2.50 | 3.50 | 1.50 | | 3.50 | ns | CL = 50pF |
| tPD | Propagation Delay MR+ | 1.50 | | 3.50 | 1.50 | 2.50 | 3.50 | 1.75 | | 3.75 | ns | CL = 50pF |
| ^t SKEW | Device Skew Part-to-Part Within Device | | | 2.0 0.5 | | 1.0 0.3 | 2.0 0.5 | | | 2.0 0.5 | ns | CL = 50pF |
| ts | Setup Time | 1.5 | 0.5 | | 1.5 | 0.5 | | 1.5 | 0.5 | | ns | CL ≈ 50pF |
| tH | Hold Time | 1.5 | 0.5 | | 1.5 | 0.5 | | 1.5 | 0.5 | | ns | CL ≈ 50pF |
| tpW | Minimum Pulse Width CLK | 1.5 | | | 1.5 | 1.0 | | 1.5 | | | ns | CL = 50pF |
| tpW | Minimum Pulse Width MR | 1.5 | | | 1.5 | | | 1.5 | | | ns | CL = 50pF |
| tr | Rise Time | | | 2.0 | | 1.0 | 2.0 | | | 2.0 | ns | CL ≈ 50pF |
| tf | Fall Time | | | 2.0 | | 1.0 | 2.0 | | | 2.0 | ns | CL = 50pF |
| tRES/REC | Reset/Recovery Time | 2.5 | 2.0 | | 2.5 | 2.0 | | 2.5 | 2.0 | | ns | CL ≈ 50pF |

Registered Hex PECL/TTL Translator

The MC10H/100H607 is a 6-bit, registered PECL to TTL translator. The device features differential PECL inputs for both data and clock. The TTL outputs feature 48mA sink, 24mA source drive capability for driving high fanout loads or transmission lines. The asynchronous master reset control is an ECL level input.

With its differential PECL inputs and TTL outputs the H607 device is ideally suited for the receive function of a HPPI bus type board—to—board interface application. The on chip registers simplify the task of synchronizing the data between the two boards.

The device is available in either ECL standard: the 10H device is compatible with MECL $10H^{\tau M}$ logic levels, with a V_{CC} of +5.0 volts, while the 100H device is compatible with 100K logic levels, with a V_{CC} of +5.0 volts.


- · Differential ECL Data and Clock Inputs
- · 48mA Sink, 15mA Source TTL Outputs
- Single Power Supply
- · Multiple Power and Ground Pins to Minimize Noise

MC10H607 MC100H607



FN SUFFIX PLASTIC PACKAGE CASE 776-02


Pinout: 28-Lead PLCC (Top View)



MECL 10H is a trademark of Motorola, Inc.

9/96





PIN NAMES

| Pin | Function |
|---|---|
| $\begin{array}{c} D_0 - D_5 \\ \overline{D_0} - \overline{D_5} \\ \text{CLK, } \overline{\text{CLK}} \\ \text{MR} \\ Q_0 - Q_5 \end{array}$ | True PECL Data Inputs Inverted PECL Data Inputs Differential PECL Clock Input PECL Master Reset Input TTL Outputs |
| VCCE VCCT TGND EGND | PECL VCC TTL VCC TTL Ground PECL Ground |

TRUTH TABLE

| D _n | MR | TCLK/CLK | Q _n + 1 |
|----------------|-----|----------|--------------------|
| L | LLH | Z | L |
| H | | Z | H |
| X | | X | L |

Z = LOW to HIGH Transition

DC CHARACTERISTICS (V_{CCT} = V_{CCF} = 5.0V ±5%)

| | · | T _A = 0°C | | | T _A = + 25°C | | | T _A = + 85°C | | | | |
|--------|---|----------------------|----------|----------|-------------------------|----------|----------|-------------------------|----------|----------|------|-----------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit | Condition |
| lEE | ECL Power Supply Current 10H 100H | | 70 65 | 85 80 | | 70 70 | 85 85 | | 70 75 | 85 95 | mA | |
| ICCL | TTL Supply Current | | 100 | 120 | | 100 | 120 | | 100 | 120 | mA | |
| Іссн | TTL Supply Current | | 100 | 120 | | 100 | 120 | | 100 | 120 | mA | |

10H PECL DC CHARACTERISTICS (V_{CCT} = V_{CCE} = 5.0V ±5%)

| | | T _A = | T _A = 0°C | | 25°C | T _A = 85°C | | | |
|------------------|---------------------|------------------|----------------------|------|------|-----------------------|------|------|-------------------------|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| INH | Input HIGH Current | | 255 | | 145 | | 145 | μд | |
| I _{INL} | Input LOW Current | | 0.5 | | 0.5 | | 0.5 | μд | |
| VIH | Input HIGH Voltage | 3830 | 4160 | 3870 | 4190 | 3930 | 4280 | mV | V _{CCT} = 5.0V |
| V _I L | Input LOW Voltage | 3050 | 3520 | 3050 | 3520 | 3050 | 3555 | mV | V _{CCT} = 5.0V |
| V _{BB} | Output Bias Voltage | 3600 | 3710 | 3630 | 3730 | 3670 | 3790 | mV | V _{CCT} = 5.0V |

NOTE: PECL VIL, VIH, VOL, VOH, VBB are given for VCCT = VCCE = 5.0V and will vary 1:1 with power supply.

100H PECL DC CHARACTERISTICS (VCCT = VCCF = 5.0V ±5%)

| | | T _A = | T _A = 0°C | | 25°C | T _A = 85°C | | | |
|-----------------|---------------------|------------------|----------------------|------|------|-----------------------|------|------|-------------------------|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| ΊΗ | Input HIGH Current | | 255 | | 145 | | 145 | μд | |
| կլ | Input LOW Current | | 0.5 | | 0.5 | | 0.5 | μд | |
| VIH | Input HIGH Voltage | 3835 | 4120 | 3835 | 4120 | 3835 | 4120 | mV | V _{CCT} = 5.0V |
| VIL | Input LOW Voltage | 3190 | 3525 | 3190 | 3525 | 3190 | 3525 | mV | V _{CCT} = 5.0V |
| V _{BB} | Output Bias Voltage | 3600 | 3720 | 3600 | 3720 | 3600 | 3720 | mV | V _{CCT} = 5.0V |

NOTE: PECL V_{IL}, V_{IH}, V_{OL}, V_{OH}, V_{BB} are given for V_{CCT} = V_{CCE} = 5.0V and will vary 1:1 with power supply.

10H/100H TTL DC CHARACTERISTICS ($V_{CCT} = V_{CCE} = 5.0V \pm 5\%$)

| | | T _A = 0°C | | T _A = 25°C | | T _A = 85°C | | | |
|--------|---------------------|----------------------|------|-----------------------|------|-----------------------|------|------|----------------------------|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| Vон | Output HIGH Voltage | 2.5 2.0 | | 2.5 2.0 | | 2.5 2.0 | | V | IOH = -15mA IOH = -24mA |
| VOL | Output LOW Voltage | | 0.55 | | 0.55 | | 0.55 | V | I _{OL} = 48mA |

NOTE: DC levels such as V_{OH}, V_{OL}, etc., are standard for PECL and FAST devices, with the exceptions of: I_{OL} = 48mA at 0.5V_{OL}; and I_{OH} = 24mA at 2.0V_{OH}.

AC CHARACTERISTICS (V_{CCT} = V_{CCE} = 5.0V ±5%)

| | | | T _A = | 0°C | T _A = 4 | - 25°C | T _A = + | - 85°C | | |
|------------------|-----------------------------|----------|------------------|-------------|--------------------|------------|--------------------|--------------|------|------------|
| Symbol | Characteristic | | Min | Max | Min | Max | Min | Max | Unit | Condition |
| tPLH++ tPHH+- | Propagation Delay to Output | CLK to Q | 5.5 4.6 | 7.7. 7.7 | 6.0 4.9 | 8.2 8.3 | 6.7 5.9 | 10.0 10.0 | ns | CL = 50pF |
| tPHL+- | Propagation Delay to Output | MR to Q | 4.4 | 7.5 | 4.7 | 8.1 | 5.8 | 10.5 | ns | CL = 50pF |
| tpW | Minimum Pulse Width | CLK, MR | 1.0 | | 1.0 | | 1.0 | | ns | , |
| t _r | Rise Time | | 0.5 | 2.0 | 0.5 | 2.0 | 0.5 | 2.0 | ns | 0.8 - 2.0V |
| tf | Fall Time | | 0.5 | 2.0 | 0.5 | 2.0 | 0.5 | 2.0 | ns | 0.8 - 2.0V |
| ts | Setup Time | | 1.5 | | 1.5 | | 1.5 | | ns | |
| tH | Hold Time | | 1.5 | | 1.5 | | 1.5 | | ns | |
| V _{PP} | Minimum Input Swing | | 200 | | 200 | | 200 | | mV | |

^{1.} Numbers are for both ++ and - - delay MR to Q.

68030/040 PECL-TTL Clock Driver

The MC10H/100H640 generates the necessary clocks for the 68030. 68040 and similar microprocessors. It is guaranteed to meet the clock specifications required by the 68030 and 68040 in terms of part-to-part skew, within-part skew and also duty cycle skew.

The user has a choice of using either TTL or PECL (ECL referenced to +5.0V) for the input clock. TTL clocks are typically used in present MPU systems. However, as clock speeds increase to 50MHz and beyond, the inherent superiority of ECL (particularly differential ECL) as a means of clock signal distribution becomes increasingly evident. The H640 also uses differential PECL internally to achieve its superior skew characteristic.

The H640 includes divide-by-two and divide-by-four stages, both to achieve the necessary duty cycle skew and to generate MPU clocks as required. A typical 50MHz processor application would use an input clock running at 100MHz, thus obtaining output clocks at 50MHz and 25MHz (see Logic Symbol).

The 10H version is compatible with MECL 10H™ ECL logic levels. while the 100H version is compatible with 100K levels (referenced to +5.0V).

- Generates Clocks for 68030/040
- Meets 030/040 Skew Requirements
- TTL or PECL Input Clock
- Extra TTL and PECL Power/Ground Pins
- · Asynchronous Reset
- Single +5.0V Supply


Function

11/93

Reset (R): LOW on RESET forces all Q outputs LOW and all \overline{Q} outputs HIGH.

Power-Up: The device is designed to have the POS edges of the +2 and +4 outputs synchronized at power up. Select (SEL): LOW selects the ECL input source (DE/DE). HIGH selects the TTL input source (DT).

The H640 also contains circuitry to force a stable state of the ECL input differential pair, should both sides be left open. In this case, the DE side of the input is pulled LOW, and DE goes HIGH.



MC10H640 MC100H640

68030/040 PECL-TTL CLOCK DRIVER




FN SUFFIX PLASTIC PACKAGE CASE 776-02

LOGIC DIAGRAM

PIN NAMES

| PIN | FUNCTION |
|----------|---------------------------------|
| GT | TTL Ground (0 V) |
| VT | TTL V _{CC} (+5.0 V) |
| VE | ECL V _{CC} (+5.0 V) |
| GE | ECL Ground (0 V) |
| DE, DE | ECL Signal Input (positive ECL) |
| V_{BB} | VBB Reference Output |
| DT | TTL Signal Input |
| Qn, Qn | Signal Outputs (TTL) |
| SEL | Input Select (TTL) |
| R | Reset (TTL) |





AC CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

| | | | 0° | c | 25 | °C | 85 | °C | | |
|----------------------------------|--|----------------|------|------------|------|------------|------|------------|------|-----------|
| Symbol | Characteristic | ; | Min | Max | Min | Max | Min | Max | Unit | Condition |
| ^t PLH | Propagation Delay ECL D to Output | Q0-Q3 | 4.9 | 5.9 | 4.9 | 5.9 | 5.2 | 6.2 | ns | CL = 25pF |
| tPLH | Propagation Delay TTL D to Output | | 5.0 | 6.0 | 5.0 | 6.0 | 5.3 | 6.3 | ns | CL = 25pF |
| tskwd* | Within-Device Skew | | | 0.5 | | 0.5 | | 0.5 | ns | CL = 25pF |
| ^t PLH | Propagation Delay ECL D to Output | Q0, Q1 | 4.9 | 5.9 | 4.9 | 5.9 | 5.2 | 6.2 | ns | CL = 25pF |
| ^t PLH | Propagation Delay TTL D to Output | | 5.0 | 6.0 | 5.0 | 6.0 | 5.3 | 6.3 | ns | CL = 25pF |
| tPLH | Propagation Delay ECL D to Output | Q4, Q5 | 4.9 | 5.9 | 4.9 | 5.9 | 5.2 | 6.2 | ns | CL = 25pF |
| ^t PLH | Propagation Delay TTL D to Output | 1 | 5.0 | 6.0 | 5.0 | 6.0 | 5.3 | 6.3 | ns | CL = 25pF |
| tPD | Propagation Delay R to Output | All Outputs | 4.3 | 6.3 | 4.3 | 6.3 | 5.0 | 7.0 | ns | CL = 25pF |
| t _R t _F | Output Rise/Fall Time 0.8 V – 2.0 V | All Outputs | | 2.5 2.5 | | 2.5 2.5 | | 2.5 2.5 | ns | CL = 25pF |
| f _{max} | Maximum Input Frequenc | y | 135 | | 135 | | 135 | | MHz | CL = 25pF |
| t _{pw} | Minimum Pulse Width | | 1.50 | | 1.50 | | 1.50 | | ns | |
| t _{rr} | Reset Recovery Time | | 1.25 | | 1.25 | | 1.25 | | ns | |

^{*} Within-Device Skew defined as identical transitions on similar paths through a device.

V_{CC} and CLOAD RANGES TO MEET DUTY CYCLE REQUIREMENTS (0°C \leq TA \leq 85°C Output Duty Cycle Measured Relative to 1.5V)

| Symbol | Characteristic | Min | Nom | Max | Unit | Condition | |
|--------|--|------------------------|-------------|-----|-------------|-----------|----------------|
| | Range of V _{CC} and CL to meet minimum pulse width (HIGH or LOW) = 11.5 ns at f _{out} ≤ 40 MHz | V _C C CL | 4.75 10 | 5.0 | 5.25 50 | V pF | Q0-Q3 Q0-Q1 |
| | Range of V _{CC} and CL to meet minimum pulse width (HIGH or LOW) = 9.5 ns at 40 < f _{out} ≤ 50 MHz | V _C C CL | 4.875 15 | 5.0 | 5.125 27 | V pF | Q0-Q3 |

DC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$)

| | | | 0°C | | 25°C | | 85°C | | | |
|-----------------|----------------------|-----|-----|-----|------|-----|------|-----|------|-------------------|
| Symbol | Characteristic | ; | Min | Max | Min | Max | Min | Max | Unit | Condition |
| ^I EE | Power Supply Current | ECL | | 57 | | 57 | | 57 | mA | VE Pin |
| ICCH | | ΠL | | 30 | | 30 | | 30 | mA | Total all VT pins |
| ICCL | | | | 30 | | 30 | | 30 | mA | 1 |

TTL DC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$)

| | | 0° | 0°C | | °C | 85 | °C | | |
|------------|---|------------|-----------|------------|-----------|------------|-----------|------|---|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| VIH VIL | Input HIGH Voltage Input LOW Voltage | 2.0 | 0.8 | 2.0 | 0.8 | 2.0 | 0.8 | V | |
| lн | Input HIGH Current | | 20 100 | | 20 100 | | 20 100 | μА | V _{IN} = 2.7V V _{IN} = 7.0V |
| IIL | Input LOW Current | | -0.6 | | -0.6 | | -0.6 | mA | V _{IN} = 0.5V |
| VOH | Output HIGH Voltage | 2.5 2.0 | | 2.5 2.0 | | 2.5 2.0 | | V | I _{OH} = -3.0mA I _{OH} = -15mA |
| VOL | Output LOW Voltage | | 0.5 | | 0.5 | | 0.5 | ٧ | I _{OL} = 24mA |
| VIK | Input Clamp Voltage | | -1.2 | | -1.2 | | -1.2 | V | I _{IN} = -18mA |
| los | Output Short Circuit Current | -100 | -225 | -100 | -225 | -100 | -225 | mA | V _{OUT} = 0V |

10H PECL DC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$)

| | | 0°C | | 25 | °C | 85°C | | | |
|--|---|--------------|--------------|--------------|--------------|--------------|---------------|------|-----------|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| IH IIL | Input HIGH Current Input LOW Current | 0.5 | 225 | 0.5 | 175 | 0.5 | 175 | μА | |
| V _{IH} * V _{IL} * | input HIGH Voltage Input LOW Voltage | 3.83 3.05 | 4.16 3.52 | 3.87 3.05 | 4.19 3.52 | 3.94 3.05 | 4.28 3.555 | V | VE = 5.0V |
| V _{BB} * | Output Reference Voltage | 3.62 | 3.73 | 3.65 | 3.75 | 3.69 | 3.81 | V | |

^{*}NOTE: PECL levels are referenced to V_{CC} and will vary 1:1 with the power supply. The values shown are for V_{CC} = 5.0V.

100H PECL DC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$)

| | | 0, | 0°C | | 25°C | | °C | | |
|--|---|---------------|---------------|---------------|---------------|---------------|---------------|------|-----------|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| liH liL | Input HIGH Current Input LOW Current | 0.5 | 225 | 0.5 | 175 | 0.5 | 175 | μА | |
| V _{IH} * V _{IL} * | Input HIGH Voltage Input LOW Voltage | 3.835 3.19 | 4.12 3.525 | 3.835 3.19 | 4.12 3.525 | 3.835 3.19 | 4.12 3.525 | V | VE = 5.0V |
| V _{BB} * | Output Reference Voltage | 3.62 | 3.74 | 3.62 | 3.74 | 3.62 | 3.74 | ٧ | |



^{*}NOTE: PECL levels are referenced to V_{CC} and will vary 1:1 with the power supply. The values shown are for V_{CC} = 5.0V.

10/100H640 DUTY CYCLE CONTROL

To maintain a duty cycle of $\pm 5\%$ at 50MHz, limit the load capacitance and/or power supply variation as shown in Figures 1 and 2. For a $\pm 2.5\%$ duty cycle limit, see Figures 3 and 4. Figures 5 and 6 show duty cycle variation with temperature. Figure 7 shows typical TPD versus load. Figure 8 shows reset recovery time. Figure 9 shows output states after power up. Best duty cycle control is obtained with a single μP load and minimum line length.




Figure 1. Positive Pulse Width at 25°C Ambient and 50 MHz Out




Figure 2. Negative Pulse Width @ 50 MHz Out and 25°C Ambient




Figure 3. Positive Pulse Width at 25°C Ambient at 50 MHz Out




Figure 4. Negative Pulse Width @ 50 MHz Out and 25°C Ambient




Figure 5. Temperature versus Positive Pulse Width for 100H640 at 50 MHz and +5.0 V VCC




Figure 6. Temperature versus Negative Pulse Width for MC100H640 @ 50 MHz and +5.0 V VCC




Figure 7. TP versus Load Typical at T_A = 25°C





Figure 8. MC10H/100H640 Clock Phase and Reset Recovery Time After Reset Pulse



AFTER POWER UP OUTPUTS Q4 & Q5 WILL SYN WITH POSITIVE EDGES OF D_{in} & Q0 \rightarrow Q3 & NEGATIVE EDGES OF \overline{Q}_0 & \overline{Q}_1 Figure 9. Output Timing Diagram

Single Supply PECL-TTL 1:9 Clock Distribution Chip

The MC10H/100H641 is a single supply, low skew translating 1:9 clock driver. Devices in the Motorola H600 translator series utilize the 28-lead PLCC for optimal power pinning, signal flow through and electrical performance.


The device features a 24mA TTL output stage, with AC performance specified into a 50pF load capacitance. A latch is provided on—chip. When LEN is LOW (or left open, in which case it is pulled LOW by the internal pulldown) the latch is transparent. A HIGH on the enable pin $(\overline{\text{EN}})$ forces all outputs LOW. Both the LEN and $\overline{\text{EN}}$ pins are positive ECL inputs.

The V_{BB} output is provided in case the user wants to drive the device with a single-ended input. For single-ended use the V_{BB} should be connected to the \overline{D} input and bypassed with a $0.01\mu F$ capacitor.

The 10H version of the H641 is compatible with positive MECL $10H^{TM}$ logic levels. The 100H version is compatible with positive 100K levels.

- PECL-TTL Version of Popular ECLinPS E111
- Low Skew
- · Guaranteed Skew Spec
- · Latched Input
- · Differential ECL Internal Design
- VBB Output for Single-Ended Use
- Single +5V Supply
- Logic Enable
- Extra Power and Ground Supplies
- Separate ECL and TTL Supply Pins

Pinout: 28-Lead PLCC (Top View)



MC10H641 MC100H641

SINGLE SUPPLY
PECL-TTL 1:9 CLOCK
DISTRIBUTION CHIP



FN SUFFIX PLASTIC PACKAGE CASE 776-02

PIN NAMES

| Function |
|---|
| TTL GND, TTL V _{CC} ECL GND, ECL V _{CC} Signal Input (Positive ECL) V _{BB} Reference Output (Positive ECL) |
| Signal Outputs (TTL) Enable Input (Positive ECL) Latch Enable Input (Positive ECL) |
| |


MECL 10H is a trademark of Motorola, Inc.

(A) M

MOTOROLA

2-125

LOGIC DIAGRAM



2

DC CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

| | | 1 | Γ _A = 0°C | ; | T _A = + 25°C | | TA | λ = + 85° | Č | | | |
|--------|---------------------------|-----|----------------------|-----|-------------------------|-----|-----|-----------|-----|-----|------|-----------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit | Condition |
| IEE | Power Supply Current PECL | | 24 | 30 | | 24 | 30 | | 24 | 30 | mA | |
| Іссн | ΠL | | 24 | 30 | | 24 | 30 | | 24 | 30 | mA | |
| ICCL | | | 27 | 35 | | 27 | 35 | | 27 | 35 | mA | |

TTL DC CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

| | | 0°C | | 25°C | | 85°C | | | |
|-----------------|------------------------------|------|------|------|------|------|------|------|-------------------------|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| VOH | Output HIGH Voltage | 2.5 | | 2.5 | | 2.5 | | ٧ | I _{OH} = -15mA |
| V _{OL} | Output LOW Voltage | | 0.5 | | 0.5 | | 0.5 | V | I _{OL} = 24mA |
| los | Output Short Circuit Current | -100 | -225 | -100 | -225 | -100 | -225 | mA | V _{OUT} = 0V |

10H PECL DC CHARACTERISTICS

| | | 0 | 0°C | | °C | 85 | °C | | |
|-----------------|--------------------------|------|------|------|------|------|------|------|------------|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| ΊΗ | Input HIGH Current | | 225 | | 175 | | 175 | μА | |
| IJĹ | Input LOW Current | 0.5 | | 0.5 | | 0.5 | | μА | |
| VIH | Input HIGH Voltage | 3.83 | 4.16 | 3.87 | 4.19 | 3.94 | 4.28 | V | VE = 5.0V1 |
| VIL | Input LOW Voltage | 3.05 | 3.52 | 3.05 | 3.52 | 3.05 | 3.55 | V | VE = 5.0V1 |
| V _{BB} | Output Reference Voltage | 3.62 | 3.73 | 3.65 | 3.75 | 3.69 | 3.81 | ٧ | VE = 5.0V1 |

^{1.} PECL V_{IH} , V_{IL} , and V_{BB} are referenced to VE and will vary 1:1 with the power supply. The levels shown are for VE = 5.0V.

100H PECL DC CHARACTERISTICS

| | | 0°C | | 25°C | | 85 | °C | | |
|-----------------|--------------------------|-------|-------|-------|-------|-------|-------|------|------------------------|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| ΙΗ | Input HIGH Curren | | 225 | | 175 | | 175 | μΑ | |
| ηL | Input LOW Current | 0.5 | | 0.5 | | 0.5 | | μА | |
| ViH | Input HIGH Voltage | 3.835 | 4.120 | 3.835 | 4.120 | 3.835 | 4.120 | ٧ | VE = 5.0V ¹ |
| VIL | Input LOW Voltage | 3.190 | 3.525 | 3.190 | 3.525 | 3.190 | 3.525 | ٧ | VE = 5.0V ¹ |
| V _{BB} | Output Reference Voltage | 3.62 | 3.74 | 3.62 | 3.74 | 3.62 | 3.74 | ٧ | VE = 5.0V1 |

^{1.} PECL VIH, VII, and VBB are referenced to VE and will vary 1:1 with the power supply. The levels shown are for VE = 5.0V.

AC CHARACTERISTICS (VT = VE = 5.0V ±5%)

| | | | Γ _J = 0°C | ; | T, | j = + 25° | °C | T, | = + 85° | С | | |
|--------------------------------------|---|--------------|----------------------|--------------------|--------------|--|--------------|--------------|--------------|--------------|------|-------------------------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit | Condition |
| tPLH tPHL | Propagation Delay D to Q | 5.00 5.36 | 5.50 5.86 | 6.00 6.36 | 4.86 5.27 | 5.36 5.77 | 5.86 6.27 | 5.08 5.43 | 5.58 5.93 | 6.08 6.43 | ns | CL = 50 pF ¹ |
| tskew | Device Skew 1000 1000 Part-to-Part 1000 750 Single V _{CC} 750 750 Output-to-Output 350 350 | | | 1000 750 350 | ps | CL = 50pF2 CL = 50 pF3 CL = 50 pF4 | | | | | | |
| ^t PLH ^t PHL | Propagation Delay LEN to Q | 4.9 | | 6.9 | 4.9 | | 6.9 | 5.0 | | 7.0 | ns | CL = 50 pF |
| ^t PLH ^t PHL | Propagation Delay EN to Q | 5.0 | | 7.0 | 4.9 | | 6.9 | 5.0 | | 7.0 | ns | CL = 50 pF |
| t _r t _f | Output Rise/Fall 0.8V to 2.0V | | | 1.7 1.6 | | | 1.7 1.6 | | | 1.7 1.6 | ns | CL = 50 pF |
| fMAX | Max Input Frequency | 65 | | | 65 | | | 65 | | | MHz | CL = 50 pF5 |
| †REC | Recovery Time EN | 1.25 | | | 1.25 | | | 1.25 | | | ns | |
| ts | Setup Time | 0.75 | 0.50 | | 0.75 | 0.50 | | 0.75 | 0.50 | | ns | |
| tH | Hold Time | 0.75 | 0.50 | | 0.75 | 0.50 | | 0.75 | 0.50 | | ns | |

- 1. Propagation delay measurement guaranteed for junction temperatures. Measurements performed at 50MHz input frequency.
- Skew window guaranteed for a single temperature across a $V_{CC} = V_T = V_E$ of 4.75V to 5.25V (See Application Note in this datasheet). Skew window guaranteed for a single temperature and single $V_{CC} = V_T = V_E$
- Output-to-output skew is specified for identical transitions through the device.
- 5. Frequency at which output levels will meet a 0.8V to 2.0V minimum swing.

DETERMINING SKEW FOR A SPECIFIC APPLICATION

The H641 has been designed to meet the needs of very low skew clock distribution applications. In order to optimize the device for this application special considerations are necessary in the determining of the part-to-part skew specification limits. Older standard logic devices are specified with relatively slack limits so that the device can be guaranteed over a wide range of potential environmental conditions. This range of conditions represented all of the potential applications in which the device could be used. The result was a specification limit that in the vast majority of cases was extremely conservative and thus did not allow for an optimum system design. For non-critical skew designs this practice is acceptable, however as the clock speeds of

systems increase overly conservative specification limits can kill a design.

The following will discuss how users can use the information provided in this data sheet to tailor a part-to-part skew specification limit to their application. The skew determination process may appear somewhat tedious and time consuming, however if the utmost in performance is required this procedure is necessary. For applications which do not require this level of skew performance a generic part-to-part skew limit of 2.5ns can be used. This limit is good for the entire ambient temperature range, the guaranteed VCC (VT, VF) range and the guaranteed operating frequency range.

Temperature Dependence

A unique characteristic of the H641 data sheet is that the AC parameters are specified for a junction temperature rather than the usual ambient temperature. Because very few designs will actually utilize the entire commercial temperature range of a device a tighter propagation delay window can be established given the smaller temperature range. Because the junction temperature and not the ambient temperature is what affects the performance of the device the parameter limits are specified for junction temperature. In addition the relationship between the ambient and junction temperature will vary depending on the frequency, load and board environment of the application. Since these factors are all under the control of the user it is impossible to provide specification limits for every possible application. Therefore a baseline specification was established for specific junction temperatures and the information that follows will allow these to be tailored to specific applications.

Since the junction temperature of a device is difficult to measure directly, the first requirement is to be able to "translate" from ambient to junction temperatures. The standard method of doing this is to use the power dissipation of the device and the thermal resistance of the package. For a TTL output device the power dissipation will be a function of the load capacitance and the frequency of the output. The total power dissipation of a device can be described by the following equation:

$$P_D$$
 (watts) = I_{CC} (no load) * V_{CC} + V_S * V_{CC} * f * C_L * # Outputs

where:

VS= Output Voltage Swing = 3V f = Output Frequency CL = Load Capacitance ICC = IEE + ICCH

Figure 1 plots the I_{CC} versus Frequency of the H641 with no load capacitance on the output. Using this graph and the information specific to the application a user can determine the power dissipation of the H641.




Figure 1. ICC versus f (No Load)

Figure 2 illustrates the thermal resistance (in °C/W) for the 28–lead PLCC under various air flow conditions. By reading the thermal resistance from the graph and multiplying by the power dissipation calculated above the junction temperature increase above ambient of the device can be calculated.




Figure 2. ØJA versus Air Flow

Finally taking this value for junction temperature and applying it to Figure 3 allows the user to determine the propagation delay for the device in question. A more common use would be to establish an ambient temperature range for the H641's in the system and utilize the above methodology to determine the potential increased skew of the distribution network. Note that for this information if the Tpp versus Temperature curve were linear the calculations would not be required. If the curve were linear over all temperatures a simple temperature coefficient could be provided.




Figure 3. Tpp versus Junction Temperature

TTL and CMOS devices show a significant propagation delay dependence with Vcc. Therefore the Vcc variation in a system will have a direct impact on the total skew of the clock distribution network. When calculating the skew between two devices on a single board it is very likely an assumption of identical VCC's can be made. In this case the number provided in the data sheet for part-to-part skew would be overly conservative. By using Figure 4 the skew given in the data sheet can be reduced to represent a smaller or zero variation in VCC. The delay variation due to the specified VCC variation is ≈270ps. Therefore, the 1ns window on the data sheet can be reduced by 270ps if the devices in question will always experience the same VCC. The distribution of the propagation delay ranges given in the data sheet is actually a composite of three distributions whose means are separated by the fixed difference in propagation delay at the typical, minimum and maximum VCC.




Figure 4. ATPD versus VCC

Capacitive Load Dependence

As with V_{CC} the propagation delay of a TTL output is intimately tied to variation in the load capacitance. The skew specifications given in the data sheet, of course, assume equal loading on all of the outputs. However situations could arise where this is an impossibility and it may be necessary to estimate the skew added by asymmetric loading. In addition the propagation delay numbers are provided only for 50pF loads, thus necessitating a method of determining the propagation delay for alternative loads.

Figure 5 shows the relationship between the two propagation delays with respect to the capacitive load on the output. Utilizing this graph and the 50pF limits the specification of the H641 can be mapped into a spec for either a different value load or asymmetric loads.




Figure 5. Tpp versus Load

Rise/Fall Skew Determination

The rise—to–fall skew is defined as simply the difference between the Tp_{LH} and the Tp_{HL} propagation delays. This skew for the H641 is dependent on the V_{CC} applied to the device. Notice from Figure 4 the opposite relationship of Tp_D versus V_{CC} between Tp_{LH} and Tp_{HL}. Because of this the rise—to–fall skew will vary depending on V_{CC}. Since in all likelihood it will be impossible to establish the exact value for V_{CC}, the expected variation range for V_{CC} should be used. If this variation will be the $\pm5\%$ shown in the data sheet the rise—to–fall skew could be established by simply subtracting the fastest Tp_{LH} from the slowest Tp_{HL}; this exercise yields 1.41ns. If a tighter V_{CC} range can be realized Figure 4 can be used to establish the rise—to–fall skew.

Specification Limit Determination Example

The situation pictured in Figure 6 will be analyzed as an example. The central clock is distributed to two different cards; on one card a single H641 is used to distribute the clock while on the second card two H641's are required to supply the needed clocks. The data sheet as well as the graphical information of this section will be used to calculate the skew between H641a and H641b as well as the skew between all three of the devices. Only the Tplh will be analyzed, the TphL numbers can be found using the same technique. The following assumptions will be used:

- All outputs will be loaded with 50pF
- All outputs will toggle at 30MHz
- The VCC variation between the two boards is ±3%
- The temperature variation between the three
- devices is ±15°C around an ambient of 45°C.
- 500LFPM air flow

The first task is to calculate the junction temperature for the devices under these conditions. Using the power equation yields:

MC10H641 MC100H641

Using the thermal resistance graph of Figure 2 yields a thermal resistance of 41°C/W which yields a junction temperature of 71°C with a range of 56°C to 86°C. Using the TPD versus Temperature curve of Figure 3 yields a propagation delay of 5.42ns and a variation of 0.19ns.

Since the design will not experience the full ±5% VCC variation of the data sheet the 1ns window provided will be unnecessarily conservative. Using the curve of Figure 4 shows a delay variation due to a ±3% V_{CC} variation of ±0.075ns. Therefore the 1ns window can be reduced to 1ns - (0.27ns - 0.15ns) = 0.88ns. Since H641a and H641b are on the same board we will assume that they will always be at the same V_{CC}; therefore the propagation delay window will only be 1ns - 0.27ns = 0.73ns.

Putting all of this information together leads to a skew between all devices of

0.19ns + 0.88ns(temperature + supply, and inherent device),

while the skew between devices A and B will be only

0.19ns + 0.73ns(temperature + inherent device only).

In both cases, the propagation delays will be centered around 5.42ns, resulting in the following to H windows:

TPLH = 4.92ns - 5.99ns; 1.07ns window(all devices)

 $T_{PLH} = 5.00 \text{ns} - 5.92 \text{ns}; 0.92 \text{ns window}$

(devices a & b)

Of course the output-to-output skew will be as shown in the data sheet since all outputs are equally loaded.

This process may seem cumbersome, however the delay windows, and thus skew, obtained are significantly better than the conservative worst case limits provided at the beginning of this note. For very high performance designs, this extra information and effort can mean the difference between going ahead with prototypes or spending valuable engineering time searching for alternative approaches.




Figure 6. Example Application

68030/040 PECL-TTL Clock Driver

The MC10H/100H642 generates the necessary clocks for the 68030, 68040 and similar microprocessors. It is guaranteed to meet the clock specifications required by the 68030 and 68040 in terms of part-to-part skew, within-part skew and also duty cycle skew.

The user has a choice of using either TTL or PECL (ECL referenced to +5.0V) for the input clock. TTL clocks are typically used in present MPU systems. However, as clock speeds increase to 50MHz and beyond, the inherent superiority of ECL (particularly differential ECL) as a means of clock signal distribution becomes increasingly evident. The H642 also uses differential PECL internally to achieve its superior skew characteristic.

The H642 includes divide-by-two and divide-by-four stages, both to achieve the necessary duty cycle skew and to generate MPU clocks as required. A typical 50MHz processor application would use an input clock running at 100MHz, thus obtaining output clocks at 50MHz and 25MHz (see Logic Diagram).

The 10H version is compatible with MECL 10H™ ECL logic levels, while the 100H version is compatible with 100K levels (referenced to +5.0V).

- Generates Clocks for 68030/040
- · Meets 030/040 Skew Requirements
- TTL or PECL Input Clock
- Extra TTL and PECL Power/Ground Pins
- Asynchronous Reset
- Single +5.0V Supply

Function

Reset(R):

LOW on RESET forces all Q outputs LOW.


Select(SEL):

LOW selects the ECL input source (DE/DE).

HIGH selects the TTL input source (DT).

The H642 also contains circuitry to force a stable input state of the ECL differential input pair, should both sides be left open. In this Case, the DE side of the input is pulled LOW, and DE goes HIGH.

Power Up: The device is designed to have positive edges of the +2 and +4 outputs synchronized at Power Up.




MC10H642 MC100H642

68030/040 PECL-TTL CLOCK DRIVER



FN SUFFIX PLASTIC PACKAGE CASE 776-02

LOGIC DIAGRAM





PIN NAMES

| Pin | Symbol | Description | Pin | Symbol | Description |
|-----|--------|-----------------------------|-----|-----------------|----------------------------------|
| 1 | Q3 | Signal Output (TTL)** | 15 | VE | ECL V _{CC} (+5.0V) |
| 2 | VT | TTL V _{CC} (+5.0V) | 16 | DE | ECL Signal Input (Non-Inverting) |
| 3 | VT | TTL V _{CC} (+5.0V) | 17 | DE | ECL Signal Input (Inverting) |
| 4 | Q4 | Signal Output (TTL)** | 18 | V _{BB} | VBB Reference Output |
| 5 | Q5 | Signal Output (TTL)** | 19 | VT | TTL V _{CC} (+5.0V) |
| 6 | GT | TTL Ground (0V) | 20 | Q0 | Signal Output (TTL)* |
| 7 | GT | TTL Ground (0V) | 21 | GT | TTL Ground (0V) |
| 8 | Q6 | Signal Output (TTL)** | 22 | GT | TTL Ground (0V) |
| 9 | Q7 | Signal Output (TTL)** | 23 | Q1 | Signal Output (TTL)* |
| 10 | VT | TTL V _{CC} (+5.0V) | 24 | VT | TTL V _{CC} (+5.0V) |
| 11 | SEL | Input Select (TTL) | 25 | VT | TTL V _{CC} (+5.0V) |
| 12 | DT | TTL Signal Input | 26 | Q2 | Signal Output (TTL)** |
| 13 | GE | ECL Ground (0V) | 27 | GT | TTL Ground (0V) |
| 14 | R | Reset (TTL) | 28 | GT | TTL Ground (0V) |

^{*}Divide by 2

^{**}Divide by 4

AC CHARACTERISTICS (VT = VE = 5.0V ±5%)

| | | | T _A ≈ | T _A ≈ 0°C | | 25°C | T _A = 85°C | | | |
|----------------------------------|---|--------------------------|------------------|----------------------|--------------|--------------|-----------------------|--------------|------|-----------|
| Symbol | Characteristic | | Min | Max | Min | Max | Min | Max | Unit | Condition |
| tPLH | Propagation Delay D to Output | Q2-Q7 C ECL C TTL | 4.70 4.70 | 5.70 5.70 | 4.75 4.75 | 5.75 5.75 | 4.60 4.50 | 5.60 5.50 | ns | CL = 25pF |
| tskpp | Part-to-Part Skew | 1 | | 1.0 | | 1.0 | | 1.0 | ns | |
| tskwd* | Within-Device Skew | } | | 0.5 | | 0.5 | | 0.5 | ns | |
| tPLH | Propagation Delay D to Output | Q0, Q1 C ECL C TTL | 4.30 4.30 | 5.30 5.30 | 4.50 4.50 | 5.50 5.50 | 4.25 4.25 | 5.25 5.25 | ns | CL = 25pF |
| tskpp | Part-to-Part Skew | All Outputs | | 2.0 | | 2.0 | | 2.0 | ns | CL = 25pF |
| tskwd | Within-Device Skew |] | | 1.0 | | 1.0 | | 1.0 | ns | CL = 25pF |
| tPD | Propagation Delay R to Output | All Outputs | 4.3 | 6.3 | 4.0 | 6.0 | 4.5 | 6.5 | ns | CL = 25pF |
| t _R t _F | Output Rise/Fall Time 0.8 V to 2.0 V | All Outputs | | 2.5 2.5 | | 2.5 2.5 | | 2.5 2.5 | ns | CL = 25pF |
| fMAX** | Maximum Input Frequence | ;y | 100 | | 100 | | 100 | | MHz | CL = 25pF |
| RPW | Reset Pulse Width | | 1.5 | | 1.5 | | 1.5 | | ns | |
| RRT | Reset Recovery Time | | 1.25 | | 1.25 | | 1.25 | | ns | |

^{*} Within-Device Skew defined as identical transactions on similar paths through a device.

10H PECL CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

| | | T _A = 0°C | | T _A = 25°C | | T _A = 85°C | | | |
|-----------------|---|----------------------|--------------|-----------------------|--------------|-----------------------|---------------|------|------------------------|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| liH liL | Input HIGH Current Input LOW Current | 0.5 | 225 | 0.5 | 175 | 0.5 | 175 | μА | |
| VIH VIL | * NOTE Input HIGH Voltage Input LOW Voltage | 3.83 3.05 | 4.16 3.52 | 3.87 3.05 | 4.19 3.52 | 3.94 3.05 | 4.28 3.555 | ٧ | V _{EE} = 5.0V |
| V _{BB} | * NOTE Output Reference Voltage | 3.62 | 3.73 | 3.65 | 3.75 | 3.69 | 3.81 | ٧ | |

100H PECL CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

| | | T _A = 0°C | | T _A = 25°C | | T _A = 85°C | | | |
|------------------------------------|---|----------------------|----------------|-----------------------|----------------|-----------------------|----------------|------|------------------------|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| IIH IIL | Input HIGH Current Input LOW Current | 0.5 | 225 | 0.5 | 175 | 0.5 | 175 | μА | |
| | * NOTE | | | | | | | | |
| V _{IH} V _{IL} | Input HIGH Voltage Input LOW Voltage | 3.835 3.190 | 4.120 3.525 | 3.835 3.190 | 4.120 3.525 | 3.835 3.190 | 4.120 3.525 | ٧ | V _{EE} = 5.0V |
| | * NOTE | | | | | | | | |
| V_{BB} | Output Reference Voltage | 3.620 | 3.740 | 3.620 | 3.740 | 3.620 | 3.740 | ٧ | |

^{*}NOTE: PECL LEVELS are referenced to V_{CC} and will vary 1:1 with the power supply. The VALUES shown are for $V_{CC} = 5.0V$.

^{**} NOTE: MAX Frequency is 135MHz.

10H/100H DC CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

| | | | T _A = 0°C | | T _A = | T _A = 25°C T _A = | | T _A = 85°C | | |
|--------|----------------------|------|----------------------|-----|------------------|--|-----|-----------------------|------|-------------------|
| Symbol | Characteristic | ; | Min | Max | Min | Max | Min | Max | Unit | Condition |
| IEE | Power Supply Current | PECL | | 57 | | 57 | | 57 | mA | VE Pin |
| ССН | | TTL | | 30 | | 30 | | 30 | mA | Total All VT Pins |
| ICCL | | | | 30 | | 30 | | 30 | mA | |

10H/100H TTL DC CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

| | | T _A = 0°C | | T _A = 25°C | | T _A = 85°C | | | |
|--------------------------------------|---|----------------------|-----------|-----------------------|-----------|-----------------------|-----------|------|---|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| V _I H V _I L | Input HIGH Voltage Input LOW Voltage | 2.0 | 0.8 | 2.0 | 0.8 | 2.0 | 0.8 | V | |
| lН | Input HIGH Current | | 20 100 | | 20 100 | | 20 100 | μА | V _{IN} = 2.7V V _{IN} = 7.0V |
| IIL | Input LOW Current | | -0.6 | | -0.6 | | -0.6 | mA | V _{IN} = 0.5V |
| VOH | Output HIGH Voltage | 2.5 2.0 | | 2.5 2.0 | | 2.5 2.0 | | V | I _{OH} = -3.0mA I _{OH} = -15mA |
| VOL | Output LOW Voltage | | 0.5 | | 0.5 | | 0.5 | ٧ | I _{OL} = 24mA |
| VIK | Input Clamp Voltage | | -1.2 | | -1.2 | | -1.2 | ٧ | I _{IN} = -18mA |
| los | Output Short Circuit Current | -100 | -225 | -100 | -225 | -100 | -225 | mA | VOUT = 0V |

2

10/100H642 DUTY CYCLE CONTROL

To maintain a duty cycle of $\pm 5\%$ at 50 MHz, limit the load capacitance and/or power supply variation as shown in Figures 1 and 2. For a $\pm 2.5\%$ duty cycle limit, see Figures 3 and 4. Figures 5 and 6 show duty cycle variation with temperature. Figure 7 shows typical TPD versus load. Figure 8 shows reset recovery time. Figure 9 shows output states after power up.

Best duty cycle control is obtained with a single µP load and minimum line length.




Figure 1. MC10H642 Positive PW versus Load @ ±5% V_{CC}, T_A = 25°C




Figure 3. MC10H642 Positive PW versus Load @ $\pm 2.5\%$ V_{CC}, T_A = 25° C




Figure 5. MC10H642 Positive PW versus Temperature, $V_{CC} = 5.0V$




Figure 2. MC10H642 Negative PW versus Load @ $\pm 5\%$ V_{CC}, T_A = 25°C




Figure 4. MC10H642 Negative PW versus Load @ $\pm 2.5\%$ V_{CC}, T_A = 25°C




Figure 6. MC10H642 Negative PW versus Temperature, V_{CC} = 5.0V




Figure 7. MC10H642 + Tpd versus Load, V_CC $\pm 5\%$, TA = 25°C (Overshoot at 50 MHz with no load makes graph non linear)






Figure 8. Clock Phase and Reset Recovery Time After Reset Pulse






Figure 9. Outputs Q2 \rightarrow Q7 will Synchronize with Pos Edges of Din & Q0 \rightarrow Q1

SWITCHING CIRCUIT AND WAVEFORMS




2

WAVEFORMS: Rise and Fall Times PECL/TTL



Propagation Delay — Single Ended PECL/TTL



Dual Supply ECL-TTL 1:8 Clock Driver


The MC10H/100H643 is a dual supply, low skew translating 1:8 clock driver. Devices in the Motorola H600 translator series utilize the 28-lead PLCC for optimal power pinning, signal flow through and electrical performance. The dual-supply H643 is similar to the H641, which is a single-supply 1:9 version of the same function.

The device features a 48mA TTL output stage, with AC performance specified into a 50pF load capacitance. A Latch is provided on-chip. When LEN is LOW (or left open, in which case it is pulled LOW by the internal pulldowns) the latch is transparent. A HIGH on the enable pin (EN) forces all outputs LOW.

The 10H version is compatible with MECL 10H™ ECL logic levels. The 100H version is compatible with 100K levels.

- ECL/TTL Version of Popular ECLinPS™ E111
- Low Skew Within Device 0.5ns
- Guaranteed Skew Spec Part-to-Part 1.0ns
- Latch
- Differential Internal Design
- VBB Output
- Dual Supply
- Reset/Enable
- Multiple TTL and ECL Power/Ground Pins

Pinout: 28-Lead PLCC (Top View)



2-138

MC10H643 MC100H643

DUAL SUPPLY ECL-TTL 1:8 **CLOCK DRIVER**




FN SUFFIX PLASTIC PACKAGE CASE 776-02

PIN NAMES

| PIN | FUNCTION |
|--|--|
| OGND OVT IGND IVT VEE VCCE D, D VBB Q0-Q7 EN LEN | TTL Output Ground (0V) TTL Output V _{CC} (+5.0V) Internal TTL GND (0V) Internal TTL V _{CC} (+5.0V) ECL V _{EE} (-5.2/-4.5V) ECL Ground (0V) Signal Input (ECL) V _{BB} Reference Output Signal Outputs (TTL) Enable Input (ECL) Latch Enable Input (ECL) |

ECLinPS and MECL 10H are trademarks of Motorola, Inc.



DC CHARACTERISTICS (IVT = OVT = $5.0V \pm 5\%$; V_{EE} = $-5.2V \pm 5\%$ (10H Version); V_{EE} = $-4.5V \pm 0.3V$ (100H Version))

| | | | 0° | С | 25 | °C | 85 | °C | | |
|-----------------|----------------------|-----|-----|-----|-----|-----|-----|-----|------|---------------|
| Symbol | Characteristic | ; | Min | Max | Min | Max | Min | Max | Unit | Condition |
| ^I EE | | ECL | _ | 42 | - | 42 | - | 42 | mA | VEE Pins |
| ICCL | Power Supply Current | TTL | _ | 106 | _ | 106 | - | 106 | mA | Total all OVT |
| ССН | | | _ | 95 | - | 95 | - | 95 | mA | and IVT pins |

AC CHARACTERISTICS (IVT = OVT = $5.0V \pm 5\%$; $V_{EE} = -5.2V \pm 10\%$ (10H); $-4.5V \pm 0.3V$ (100H); $V_{CCE} = GND$)

| | | 0° | c | 25 | °C | 85 | °C | | |
|----------------------------------|--|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------|---------------------|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| ^t PLH | Propagation Delay to Output D LEN EN | 4.0 3.5 3.5 | 5.0 5.5 5.5 | 4.1 3.5 3.5 | 5.1 5.5 5.5 | 4.4 3.9 3.9 | 5.4 5.9 5.9 | ns | CL = 50pF |
| t _{SKEW} | Within-Device Skew | - | 0.5 | - | 0.5 | | 0.5 | ns | Note 1 |
| tw | Pulse Width Out HIGH or LOW @ f _{out} = 50MHz | 9.0 | 11.0 | 9.0 | 11.0 | 9.0 | 11.0 | ns | CL = 50pF Note 2 |
| t _S | Setup Time D | 0.75 | - | 0.75 | - | 0.75 | - | ns | |
| th | Hold Time D | 0.75 | - | 0.75 | _ | 0.75 | - | ns | |
| t _{RR} | Recovery Time LEN EN | 1.25 1.25 | - | 1.25 1.25 | - | 1.25 1.25 | - - | ns | |
| t _{pw} | Minimum Pulse Width LEN EN | 1.5 1.5 | - - | 1.5 1.5 | - | 1.5 1.5 | _ | ns | |
| t _r t _f | Rise / Fall Times 0.8 V – 2.0 V | _ | 1.2 | _ | 1.2 | _ | 1.2 | ns | CL = 50pF |

- Within-Device skew defined as identical transitions on similar paths through a device.
 Pulse width is defined relative to 1.5V measurement points on the ouput waveform.

TRUTH TABLE

| D | LEN | EN | œ |
|-------------|-------------|------|------|
| L H X | L H X | IIII | чтQч |

DC CHARACTERISTICS (IVT = OVT = 5.0V \pm 5\%; VEE = -5.2V \pm 5\% (10H Version); VEE = -4.5V \pm 0.3V (100H Version))

| | | 0°C | | 25°C | | 85°C | | | |
|--------|------------------------------|------------|------|------------|------|------------|------|------|---|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| VOH | Output HIGH Voltage | 2.5 2.0 | - | 2.5 2.0 | - | 2.5 2.0 | - | V | I _{OH} = -3.0mA I _{OH} = -15mA |
| VOL | Output LOW Voltage | - | 0.5 | - | 0.5 | - | 0.5 | ٧ | I _{OH} = 48mA |
| IOS | Output Short Circuit Current | -100 | -225 | -100 | -225 | -100 | -225 | mA | V _{OUT} = 0V |

10H DC CHARACTERISTICS (IVT = OVT = 5.0V ±5%; VEE = -5.2V ±5% (10H Version); VEE = -4.5V ±0.3V (100H Version))

| | | 0° | С | 25 | °C | 85 | °C | | |
|------------------------------------|---|----------------|---------------|----------------|---------------|----------------|---------------|------|-----------|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| JH H | Input HIGH Current Input LOW Current | - 0.5 | 225 - | - 0.5 | 175 - | - 0.5 | 175 · – | μА | |
| V _{IH} V _{IL} | Input HIGH Voltage Input LOW Voltage | -1170 -1950 | -840 -1480 | -1130 -1950 | -810 -1480 | -1070 -1950 | -735 -1450 | mV | |
| V _{BB} | Output Reference Voltage | -1380 | -1270 | -1350 | -1250 | -1310 | -1190 | mV | |

100H DC CHARACTERISTICS (IVT = OVT = $5.0V \pm 5\%$; $V_{EE} = -5.2V \pm 5\%$ (10H); $V_{EE} = -4.5V \pm 0.3V$ (100H))

| | | 0° | 0°C | | 25°C | | 85°C | | |
|--------------------------------------|---|----------------|---------------|----------------|---------------|----------------|-------------|------|-----------|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| IH IIL | Input HIGH Current Input LOW Current | _ 0.5 | 225 - | - 0.5 | 175 ~ | - 0.5 | 175 - | μА | |
| V _I H V _I L | Input HIGH Voltage Input LOW Voltage | -1165 -1810 | -880 -1475 | -1165 -1810 | -880 -1475 | -1165 -1810 | 880 1475 | mV | |
| V _{BB} | Output Reference Voltage | -1380 | -1260 | -1380 | -1260 | -1380 | -1260 | mV | |

68030/040 **PECL-TTL Clock Driver**

The MC10H/100H644 generates the necessary clocks for the 68030, 68040 and similar microprocessors. The device is functionally equivalent to the H640, but with fewer outputs in a smaller outline 20-lead PLCC package. It is guaranteed to meet the clock specifications required by the 68030 and 68040 in terms of part-to-part skew, within-part skew and also duty cycle skew.

- Generates Clocks for 68030/040
- Meets 68030/040 Skew Requirements
- TTL or PECL Input Clock
- Extra TTL and ECL Power/Ground Pins
- Within Device Skew on Similar Paths is 0.5 ns
- Asynchronous Reset
- Single +5.0V Supply

The user has a choice of using either TTL or PECL (ECL referenced to +5.0V) for the input clock. TTL clocks are typically used in present MPU systems. However, as clock speeds increase to 50MHz and beyond, the inherent superiority of ECL (particularly differential ECL) as a means of clock signal distribution becomes increasingly evident. The H644 also uses differential ECL internally to achieve its superior skew characteristic.

The H644 includes divide-by-two and divide-by-four stages, both to

achieve the necessary duty cycle and skew to generate MPU clocks as required. A typical 50MHz processor application would use an input clock running at 100MHz, thus obtaining output clocks at 50MHz and 25MHz (see Logic Symbol).

The 10H version is compatible with MECL 10H™ ECL logic levels, while the 100H version is compatible with 100K levels (referenced to +5.0V).

11/93


Reset (R): LOW on RESET forces all Q outputs LOW and all \overline{Q} outputs HIGH.

Synchronized Outputs: The device is designed to have the POS edges of the +2 and +4 outputs synchronized.

Select (SEL): LOW selects the ECL input source (DE/DE). HIGH selects the TTL input source (DT).

The H644 also contains circuitry to force a stable state of the ECL input differential pair, should both sides be left open. In this case, the DE side of the input is pulled LOW, and DE goes HIGH.

Pinout: 20-Lead PLCC (Top View)



MECL 10H is a trademark of Motorola, Inc.


MC10H644 MC100H644

68030/040 PECL-TTL CLOCK DRIVER



PIN NAMES

| PIN | FUNCTION |
|---|--|
| GT VT VE GE DE, DE VBB DT Qn, Qn | TTL Ground (0V) TTL V _{CC} (+5.0V) ECL V _{CC} (+5.0V) ECL Ground (0V) ECL Signal Input (positive ECL) V _{BB} Reference Output TTL Signal Input Signal Outputs (TTL) |
| SEL R | Input Select (TTL) Reset (TTL) |





AC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$)

| | | | 0 ° | С | 25 | °C | 85 | °C | | |
|---------------------|--|-------------|------------|------|------|------|------|------|------|----------------------------|
| Symbol | Characteristic | | Min | Max | Min | Max | Min | Max | Unit | Condition |
| tPLH | Propagation Delay ECL D to Output | All Outputs | 5.8 | 6.8 | 5.7 | 6.7 | 6.1 | 7.1 | ns | CL = 50pF |
| tPLH | Propagation Delay TTL D to Output | | 5.7 | 6.7 | 5.7 | 6.7 | 6.0 | 7.0 | ns | CL = 50pF |
| ^t skwd* | Within-Device Skew | Q0, 1, 4, 5 | - | 0.5 | - | 0.5 | _ | 0.5 | ns | CL = 50pF |
| ^t skwd* | Within-Device Skew | Q2, Q3 | - | 0.5 | - | 0.5 | - | 0.5 | ns | CL = 50pF |
| tskwd* | Within-Device Skew | All Outputs | - | 1.5 | - | 1.5 | | 1.5 | ns | CL = 50pF |
| ^t skp-p* | Part-to-Part Skew | Q0, 1, 4, 5 | - | 1.0 | _ | 1.0 | - | 1.0 | ns | CL = 50pF |
| tPD | Propagation Delay R to Output | All Outputs | 4.3 | 7.3 | 4.3 | 7.3 | 4.5 | 7.5 | ns | CL = 50pF |
| t _R | Output Rise/Fall Time 0.8V – 2.0V | All Outputs | - | 1.6 | - | 1.6 | _ | 1.6 | ns | CL = 50pF |
| f _{max} | Maximum Input Frequency | | 135 | - | 135 | - | 135 | - | MHz | CL = 50pF |
| TW | Minimum Pulse Width Rese | et . | 1.5 | | 1.5 | | 1.5 | _ | ns | |
| t _{rr} | Reset Recovery Time | | 1.25 | - | 1.25 | - | 1.25 | - | ns | |
| T _{PW} | Pulse Width Out High or Low @ fin = 100 MHz and CL = 50 pf | Q0, 1 | 9.5 | 10.5 | 9.5 | 10.5 | 9.5 | 10.5 | ns | CL = 50pf Relative 1.5V |
| TS | Setup Time SEL to DE, DT | | 2.0 | _ | 2.0 | - | 2.0 | - | ns | |
| TH | Hold Time SEL to DE, DT | | 2.0 | | 2.0 | _ | 2.0 | _ | ns | |

^{*} Skews are specified for Identical Edges

DC CHARACTERISTICS (VT = VE = 5.0 V ±5%)

| | | | 0° | 0°C | | 25°C | | 85°C | | |
|--------|----------------------|-----|-----|-----|-----|------|-----|------|------|-------------------------------|
| Symbol | Characteristic | | Min | Max | Min | Max | Min | Max | Unit | Condition |
| IEE | Power Supply Current | ECL | | 65 | | 65 | | 65 | mA | VE Pin |
| lcc | | TTL | | 85 | | 85 | | 85 | mA | Total all V _T pins |

TTL DC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$)

| | | 0° | C | 25 | °C | 85 | °C | | |
|------------------------------------|---|------------|-----------|------------|-----------|------------|-----------|------|---|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| V _{IH} V _{IL} | Input HIGH Voltage Input LOW Voltage | 2.0 | 0.8 | 2.0 | 0.8 | 2.0 | 0.8 | ٧ | |
| lін | Input HIGH Current | | 20 100 | | 20 100 | | 20 100 | μА | V _{IN} = 2.7 V V _{IN} = 7.0 V |
| IIL | Input LOW Current | | -0.6 | | -0.6 | | -0.6 | mA | V _{IN} = 0.5 V |
| Voн | Output HIGH Voltage | 2.5 2.0 | | 2.5 2.0 | | 2.5 2.0 | | V | I _{OH} = -3.0 mA I _{OH} = -24 mA |
| V _{OL} | Output LOW Voltage | | 0.5 | | 0.5 | | 0.5 | V | I _{OL} = 24 mA |
| VIK | Input Clamp Voltage | | -1.2 | | -1.2 | | -1.2 | ٧ | I _{IN} = -18 mA |
| los | Output Short Circuit Current | -100 | -225 | -100 | -225 | -100 | -225 | mA | V _{OUT} = 0 V |

10H PECL DC CHARACTERISTICS (VT = VE = 5.0 V +5%)

| | İ | 0° | 0°C | | 25°C | | °C | | |
|--|---|--------------|--------------|--------------|--------------|--------------|--------------|------|------------|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| III IIL | Input HIGH Current Input LOW Current | 0.5 | 225 | 0.5 | 175 | 0.5 | 175 | μА | |
| V _{IH} * V _{IL} * | Input HIGH Voltage Input LOW Voltage | 3.83 3.05 | 4.16 3.52 | 3.87 3.05 | 4.19 3.52 | 3.94 3.05 | 4.28 3.55 | ٧ | VE = 5.0 V |
| V _{BB} * | Output Reference Voltage | 3.62 | 3.73 | 3.65 | 3.75 | 3.69 | 3.81 | V | VE = 5.0 V |

100H PECL DC CHARACTERISTICS (VT = VE = $5.0 \text{ V} \pm 5\%$)

| | | 0°C | | 25 | 25°C | | 85°C | | |
|--|---|---------------|---------------|---------------|---------------|---------------|---------------|------|------------|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| IIH IIL | Input HIGH Current Input LOW Current | 0.5 | 225 | 0.5 | 175 | 0.5 | 175 | μА | |
| V _{IH} * V _{IL} * | Input HIGH Voltage Input LOW Voltage | 3.835 3.19 | 4.12 3.525 | 3.835 3.19 | 4.12 3.525 | 3.835 3.19 | 4.12 3.525 | V | VE = 5.0 V |
| V _{BB} * | Output Reference Voltage | 3.62 | 3.74 | 3.62 | 3.74 | 3.62 | 3.74 | V | VE = 5.0 V |

^{*} NOTE: PECL levels are referenced to V_{CC} and will vary 1:1 with the power supply. The values shown are for $V_{CC} = 5.0$ V. Only corresponds to ECL Clock Inputs.

1:9 TTL Clock Driver

The MC10H645 is a single supply, low skew, TTL I/O 1:9 Clock Driver. Devices in the Motorola H600 clock driver family utilize the 28–lead PLCC for optimal power and signal pin placement.


The device features a 24mA TTL ouput stage with AC performance specified into a 50pF load capacitance. A 2:1 input mux is provided on chip to allow for distributing both system and diagnostic clock signals or designing clock redundancy into a system. With the SEL input held LOW the DO input will be selected, while the D1 input is selected when the SEL input is forced HIGH.

- · Low Skew Typically 0.65ns Within Device
- · Guaranteed Skew Spec 1.25ns Part-to-Part
- Input Clock Muxing
- · Differential ECL Internal Design
- Single Supply
- · Extra TTL and ECL Power/Ground Pins

PIN NAMES


| PIN | FUNCTION |
|---------|-----------------------------|
| GT | TTL Ground (0V) |
| VT | TTL V _{CC} (+5.0V) |
| VE | ECL V _{CC} (+5.0V) |
| GE | ECL Ground (0V) |
| Dn | TTL Signal Input |
| Q0 – Q8 | TTL Signal Outputs |
| SEL | TTL Mux Select |

LOGIC DIAGRAM




MC10H645

1:9 TTL CLOCK DRIVER



Pinout: 28-Lead PLCC (Top View)



2

PIN DESCRIPTIONS

| Pin | Symbol | Description | Pin | Symbol | Description |
|------|--------|-----------------------------|-----|--------|-----------------------------|
| 1 | Q4 | Signal Output (TTL) | 15 | VE | ECL V _{CC} (+5.0V) |
| 2 | VT | TŤL V _{CC} (+5.0V) | 16 | D1 | Signal Input (TTL) |
| 3 | Q3 | Signal Output (TTL) | 17 | D0 | Signal Input (TTL) |
| 4 | GT | TTL Ground (0V) | 18 | NC | No Connection |
| 5 | GT | TTL Ground (0V) | 19 | GT | TTL Ground (0V) |
| 6 | Q2 | Signal Output (TTL) | 20 | Q8 | Signal Output (TTL) |
| 7 | VT | TTL V _{CC} (+5.0V) | 21 | VT | TTL V _{CC} (+5.0V) |
| 8 | Q1 | Signal Output (TTL) | 22 | Q7 | Signal Output (TTL) |
| 9 | VT | TTL V _{CC} (+5.0V) | 23 | VT | TTL V _{CC} (+5.0V) |
| 10 | Q0 | Signal Output (TTL) | 24 | Q6 | Signal Output (TTL) |
|] 11 | GT | TTL Ground (0V) | 25 | GT | TTL Ground (0V) |
| 12 | NC | No Connection | 26 | GT | TTL Ground (0V) |
| 13 | GE | ECL Ground | 27 | Q5 | Signal Output (TTL) |
| 14 | SEL | Select Input (TTL) | 28 | VT | TTL V _{CC} (+5.0V) |

ABSOLUTE RATINGS (Do not exceed)

| Symbol | Characteristic | Value | Unit |
|------------------|-------------------------|-----------------------|------|
| VE (ECL) | Power Supply Voltage | -0.5 to +7.0 | ٧ |
| VT (TTL) | Power Supply Voltage | -0.5 to +7.0 | ٧ |
| VI (TTL) | Input Voltage | -0.5 to +7.0 | V |
| V _{out} | Disabled 3-State Output | 0.0 to V _T | V |
| T _{stg} | Storage Temperature | -65 to 150 | °C |
| T _{amb} | Operating Temperature | 0.0 to +85 | °C |

TRUTH TABLE

| D0 | D1 | SEL | Q |
|-----|----|-----|---|
| L | Х | L | L |
| ļ H | X | L | Н |
|) X | L | Н | L |
| X | Н | Н | Н |

DC CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

| | | | 0 | ,C | 25 | °C | 85 | °C | } | | |
|--------|----------------------------|-----|------------|------|------------|------|------------|------|------|---|--|
| Symbol | Characteristic | c | Min | Max | Min | Max | Min | Max | Unit | Condition | |
| IEE | Power Supply Current | ECL | | 30 | | 30 | | 30 | mA | VE Pin | |
| ІССН | | TTL | | 30 | | 30 | | 30 | mA | Total all VT pins | |
| ICCL | | | | 35 | | 35 | | 35 | mA | | |
| VOH | Output HIGH Voltage | | 2.5 2.0 | | 2.5 2.0 | | 2.5 2.0 | | V | I _{OH} = -3.0mA I _{OH} = -15mA | |
| VOL | Output LOW Voltage | | | 0.5 | | 0.5 | | 0.5 | V | I _{OL} = 24mA | |
| los | Output Short Circuit Curre | ent | -100 | -225 | -100 | -225 | -100 | -225 | mA | V _{OUT} = 0V | |

TTL DC CHARACTERISTICS (VT = VE = 5.0 V ±5%)

| | | 0°C | | 25 | °C | 85 | °C | | |
|------------------------------------|---|------------|-----------|------------|-----------|------------|-----------|------|---|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| V _{IH} V _{IL} | Input HIGH Voltage Input LOW Voltage | 2.0 | 0.8 | 2.0 | . 0.8 | 2.0 | 0.8 | V | |
| IIH | Input HIGH Current | | 20 100 | | 20 100 | | 20 100 | μА | V _{IN} = 2.7 V V _{IN} = 7.0 V |
| IIL | Input LOW Current | | -0.6 | | -0.6 | | -0.6 | mA | V _{IN} = 0.5 V |
| Vон | Output HIGH Voltage | 2.5 2.0 | | 2.5 2.0 | | 2.5 2.0 | | V | $I_{OH} = -3.0 \text{ mA}$ $I_{OH} = -24 \text{ mA}$ |
| VOL | Output LOW Voltage | | 0.5 | | 0.5 | | 0.5 | V | I _{OL} = 24 mA |
| V _{IK} | Input Clamp Voltage | | -1.2 | | -1.2 | | -1.2 | V | I _{IN} = -18 mA |
| los | Output Short Circuit Current | -100 | -225 | -100 | -225 | -100 | -225 | mA | V _{OUT} = 0 V |

AC CHARACTERISTICS (VT = VE = $5.0V \pm 5\%$)

| | | | 0 | ·C | 25 | °C | 85 | °C | | |
|--------------------|---|-------|------------|------------|------------|------------|------------|------------|------|-----------|
| Symbol | Characteristic | 3 | Min | Max | Min | Max | Min | Max | Unit | Condition |
| tPLH | Propagation Delay D ₀ to Output Only | Q0-Q8 | 4.8 | 5.8 | 4.8 | 5.8 | 5.2 | 6.2 | ns | CL = 50pF |
| tPLH | Propagation Delay D ₁ to Output | | 4.8 | 5.8 | 4.8 | 5.8 | 5.2 | 6.2 | ns | |
| tPHL | Propagation Delay D ₀ to Output D ₁ to Output | | 4.8 4.8 | 5.8 5.8 | 4.8 4.8 | 5.8 5.8 | 5.2 5.2 | 6.2 6.2 | ns | |
| ^t skpp | Part-to-Part Skew D ₀ to Output Only | | | 1.0 | | 1.0 | | 1.0 | ns | |
| ^t skwd* | Within-Device Skew D ₀ to Output Only | | | 0.65 | | 0.65 | | 0.65 | ns | |
| tPLH | Propagation Delay SEL to Q | Q0-Q8 | 4.5 | 6.5 | 5.0 | 7.0 | 5.2 | 7.2 | ns | CL = 50pF |
| t _r | Output Rise/Fall Time 0.8V to 2.0V | Q0-Q8 | 0.5 0.5 | 2.5 2.5 | 0.5 0.5 | 2.5 2.5 | 0.5 0.5 | 2.5 2.5 | ns | CL = 50pF |
| ts | Setup Time SEL to D | | 1.0 | | 1.0 | | 1.0 | | ns | |

^{*} Within-Device Skew defined as identical transitions on similar paths through a device.

DUTY CYCLE SPECIFICATIONS ($0^{\circ}C \le TA \le 85^{\circ}C$; Duty Cycle Measured Relative to 1.5V)

| Symbol | Characteristic | | Min | Nom | Max | Unit | Condition |
|--------|---|-----------------------------|----------------------|-----|-----------------------|---------------|-------------|
| PW | Range of V _{CC} and CL to Meet Min Pulse Width (HIGH or LOW) at f _{out} ≤50MHz | V _{CC} CL PW | 4.875 10.0 9.0 | 5.0 | 5.125 50.0 11.0 | V pF ns | All Outputs |



PECL/TTL-TTL 1:8 Clock **Distribution Chip**

The MC10H/100H646 is a single supply, low skew translating 1:8 clock driver. Devices in the Motorola H600 translator series utilize the 28-lead PLCC for optimal power pinning, signal flow through and electrical performance. The single supply H646 is similar to the H643, which is a dual supply 1:8 version of the same function.

- PECL/TTL-TTL Version of Popular ECLinPS™ E111
- Low Skew
- · Guaranteed Skew Spec
- Tri-State Enable
- · Differential Internal Design
- VBB Output
- Single Supply
- Extra TTL and ECL Power/Ground Pins
- Matched High and Low Output Impedance
- Meets Specifications Required to Drive the Pentium™ Microprocessor

The H646 was designed specifically to drive series terminated transmission lines. Special techniques were used to match the HIGH and LOW output impedances to about 70hms. This simplifies the choice of the

termination resistor for series terminated applications. To match the HIGH and LOW output impedances, it was necessary to remove the standard IOS limiting resistor. As a result, the user should take care in preventing an output short to ground as the par will be permanently damaged.

The H646 device meets all of the requirements for driving the 60 and 66MHz Pentium Microprocessor. The device has no PLL components, which greatly simplifies its implementation into a digital design. The eight copies of the clock allows for point-to-point clock distribution to simplify board layout and optimize signal integrity.

The H646 provides differential PECL inputs for picking up LOW skew PECL clocks from the backplane and distributing it to TTL loads on a daughter board. When used in conjunction with the MC10/100E111, very low skew, very wide clock trees can be designed. In addition, a TTL level clock input is provided for flexibility. Note that only one of the inputs can be used on a single chip. For correct operation, the unused input pins should be left open.

The Output Enable pin forces the outputs into a high impedance state when a logic 0 is applied.

The output buffers of the H646 can drive two series terminated, 50Ω transmission lines each. This capability allows the H646 to drive up to 16 different point-to-point clock loads. Refer to the Applications section for a more detailed discussion in this area.

The 10H version is compatible with MECL 10H™ ECL logic levels. The 100H version is compatible with 100K levels.

MC10H646 MC100H646

PENTIUM MICROPROCESSOR PECL/TTL-TTL **CLOCK DRIVER**




FN SUFFIX PLASTIC PACKAGE CASE 776-02

MECL 10H and ECLinPS are trademarks of Motorola, Inc. Pentium is a trademark of Intel Corporation.

2-147





PIN NAMES

| PIN | FUNCTION |
|-----------------|--------------------------------------|
| OGND | TTL Output Ground (0V) |
| OVT | TTL Output V _{CC} (+5.0V) |
| IGND | Internal TTL GND (0V) |
| IVT | Internal TTL V _{CC} (+5.0V) |
| VEE | ECL VEE (0V) |
| VCCE | ECL Ground (5.0V) |
| ECLK, ECLK | Differential Signal Input |
| | (PECL) |
| V _{BB} | V _{BB} Reference Output |
| Q0-Q7 | Signal Outputs (TTL) |
| EN | Tri-State Enable Input (TTL) |





Figure 1. Output Structure






Figure 2. Power versus Frequency (Typical)

TRUTH TABLE

| TCLK | ECLK | ECLK | EN | Q |
|------|------|------|----|---|
| GND | L | Н | Н | L |
| GND | Н | L | н | Н |
| Н | GND | GND | Н | н |
| L | GND | GND | Н | L |
| Х | Х | X | L | Z |

L = Low Voltage Level; H = High Voltage Level; Z = Tristate

DC CHARACTERISTICS (IVT = OVT = VCCE = 5.0V ±5%)

| | | 0°C | | 25 | °C | 85 | °C | | |
|--------|------------------------------|-----|-----|-----|-----|-----|-----|------|------------------------|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| VOH | Output HIGH Voltage | 2.6 | - | 2.6 | - | 2.6 | _ | V | I _{OH} = 24mA |
| VOL | Output LOW Voltage | _ | 0.5 | - | 0.5 | - | 0.5 | ٧ | I _{OL} = 48mA |
| IOS | Output Short Circuit Current | - | - | _ | - | - | · - | mA | See Note 1 |

^{1.} The outputs must not be shorted to ground, as this will result in permanent damage to the device. The high drive outputs of this device do not include a limiting IOS resistor.

TTL DC CHARACTERISTICS (VT = VE = 5.0 V ±5%)

| | | 0° | c | 25 | °C | 85 | °C | | |
|-----------------|---|------------|-----------|------------|-----------|------------|-----------|------|---|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| VIH VIL | Input HIGH Voltage Input LOW Voltage | 2.0 | 0.8 | 2.0 | 0.8 | 2.0 | 0.8 | V | |
| Iн | Input HIGH Current | | 20 100 | | 20 100 | | 20 100 | μА | V _{IN} = 2.7 V V _{IN} = 7.0 V |
| IIL | Input LOW Current | | -0.6 | | -0.6 | | -0.6 | mA | V _{IN} = 0.5 V |
| VOH | Output HIGH Voltage | 2.5 2.0 | | 2.5 2.0 | | 2.5 2.0 | | V | I _{OH} = -3.0 mA I _{OH} = -24 mA |
| V _{OL} | Output LOW Voltage | | 0.5 | | 0.5 | | 0.5 | V | I _{OL} = 24 mA |
| VIK | Input Clamp Voltage | | -1.2 | | -1.2 | | -1.2 | V | I _{IN} = -18 mA |
| los | Output Short Circuit Current | -100 | -225 | -100 | -225 | -100 | -225 | mA | V _{OUT} = 0 V |

10H PECL DC CHARACTERISTICS (IVT = OVT = VCCE = $5.0V \pm 5\%$)

| | | 0°C | | | | 25°C | | | 85°C | | | |
|-----------------|--------------------------|------|-----|------|------|------|------|------|------|-------|------|--------------------------------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit | Notes |
| ΊΗ | Input HIGH Current | | | 225 | | | 175 | | | 175 | μА | |
| liL | Input LOW Current | 0.5 | | | 0.5 | | | 0.5 | | | μΑ | |
| VIH | Input HIGH Voltage | 3.83 | | 4.16 | 3.87 | | 4.19 | 3.94 | | 4.28 | V | IVT = IVO = VCCE = 5.0V (1) |
| V _{IL} | Input LOW Voltage | 3.05 | | 3.52 | 3.05 | | 3.52 | 3.05 | | 3.555 | V | IVT = IVO = VCCE = 5.0V (1) |
| V _{BB} | Output Reference Voltage | 3.62 | | 3.73 | 3.65 | | 3.75 | 3.69 | | 3.81 | V | IVT = IVO = VCCE = 5.0V (1) |

100H PECL DC CHARACTERISTICS (IVT = OVT = VCCE = $5.0V \pm 5\%$)

| | | 0°C | | | | 25°C | | | 85°C | | | |
|-----------------|--------------------------|-------|-----|-------|-------|------|-------|-------|------|-------|------|--------------------------------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit | Notes |
| ΙΗ | Input HIGH Current | | | 225 | | | 175 | | | 175 | μА | |
| l _{IL} | Input LOW Current | 0.5 | | | 0.5 | | | 0.5 | | | μΑ | |
| VIH | Input HIGH Voltage | 3.835 | | 4.12 | 3.835 | | 4.12 | 3.835 | | 3.835 | ٧ | IVT = IVO = VCCE = 5.0V (1) |
| VIL | Input LOW Voltage | 3.19 | | 3.525 | 3.19 | | 3.525 | 3.19 | | 3.525 | V | IVT = IVO = VCCE = 5.0V (1) |
| V _{BB} | Output Reference Voltage | 3.62 | | 3.74 | 3.62 | | 3.74 | 3.62 | | 3.74 | ٧ | IVT = IVO = VCCE = 5.0V (1) |


^{1.} ECL V_{IH}, V_{IL} and V_{BB} are referenced to VCCE and will vary 1:1 with the power supply. The levels shown are for IVT = IVO = VCCE = 5.0V

DC CHARACTERISTICS (IVT = OVT = VCCE = $5.0V \pm 5\%$)

| | | 0°C | | | 25°C | | 85 | °C | | |
|--------|----------------------|-----|-----|-----|------|-----|-----|-----|------|-----------------------------------|
| Symbol | Characteristic | Min | Max | Min | Тур | Max | Min | Max | Unit | Condition |
| ICCL | Power Supply Current | | 185 | | 166 | 185 | | 185 | mA | Total all OVT, IVT, and VCCE pins |
| Іссн | | | 175 | | 154 | 175 | | 175 | mA | and voce pins |
| Iccz | | | 210 | | | 210 | | 210 | | |

AC CHARACTERISTICS (IVT = OVT = VCCE = $5.0V \pm 5\%$)

| | | | 0° | С | 25 | °C | 85 | °C | | |
|---------------------------------|---------------------|--|--------------------------|-------------------|--------------------------|-------------------|--------------------------|-------------------|------|-----------|
| Symbol | Characte | ristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| tPLH | Propagation Delay | ECLK to Q TCLK to Q | 4.8 5.1 | 5.8 6.4 | 5.0 5.3 | 6.0 6.4 | 5.6 5.7 | 6.6 7.0 | ns | |
| tPHL | Propagation Delay | ECLK to Q TCLK to Q | 4.4 4.7 | 5.4 6.0 | 4.4 4.8 | 5.4 5.9 | 4.8 5.2 | 5.8 6.5 | ns | |
| tsk(O) | Output Skew | Q0, Q3, Q4, Q7 Q1, Q2, Q5 Q0-Q7 | | 350 350 500 | | 350 350 500 | | 350 350 500 | ps | Note 1, 6 |
| tSK(PR) | Process Skew | ECLK to Q TCLK to Q | | 1.0 1.3 | | 1.0 1.1 | | 1.0 1.3 | ns | Note 2, 6 |
| tSK(P) | Pulse Skew | ∆tpLH - tpHL | | 1.0 | | 1.0 | | 1.0 | ns | |
| t _r , t _f | Rise/Fall Time | | 0.3 | 1.5 | 0.3 | 1.5 | 0.3 | 1.5 | ns | |
| tPW | Output Pulse Width | 66MHz @ 2.0V 66MHz @ 0.8V 60MHz @ 2.0V 60MHz @ 0.8V | 5.5 5.5 6.0 6.0 | | 5.5 5.5 6.0 6.0 | | 5.5 5.5 6.0 6.0 | | ns | Note 3, 6 |
| ^t Stability | Clock Stability | | | ±75 | | ±75 | | ±75 | ps | Note 4, 6 |
| FMAX | Maximum Input Frequ | ency | | 80 | | 80 | | 80 | MHz | Note 5, 6 |



Output skew defined for identical output transitions.
 Process skew is valid for V_{CC} = 5.0V ±5%.
 Parameters guaranteed by t_{SK}(P) and t_r, t_f specification limits.
 Clock stability is the period variation between two successive rising edges.
 For series terminated lines. See Applications section for F_{MAX} enhancement techniques.
 All AC specifications tested driving 50Ω series terminated transmission lines at 80MHz.



4-Bit ECL/TTL Load Reducing DRAM Driver

The MC10H/100H660 is a 4-bit ECL input, translating DRAM address driver, ideally suited for driving TTL compatible DRAM inputs from an ECL system. It is designed for use in high capacity, highly interleaved DRAM memory boards, that directly interface to a high speed, pipelined ECL bus interface, where new operations may be initiated to the board at up to a 50 MHz rate.

The latch provides the capability for the memory controller to propagate new addresses to different banks without having to wait for the address timing constraints to be satisfied from a previous memory operation. The dual output anout reduces input loading from the controller by a factor of two, thus significantly improving board etch propagation delays from the controller, without the need for additional ECL buffering.


The H660 features special TTL outputs which do not have an IOS limiting resistor, therefore allowing rapid charging of the load capacitance. Output voltage levels are designed specifically for driving DRAM inputs. The output stages feature separate power and ground pins to isolate output switching noise from internal circuitry, and also to improve simultaneous switching performance.

The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.

- · High Capacitive Drive Outputs to Drive DRAM Address Inputs
- Extra TTL and ECL Power/Ground Pins to Minimize Switching Noise
- Dual Supply
- 10.7 ns Max. D to Q into 300 pF

PIN NAMES


| PIN | FUNCTION |
|------------------|--------------------------------|
| OGND[0:3] | Output Ground (0V) |
| OVT01, OVT23 | Output VCCT (+5.0 V) |
| IGND01, IGND23 | Internal TTL Ground (OV) |
| IVT01, IVT23 | Internal TTL VCCT (+5.0 V) |
| VEE | ECL Neg. Supply (-5.2/ -4.5 V) |
| VCCE | ECL Ground (0V) |
| D[0:3] | Data Inputs (ECL) |
| Q[0:3]A, Q[0:3]B | Data Outputs (TTL levels) |
| LEN | Latch Enable (ECL) |
| R | Reset (ECL) |



MC10H660 MC100H660



LOGIC SYMBOL



TRUTH TABLE

| 1110111117 | THOTH PADEL | | | | | | | | | | | | |
|------------|-------------|--------|---------------------|--|--|--|--|--|--|--|--|--|--|
| D | LEN | R | Q | | | | | | | | | | |
| L H | H | L | L H | | | | | | | | | | |
| X X | L X | L H | Q ₀ L | | | | | | | | | | |

DC CHARACTERISTICS: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)

| | | | 0°C | | 25 | °C | 85 | °C | | |
|--------|----------------------|-----|-----|------|-----|------|-----|------|------|-----------|
| Symbol | Characteristic | | min | max | min | max | min | max | Unit | Condition |
| IEE | Power Supply Current | ECL | | 41.8 | | 44.0 | | 46.2 | mA | |
| Іссн | | TTL | | 77.0 | | 77.1 | | 79.2 | mA | |
| ICCL | | | | 94.6 | | 95.7 | | 96.8 | mA | |

TTL CHARACTERISTICS: V_{CCT} = 5.0 V ± 10%; V_{EE} = -5.2 V ±5% (10H version); V_{EE} = -4.2 V to -5.5 V (100H version)

| | | 0°C | | 25 | °C | 85 | °C | | |
|--------|-------------------------------|-----|------|-----|------|-----|------|------|--------------------------|
| Symbol | Characteristic | min | max | min | max | min | max | Unit | Condition |
| Vон | Output HIGH Voltage | 2.6 | | 2.6 | | 2.6 | | V | I _{OH} = -24 mA |
| VOL | Output LOW Voltage | | 0.50 | | 0.50 | | 0.50 | ٧ | I _{OL} = 24 mA |
| los | Output Short Circuit Current* | | * | | * | | * | V | See Note 1 |

The outputs must not be shorted to ground, as this will result in permanent damage to the device. The high drive outputs of this device do not
include a limiting IOS resistor. Minimum recommended load capacitance is 100 pF. Precise output performance and waveforms will depend
on the exact nature of the actual load. The lumped load is of course an approximation to a real memory system load.


AC Characteristics: $V_{CCT} = 5.0 \text{ V} \pm 10\%$; $V_{EE} = -5.2 \text{ V} \pm 5\%$ (10H version) $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H version)


| | | | 0 | °C | 25 | i°C | 85 | °C | | |
|--------------------------------------|---|-----|-------------------|--------------------|-------------------|--------------------|-------------------|--------------------|------|---|
| Symbol | Characteristic | | min | max | min | max | min | max | Unit | Condition |
| t _S | Set-up Time, D to LEN | | 0.5 | | 0.5 | | 0.5 | | ns | |
| tn | Hold Time, D to LEN | | 1.5 | | 1.5 | | 1.5 | | ns | |
| t _W (H) | LEN Pulse Width, HIGH | | 2.0 | | 2.0 | | 2.0 | | ns | } |
| t _R t _F | Output Rise/Fall Time 0.8 V – 2.0 V | | 0.5 | 2.0 | 0.5 | 2.0 | 0.5 | 2.0 | ns | C _L = 200 pF |
| ^t PLH ^t PHL | Propagation Delay to Output | D | 3.0 4.0 4.5 | 6.0 8.0 9.5 | 3.0 4.0 4.5 | 6.0 8.0 9.5 | 3.0 4.0 4.5 | 6.0 8.0 9.5 | ns | C _L = 100 pF C _L = 200 pF C _L = 300 pF |
| | 50% point of ECL input to 1.5 V point of TTL output | LEN | 4.3 4.9 5.4 | 6.9 8.9 10.4 | 4.3 4.9 5.4 | 6.9 8.9 10.4 | 4.3 4.9 5.4 | 6.9 8.9 10.4 | ns | C _L = 100 pF C _L = 200 pF C _L = 300 pF |
| ^t PHL | Propagation Delay to Output | R | 4.1 4.5 5.0 | 9.1 8.5 10.0 | 4.1 4.5 5.0 | 9.1 8.5 10.0 | 4.1 4.5 5.0 | 9.1 8.5 10.0 | ns | C _L = 100 pF C _L = 200 pF C _L = 300 pF |
| ^t PLH | Propagation Delay to Output | D | 3.9 4.8 5.8 | 5.9 7.2 8.8 | 3.9 4.8 5.8 | 5.9 7.2 8.8 | 4.0 5.0 5.9 | 6.1 7.4 8.9 | ns | C _L = 100 pF C _L = 200 pF C _L = 300 pF |
| | 50% point of ECL input to 2.4 V point of TTL output | LEN | 4.7 5.5 6.3 | 7.1 8.3 9.5 | 4.7 5.5 6.3 | 7.1 8.3 9.5 | 4.8 5.6 6.4 | 7.2 8.4 9.6 | ns | C _L = 100 pF C _L = 200 pF C _L = 300 pF |
| ^t PHL | Propagation Delay to Output | D | 4.5 6.0 7.0 | 6.7 9.0 10.6 | 4.5 6.0 7.0 | 6.7 9.0 10.6 | 4.4 6.0 6.9 | 6.6 9.0 10.3 | ns | C _L = 100 pF C _L = 200 pF C _L = 300 pF |
| | 50% point of ECL input to 0.8 V point of TTL output | LEN | 4.0 4.9 6.0 | 6.0 7.3 9.0 | 4.0 4.9 6.0 | 6.0 7.3 9.0 | 4.0 4.9 5.9 | 6.0 7.3 8.9 | ns | C _L = 100 pF C _L = 200 pF C _L = 300 pF |
| | | R | 4.3 6.1 7.2 | 6.5 9.1 10.8 | 4.3 6.1 7.2 | 6.5 9.1 10.8 | 4.3 6.1 7.2 | 6.5 9.1 10.8 | ns | C _L = 100 pF C _L = 200 pF C _L = 300 pF |

2

OUTPUT STRUCTURE - Output Q0A Structure Shown

POWER VS FREQUENCY - typical





10H ECL DC Characteristics: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -5.2 V \pm 5%


| | | 0°C | | 25 | °C | °C 85°C | | | |
|------------------------------------|---|----------------|---------------|----------------|---------------|----------------|---------------|----------|-----------|
| Symbol | Characteristic | min | max | min | max | min | max | Unit | Condition |
| IIH IIL | Input HIGH Current Input LOW Current | 1.5 | 225 | 1.0 | 145 | 1.0 | 145 | μA μA | |
| V _{IH} V _{IL} | Input HIGH Voltage Input LOW Voltage | -1170 -1950 | -840 -1480 | -1130 -1950 | -810 -1480 | -1060 -1950 | -720 -1445 | mV mV | |

100H ECL DC Characteristics: V_{CCT} = 5.0 V \pm 10%; V_{EE} = -4.2 V to -5.5 V

| | | 0°C | | 25 | °C | 85 | °C | | |
|------------------------------------|---|----------------|---------------|----------------|---------------|----------------|---------------|----------|-----------|
| Symbol | Characteristic | min | max | min | max | min | max | Unit | Condition |
| liH liL | Input HIGH Current Input LOW Current | 1.5 | 225 | 1.0 | 145 | 1.0 | 145 | μA μA | |
| V _{IH} V _{IL} | Input HIGH Voltage Input LOW Voltage | -1165 -1810 | -880 -1475 | -1165 -1810 | -880 -1475 | -1165 -1810 | -880 -1475 | mV mV | |

AC TEST SET-UP

C₁ = 100 pF



The MC10H/100 H660 ECL-TTL DRAM Address Driver



The MC 10H/100H660 was designed for use in high capacity, highly interleaved DRAM memory boards, that directly interface to a high speed, pipelined ECL bus interface, where new operations may be initiated to the board at a 50 MHz rate (e.g. bipolar RISC systems).

The following briefly discusses the major design features of the part over existing semiconductor devices traditionally used in interfacing DRAMs in high performance system environments.

1. ECL Translator

High performance memory systems of the past that were interfaced to ECL buses had to rely on separate ECL translators and DRAM drivers to interface to large DRAM arrays, which is acceptable if the module is not highly interleaved and the bus cycle time is comparable to the DRAM access time. This becomes inadequate as the cycle time of the interface becomes significantly faster than the address timing requirements of the RAM, and as the degree of internal board interleaving increases. These higher performance demands require that the internal address and control signals propagated to the DRAM drivers be implemented in ECL, thus requiring the integration of the driver and translator functions.

Integration of the translator/drive function also reduces access latency, as well as keeping DRAM timing parameters from being violated, due to the excessive delays encountered with separate parts.

2. MOS Drive Capacity

MOTOROLA

Outputs are specifically designed for driving large numbers of DRAMs (\approx 300 pF), which reduce the number of parts and power requirements needed per board. Output voltage levels are designed specifically for driving DRAM inputs. No ECL

translator parts on the market today provide the designer with this drive capability as well as the flexibility to vary the number of DRAMs that are driven by the part.

3. Transparent Latch

The latch is added to provide the capability for a memory controller to propagate new addresses to different banks without having to wait for the address timing constraints to be satisfied from a previous memory operation. For system implementations where this is acceptable, the user has the capability to keep the latch open, thus having the part act as an address translator/buffer, with minimal performance impact due to the additional propagation delay incurred from the internal latch. The latch is controlled within an already existing DRAM timing signal.

4. 1:2 Output Fanout

This function is useful in that it reduces input loading from the controller by a factor of two, thus significantly improving board etch propagation delays from the controller to the large number of translators, without the addition of ECL glue logic parts to reduce the loading. In large memory boards, so many translators are needed that this type of organization is not a handicao.

5. Low Skew, Low Propagation Delay

Low skew of the part as well as fast propagation delay enable faster overall DRAM operation to be attained than is possible with existing parts.

6. Power and Package Pin Layout


The H660 is specifically designed with additional power and ground pins to greatly improve simultaneous switching performance over existing driver parts.

2


OUTPUT WAVEFORMS

simulated

Example 1. An output load consisting of just CL = 50 pF results in overshoot at the output Q:



Example 2. In a memory system application, use of an external source resistor is suggested. Simulations run with RS = 8 Ω and CL = 300pF leads to clean waveforms both at the output, Q, and at point Qp:



4-Bit Differential ECL Bus/TTL Bus Transceiver

The MC10H/100H680 is a dual supply 4-bit differential ECL bus to TTL bus transceiver. It is designed to allow the system designer to no longer be limited in bus speed associated with standard TTL busses. Using a differential ECL Bus will increase the frequency of operation and increase noise immunity.

Both the TTL and the ECL ports are capable of driving a bus. The ECL outputs have the ability to drive 25 $\Omega,$ allowing both ends of the bus line to be terminated in the characteristic impedance of 50 $\Omega.$ The TTL outputs are specified to source 15 mA and sink 48 mA, allowing the ability to drive highly capacitive loads.

The ECL output levels are V_{OH} approximately equal to -1.0 V and V_{OL} cutoff equal to -2.0 V (VTT). When the ECL ports are disabled both EIOx and EIOxB go to the V_{OL} cutoff level. The ECL input receivers have special circuitry which detects this disabled condition, prevents oscillation, and forces the TTL output to the low state. The noise margin in this disabled state is greater than 600 mV. Multiple ECL V_{CCO} pins are utilized to minimize switching noise.

The TTL ports have standard levels. The TTL input receivers have PNP input devices to significantly reduce loading. Multiple TTL power and ground pins are utilized to minimize switching noise.

The control pins (EDIR and ECEB) of the 10H version is compatible with MECL 10H ECL logic levels. The control pins of the 100H version are compatible with 100K levels.

- Differential ECL Bus (25 Ω) I/O Ports
- High Drive TTL Bus I/O Ports
- Extra TTL and ECL Power/Ground Pins to Minimize Switching Noise
- Dual Supply
- Direction and Chip Enable Control Pins

Pinout: 28-Lead PLCC (Top View) 20 T101 [18 EIO3B GT2 [17 V_{CCO4} VT1 ☐ EIO3 16 GT1 ∏(1) 15 VCCE TIO0 [EIO2B 14 TDIR [13 V_{CCO3} EDIR [12 | EIO2

MC10H680 MC100H680



FN SUFFIX PLASTIC PACKAGE CASE 776-02

PIN DESCRIPTIONS

| Pin | Symbol | Function |
|-----|--------|-----------------------------|
| 1 | GT1 | TTL Ground 1 |
| 2 | TIO0 | TTL I/O Bit 0 |
| 3 | TDIR | TTL Direction Control |
| 4 | EDIR | ECL Direction Control |
| 5 | EIO0 | ECL I/O Bit 0 |
| 6 | VCCO1 | ECL VCC 1 (0V) – Outputs |
| 7 | EIO0B | ECL I/O Bit 0 Bar |
| 8 | VEE | ECL Supply (-5.2/-4.5V) |
| 9 | EIO1 | ECL I/O Bit 1 |
| 10 | VCCO2 | ECL VCC 2 (0V) – Outputs |
| 11 | EIO1B | ECL I/O Bit 1 Bar |
| 12 | EIO2 | ECL I/O Bit 2 |
| 13 | VCCO3 | ECL VCC 3 (0V) – Outputs |
| 14 | EIO2B | ECL I/O Bit 2 Bar |
| 15 | VCCE | ECL VCC (0V) |
| 16 | EIO3 | ECL I/O Bit 3 |
| 17 | VCCO4 | ECL VCC 4 (0V) - Outputs |
| 18 | EIO3B | ECL I/O Bit 3 Bar |
| 19 | ECEB | ECL Chip Enable Bar Control |
| 20 | TCEB | TTL Chip Enable Bar Control |
| 21 | TIO3 | TTL I/O Bit 3 |
| 22 | GT4 | TTL Ground 4 |
| 23 | VT2 | TTL Supply 2 (5V) |
| 24 | GT3 | TTL Ground 3 |
| 25 | TIO2 | TTL I/O Bit 2 |
| 26 | TIO1 | TTL I/O Bit 1 |
| 27 | GT2 | TTL Ground 2 |
| 28 | VT1 | TTL Supply 1 (5V) |

2

TRUTH TABLE

TDIR — Direction Control TTL Levels EDIR — Direction Control ECL Levels TCEB — Chip Enable Bar Control TTL Levels

ECEB — Chip Enable Bar Control ECL Levels

TIN — TTL Input
TOUT — TTL Output
EIN — ECL Input
EINB — ECL Input Bar
EOUT — ECL Output
EOUTB — ECL Output

H — HIGH L — LOW

LC — ECL Low Cutoff (VTT \approx -2.0 V)

X — Don't Care
Z — High Impedance

| ECEB | TCEB | EDIR | TDIR | EIN | EINB | EOUT | EOUTB | TIN | TOUT | COMMENTS |
|------|------|------|------|-----|------|------|-------|-----|------|----------------------------------|
| Н | Х | Х | Х | Х | Х | LC | LC | Х | Z | ECL and TTL Outputs Disabled |
| Х | Н | Х | Х | Х | Х | LC | LC | Х | Z | ECL and TTL Outputs Disabled |
| L | L | Н | Х | Н | LC | | | NA | Н | ECL to TTL Direction |
| L | L | Н | Х | LC | Н | | | NA | L | ECL to TTL Direction |
| L | L | Н | Х | LC | LC | | | NA | L | ECL to TTL Direction (L-L Cond.) |
| L | L | Х | Н | Н | LC | | | NA | Н | ECL to TTL Direction |
| L | L | Х | Н | LC | Н | | | NA | L | ECL to TTL Direction |
| L | L | Х | Н | LC | LC | | | NA | L | ECL to TTL Direction (L-L Cond.) |
| L | L | L | L | NA | NA | Н | LC | Н | | TTL to ECL Direction |
| L | L | L | L | NA | NA . | LC | Н | L | | TTL to ECL Direction |

ABSOLUTE RATINGS (Do not exceed):

| Power Supply Voltage | V _{EE} (ECL) | -8.0 to 0 | Vdc |
|----------------------------------|--|--|------|
| Power Supply Voltage | V _{CCT} (TTL) | -0.5 to +7.0 | Vdc |
| Input Voltage | V _I (ECL) V _I (TTL) | 0.0 to V _{EE} -0.5 to +7.0 | Vdc |
| Disabled 3-State Output | V _{out} (TTL) | 0.0 to V _{CCT} | Vdc |
| Output Source Current Continuous | I _{out} (ECL) | 100 | mAdc |
| Output Source Current Surge | I _{out} (ECL) | 200 | mAdc |
| Storage Temperature | T _{stg} | -65 to 150 | °C |
| Operating Temperature | T _{amb} | 0.0 to +75 | °C |

ECL DC CHARACTERISTICS: $V_{CCT} = +5.0 \text{ V} \pm 10\%$, $V_{EE} = -5.2 \pm 5\%$ (10H Version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H Version)

| Test | | T _A = | 0°C | T _A = 25°C | | T _A = 75°C | | | |
|------------------|---|------------------|---------------|-----------------------|---------------|-----------------------|---------------|---------|----------------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| IEE | Supply Current/ECL | | -110 | | -110 | | -110 | mA | |
| INH | Input HIGH Current | | 225 | | 145 | | 145 | μΑ | • |
| I _{INL} | Input LOW Current | 0.5 | | 0.5 | | 0.3 | | μΑ | |
| V _{OL} | Output HIGH Voltage Output LOW Voltage | -1100 -2.1 | -840 -2.03 | -1100 -2.1 | -810 -2.03 | -1100 -2.1 | -735 -2.03 | mV V | 25 Ω to -2.1 V |

CONTROL INPUTS ONLY

10H ECL DC CHARACTERISTICS: V_{CCT} = $+5.0 \pm 10\%$, V_{EE} = $-5.2 \pm 5\%$

| Test | | T _A = | T _A = 0°C | | 25°C | T _A = 75°C | | | |
|------------------------------------|---|------------------|----------------------|----------------|---------------|-----------------------|---------------|------|-----------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| V _{IH} V _{IL} | Input HIGH Voltage Input LOW Voltage | -1170 -1950 | -840 -1480 | -1130 -1950 | -810 -1480 | -1070 -1950 | -735 -1450 | mV | |

CONTROL INPUTS ONLY

100H ECL DC CHARACTERISTICS: $V_{CCT} = +5.0 \pm 10\%$, $V_{EE} = -4.2 \text{ V to } -5.5 \text{ V}$



| Test | | T _A = | T _A = 0°C | | T _A = 25°C | | 75°C | | |
|-----------------|--------------------|------------------|----------------------|-------|-----------------------|-------|-------|------|-----------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| ViH | Input HIGH Voltage | -1165 | -880 | -1165 | -880 | -1165 | -880 | mV | |
| V _{IL} | Input LOW Voltage | -1810 | -1475 | -1810 | -1475 | -1810 | -1475 | | |

TTL DC CHARACTERISTICS: $V_{CCT} = +5.0 \text{ V} \pm 10\%$, $V_{EE} = -5.2 \pm 5\%$ (10H Version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H Version)

| Test | | T _A = | 0°C | T _A = | 25°C | T _A = | 75°C | | |
|------------------------------------|--|------------------|-----------|------------------|-----------|------------------|-----------|------|---|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| V _{IH} V _{IL} | Standard Input Standard Input | 2.0 | 0.8 | 2.0 | 0.8 | 2.0 | 0.8 | Vdc | |
| VIK | Input Clamp | | -1.2 | | -1.2 | | -1.2 | Vdc | I _{IN} = -18 mA |
| Vон | Output HIGH Voltage Output HIGH Voltage | 2.5 2.0 | | 2.5 2.0 | | 2.5 2.0 | | ٧ | I _{OH} = -3.0 mA I _{OH} = -15 mA |
| VOL | Output LOW Voltage | | 0.55 | | 0.55 | | 0.55 | V | I _{OL} = 48 mA |
| lıH* | TTL (Input HIGH) TTL (Input HIGH) | | 20 100 | | 20 100 | | 20 100 | μА | V _{in} = 2.7 V V _{in} = 7.0 V |
| ^կ լլ* | TTL (Input LOW) | | -0.6 | | -0.6 | | -0.6 | mA | V _{in} = 0.5 V |
| ^I CCL | Supply Current | | 75 | | 75 | | 75 | mA | |
| ІССН | Supply Current | | 70 | | 70 | | 70 | mA | |
| Iccz | Supply Current | | 70 | | 70 | | 70 | mA | |
| los | Output Short Circuit Current | -100 | -225 | -100 | -225 | -100 | -225 | mA | V _{OUT} = 0 V |

^{*} NOTE: TTL Control Inputs only

TTL I/O DC CHARACTERISTICS ONLY

| Test | | T _A = | 0°C | T _A = | 25°C | T _A = | 75°C | | |
|----------|---------------------------|------------------|-----------|------------------|-----------|------------------|-----------|------|--|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| IIH/IOZH | Output Disable Current | | 70 200 | | 70 200 | | 70 200 | μА | V _{OUT} = 2.7 V V _{OUT} = 0.5 V |

ECL TO TTL DIRECTION / AC TEST


| Test | | | T _A ≈ | 0°C | T _A = | 25°C | T _A = | 75°C | | |
|--------------------------------|--------------------------------|-----------|------------------|------------|------------------|------------|------------------|------------|------|------------------------|
| Symbol | Parameter | Waveforms | Min | Max | Min | Max | Min | Max | Unit | Condition |
| tPLH tPHL | Propagation Delay to Output | 2, 4 | 2.7 | 4.8 | 2.7 | 4.8 | 2.7 | 4.8 | ns | C _L ≈ 50 pF |
| tPZH tPZL | ECEB to Output Enable Time | 2, 5, 6 | 3.5 3.5 | 6.5 6.0 | 3.5 3.5 | 6.5 6.0 | 3.7 3.7 | 6.7 6.4 | ns | C _L ≈ 50 pF |
| t _{PHZ} | ECEB to Output Disable Time | 2, 5, 6 | 3.5 3.5 | 8.6 6.5 | 3.5 3.5 | 8.6 6.5 | 3.7 3.7 | 8.8 7.3 | ns | C _L = 50 pF |
| tPZH tPZL | TCEB to Output Enable Time | 2, 5, 6 | 5.7 5.4 | 7.7 6.9 | 5.7 5.4 | 7.7 6.9 | 5.9 5.9 | 7.9 7.4 | ns | C _L = 50 pF |
| tPHZ tPLZ | TCEB to Output Disable Time | 2, 5, 6 | 4.0 4.0 | 8.5 5.8 | 4.1 4.2 | 8.4 6.0 | 4.2 4.7 | 8.3 6.5 | ns | C _L = 50 pF |
| t _r /t _f | 1.0 to 2.0 Vdc | 3 | 0.4 | 1.5 | 0.4 | 1.5 | 0.4 | 1.5 | ns | C _L = 50 pF |

TTL TO ECL DIRECTION / AC TEST

| Test | | ĺ | T _A = | 0°C | T _A = 25°C | | T _A = | 75°C | | |
|--------------------------------------|----------------------------------|-----------|------------------|-----|-----------------------|-----|------------------|------|------|----------------|
| Symbol | Parameter | Waveforms | Min | Max | Min | Max | Min | Max | Unit | Condition |
| ^t PLH ^t PHL | Propagation Delay to Output | 1, 4 | 1.8 | 4.6 | 1.8 | 4.6 | 2.0 | 4.9 | ns | 25 Ω to -2.0 V |
| ^t PLH ^t PHL | ECEB to Output | 1, 4 | 2.9 | 5.1 | 3.0 | 5.2 | 3.4 | 5.7 | ns | 25 Ω to -2.0 V |
| tPLH tPHL | TCEB to Output | 1, 4 | 3.4 | 6.3 | 3.5 | 6.6 | 3.8 | 7.4 | ns | 25 Ω to -2.0 V |
| t _r /t _f | Output Rise/Fall Time 20%-80% | 1,3 | 1.0 | 3.4 | 1.0 | 3.4 | 1.0 | 3.4 | ns | 25 Ω to -2.0 V |

BLOCK DIAGRAM

CONTROL INPUTS



2

SWITCHING CIRCUIT AND WAVEFORMS




Figure 1. Switching Circuit ECL

Figure 2.

ECL/TTL




Figure 3. WAVEFORMS: Rise and Fall Times

ECL/TTL




Figure 4. Propagation Delay — Single Ended




Figure 5. 3–State Output Low Enable and Disable Times

TTL




Figure 6. 3–State Output High Enable and Disable Times

Hex ECL/TTL Transceiver with Latches

The MC10/100H681 is a dual supply Hex ECL/TTL transceiver with latches in both directions. ECL controlled Direction and Chip Enable Bar pins. There are two Latch Enable pins, one for each direction.

The ECL outputs are single ended and drive 50 Ω . The TTL outputs are specified to source 15 mA and sink 48 mA, allowing the ability to drive highly capacitive loads. The high driving ability of the TTL outputs make the device ideal for bussing applications.


The ECL output levels are standard V $_{OH}$ and V $_{OL}$ cutoff equal to -2.0 V(V $_{TT}$). When the ECL ports are disabled the outputs go to the V $_{OL}$ cutoff level. Multiple ECL V $_{CCO}$ pins are utilized to minimize switching noise.

The TTL ports have standard levels. The TTL input receivers have PNP input devices to significantly reduce loading. Multiple TTL power and ground pins are utilized to minimize switching noise.

The 10H version is compatible with MECL 10H ECL logic levels. The 100H version is compatible with 100K levels.

- Separate Latch Enable Controls for each Direction
- ECL Single Ended 50 Ω I/O Port
- High Drive TTL I/O Ports
- Extra TTL and ECL Power/Ground Pins to Minimize Switching Noise
- Dual Supply
- Direction and Chip Enable Control Pins

Pinout: 28-Lead PLCC (Top View)




MC10H681 MC100H681



FN SUFFIX PLASTIC PACKAGE CASE 776-02

| Pin | Symbol | Description |
|--------|--------|-------------------------------------|
| 1 | T101 | TTL I/O B!T 1 |
| 2 3 | VT | TTL V _{CC} (5.0 V) |
| 3 | GT | TTL GND (0 V) |
| 4 | T100 | TTL I/O Bit 0 |
| 5 | DIR | Direction Control (ECL) |
| 6 | CEB | Chip Enable Bar Control (ECL) |
| 7 | LEET | Latch Enable ECL-TTL Control (ECL) |
| 8 | LETE | Latch Enable TTL-ECL Control (ECL) |
| 9 | VEE | ECL Supply (-5.2/-4.5 V) |
| 10 | EI00 | ECL I/O BIT 0 |
| 11 | E101 | ECL I/O BIT 1 |
| 12 | EI02 | ECL I/O BIT 2 |
| 13 | Vcco | ECL V _{CC} (0 V) — Outputs |
| 14 | EIO3 | TTL I/O BIT 3 |
| 15 | VCCE | ECL V _{CC} (0 V) |
| 16 | EIO4 | ECL I/O BIT 4 |
| 17 | Vcco | ECL V _{CC} (0 V) — Outputs |
| 18 | EIO5 | ECL I/O BIT 5 |
| 19 | TI05 | TTL I/O BIT 5 |
| 20 | GT | TTL GND (0 V) |
| 21 | VT | TTL V _{CC} (5.0 V) |
| 22 | TI04 | TTL I/O BIT 4 |
| 23 | GT | TTL GND (0 V) |
| 24 | VT | TTL V _{CC} (5.0 V) |
| 25 | TIO3 | TTL I/O BIT 3 |
| 26 | TIO2 | TTL I/O BIT 2 |
| 27 | VT | TTL V _{CC} (5.0 V) |
| 28 | GT | TTL V _{CC} (0 V) |



TRUTH TABLE

| CEB | DIR | LEET | LETE | EOUT | TOUT |
|-----|-----|------|------|------|------|
| Н | х | Х | Х | Z | Z |
| L | Н | L | L | Z | EIN |
| L | Н | н | L | Z | Qo |
| L | L | L | L | TIN | Z |
| L | L | L | Н | Qo | Z |

- Hex
- Bi-Directional

- ECL/TTL Translation
 Dual Supply
 ECL Outputs, 50 Ohm S.E., VOH/Cutoff
 TTL Outputs, 48 mA Sink, 15 mA Source
 Multi Power and Ground Pins
- Separate LE Controls

ECL DC CHARACTERISTICS: V_{CCT} = +5.0 V ±10%, V_{EE} = -5.2 ±5% (10H Version); V_{EE} = -4.2 V to -5.5 V (100H Version)

| Test | | T _A = 0°C | | T _A = 25°C | | T _A = | 75°C | | |
|------------------------------------|---|----------------------|---------------|-----------------------|---------------|------------------|---------------|---------|----------------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| IEE | Supply Current/ECL | _ | -113 | _ | -113 | | -113 | mA | |
| INH | Input HIGH Current | | 225 | | 145 | | 145 | μА | |
| INL | Input LOW Current | 0.5 | - | 0.5 | _ | 0.3 | _ | μА | |
| V _{OH} V _{OL} | Output HIGH Voltage Output LOW Voltage | -1020 -2.1 | -840 -2.03 | -980 -2.1 | -810 -2.03 | -920 -2.1 | -735 -2.03 | mV V | 50 Ω to -2.1 V |

10H ECL DC CHARACTERISTICS: $V_{CCT} = +5.0 \pm 10\%$, $V_{EE} = -5.2 \pm 5\%$

| Test | | T _A = | T _A = 0°C | | T _A = 25°C | | 75°C | | |
|------------|---|------------------|----------------------|----------------|-----------------------|----------------|---------------|------|-----------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| VIH VIL | Input HIGH Voltage Input LOW Voltage | -1170 -1950 | -840 -1480 | -1130 -1950 | -810 -1480 | -1070 -1950 | -735 -1450 | mV | |

100H ECL DC CHARACTERISTICS: V_{CCT} = +5.0 ±10%, V_{EE} = -4.2 V to -5.5 V

| Test | | T _A = | 0°C | T _A = 25°C | | T _A = 75°C | | | |
|------------|---|------------------|---------------|-----------------------|---------------|-----------------------|---------------|------|-----------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| VIH VIL | Input HIGH Voltage Input LOW Voltage | -1165 -1810 | -880 -1475 | -1165 -1810 | -880 -1475 | -1165 -1810 | -880 -1475 | mV | |

ABSOLUTE RATINGS (Do not exceed):

| Power Supply Voltage | V _{EE} (ECL) | -8.0 to 0 | Vdc |
|----------------------------------|--|--|------|
| Power Supply Voltage | V _{CCT} (TTL) | -0.5 to +7.0 | Vdc |
| Input Voltage | V _I (ECL) V _I (TTL) | 0.0 to V _{EE} -0.5 to +7.0 | Vdc |
| Disabled 3-State Output | V _{out} (TTL) | 0.0 to V _{CCT} | Vdc |
| Output Source Current Continuous | lout (ECL) | 100 | mAdc |
| Output Source Current Surge | l _{out} (ECL) | 200 | mAdc |
| Storage Temperature | T _{stg} | -65 to 150 | °C |
| Operating Temperature | T _{amb} | 0.0 to +75 | °C |

TTL DC CHARACTERISTICS: $V_{CCT} = +5.0 \text{ V} \pm 10\%$, $V_{EE} = -5.2 \pm 5\%$ (10H Version); $V_{EE} = -4.2 \text{ V}$ to -5.5 V (100H Version)

| Test | | T _A = | 0°C | T _A = | 25°C | T _A = | 75°C | | |
|------------------------------------|--|------------------|-----------|------------------|-----------|------------------|-----------|------|---|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| V _{IH} V _{IL} | Standard Input Standard Input | 2.0 | — 0.8 | 2.0 | — 0.8 | 2.0 | 0.8 | Vdc | |
| VIK | Input Clamp | - | -1.2 | | -1.2 | | -1.2 | Vdc | I _{IN} = -18 mA |
| VOH | Output HIGH Voltage Output HIGH Voltage | 2.5 2.0 | _ | 2.5 2.0 | _ | 2.5 2.0 | _ | V | I _{OH} = -3.0 mA I _{OH} = -15 mA |
| VOL | Output LOW Voltage | _ | 0.55 | | 0.55 | | 0.55 | ٧ | I _{OL} = 48 mA |
| IIH/IOZH IIL/IOZL | Output Disable Current | _ | 70 200 | _ | 70 200 | _ | 70 200 | μА | V _{OUT} = 2.7 V V _{OUT} = 0.5 V |
| ICCL | Supply Current | _ | 63 | _ | 63 | - | 63 | mA | |
| Іссн | Supply Current | | 63 | | 63 | _ | 63 | mA | |
| Iccz | Supply Current | | 63 | | 63 | | 63 | mA | |
| los | Output Short Circuit Current | -100 | -225 | -100 | -225 | -100 | -225 | mA | V _{OUT} = 0 V |


ECL TO TTL DIRECTION AC CHARACTERISTICS

| Test | | T _A = | : 0°C | T _A = | 25°C | T _A = | 75°C | | |
|--------------------------------------|--------------------------------|------------------|------------|------------------|------------|------------------|------------|------|------------------------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| tPLH tPHL | Propagation Delay to Output | 4.0 | 7.8 | 4.0 | 7.8 | 4.2 | 8.0 | ns | C _L = 50 pF |
| ^t PLH ^t PHL | LEET to Output | 5.5 5.5 | 8.3 7.6 | 5.5 5.5 | 8.3 7.6 | 5.7 5.8 | 8.5 8.0 | ns | C _L = 50 pF |
| ^t PZH ^t PZL | CEB to Output Enable Time | 5.5 5.3 | 8.3 8.3 | 5.5 5.3 | 8.3 8.3 | 4.7 5.4 | 8.5 8.4 | ns | C _L = 50 pF |
| ^t PHZ ^t PLZ | CEB to Output Disable Time | 3.5 3.5 | 7.2 5.3 | 3.5 3.5 | 7.2 5.3 | 3.7 4.1 | 7.3 5.8 | ns | C _L = 50 pF |
| t _r /t _f | 1.0 Vdc to 2.0 Vdc | 0.4 | 2.2 | 0.4 | 2.2 | 0.4 | 2.2 | ns | C _L = 50 pF |

TTL TO ECL DIRECTION AC CHARACTERISTICS

| Test | | T _A = | : 0°C | T _A = | 25°C | T _A = | 75°C | | |
|--------------------------------------|----------------------------------|------------------|------------|------------------|------------|------------------|------------|------|----------------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Unit | Condition |
| tPLH tPHL | Propagation Delay to Output | 1.9 | 3.9 | 1.9 | 3.9 | 2.2 | 4.4 | ns | 50 Ω to -2.0 V |
| ^t PHL ^t PLH | CEB to Output | 2.2 2.3 | 4.0 4.6 | 2.2 2.3 | 4.0 4.6 | 2.5 2.7 | 4.3 5.0 | ns | 50 Ω to -2.0 V |
| tPHL tPLH | LETE to Output | 2.4 | 3.9 | 2.4 | 3.9 | 2.7 | 4.3 | ns | 50 Ω to -2.0 V |
| t _r /t _f | Output Rise/Fall Time 20%–80% | 0.4 | 2.2 | 0.4 | 2.2 | 0.4 | 2.2 | ns | 50 Ω to -2.0 V |

TEST CIRCUITS AND WAVEFORMS



TTL $\begin{array}{c|c} & +7 \text{ V} & \text{OPEN} \\ & & \text{ALL} \\ & \text{OTHERS} \\ & \text{PZL} & \text{PLZ} \\ & \text{O,C} \\ & & \text{S00 } \Omega \\ \\ \hline \\ & & \text{DEVICE} \\ & \text{UNDER} \\ & \text{TEST} \\ \end{array}$

Figure 1. Test Circuit ECL

Figure 2. Test Circuit TTL

ECL/TTL




Figure 3. Rise and Fall Times




Figure 4. Propagation Delay — Single Ended




Figure 5. 3-State Output Low Enable and Disable Times





Figure 6. 3-State Output High Enable and Disable Times



MECL 10K

MECL 10K INTEGRATED CIRCUITS

MC10,100/10,200 Series

-30 to 85°C

Function Selection — (–30 $^{\circ}$ to +85 $^{\circ}$ C)

| Function | Device | Case |
|--------------------------------------|---------|---------------|
| NOR Gates | | |
| Quad 2-Input Gate | MC10102 | 620, 648, 775 |
| Triple 4-3-3 Input Gate | MC10106 | 620, 648, 775 |
| Dual 3-Input 3-Output Gate | MC10111 | 620, 648 |
| Dual 3-Input 3-Output Gate | MC10211 | 620, 648, 775 |
| OR Gates | | |
| Quad 2-Input Gate | MC10103 | 620, 648, 775 |
| Dual 3-Input 3-Output Gate | MC10110 | 620, 648 |
| Dual 3-Input 3-Output Gate | MC10210 | 620, 648, 775 |
| AND Gates | | |
| Quad 2-Input Gate | MC10104 | 620, 648, 775 |
| Hex Gate | MC10197 | 620, 648, 775 |
| Complex Gates | | |
| Quad OR/NOR Gate | MC10101 | 620, 648, 775 |
| Triple 2-3-2 Input OR/NOR Gate | MC10105 | 620, 648, 775 |
| Dual 4-5 Input OR/NOR Gate | MC10109 | 620, 648, 775 |
| Dual 3-Input 3-Output OR/NOR Gate | MC10212 | 648, 775 |
| Triple 2-Input Exclusive OR/NOR Gate | MC10107 | 620, 648, 775 |
| Quad 2-Input Exclusive OR/NOR Gate | MC10113 | 620, 648, 775 |
| Dual 2-Wide 2-3 Input OR-AND/OR-AND | MC10117 | 620, 648, 775 |
| INVERT | | |
| 4-Wide 3-Input OR-AND/OR-AND | MC10121 | 620, 648, 775 |
| INVERT | | |
| Buffers/Inverters | | |
| Hex Buffer/Enable | MC10188 | 620, 648, 775 |
| Hex Inverter/Enable | MC10189 | 620, 648, 775 |
| Hex Inverter/Buffer | MC10195 | 620, 648, 775 |
| Line Drivers/Line Receivers | | |
| Triple Line Receiver | MC10114 | 620, 648, 775 |
| Quad Line Receiver | MC10115 | 620, 648, 775 |
| Triple Line Receiver | MC10116 | 620, 648, 775 |
| Triple Bus Driver | MC10123 | 620, 648, 775 |
| Quad Bus Receiver | MC10129 | 620 |
| Quad Bus Driver | MC10192 | 620, 648, 775 |
| Triple Line Receiver | MC10216 | 620, 648, 775 |
| Translators | | |
| Quad TTL-MECL | MC10124 | 620, 648, 775 |
| Quad MECL-TTL | MC10125 | 620, 648, 775 |
| | | |


| Function | Device | Case |
|---------------------------------|---------|---------------|
| Flip-Flop/Latches | | |
| Dual D Master Slave Flip-Flop | MC10131 | 620, 648, 775 |
| Dual J-K Master Slave Flip-Flop | MC10135 | 620, 648, 775 |
| Quad Latch | MC10153 | 620, 648, 775 |
| Hex D Master Slave Flip-Flop | MC10176 | 620, 648, 775 |
| Hex D Common Reset Flip-Flop | MC10186 | 620, 648, 775 |
| Dual D Master Slave Flip-Flop | MC10231 | 620, 648, 775 |
| Quad Latch | MC10133 | 620, 648 |
| Quint Latch | MC10175 | 620, 648, 775 |
| Quad/Common Clock Latch | MC10168 | 648 |
| Encoders | | |
| 8-Input Encoder | MC10165 | 620, 648 |
| Decoders | | |
| Binary to 1-8 (Low) | MC10161 | 620, 648, 775 |
| Binary to 1-8 (High) | MC10162 | 620, 648, 775 |
| Dual Binary to 1-4 (Low) | MC10171 | 620, 648, 775 |
| Dual Binary to 1-4 (High) | MC10172 | 620, 648, 775 |
| Parity Generator/Checkers | | |
| 12-Bit Parity Generator-Checker | MC10160 | 620, 648 |
| 9 + 2 Bit Parity | MC10170 | 620, 648 |
| Counters | | |
| Hexadecimal | MC10136 | 620, 648, 775 |
| Decade | MC10137 | 620, 648 |
| Biquinary | MC10138 | 620, 648, 775 |
| Binary Down Counter | MC10154 | 620, 648 |
| Binary | MC10178 | 620, 648, 775 |
| Arithmetic Functions | | • |
| 5-Bit Magnitude Comparator | MC10166 | 620, 648, 775 |
| 4-Bit Arithmetic Function Gen. | MC10181 | 623 |
| Shift Register | | |
| 4-Bit Universal | MC10141 | 620, 648, 775 |
| Multivibrators | | |
| Monostable Multivibrators | MC10198 | 620, 648, 775 |
| Multiplexer | | |
| Dual with Latch | MC10134 | 620, 648, 775 |
| Quad 2-Input/Noninverting | MC10158 | 620, 648, 775 |
| Quad 2-Input/Inverting | MC10159 | 620, 648, 775 |
| 8-Line | MC10164 | 620, 648, 775 |
| Quad 2-Input/Latch | MC10173 | 620, 648, 775 |
| Dual 4-1 | MC10174 | 620, 648, 775 |

Quad OR/NOR Gate

The MC10101 is a quad 2–input OR/NOR gate with one input from each gate common to pin 12.


 $P_D = 25 \text{ mW typ/gate (No Load)}$ $t_{pd} = 2.0 \text{ ns typ}$ t_r , $t_f = 2.0 \text{ ns typ (20\%-80\%)}$

LOGIC DIAGRAM




V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{EE} = PIN 8

MC10101



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

ELECTRICAL CHARACTERISTICS

| | | | | | | • | Test Limits | 3 | | | |
|------------------------------|--------|---|------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------|--------------------------------------|--------------------------------------|--------------------------------------|------|
| | | | Pin Under | -30 | 0°C | | +25°C | | +8 | 5°C | 1 |
| Characteristic | | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Cu | rrent | ΙE | 8 | | 29 | | 20 | 26 | | 29 | mAdc |
| Input Current | | linH | 4 12 | | 425 850 | | | 265 535 | | 265 535 | μAdc |
| | | linL | 4 12 | 0.5 0.5 | | 0.5 0.5 | | | 0.3 0.3 | | μAdc |
| Output Voltage L | ogic 1 | VOH | 5 5 2 2 | -1.060 -1.060 -1.060 -1.060 | -0.890 -0.890 -0.890 -0.890 | -0.960 -0.960 -0.960 -0.960 | | -0.810 -0.810 -0.810 -0.810 | -0.890 -0.890 -0.890 -0.890 | -0.700 -0.700 -0.700 -0.700 | Vdc |
| Output Voltage L | ogic 0 | V _{OL} | 5 5 2 2 | -1.890 -1.890 -1.890 -1.890 | -1.675 -1.675 -1.675 -1.675 | -1.850 -1.850 -1.850 -1.850 | | -1.650 -1.650 -1.650 -1.650 | -1.825 -1.825 -1.825 -1.825 | -1.615 -1.615 -1.615 -1.615 | Vdc |
| Threshold Voltage L | ogic 1 | VOHA | 5 5 2 2 | -1.080 -1.080 -1.080 -1.080 | | -0.980 -0.980 -0.980 -0.980 | | | -0.910 -0.910 -0.910 -0.910 | | Vdc |
| Threshold Voltage L | ogic 0 | VOLA | 5 5 2 2 | | -1.655 -1.655 -1.655 -1.655 | | | -1.630 -1.630 -1.630 -1.630 | | -1.595 -1.595 -1.595 -1.595 | Vdc |
| Switching Times (50 Ω | Load) | | | | | | | | | | ns |
| Propagation Delay | | t ₄₊₂ - t ₄₋₂₊ t ₄₊₅₊ t ₄₋₅₋ | 2 2 5 5 | 1.0 1.0 1.0 1.0 | 3.1 3.1 3.1 3.1 | 1.0 1.0 1.0 1.0 | 2.0 2.0 2.0 2.0 | 2.9 2.9 2.9 2.9 | 1.0 1.0 1.0 1.0 | 3.3 3.3 3.3 3.3 | |
| Rise Time (20 to | 80%) | t ₂₊ t ₅₊ | 2 5 | 1.1 1.1 | 3.6 3.6 | 1.1 1.1 | 2.0 2.0 | 3.3 3.3 | 1.1 1.1 | 3.7 3.7 | |
| Fall Time (20 to | 80%) | t2_ t5_ | 2 5 | 1.1 1.1 | 3.6 3.6 | 1.1 1.1 | 2.0 2.0 | 3.3 3.3 | 1.1 1.1 | 3.7 3.7 | |



ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST VOLTAGE VALUES (Volts) | | | | | | | |
|-----------------------|-------------|--|------------------|--------------------|-----------------------------|------------------|---------------------|-------------|----------------------------------|--|--|--|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | 1 | | | |
| | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 |] | | | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | 1 | | | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | 1 | | | |
| | | | Pin | TEST V | | | | | | | | |
| Characteris | stic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (VCC) Gnd | | | |
| Power Supply Drain Cu | irrent | ľΕ | 8 | | | | | 8 | 1, 16 | | | |
| Input Current | | linH | 4 12 | 4 12 | | | | 8 8 | 1, 16 1, 16 | | | |
| | | linL | 4 12 | | 4 12 | , | | 8 8 | 1, 16 1, 16 | | | |
| Output Voltage | Logic 1 | VOH | 5 5 2 2 | 12 4 | | | | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 | | | |
| Output Voltage | Logic 0 | V _{OL} | 5 5 2 2 | 12 4 | | | | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 | | | |
| Threshold Voltage | Logic 1 | VOHA | 5 5 2 2 | | | 12 4 | 12 4 | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 | | | |
| Threshold Voltage | Logic 0 | VOLA | 5 5 2 2 | | | 12 4 | 12 4 | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 | | | |
| Switching Times | (50Ω Load) | | | | | Pulse In | Pulse Out | -3.2 V | +2.0 V | | | |
| Propagation Delay | | t ₄₊₂₋ t ₄₋₂₊ t ₄₊₅₊ t ₄₋₅₋ | 2 2 5 5 | | | 4 4 4 4 | 2 2 5 5 | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 | | | |
| Rise Time | (20 to 80%) | t ₂₊ t ₅₊ | 2 5 | | | 4 4 | 2 5 | 8 8 | 1, 16 1, 16 | | | |
| Fall Time | (20 to 80%) | t2 t5 | 2 5 | | | 4 4 | 2 5 | 8 8 | 1, 16 1, 16 | | | |


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Quad 2-Input NOR Gate

The MC10102 is a quad 2–input NOR gate. The MC10102 provides one gate with OR/NOR outputs.


 P_D = 25 mW typ/gate (No Load) t_{pd} = 2.0 ns typ t_r , t_f = 2.0 ns typ (20%–80%)

LOGIC DIAGRAM




V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{EE} = PIN 8

MC10102



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

3

ELECTRICAL CHARACTERISTICS

| | T | | | Test Limits | | | | | | | | | |
|----------------------------|--|--------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------|--------------------------------------|--------------------------------------|--------------------------------------|------|--|--|--|
| | | Pin Under | -30 | o∘c | | +25°C | | +8 | 5°C | | | | |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit | | | |
| Power Supply Drain Current | ΙE | 8 | | 29 | | 20 | 26 | | 29 | mAdc | | | |
| Input Current | l _{inH} | 12 | | 425 | | | 265 | | 265 | μAdc | | | |
| | linL | 12 | 0.5 | | 0.5 | | | 0.3 | | μAdc | | | |
| Output Voltage Logic 1 | VOH | 9 9 15 15 | -1.060 -1.060 -1.060 -1.060 | -0.890 -0.890 -0.890 -0.890 | -0.960 -0.960 -0.960 -0.960 | | -0.810 -0.810 -0.810 -0.810 | -0.890 -0.890 -0.890 -0.890 | -0.700 -0.700 -0.700 -0.700 | Vdc | | | |
| Output Voltage Logic 0 | VOL | 9 9 15 15 | -1.890 -1.890 -1.890 -1.890 | -1.675 -1.675 -1.675 -1.675 | -1.850 -1.850 -1.850 -1.850 | | -1.650 -1.650 -1.650 -1.650 | -1.825 -1.825 -1.825 -1.825 | -1.615 -1.615 -1.615 -1.615 | Vdc | | | |
| Threshold Voltage Logic 1 | Vона | 9 9 15 15 | -1.080 -1.080 -1.080 -1.080 | | -0.980 -0.980 -0.980 -0.980 | | | -0.910 -0.910 -0.910 -0.910 | | Vdc | | | |
| Threshold Voltage Logic 0 | VOLA | 9 9 15 15 | | -1.655 -1.655 -1.655 -1.655 | | | -1.630 -1.630 -1.630 -1.630 | | -1.595 -1.595 -1.595 -1.595 | Vdc | | | |
| Switching Times (50Ω Load) | | | | | | | | | | ns | | | |
| Propagation Delay | [†] 12+15- [†] 12-15+ [†] 12+9+ [†] 12-9- | 15 15 9 9 | 1.0 1.0 1.0 1.0 | 3.1 3.1 3.1 3.1 | 1.0 1.0 1.0 1.0 | 2.0 2.0 2.0 2.0 | 2.9 2.9 2.9 2.9 | 1.0 1.0 1.0 1.0 | 3.3 3.3 3.3 3.3 | | | | |
| Rise Time (20 to 80%) | t ₁₅₊ t ₉₊ | 15 9 | 1.1 1.1 | 3.6 3.6 | 1.1 1.1 | 2.0 2.0 | 3.3 3.3 | 1,1 1,1 | 3.7 3.7 | | | | |
| Fall Time (20 to 80%) | t ₁₅ _ tg_ | 15 9 | 1.1 1.1 | 3.6 3.6 | 1.1 1.1 | 2.0 2.0 | 3.3 3.3 | 1.1 1.1 | 3.7 3.7 | | | | |


| | | | | | TEST VO | TAGE VALU | JES (Volts) | | |
|-------------------------|-------------|--|--------------------|--------------------|--------------------|----------------------|---------------------|------------------|----------------------------------|
| | | @ Test Te | nperature | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5,2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO PI | INS LISTED I | BELOW | |
| Characterist | tic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (VCC) Gnd |
| Power Supply Drain Curr | ent | ļΕ | 8 | | | | | 8 | 1, 16 |
| Input Current | | linH | 12 | 12 | | | | 8 | 1, 16 |
| | | linL | 12 | | 12 | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | VOH | 9 9 15 15 | 12 13 | | | | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Output Voltage | Logic 0 | V _{OL} | 9 9 15 15 | 12 13 | | | | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 9 9 15 15 | | | 12 13 | 12 13 | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 9 9 15 15 | | | 12 13 | 12 13 | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Switching Times | (50Ω Load) | | | | | Pulse In | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | | [†] 12+15- [†] 12-15+ [†] 12+9+ [†] 12-9- | 15 15 9 9 | | | 12 12 12 12 | 15 15 9 9 | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₁₅₊ t ₉₊ | 15 9 | | | 12 12 | 15 9 | 8 8 | 1, 16 1, 16 |
| Fall Time | (20 to 80%) | t ₁₅ tg | 15 9 | | | 12 12 | 15 9 | 8 8 | 1, 16 1, 16 |

Quad 2-Input OR Gate

The MC10103 is a quad 2–input OR gate. The MC10103 provides one gate with OR/NOR outputs.


 $P_D = 25 \text{ mW typ/gate (No Load)}$ $t_{pd} = 2.0 \text{ ns typ}$ t_r , $t_f = 2.0 \text{ ns typ (20\%-80\%)}$

LOGIC DIAGRAM




V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{FF} = PIN 8

MC10103



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

| | | | | | | Test Limits | 3 | | | |
|----------------------------|---|--------------|------------------|------------------|------------------|-------------|------------------|------------------|------------------|------|
| | 1 | Pin Under | -30 | 0°C | | +25°C | | +85 | 5°C | 1 |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | ΙE | 8 | | 29 | | 21 | 26 | | 29 | mAdc |
| Input Current | linH | 4* | | 390 | | | 245 | | 245 | μAdc |
| | linL | 4* | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage Logic 1 | VOH | 2 9 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage Logic C | VOL | 2 9 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltage Logic 1 | Vона | 2 9 | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Voltage Logic C | VOLA | 2 9 | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Times (50Ω Load) | | | | | | | | | | ns |
| Propagation Delay | t ₄₊₂₊ t ₁₂₊₉₋ | 2 9 | 1.0 1.0 | 3.1 3.1 | 1.0 1.0 | 2.0 2.0 | 2.9 2.9 | 1.0 1.0 | 3.3 3.3 | |
| Rise Time (20 to 80%) | t ₂₊ | 2 | 1.1 | 3.6 | 1.1 | 2.0 | 3.3 | 1.1 | 3.7 | |
| Fall Time (20 to 80%) | t2_ | 2 | 1.1 | 3.6 | 1.1 | 2.0 | 3.3 | 1.1 | 3.7 | |

^{*} Individually test each input applying V_{IH} or V_{IL} to input under test.



| | | | | | TEST VO | LTAGE VALU | JES (Volts) | | |
|-----------------------|-------------|--|---------------|--------------------|--------------------|---------------------|---------------------|--------|----------------|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | |
| | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED | BELOW | |
| Characteris | stic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | V _{IHAmin} | V _{ILAmax} | VEE | (VCC) Gnd |
| Power Supply Drain Cu | rrent | ĪΕ | 8 | | | | | 8 | 1, 16 |
| Input Current | | linH | 4* | 4* | | | | 8 | 1, 16 |
| | | linL | 4* | | 4* | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | VOH | 2 9 | 4.5 | | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | VOL | 2 9 | 12, 13 | | | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 2 9 | | | 4, 5 | 12, 13 | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 2 9 | | | 12, 13 | 4, 5 | 8 8 | 1, 16 1, 16 |
| Switching Times | (50Ω Load) | | | | | Pulse In | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | | t ₄₊₂₊ t ₁₂₊₉ - | 2 9 | | | 4 12 | 2 9 | 8 8 | 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₂₊ | 2 | | | 4 | 2 | 8 | 1, 16 |
| Fall Time | (20 to 80%) | t2- | 2 | | | 4 | 2 | 8 | 1, 16 |


^{*} Individually test each input applying VIH or VIL to input under test.

Quad 2-Input AND Gate

The MC10104 is a quad 2-input AND gate. One of the gates has both ${\sf AND/NAND}$ outputs available.


 $P_D = 35 \text{ mW typ/gate (No Load)}$ $t_{pd} = 2.7 \text{ ns typ}$ t_r , $t_f = 2.0 \text{ ns typ (20\%-80\%)}$

LOGIC DIAGRAM




VEE = PIN 8

MC10104



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

<u>3</u>

| | | 1 | | | | | Test Limits | 3 | | | |
|-----------------|---------------|--|--------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------|--------------------------------------|--------------------------------------|--------------------------------------|------|
| | | | Pin Under | -30 | 0°C | | +25°C | | +8 | 5°C | 1 |
| Charact | teristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply D | Drain Current | ΙE | 8 | | 39 | | | 35 | | 39 | mAdc |
| Input Current | | linH* | 12 13 | | 425 350 | | | 265 220 | | 265 220 | μAdc |
| | | linL | 12 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | Logic 1 | VOH | 15 9 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 0.890 | -0.700 -0.700 | Vdc |
| Output Voltage | Logic 0 | V _{OL} | 15 9 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Volta | ge Logic 1 | VOHA | 9 9 15 15 | -1.090 -1.090 -1.090 -1.090 | | -0.980 -0.980 -0.980 -0.980 | | | -0.910 -0.910 -0.910 -0.910 | | Vdc |
| Threshold Volta | ge Logic 0 | VOLA | 9 9 15 15 | | -1.655 -1.655 -1.655 -1.655 | | | -1.630 -1.630 -1.630 -1.630 | | -1.595 -1.595 -1.595 -1.595 | Vdc |
| Switching Times | s (50Ω Load) | | | | | | | | | | ns |
| Propagation De | lay | t ₁₂₊₁₅₊ t ₁₂₋₁₅₋ t ₁₂₊₉₋ t ₁₂₋₉₊ | 15 15 9 9 | 1.0 1.0 1.0 1.0 | 4.3 4.3 4.3 4.3 | 1.0 1.0 1.0 1.0 | 2.2 2.2 2.2 2.2 | 4.0 4.0 4.0 4.0 | 1.0 1.0 1.0 1.0 | 4.2 4.2 4.2 4.2 | |
| | | [†] 13+15+ [†] 13+9– | 15 9 | 1.0 1.0 | 4.3 4.3 | 1.0 1.0 | 2.7 2.7 | 4.0 4.0 | 1.0 1.0 | 4.2 4.2 | |
| Rise Time | (20 to 80%) | t ₁₅₊ t ₉₊ | 15 9 | 1.5 1.5 | 3.7 3.7 | 1.5 1.5 | 2.0 2.0 | 3.5 3.5 | 1.5 1.5 | 3.6 3.6 | |
| Fall Time | (20 to 80%) | t ₁₅ _ tg_ | 15 9 | 1.5 1.5 | 3.7 3.7 | 1.5 1.5 | 2.0 2.0 | 3.5 3.5 | 1.5 1.5 | 3.6 3.6 | |

^{*} Inputs 4, 7, 10 and 13 will behave similarly for ac and l_{inH} values. Inputs 5, 6, 11 and 12 will behave similarly for ac and l_{inH} values.

| | | | | | TEST VO | LTAGE VALU | JES (Volts) | | |
|-----------------------|-------------|--|--------------------|----------------------|--------------------|----------------------|---------------------|-------------|----------------------------------|
| | | @ Test Te | nperature | V _{lHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | |
| | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED I | BELOW | |
| Characteri | stic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (VCC) Gnd |
| Power Supply Drain Cu | ırrent | ΙE | 8 | | | | | 8 | 1, 16 |
| Input Current | | linH* | 12 13 | 12, 13 13 | | | | 8 8 | 1, 16 1, 16 |
| | | linL. | 12 | | 12 | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | VOH | 15 9 | 12, 13 | | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | VOL | 15 9 | 12, 13 | | | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 9 9 15 15 | 12 13 | | 13 12 | 12 13 | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 9 9 15 15 | 12 13 | | 13 12 | 12 13 | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Switching Times | (50Ω Load) | | | +1.11V | | Pulse In | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | | [†] 12+15+ [†] 12-15- [†] 12+9- [†] 12-9+ | 15 15 9 9 | 13 13 13 13 | | 12 12 12 12 | 15 15 9 9 | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| | | ^t 13+15+ ^t 13+9– | 15 9 | 12 12 | | 13 13 | 15 9 | 8 8 | 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₁₅₊ t ₉₊ | 15 9 | 12 12 | | 13 13 | 15 9 | 8 8 | 1, 16 1, 16 |
| Fall Time | (20 to 80%) | t ₁₅ _ t ₉ _ | 15 9 | 12 12 | | 13 13 | 15 9 | 8 8 | 1, 16 1, 16 |


^{*} Inputs 4, 7, 10 and 13 will behave similarly for ac and $l_{\rm InH}$ values. Inputs 5, 6, 11 and 12 will behave similarly for ac and $l_{\rm InH}$ values.

Triple 2-3-2-Input OR/NOR Gate

The MC10105 is a triple 2-3-2 input OR/NOR gate.


 P_D = 30 mW typ/gate (No Load) t_{pd} = 2.0 ns typ t_r , t_f = 2.0 ns typ (20%–80%)

LOGIC DIAGRAM




V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{EE} = PIN 8

MC10105



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

| | | | | | | | Test Limits | 3 | | | |
|-------------------|-------------|---|------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|------|
| | | | Pin Under | -30 |)°C | | +25°C | | +8 | 5°C | 1 |
| Characteri | stic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drai | in Current | ΙE | 8 | | 23 | | 17 | 21 | | 23 | mAdc |
| Input Current | | linH | 4 | | 425 | | | 265 | | 265 | μAdc |
| | | linL | 4 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | Logic 1 | Voн | 3 2 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage | Logic 0 | VOL | 3 2 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltage | Logic 1 | VOHA | 3 2 | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 0.910 | | Vdc |
| Threshold Voltage | Logic 0 | VOLA | 3 2 | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Times | (50Ω Load) | | | | | | | | | | ns |
| Propagation Delay | | t ₄₊₃ - t ₄₋₃₊ t ₄₊₂₊ t ₄₋₂₋ | 3 3 2 2 | 1.0 1.0 1.0 1.0 | 3.1 3.1 3.1 3.1 | 1.0 1.0 1.0 1.0 | 2.0 2.0 2.0 2.0 | 2.9 2.9 2.9 2.9 | 1.0 1.0 1.0 1.0 | 3.3 3.3 3.3 3.3 | |
| Rise Time | (20 to 80%) | t ₃₊ t ₂₊ | 3 2 | 1.1 1.1 | 3.6 3.6 | 1.1 1.1 | 2.0 2.0 | 3.3 3.3 | 1.1 1.1 | 3.7 3.7 | |
| Fall Time | (20 to 80%) | t3_ t2_ | 3 2 | 1.1 1.1 | 3.6 3.6 | 1.1 1.1 | 2.0 2.0 | 3.3 3.3 | 1.1 1.1 | 3.7 3.7 | |



3

ELECTRICAL CHARACTERISTICS (continued)


| | | | | | TEST VO | LTAGE VALU | JES (Volts) | | |
|-----------------------|-------------|--|------------------|--------------------|--------------------|------------------|---------------------|-------------|----------------------------------|
| | | @ Test Te | mperature | ViHmax | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | |
| | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED I | BELOW | |
| Characteri | stic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (VCC) Gnd |
| Power Supply Drain Cu | rrent | ŀΕ | 8 | | | | | 8 | 1, 16 |
| Input Current | | ¹inH | 4 | 4 | | | | 8 | 1, 16 |
| | | linL | 4 | | 4 | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | VOH | 3 2 | 4 | | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | V _{OL} | 3 2 | 4 | | | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 3 2 | | | 4 | 4 | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 3 2 | | | 4 | 4 | 8 8 | 1, 16 1, 16 |
| Switching Times | (50Ω Load) | | | | | Pulse in | Pulse Out | −3.2 V | +2.0 V |
| Propagation Delay | | t ₄₊₃ - t ₄₋₃₊ t ₄₊₂₊ t ₄₋₂ - | 3 3 2 2 | | | 4 4 4 4 | 3 3 2 2 | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₃₊ t ₂₊ | 3 2 | | | 4 4 | 3 2 | 8 8 | 1, 16 1, 16 |
| Fall Time | (20 to 80%) | t3- t2- | 3 2 | | | 4 4 | 3 2 | 8 8 | 1, 16 1, 16 |

Triple 4-3-3-Input NOR Gate

The MC10106 is a triple 4-3-3 input NOR gate.


PD = 30 mW typ/gate (No Load) $t_{pd} = 2.0 \text{ ns typ}$ t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM




V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{EE} = PIN 8

MC10106



DIP **PIN ASSIGNMENT**



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

REV 5

| | | | | | | • | Test Limits | 3 | | | |
|-----------------|---------------|--|--------------|------------------|------------------|------------------|-------------|------------------|------------------|------------------|------|
| | | | Pin Under | -30 | D°C | | +25°C | | +85 | 5°C | 1 |
| Charac | teristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply I | Drain Current | ĺΕ | 8 | | 23 | | 17 | 21 | | 23 | mAdc |
| Input Current | | l _{inH} | 4 | | 425 | | | 265 | | 265 | μAdc |
| | | linL | 4 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | Logic 1 | Voн | 3 2 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage | Logic 0 | V _{OL} | 3 2 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Volta | age Logic 1 | VOHA | 3 2 | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Volta | age Logic 0 | VOLA | 3 2 | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Time | s (50Ω Load) | | | | | | | | | | ns |
| Propagation De | elay | t ₄₊₃₋ t ₄₋₃₊ | 3 3 | 1.0 1.0 | 3.1 3.1 | 1.0 1.0 | 2.0 2.0 | 2.9 2.9 | 1.0 1.0 | 3.3 3.3 | |
| Rise Time | (20 to 80%) | t ₃₊ | 3 | 1.1 | 3.6 | 1.1 | 2.0 | 3.3 | 1.1 | 3.7 | |
| Fall Time | (20 to 80%) | t3_ | 3 | 1.1 | 3.6 | 1.1 | 2.0 | 3.3 | 1.1 | 3.7 | |

ELECTRICAL CHARACTERISTICS (continued)


| | | | | | TEST VO | LTAGE VALU | JES (Volts) | | |
|------------------------|-------------|---|---------------|--------------------|--------------------|---------------------|---------------------|--------|---------------------------|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | V _{IHAmin} | V _{ILAmax} | VEE |) |
| • | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | ì |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | OLTAGE AF | PLIED TO P | INS LISTED I | BELOW | |
| Characteris | tic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | V _{IHAmin} | V _{ILAmax} | VEE | (V _{CC}) Gnd |
| Power Supply Drain Cur | rent | lΕ | 8 | | | | | 8 | 1, 16 |
| Input Current | | l _{in} H | 4 | 4 | | | | 8 | 1, 16 |
| | | l _{inL} | 4 | | 4 | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | Vон | 3 2 | | | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | V _{OL} | 3 2 | 4 9 | | | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 3 2 | | | | 4 9 | 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 3 2 | | | 4 9 | | 8 8 | 1, 16 1, 16 |
| Switching Times | (50Ω Load) | | | | | Pulse in | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | | t ₄₊₃ _ t ₄₋₃₊ | 3 3 | | | 4 4 | 3 | 8 8 | 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t3+ | 3 | | | 4 | 3 | 8 | 1, 16 |
| Fall Time | (20 to 80%) | t3_ | 3 | | | 4 | 3 | 8 | 1, 16 |

Triple 2-Input Exclusive OR/ Exclusive NOR Gate

The MC10107 is a triple-2 input exclusive OR/NOR gate.

 P_D = 40 mW typ/gate (No Load) t_{pd} = 2.8 ns typ t_r , t_f = 2.5 ns typ (20%–80%)

LOGIC DIAGRAM



 $3 = (4 \bullet \overline{5}) + (\overline{4} \bullet 5)$ $2 = (\overline{4} \bullet \overline{5}) + (4 \bullet 5)$

V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{EE} = PIN 8 MC10107



L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648–08



FN SUFFIX PLCC CASE 775-02

DIP PIN ASSIGNMENT



*NC = No Connection

Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.



| | |] | | L | | | Test Limits | 3 | | | 1 |
|-------------------|-------------|---|--|--|---|---|--|--|---|--|------|
| | | l | Pin Under | 30 | 0°C | | +25°C | | +8 | 5°C | |
| Character | ristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Dra | ain Current | ΙE | 8 | | 31 | | | 28 | | 31 | mAdo |
| Input Current | | linH | 4, 9, 14 5, 7, 15 | | 425 350 | | | 265 220 | | 265 220 | μAdc |
| | | linL | * | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | Logic 1 | VOH | 2 2 3 3 | -1.060 -1.060 -1.060 -1.060 | -0.890 -0.890 -0.890 -0.890 | -0.960 -0.960 -0.960 -0.960 | | -0.810 -0.810 -0.810 -0.810 | -0.890 -0.890 -0.890 -0.890 | -0.700 -0.700 -0.700 -0.700 | Vdc |
| Output Voltage | Logic 0 | VOL | 2 2 3 3 | -1.890 -1.890 -1.890 -1.890 | -1.675 -1.675 -1.675 -1.675 | -1.850 -1.850 -1.850 -1.850 | | -1.650 -1.650 -1.650 -1.650 | -1.825 -1.825 -1.825 -1.825 | -1.615 -1.615 -1.615 -1.615 | Vdc |
| Threshold Voltage | e Logic 1 | Vона | 2 2 3 3 | -1.080 -1.080 -1.080 -1.080 | | -0.980 -0.980 -0.980 -0.980 | | | -0.910 -0.910 -0.910 -0.910 | | Vdc |
| Threshold Voltage | e Logic 0 | VOLA | 2 2 3 3 | | -1.655 -1.655 -1.655 -1.655 | | | -1.630 -1.630 -1.630 -1.630 | | -1.595 -1.595 -1.595 -1.595 | Vdc |
| Switching Times | (50Ω Load) | | | | | Min | Тур | Max | | | ns |
| Propagation Dela | у | t++ t+ - t-+ t t++ t+ - t-+ | Inputs 4,9 or 14 to either Output Inputs 5,7 or 15 to either | -1.1 1.1 1.1 1.1 1.1 1.1 1.1 | 3.8 3.8 3.8 3.8 3.8 3.8 3.8 | 1.1 1.1 1.1 1.1 1.1 1.1 1.1 | 2.0 2.0 2.0 2.0 2.8 2.8 2.8 2.8 | 3.7 3.7 3.7 3.7 3.7 3.7 3.7 3.7 | 1.1 1.1 1.1 1.1 1.1 1.1 1.1 | 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 | |
| Rise Time | (20 to 80%) | t t+ | Output ** | 1.1 | 3.8 | 1.1 | 2.8 | 3.7 | 1,1 | 3.8 | |
| Fall Time | (20 to 80%) | t- | ** | 1.1 | 3.5 | 1.1 | 2.5 | 3.5 | 1.1 | 3.8 | |

Fall Time (20 to 80%) t- ** 1.1

* Individually test each input applying V_{IH} or V_{IL} to input under test.

^{**} Any Output.

| | | | | i | TEST V | OLTAGE VAI | UES (Volts) | | |
|----------------------------|---------|-------------------------|--|--|--------------------|------------------------|--------------------------------------|------------------|----------------------------------|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST | OLTAGE A | PPLIED TO | PINS LISTED E | BELOW | |
| Characteristic | | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | (VCC) Gnd |
| Power Supply Drain Current | | ΙE | 8 | 5, 7, 15 | | | | 8 | 1, 16 |
| Input Current | | linH | 4, 9, 14 5, 7, 15 | * | | | | 8 8 | 1, 16 1, 16 |
| | | linL | * | | * | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | VOH | 2 2 3 3 | 4, 5 4 5 | | | | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Output Voltage | Logic 0 | V _{OL} | 2 2 3 3 | 4 5 4, 5 | | | | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 2 2 3 3 | 5 | | 4 4 5 | 4 | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 2 2 3 3 | 5 | | 4 5 4 | 4 | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Switching Times (500) | Load) | | | +1.1V | | Pulse In | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | | t++ t+ - t-+ t | Inputs 4,9 or 14 to either Output | 5, 7, 15 5, 7, 15 5, 7, 15 5, 7, 15 5, 7, 15 | | Input 4, 9 or 14 | Corresponding XOR/XNOR Outputs | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| | | t++ t+ t+ t | Inputs 5,7 or 15 to either Output | 4, 9, 14 4, 9, 14 4, 9, 14 4, 9, 14 | | Input 5, 7 or 15 | Corresponding XOR/XNOR Outputs | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Rise Time (20 t | o 80%) | t+ | ** | 4, 9, 14 | | Any Input | Corresponding | 8 | 1, 16 |
| Fall Time (20 t | o 80%) | t– | ** | 4, 9, 14 | | Any Input | XOR/XNOR Outputs | 8 | 1, 16 |

^{*} Individually test each input applying VIH or VIL to input under test.


^{**} Any Output.

Dual 4-5-Input OR/NOR Gate

The MC10109 is a dual 4-5 input OR/NOR gate.


$$\begin{split} P_D &= 30 \text{ mW typ/gate (No Load)} \\ t_{pd} &= 2.0 \text{ ns typ} \\ t_r, t_f &= 2.0 \text{ ns typ (20\%–80\%)} \end{split}$$

LOGIC DIAGRAM




V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{EE} = PIN 8

MC10109



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

| | | | | | | | Test Limits | 3 | | | |
|-------------------|-------------|--|------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|------|
| | | | Pin Under | -30 |)°C | | +25°C | | +8 | 5°C | 1 |
| Character | istic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Dra | in Current | ΙΕ | 8 | | 15 | | 11 | 14 | | 15 | mAdc |
| Input Current | | linH | 4 | | 425 | | | 265 | | 265 | μAdc |
| | | linL | 4 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | Logic 1 | Voн | 2 3 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage | Logic 0 | VOL | 2 3 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltage | Logic 1 | Vона | 2 3 | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Voltage | Logic 0 | VOLA | 2 3 | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Times | (50Ω Load) | | | | | | | | | | ns |
| Propagation Delay | / | t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋ t ₄₋₃₊ | 2 2 3 3 | 1.0 1.0 1.0 1.0 | 3.7 3.7 3.7 3.7 | 1.0 1.0 1.0 1.0 | 2.0 2.0 2.0 2.0 | 2.9 2.9 2.9 2.9 | 1.0 1.0 1.0 1.0 | 3.7 3.7 3.7 3.7 | |
| Rise Time | (20 to 80%) | t ₂₊ t ₃₊ | 2 3 | 1.1 1.1 | 4.0 4.0 | 1.1 1.1 | 2.0 2.0 | 3.3 3.3 | 1.1 1.1 | 4.0 4.0 | |
| Fall Time | (20 to 80%) | t2 t3 | 2 3 | 1.1 1.1 | 4.0 4.0 | 1.1 1.1 | 2.0 2.0 | 3.3 3.3 | 1.1 1.1 | 4.0 4.0 | |



| | | | | | TEST VO | LTAGE VALU | JES (Volts) | | |
|-----------------------|-------------|------------------------------------|------------------|--------------------|--------------------|---------------------|---------------------|------------------|----------------------------------|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | V _{IHAmin} | VILAmax | VEE | |
| | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED | BELOW | |
| Characteris | stic | Symbol | Under Test | V _{IHmax} | V _{fLmin} | VIHAmin | V _{ILAmax} | VEE | (VCC) Gnd |
| Power Supply Drain Cu | rrent | ΙE | 8 | | | | | 8 | 1, 16 |
| Input Current | | linH | 4 | 4 | | | | 8 | 1, 16 |
| | | linL | 4 | | 4 | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | VOH | 2 | 4 | | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | VOL | 2 3 | 4 | | | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | V _{OHA} | 2 3 | | | 4 | 4 | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 2 3 | | | 4 | 4 | 8 8 | 1, 16 1, 16 |
| Switching Times | (50Ω Load) | | | | | Pulse In | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | | t4+2+ t4-2- t4+3- t4-3+ | 2 2 3 3 | | | 4 4 4 4 | 2 2 3 3 | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₂₊ t ₃₊ | 2 3 | | | 4 4 | 2 3 | 8 8 | 1, 16 1, 16 |
| Fall Time | (20 to 80%) | t <u>2</u> _ tვ_ | 2 3 | | | 4 4 | 2 3 | 8 8 | 1, 16 1, 16 |


Dual 3-Input/3-Ouput OR Gate

The MC10110 is designed to drive up to three transmission lines simultaneously. The multiple outputs of this device also allow the wire "OR"-ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines from a single point makes the MC10110 particularly useful in clock distribution applications where minimum clock skew is desired. Three V_{CC} pins are provided and each one should be used.


P_D = 80 mW typ/pkg (No Load) t_{pd} = 2.4 ns typ (All Outputs Loaded) t_r, t_f = 2.2 ns typ (20%–80%)

LOGIC DIAGRAM




V_{CC1} = PIN 1, 15 V_{CC2} = PIN 16 V_{EE} = PIN 8

MC10110



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

REV 6

| | | | | l | | - | Test Limits | 3 | | | |
|-----------------|---------------|---|----------------------------|--|--|---------------------------------|--|--|---------------------------------|--|------|
| | | | Pin Under | -30 |)°C | | +25°C | | +85 | 5°C | } |
| Charact | teristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply D | Orain Current | ΙE | 8 | | 42 | | 30 | 38 | | 42 | mAdo |
| Input Current | | ¹ inH | 5, 6, 7 | | 680 | | | 425 | | 425 | μAdc |
| | | linL | 5, 6, 7 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | Logic 1 | VOH | 2 3 4 | -1.060 -1.060 -1.060 | -0.890 -0.890 -0.890 | -0.960 -0.960 -0.960 | | -0.810 -0.810 -0.810 | -0.890 -0.890 -0.890 | -0.700 -0.700 -0.700 | Vdc |
| Output Voltage | Logic 0 | V _{OL} | 2 3 4 | -1.890 -1.890 -1.890 | -1.675 -1.675 -1.675 | -1.850 -1.850 -1.850 | | -1.650 -1.650 -1.650 | -1.825 -1.825 -1.825 | -1.615 -1.615 -1.615 | Vdc |
| Threshold Volta | ge Logic 1 | VOHA | 2 3 4 | -1.080 -1.080 -1.080 | | -0.980 -0.980 -0.980 | | | -0.910 -0.910 -0.910 | | Vdc |
| Threshold Volta | ge Logic 0 | VOLA | 2 3 4 | | -1.655 -1.655 -1.655 | | | -1.630 -1.630 -1.630 | | -1.595 -1.595 -1.595 | Vdc |
| Switching Time | s (50Ω Load) | | | | | | | | | | ns |
| Propagation De | lay | t5+2+ t5-2- t5+3+ t5-3- t5+4+ t5-4- | 2 2 3 3 4 4 | 1.4 1.4 1.4 1.4 1.4 1.4 | 3.5 3.5 3.5 3.5 3.5 3.5 | 1.4 1.4 1.4 1.4 1.4 | 2.4 2.4 2.4 2.4 2.4 2.4 | 3.5 3.5 3.5 3.5 3.5 3.5 | 1.5 1.5 1.5 1.5 1.5 | 3.8 3.8 3.8 3.8 3.8 3.8 | |
| Rise Time | (20 to 80%) | t ₂₊ t ₃₊ t ₄₊ | 2 3 4 | 1.0 1.0 1.0 | 3.5 3.5 3.5 | 1.1 1.1 1.1 | 2.2 2.2 2.2 | 3.5 3.5 3.5 | 1.2 1.2 1.2 | 3.8 3.8 3.8 | |
| Fall Time | (20 to 80%) | t2- t3- t4- | 2 3 4 | 1.0 1.0 1.0 | 3.5 3.5 3.5 | 1.1 1.1 1.1 | 2.2 2.2 2.2 | 3.5 3.5 3.5 | 1.2 1.2 1.2 | 3.8 3.8 3.8 | |

| | | | | | TEST VO | TAGE VALU | JES (Volts) | | |
|-----------------------|-------------|---|----------------------------|--------------------|--------------------|-----------------------|----------------------------|-----------------------|--|
| | | @ Test Te | nperature | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | |
| | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | 1 |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED I | BELOW | |
| Characteri | stic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | V _{IHAmin} | VILAmax | VEE | (V _{CC}) Gnd |
| Power Supply Drain Cu | ırrent | ΙE | 8 | | | | | 8 | 1, 15, 16 |
| Input Current | | l _{inH} | 5, 6, 7 | * | | | | 8 | 1, 15, 16 |
| | | linL | 5, 6, 7 | | * | | | 8 | 1, 15, 16 |
| Output Voltage | Logic 1 | VOH | 2 3 4 | 5 6 7 | | | | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |
| Output Voltage | Logic 0 | V _{OL} | 2 3 4 | | | | | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |
| Threshold Voltage | Logic 1 | Vона | 2 3 4 | | | 5 6 7 | | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |
| Threshold Voltage | Logic 0 | VOLA | 2 3 4 | | | | 5 6 7 | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |
| Switching Times | (50Ω Load) | | | | | Pulse In | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | | t5+2+ t5-2- t5+3+ t5-3- t5+4+ t5-4- | 2 2 3 3 4 4 | | | 5 5 5 5 5 | 2 2 3 3 4 4 | 8 8 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 |
| Rise Time | (20 to 80%) | t ₂₊ t ₃₊ t ₄₊ | 2 3 4 | | | 5 5 5 | 2 3 4 | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |
| Fall Time | (20 to 80%) | t2- t3- t4- | 2 3 4 | | | 5 5 5 | 2 3 4 | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |

^{*} Individually test each input using the pin connections shown.


Dual 3-Input/3-Ouput NOR Gate

The MC10111 is designed to drive up to three transmission lines simultaneously. The multiple outputs of this device also allow the wire "OR"-ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines from a single point makes the MC10111 particularly useful in clock distribution applications where minimum clock skew is desired. Three V_{CC} pins are provided and each one should be used.

 P_D = 80 mW typ/gate (No Load) t_{pd} = 2.4 ns typ (All Outputs Loaded) t_r , t_f = 2.2 ns typ (20%–80%)

LOGIC DIAGRAM



V_{CC1} = PIN 1,15 V_{CC2} = PIN 16 V_{EE} = PIN 8

3-29

MC10111




L SUFFIX CERAMIC PACKAGE CASE 620–10



P SUFFIX PLASTIC PACKAGE CASE 648–08

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

| | Test Limits | | | | | 3 | | | | |
|----------------------------|---|----------------------------|--|--|--|--|--|--|--|------|
| | } | Pin Under | -30 | 0°C | | +25°C | | +85 | 5°C | 1 |
| Characteristic | Symbol | Test | Min | Max | · Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | ΙΕ | 8 | | 42 | | 30 | 38 | | 42 | mAdc |
| Input Current | linH | 5, 6, 7 | | 680 | | | 425 | | 425 | μAdc |
| | linL | 5, 6, 7 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage Logic 1 | Voн | 2 3 4 | -1.060 -1.060 -1.060 | -0.890 -0.890 -0.890 | -0.960 -0.960 -0.960 | | -0.810 -0.810 -0.810 | -0.890 -0.890 -0.890 | -0.700 -0.700 -0.700 | Vdc |
| Output Voltage Logic 0 | V _{OL} | 2 3 4 | -1.890 -1.890 -1.890 | -1.675 -1.675 -1.675 | -1.850 -1.850 -1.850 | | -1.650 -1.650 -1.650 | -1.825 -1.825 -1.825 | -1.615 -1.615 -1.615 | Vdc |
| Threshold Voltage Logic 1 | VOHA | 2 3 4 | -1.080 -1.080 -1.080 | | -0.980 -0.980 -0.980 | | | -0.910 -0.910 -0.910 | | Vdc |
| Threshold Voltage Logic 0 | VOLA | 2 3 4 | | -1.655 -1.655 -1.655 | | | -1.630 -1.630 -1.630 | | -1.595 -1.595 -1.595 | Vdc |
| Switching Times (50Ω Load) | | | | | | | | | | ns |
| Propagation Delay | t5+2- t5-2+ t5+3- t5-3+ t5+4- t5-4+ | 2 2 3 3 4 4 | 1.4 1.4 1.4 1.4 1.4 1.4 | 3.5 3.5 3.5 3.5 3.5 3.5 | 1.4 1.4 1.4 1.4 1.4 1.4 | 2.4 2.4 2.4 2.4 2.4 2.4 | 3.5 3.5 3.5 3.5 3.5 3.5 | 1.5 1.5 1.5 1.5 1.5 1.5 | 3.8 3.8 3.8 3.8 3.8 3.8 | |
| Rise Time (20 to 80%) | t ₂₊ t ₃₊ t ₄₊ | 2 3 4 | 1.0 1.0 1.0 | 3.5 3.5 3.5 | 1.1 1.1 1.1 | 2.2 2.2 2.2 | 3.5 3.5 3.5 | 1.2 1.2 1.2 | 3.8 3.8 3.8 | |
| Fall Time (20 to 80%) | t2_ t3_ t4_ | 2 3 4 | 1.0 1.0 1.0 | 3.5 3.5 3.5 | 1.1 1.1 1.1 | 2.2 2.2 2.2 | 3.5 3.5 3.5 | 1.2 1.2 1.2 | 3.8 3.8 3.8 | |



| | | | | | TEST VO | LTAGE VALU | JES (Volts) | | |
|-----------------------|-------------|--|----------------------------|--------------------|--------------------|-----------------------|----------------------------|-----------------------|--|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | V _{IHAmin} | V _{ILAmax} | VEE | |
| | | | –30°C | -0.890 | -1.890 | ~1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | 1 |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | 1 |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED | BELOW | |
| Characteris | stic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | (V _{CC}) Gnd |
| Power Supply Drain Cu | rrent | ΙE | 8 | | | | | 8 | 1, 15, 16 |
| Input Current | | linH | 5, 6, 7 | * | | | | 8 | 1, 15, 16 |
| | | linL | 5, 6, 7 | | * | | | 8 | 1, 15, 16 |
| Output Voltage | Logic 1 | VOH | 2 3 4 | | | | | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |
| Output Voltage | Logic 0 | V _{OL} | 2 3 4 | 5 6 7 | | | | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |
| Threshold Voltage | Logic 1 | VOHA | 2 3 4 | | | | 5 6 7 | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |
| Threshold Voltage | Logic 0 | VOLA | 2 3 4 | | | 5 6 7 | | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |
| Switching Times | (50Ω Load) | | | | | Pulse in | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | | t5+2- t5-2+ t5+3- t5-3+ t5+4- t5-4+ | 2 2 3 3 4 4 | | | 5 5 5 5 5 | 2 2 3 3 4 4 | 8 8 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 |
| Rise Time | (20 to 80%) | t2+ t3+ t4+ | 2 3 4 | | | 5 5 5 | 2 3 4 | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |
| Fall Time | (20 to 80%) | t2_ t3_ t4_ | 2 3 4 | | | 5 5 5 | 2 3 4 | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |


^{*} Individually test each input using the pin connections shown.

Quad Exclusive OR Gate


The MC10113 is a quad Exclusive OR gate, with an enable common to all four gates. The outputs may be wire–ORed together to perform a 4-bit comparison function (A = B). The enable is active low.

 $P_D = 175 \text{ mW typ/pkg (No Load)}$ $t_{pd} = 2.5 \text{ ns typ}$ t_r , $t_f = 2.0 \text{ ns typ (20\% to 80\%)}$


LOGIC DIAGRAM



MC10113



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

| | | | | | | | Test Limits | ; | | | |
|-------------------|-------------|--|-----------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------|--------------------------------------|--------------------------------------|--------------------------------------|------|
| | | | Pin Under | -30 | 0∘C | | +25°C | | +85 | 5°C | |
| Characteris | stic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drai | n Current | ΙE | 8 | | 46 | | | 42 | | 46 | mAdd |
| Input Current | | linH | 4,7,10,13 5,6,11,12 9 | | 425 350 870 | | | 265 220 545 | | 265 220 545 | μAdo |
| | | linL | * | 0.5 | | 0.5 | | | 0.3 | | μAdo |
| Output Voltage | Logic 1 | VOH | 2 3 14 15 | -1.060 -1.060 -1.060 -1.060 | -0.890 -0.890 -0.890 -0.890 | -0.960 -0.960 -0.960 -0.960 | | -0.810 -0.810 -0.810 -0.810 | -0.890 -0.890 -0.890 -0.890 | -0.700 -0.700 -0.700 -0.700 | Vdc |
| Output Voltage | Logic 0 | VOL | 2 3 14 15 | -1.890 -1.890 -1.890 -1.890 | -1.675 -1.675 -1.675 -1.675 | -1.850 -1.850 -1.850 -1.850 | | -1.650 -1.650 -1.650 -1.650 | -1.825 -1.825 -1.825 -1.825 | -1.615 -1.615 -1.615 -1.615 | Vdc |
| Threshold Voltage | Logic 1 | VOHA | 2 3 14 15 | -1.080 -1.080 -1.080 -1.080 | | -0.980 -0.980 -0.980 -0.980 | | | -0.910 -0.910 -0.910 -0.910 | | Vdc |
| Threshold Voltage | Logic 0 | VOLA | 2 3 14 15 | | -1.655 -1.655 -1.655 -1.655 | | | -1.630 -1.630 -1.630 -1.630 | | -1.595 -1.595 -1.595 -1.595 | Vdc |
| Switching Times | (50Ω Load) | | | | | Min | Тур | Max | | | ns |
| Propagation Delay | | t ₄₊₂₊ t ₄₋₂₋ t ₉₊₂₋ t ₉₋₂₊ | 2 2 2 2 | 1.1 1.1 1.3 1.3 | 4.7 4.7 5.2 5.2 | 1.3 1.3 1.5 1.5 | 2.6 2.6 3.4 3.4 | 4.5 4.5 5.0 5.0 | 1.3 1.3 1.5 1.5 | 5.0 5.0 5.5 5.5 | |
| Rise Time (| (20 to 80%) | t ₂₊ | 2 | 1.1 | 4.2 | 1.1 | 2.5 | 3.9 | 1.1 | 4.4 | |
| Fall Time (| 20 to 80%) | t2_ | 2 | 1.1 | 4.2 | 1.1 | 2.5 | 3.9 | 1.1 | 4.4 | |

| | | | | | TEST V | OLTAGE VAI | LUES (Volts) | | |
|--------------------------|-------------|--|-----------------------------|--------------------|--------------------|--------------------|---------------------|-------------|----------------------------------|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | |
| | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | 1 |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | } |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST | OLTAGE A | PPLIED TO | PINS LISTED I | BELOW |] _{a.} , |
| Characteristic | C | Symbol | Under Test | V _{IHmax} | VILmin | VIHAmin | V _{ILAmax} | VEE | (V _{CC}) Gnd |
| Power Supply Drain Curre | ent | ΙE | 8 | | | | | 8 | 1, 16 |
| Input Current | | l _{inH} | 4,7,10,13 5,6,11,12 9 | * * 9 | | | | 8 8 8 | 1, 16 1, 16 1, 16 |
| | | linL | * | | * | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | VOH | 2 3 14 15 | 4 7 11 13 | | | | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Output Voltage | Logic 0 | V _{OL} | 2 3 14 15 | | 4 7 11 13 | | | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 2 3 14 15 | | | 4 6 10 12 | | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 2 3 14 15 | | | | 5 7 11 13 | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Switching Times | (50Ω Load) | | | +1.11V | | Pulse in | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | | t ₄₊₂₊ t ₄₋₂₋ t ₉₊₂₋ t ₉₋₂₊ | 2 2 2 2 | 4 4 | | 4 4 9 9 | 2 2 2 2 | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₂₊ | 2 | | | 4 | 2 | 8 | 1, 16 |
| Fall Time | (20 to 80%) | t2_ | 2 | | | 4 | 2 | 8 | 1, 16 |

^{*} Individually test each input applying VIH or VIL to input under test.

Triple Line Receiver

The MC10114 is a triple line receiver designed for use in sensing differential signals over long lines. An active current source and translated emitter follower inputs provide the line receiver with a common mode noise rejection limit of one volt in either the positive or the negative direction. This allows a large amount of common mode noise immunity for extra long lines.


Another feature of the MC10114 is that the OR outputs go to a logic low level whenever the inputs are left floating. The outputs are each capable of driving 50 ohm transmission lines.

This device is useful in high speed central processors, minicomputers, peripheral controllers, digital communication systems, testing and instrumentation systems. The MC10114 can also be used for MOS to MECL interfacing and it is ideal as a sense amplifier for MOS RAM's.

A VBB reference is provided which is useful in making the MC10114 a Schmit trigger, allowing single—ended driving of the inputs, or other applications where a stable reference voltage is necessary. See MECL Design Handbook (HB205) pages 226 and 228.

P_D = 145 mW typ/pkg t_{pd} = 2.4 ns typ (Single Ended Input) t_{pd} = 2.0 ns typ (Differential Input) t_r, t_f = 2.1 ns typ (20% to 80%)

LOGIC DIAGRAM



V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{EE} = PIN 8

 $^*V_{BB}$ to be used to supply bias to the MC10114 only and bypassed (when used) with 0.01 μF to 0.1 μF capacitor to ground (0 V). V_{BB} can source < 1.0 mA.

When the input pin with the bubble goes positive, its respective output pin with bubble goes positive.

MC10114



L SUFFIX CERAMIC PACKAGE CASE 620–10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

| | | | | | - | Test Limits | 3 | | | |
|-------------------------------|------------------------------------|------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|------|
| | | Pin Under | -30 | o∘C | | +25°C | | +85 | 5°C | 1 |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | ΙE | 8 | | 39 | | 28 | 35 | | 39 | mAdc |
| Input Current | linH | 4 | | 70 | | | 45 | | 45 | μAdc |
| | Ісво | 4 | | 1.5 | | | 1.0 | | 1.0 | μAdc |
| Output Voltage Logic 1 | VOH | 2 3 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage Logic 0 | V _{OL} | 2 3 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltage Logic 1 | Vона | 2 3 | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Voltage Logic 0 | VOLA | 2 3 | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Reference Voltage | V _{BB} | 11 | -1.420 | -1.280 | -1.350 | | -1.230 | -1.295 | -1.150 | Vdc |
| Common Mode Rejection Test | Voн | 2 3 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| | V _{OL} | 2 3 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Switching Times (50Ω Load) | | | Min | Max | Min | Тур | Max | Min | Max | ns |
| Propagation Delay | t4+2+ t4-2- t4+3- t4-3+ | 2 2 3 3 | 1.0 1.0 1.0 1.0 | 4.4 4.4 4.4 4.4 | 1.0 1.0 1.0 1.0 | 2.4 2.4 2.4 2.4 | 4.0 4.0 4.0 4.0 | 0.9 0.9 0.9 0.9 | 4.3 4.3 4.3 4.3 | |
| Rise Time (20 to 80%) | t ₂₊ t ₃₊ | 2 3 | 1.5 1.5 | 3.8 3.8 | 1.5 1.5 | 2.1 2.1 | 3.5 3.5 | 1.5 1.5 | 3.7 3.7 | |
| Fall Time (20 to 80%) | t2_ t3_ | 2 3 | 1.5 1.5 | 3.8 3.8 | 1.5 1.5 | 2.1 2.1 | 3.5 3.5 | 1.5 1.5 | 3.7 3.7 | |

| | | | | | TEST VO | TAGE VALU | JES (Volts) | | | | |
|--------------------------|-------------|------------------------------------|------------------|---|--------------------|------------------|------------------|--|------|--|--|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | ν _{BB} | | | |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | From |] | | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | Pin | | | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | 11 | | | |
| | | | Pin Under | TEST VOLTAGE APPLIED TO PINS LISTED BELOW | | | | | | | |
| Characteris | tic | Symbol | Test | VIHmax | V _{ILmin} | VIHAmin | VILAmax | V _{BB} | Unit | | |
| Power Supply Drain Curre | nt | ľΕ | 8 | | 4, 9, 12 | | | 5, 10, 13 | mAdc | | |
| Input Current | | linH | 4 | 4 | 9, 12 | | | 5, 10, 13 | μAdc | | |
| | | JinL | 4 | | 9, 12 | | | 5, 10, 13 | μAdc | | |
| Output Voltage | Logic 1 | VOH | 2 3 | 4 9, 12 | 9, 12 4 | | | 5, 10, 13 5, 10, 13 | Vdc | | |
| Output Voltage | Logic 0 | VOL | 2 3 | 9, 12 4 | 4 9, 12 | | | 5, 10, 13 5, 10, 13 | Vdc | | |
| Threshold Voltage | Logic 1 | VOHA | 2 3 | 9, 12 | 9, 12 | 4 | 4 | 5, 10, 13 5, 10, 13 | Vdc | | |
| Threshold Voltage | Logic 0 | VOLA | 2 3 | 9, 12 | 9, 12 | 4 | 4 | 5, 10, 13 5, 10, 13 | Vdc | | |
| Reference Voltage | | V _{BB} | 11 | | | | | 5, 10, 13 | Vdc | | |
| Common Mode Rejection | Test | VOH | 2 3 | | | | | | Vdc | | |
| | | V _{OL} | 2 3 | | | | | | Vdc | | |
| Switching Times | (50Ω Load) | | | | | Pulse In | Pulse Out | | | | |
| Propagation Delay | | t4+2+ t4-2- t4+3- t4-3+ | 2 2 3 3 | | | 4 4 4 4 | 2 2 3 3 | 5, 10, 13 5, 10, 13 5, 10, 13 5, 10, 13 | ns | | |
| Rise Time | (20 to 80%) | t ₂₊ t ₃₊ | 2 3 | | | 4 4 | 2 3 | 5, 10, 13 5, 10, 13 | | | |
| Fall Time | (20 to 80%) | t2- t3- | 2 3 | | | 4 4 | 2 3 | 5, 10, 13 5, 10, 13 | | | |

| | | | | | TEST VO | TAGE VALU | JES (Volts) | | |
|-----------------------|-------------|------------------------------------|------------------|--------|--------------------|--------------------|--------------------|------------------|----------------------------------|
| | | @ Test Ter | mperature | VIHH* | VILH* | VIHL* | VILL* | VEE | |
| | | | -30°C | +0.110 | -0.890 | -1.890 | -2.890 | ~5.2 | |
| | | | +25°C | +0.190 | -0.850 | -1.810 | -2.850 | -5.2 | |
| | | | +85°C | +0.300 | -0.825 | -1.700 | -2.825 | -5.2 | |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED | BELOW | |
| Characteri | stic | Symbol | Under Test | VIHH* | V _{ILH} * | V _{IHL} * | V _{ILL} * | VEE | (VCC) Gnd |
| Power Supply Drain Cu | rrent | ŀΕ | 8 | | | | | 8 | 1, 16 |
| Input Current | | l _{in} H | 4 | | | | | 8 | 1, 16 |
| | | linL | 4 | | | | | 8, 4 | 1, 16 |
| Output Voltage | Logic 1 | V _{OH} | 2 3 | | | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | V _{OL} | 2 3 | | | | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 2 | | | | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 2 3 | | | | | 8 8 | 1, 16 1, 16 |
| Reference Voltage | | V _{BB} | 11 | | | | | 8 | 1, 16 |
| Common Mode Rejection | on Test | V _{OH} | 2 3 | 4 | 5 | 5 | 4 | 8 8 | 1, 16 1, 16 |
| | | VOL | 2 3 | 4 | 5 | 5 | 4 | 8 8 | 1, 16 1, 16 |
| Switching Times | (50Ω Load) | | | | | | | -3.2 V | +2.0 V |
| Propagation Delay | | t4+2+ t4-2- t4+3- t4-3+ | 2 2 3 3 | | | | | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₂₊ t ₃₊ | 2 3 | | | | | 8 8 | 1, 16 1, 16 |
| Fall Time | (20 to 80%) | t2- t3- | 2 3 | | | | | 8 8 | 1, 16 1, 16 |

V_{ILH} = Input Logic 1 level shifted positive one volt for common mode rejection tests
V_{ILH} = Input Logic 0 level shifted positive one volt for common mode rejection tests
V_{IHL} = Input Logic 1 level shifted negative one volt for common mode rejection tests
V_{ILL} = Input Logic 0 level shifted negative one volt for common mode rejection tests


Quad Line Receiver

The MC10115 is a quad differential amplifier designed for use in sensing differential signals over long lines. The base bias supply (VBB) is made available at pin 9 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.

Active current sources provide the MC10115 with excellent common mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to VBB (pin 9) to prevent upsetting the current source bias network.

 $P_D = 110 \text{ mW typ/pkg (No Load)}$ $t_{pd} = 2.0 \text{ ns typ}$ t_r , $t_f = 2.0 \text{ ns typ (20\%-80\%)}$


LOGIC DIAGRAM




V_{CC2} = PIN 16 V_{EE} = PIN 8

 $^{*}V_{BB}$ to be used to supply bias to the MC10115 only and bypassed (when used) with 0.01 μF to 0.1 μF capacitor to ground (0 V). V_{BB} can source < 1.0 mA. When the input pin with the bubble goes positive, the output goes negative.

MC10115



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

| | | | | | | | Test Limits | 3 | | | |
|------------------------|--------|--|--------------|------------|------------|------------|-------------|------------|------------|------------|------|
| | | | Pin Under | -30 |)°C | | +25°C | | +8! | 5°C | |
| Characteristic | | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Cui | rrent | lΕ | 8 | | 29 | | | 26 | | 29 | mAdc |
| Input Current | | linH | 4 | | 150 | | | 95 | | 95 | μAdc |
| | Í | ICBO | 4 | | 1.5 | | | 1.0 | | 1.0 | μAdc |
| Output Voltage L | ogic 1 | VOH | 2 | -1.060 | -0.890 | -0.960 | | -0.810 | -0.890 | -0.700 | Vdc |
| Output Voltage L | ogic 0 | VOL | 2 | -1.890 | -1.675 | -1.850 | | -1.650 | -1.825 | -1.615 | Vdc |
| Threshold Voltage L | ogic 1 | VOHA | 2 | -1.080 | | -0.980 | | | -0.910 | | Vdc |
| Threshold Voltage L | ogic 0 | VOLA | 2 | | -1.655 | | | -1.630 | | -1.595 | Vdc |
| Reference Voltage | | V _{BB} | 9 | 1.420 | 1.280 | -1.350 | | -1.230 | 1.295 | -1.150 | Vdc |
| Switching Times (50Ω | Load) | | | | | | | | | | ns |
| Propagation Delay | | t ₄₋₂₊ t ₄₊₂₋ | 2 2 | 1.0 1.0 | 3.1 3.1 | 1.0 1.0 | | 2.9 2.9 | 1.0 1.0 | 3.3 3.3 | |
| Rise Time (20 to | 80%) | t ₂₊ | 2 | 1.1 | 3.6 | 1.1 | | 3.3 | 1.1 | 3.7 | |
| Fall Time (20 to | 80%) | t2_ | 2 | 1.1 | 3.6 | 1.1 | | 3.3 | 1.1 | 3.7 | |

ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST | VOLTAGE | VALUES (V | olts) | | |
|----------------------|---|------------------|--------------|--------------------|--------------------|-----------|---------------------|------------------------|--------|---------------------------|
| | (| @ Test Tem | perature | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | ν _{BB} | VEE | |
| } | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | From | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | Pin | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | 9 | -5.2 | |
| | | | Pin Under | TE | ST VOLTAGE | E APPLIED | TO PINS LI | STED BELC | w | 01 |
| Characteri | stic | Symbol | Test | VIHmax | V _{ILmin} | VIHAmin | VILAmax | V _{BB} | VEE | (V _{CC}) Gnd |
| Power Supply Drain C | ower Supply Drain Current I _E 8 | | | | | | | 5,6,11,12 | 8 | 1, 16 |
| Input Current | out Current I _{inH} 4 | | | | 7,10,13 | | | 5,6,11,12 | 8 | 1, 16 |
| | ICBO 4 | | | | 7,10,13 | | | 5,6,11,12 | 8,4 | 1, 16 |
| Output Voltage | Logic 1 | Voн | 2 | 7,10,13 | 4 | | | 5,6,11,12 | 8 | 1, 16 |
| Output Voltage | Logic 0 | VOL | 2 | 4 | 7,10,13 | | | 5,6,11,12 | 8 | 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 2 | | 7,10,13 | | 4 | 5,6,11,12 | 8 | 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 2 | | 7,10,13 | 4 | | 5,6,11,12 | 8 | 1, 16 |
| Reference Voltage | | V _{BB} | 9 | | | | | 5,6,11,12 | 8 | 1, 16 |
| Switching Times | (50Ω Load) | | | Pu | lse In | Puls | e Out | | -3.2 V | +2.0 V |
| Propagation Delay | Propagation Delay t_{4-2+} 2 t_{4+2-} 2 | | | | 4 4 | | 2 | 5,6,11,12 5,6,11,12 | 8 8 | 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₂₊ | 2 | 4 | | 2 | | 5,6,11,12 | 8 | 1, 16 |
| Fall Time | (20 to 80%) | t ₂ _ | 2 | | 4 | : | 2 | 5,6,11,12 | 8 | 1, 16 |

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Triple Line Receiver


The MC10116 is a triple differential amplifier designed for use in sensing differential signals over long lines. The base bias supply (VBB) is made available at pin 11 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.

Active current sources provide the MC10116 with excellent common mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to VBB (pin 11) to prevent upsetting the current source bias network.

Complementary outputs are provided to allow driving twisted pair lines, to enable cascading of several amplifiers in a chain, or simply to provide complement outputs of the input logic function.

 $P_D = 85 \text{ mW typ/pkg (No Load)}$ $t_{pd} = 2.0 \text{ ns typ}$ t_r , $t_f = 2.0 \text{ ns typ } (20\%-80\%)$

LOGIC DIAGRAM



V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{EE} = PIN 8

 $^*V_{BB}$ to be used to supply bias to the MC10116 only and bypassed (when used) with 0.01 μF to 0.1 μF capacitor to ground (0 V). V_{BB} can source < 1.0 mA. When the input pin with the bubble goes positive, the output pin with the bubble goes positive.

MC10116



L SUFFIX CERAMIC PACKAGE CASE 620–10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

| | | | | Test Limits | | | | | | | |
|----------------------------|-------------|------------------------------------|------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|------|
| | | ļ | | −30°C | | +25°C | | | +85°C | | 1 |
| Characteristic | | Symbol | Under Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | | ΙE | 8 | | 23 | | 17 | 21 | | 23 | mAdc |
| Input Current | | linH | 4 | | 150 | | | 95 | | 95 | μAdc |
| | | ІСВО | 4 | | 1.5 | | | 1.0 | | 1.0 | μAdc |
| Output Voltage | Logic 1 | VOH | 2 3 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage | Logic 0 | VOL | 2 3 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltag | e Logic 1 | Vона | 2 3 | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Voltag | e Logic 0 | VOLA | 2 3 | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Reference Voltage | | V _{BB} | 11 | -1.420 | -1.280 | -1.350 | | -1.230 | -1.295 | -1.150 | Vdc |
| Switching Times (50Ω Load) | | | | | | | | | | } | ns |
| Propagation Dela | ay | t4+2+ t4-2- t4+3- t4-3+ | 2 2 3 3 | 1.0 1.0 1.0 1.0 | 3.1 3.1 3.1 3.1 | 1.0 1.0 1.0 1.0 | 2.0 2.0 2.0 2.0 | 2.9 2.9 2.9 2.9 | 1.0 1.0 1.0 1.0 | 3.3 3.3 3.3 3.3 | |
| Rise Time | (20 to 80%) | t ₂₊ t ₃₊ | 2 3 | 1.1 1.1 | 3.6 3.6 | 1.1 1.1 | 2.0 2.0 | 3.3 3.3 | 1.1 1.1 | 3.7 3.7 | |
| Fall Time | (20 to 80%) | t2_ t3_ | 2 3 | 1.1 1.1 | 3.6 3.6 | 1.1 1.1 | 2.0 2.0 | 3.3 3.3 | 1.1 1.1 | 3.7 3.7 | |


| | | | | TEST VOLTAGE VALUES (Volts) | | | | | | |
|-----------------------|-------------|------------------------------------|---|-----------------------------|---------------------|---------------------|---------------------|--|--------------|----------------------------------|
| @ Test Temperature | | | | | V _{iLmin} | V _{IHAmin} | V _{ILAmax} | V _{BB} | VEE | |
| | -30°C | | -0.890 | -1.890 | -1.205 | -1.500 | From | -5.2 | } | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | Pin | -5.2 | · · |
| | | | +85°C | -0.700 | -1.825 | ~1.035 | -1.440 | 11 | -5.2 | |
| | | Pin Under | TEST VOLTAGE APPLIED TO PINS LISTED BELOW | | | | | | | |
| Characteris | Symbol | Test | VIHmax | V _{ILmin} | V _{IHAmin} | V _{ILAmax} | ν _{BB} | ν _{EE} | (VCC) Gnd | |
| Power Supply Drain Cu | ΙE | 8 | | 4, 9, 12 | | | 5, 10, 13 | 8 | 1, 16 | |
| Input Current | | ^J inH | 4 | 4 | 9, 12 | | | 5, 10, 13 | 8 | 1, 16 |
| | | ІСВО | 4 | | 9, 12 | | | 5, 10, 13 | 8,4 | 1, 16 |
| Output Voltage | Logic 1 | Voн | 2 3 | 4 9, 12 | 9, 12 4 | | | 5, 10, 13 5, 10, 13 | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | VOL | 2 3 | 9, 12 4 | 4 9, 12 | | | 5, 10, 13 5, 10, 13 | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 2 | 9, 12 | 9, 12 | 4 | 4 | 5, 10, 13 5, 10, 13 | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | · Logic 0 | VOLA | 2 3 | 9, 12 | 9, 12 | 4 | 4 | 5, 10, 13 5, 10, 13 | 8 8 | 1, 16 1, 16 |
| Reference Voltage | | V _{BB} | 11 | | | | | 5, 10, 13 | 8 | 1, 16 |
| Switching Times | (50Ω Load) | | | | | Pulse In | Pulse Out | | −3.2 V | +2.0 V |
| Propagation Delay | | t4+2+ t4-2- t4+3- t4-3+ | 2 2 3 3 | | | 4 4 4 4 | 2 2 3 3 | 5, 10, 13 5, 10, 13 5, 10, 13 5, 10, 13 | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₂₊ t ₃₊ | 2 3 | | | 4 4 | 2 3 | 5, 10, 13 5, 10, 13 | 8 8 | 1, 16 1, 16 |
| Fall Time | (20 to 80%) | t2_ t3_ | 2 3 | | Singaling a | 4 | 2 3 | 5, 10, 13 5, 10, 13 | 8 8 | 1, 16 1, 16 |

Dual 2-Wide 2-3-Input OR-AND/OR-AND Gate

The MC10117 is a dual 2-wide 2-3-input OR-AND/OR-AND-Invert gate. This general purpose logic element is designed for use in data control, such as digital multiplexing or data distribution. Pin 9 is common to both gates.

> PD = 100 mW typ/pkg (No Load) $t_{pd} = 2.3 \text{ ns typ}$ t_r , $t_f = 2.2$ ns typ (20%–80%)

LOGIC DIAGRAM



VEE = PIN 8

MC10117



L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02

DIP **PIN ASSIGNMENT**



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

REV 5

3

| | | | | | | Test Limits | 3 | | | |
|----------------------------|---|------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|------|
| | | Pin Under | -30 | o∘C | | +25°C | | +8 | 5°C | |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | ΙE | 8 | | 29 | | 20 | 26 | | 29 | mAdc |
| Input Current | linH* | 6 9 4 | | 425 560 390 | | | 265 350 245 | | 265 350 245 | μAdc |
| | linL | 4 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage Logic 1 | VOH | 2 3 | -1.060 -1.060 | -0.890 -0.780 | -0.960 -0.960 | | -0.810 -0.700 | -0.890 -0.890 | -0.700 -0.590 | Vdc |
| Output Voltage Logic 0 | VOL | 2 3 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltage Logic 1 | VOHA | 2 3 | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Voltage Logic 0 | VOLA | 2 3 | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Times (50Ω Load) | | | | | | | | | | ns |
| Propagation Delay | t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋ t ₄₋₃₊ | 2 2 3 3 | 1.4 1.4 1.4 1.4 | 3.9 3.9 3.9 3.9 | 1.4 1.4 1.4 1.4 | 2.3 2.3 2.3 2.3 | 3.4 3.4 3.4 3.4 | 1.4 1.4 1.4 1.4 | 3.8 3.8 3.8 3.8 | |
| Rise Time (20 to 80%) | t ₂₊ t ₃₊ | 2 3 | 0.9 0.9 | 4.1 4.1 | 1.1 1.1 | 2.2 2.2 | 4.0 4.0 | 1.1 1.1 | 4.6 4.6 | |
| Fall Time (20 to 80%) | t2_ t3_ | 2 3 | 0.9 0.9 | 4.1 4.1 | 1.1 1.1 | 2.2 2.2 | 4.0 4.0 | 1.1 1.1 | 4.6 4.6 | |

^{*} Inputs 4, 5, 12 and 13 have same I_{inH} limit. Inputs 6, 7, 10 and 11 have same I_{inH} limit.

| ELECTRICAL CHAR | | <u> </u> | | | TEST VOI | LTAGE VALU | JES (Volts) | | |
|-----------------------|-------------|------------------------------------|------------------|---------------------------------------|--------------------|------------------|---------------------|-------------|----------------------------------|
| | | @ Test Tei | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED I | BELOW | |
| Characteri | stic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (VCC) Gnd |
| Power Supply Drain Cu | rrent | ΙE | 8 | | | | | 8 | 1, 16 |
| Input Current | | linH* | 6 9 4 | 4 9 | 4 | | | 8 8 8 | 1, 16 1, 16 1, 16 |
| | | linL | 4 | · · · · · · · · · · · · · · · · · · · | 9 | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | Vон | 2 | 4, 9 | | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | VOL | 2 3 | 4, 9 | | | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 2 3 | 9 | | 4 | 4 | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 2 3 | 9 | | 4 | 4 | 8 8 | 1, 16 1, 16 |
| Switching Times | (50Ω Load) | | 1 | +1.11V | | Pulse in | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | | t4+2+ t4-2- t4+3- t4-3+ | 2 2 3 3 | 9 9 9 | | 4 4 4 4 | 2 2 3 3 | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₂₊ t ₃₊ | 2 3 | 9 9 | | 4 4 | 2 3 | 8 8 | 1, 16 1, 16 |
| Fall Time | (20 to 80%) | t2_ t3_ | 2 3 | 9 9 | | 4 4 | 2 3 | 8 8 | 1, 16 1, 16 |

^{*} Inputs 4, 5, 12 and 13 have same I_{inH} limit. Inputs 6, 7, 10 and 11 have same I_{inH} limit.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.


3-46

4-Wide OR-AND/OR-AND Gate


The MC10121 is a basic logic building block providing the simultaneous OR-AND/OR-AND-Invert function, useful in data control and digital multiplexing applications.

 $P_D = 100 \text{ mW typ/pkg (No Load)}$ $t_{pd} = 2.3 \text{ ns typ}$ t_r , $t_f = 2.5 \text{ ns typ (20\%-80\%)}$


LOGIC DIAGRAM



MC10121



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11. 3

3-47

| | | | | l | | • | Test Limits | 3 | | | ŀ |
|------------------------------|--------|----------------------------------|------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|------|
| | | | Pin Under | -30 |)°C | | +25°C | | +85 | 5°C | |
| Characteristic | | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Cur | rent | ΙE | 8 | | 29 | | 20 | 26 | | 29 | mAdc |
| Input Current | | linH | 7 9 10 | | 390 390 495 | | | 245 245 310 | | 245 245 310 | μAdc |
| | | l _{inL} | 7 9 10 | 0.5 0.5 0.5 | | 0.5 0.5 0.5 | | | 0.3 0.3 0.3 | | μAdc |
| Output Voltage L | ogic 1 | VOH | 3 2 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | 1 | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage L | ogic 0 | V _{OL} | 3 2 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltage L | ogic 1 | VOHA | 3 2 | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Voltage L | ogic 0 | VOLA | 3 2 | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Times (50 Ω | Load) | | | | | | | | | | ns |
| Propagation Delay | | t4+3- t4-3+ t4+2+ t4-2- | 3 3 2 2 | 1.4 1.4 1.4 1.4 | 3.6 3.6 3.6 3.6 | 1.4 1.4 1.4 1.4 | 2.3 2.3 2.3 2.3 | 3.4 3.4 3.4 3.4 | 1.4 1.4 1.4 1.4 | 3.5 3.5 3.5 3.5 | |
| Rise Time (20 to | 80%) | t3+ t2+ | 3 2 | 0.9 0.9 | 4.1 4.1 | 1.1 1.1 | 2.5 2.5 | 4.0 4.0 | 1.1 1.1 | 4.6 4.6 | |
| Fall Time (20 to | 80%) | t3- t2- | 3 2 | 0.9 0.9 | 4.1 4.1 | 1.1 1.1 | 2.5 2.5 | 4.0 4.0 | 1.1 1.1 | 4.6 4.6 | |



| | | | | | TEST VOI | TAGE VALU | JES (Volts) | | |
|-----------------------|--------------------|------------------------------------|------------------|--------------------------------------|--------------------|------------------|---------------------|-------------|----------------------------------|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | |
| | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED I | BELOW | <i>a</i> , |
| Characteris | stic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (VCC) Gnd |
| Power Supply Drain Cu | rrent | ΙE | 8 | | | | | 8 | 1, 16 |
| Input Current | | ¹ inH | 7 9 10 | 7 9 10 | | | | 8 8 8 | 1, 16 1, 16 1, 16 |
| | | linL | 7 9 10 | | 7 9 10 | | | 8 8 8 | 1, 16 1, 16 1, 16 |
| Output Voltage | Logic 1 | VOH | 3 2 | 4, 10, 13 | | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | VOL | 3 2 | 4, 10, 13 | | | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | Vона | 3 2 | 10, 13 | | 4 | 4 | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 3 2 | 10, 13 | | 4 | 4 | 8 8 | 1, 16 1, 16 |
| Switching Times | (50 Ω Load) | | | +1.11V | | Pulse In | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | | t4+3- t4-3+ t4+2+ t4-2- | 3 3 2 2 | 10, 13 10, 13 10, 13 10, 13 | | 4 4 4 4 | 3 3 2 2 | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₃₊ t ₂₊ | 3 2 | 10, 13 10, 13 | | 4 4 | 3 2 | 8 8 | 1, 16 1, 16 |
| Fall Time | (20 to 80%) | t3_ t2_ | 3 2 | 10, 13 10, 13 | | 4 4 | 3 2 | 8 8 | 1, 16 1, 16 |

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Triple 4-3-3-Input Bus Driver

The MC10123 consists of three NOR gates designed for bus driving applications on card or between cards. Output low logic levels are specified with V_{OL} = –2.1 Vdc so that the bus may be terminated to –2.0 Vdc. The gate output, when low, appears as a high impedance to the bus, because the output emitter–followers of the MC10123 are "turned–off." This eliminates discontinuities in the characteristic impedance of the bus.

The V_{OH} level is specified when driving a 25–ohm load terminated to -2.0 Vdc, the equivalent of a 50–ohm bus terminated at both ends. Although 25 ohms is the lowest characteristic impedance that can be driven by the MC10123, higher impedance values may be used with this part. A typical 50–ohm bus is shown in Figure 1.

 $P_D = 310 \text{ mW typ/pkg (No Load)}$ $t_{pd} = 3.0 \text{ ns typ}$ t_{f} , $t_f = 2.5 \text{ ns typ } (20\%-80\%)$

MC10123



L SUFFIX CERAMIC PACKAGE CASE 620-10



P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775--02

LOGIC DIAGRAM






FIGURE 1 — 50-OHM BUS DRIVER (TYPICAL APPLICATION)



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

| | | | | Test Limits | | | | | | | |
|-------------------|-------------|---|--------------|-------------|------------|------------|------------|------------|------------|------------|------|
| | | | Pin Under | -30 |)°C | | +25°C | | +85 | 5°C | |
| Characteri | stic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drai | n Current | ΙE | 8 | | 82 | | 71 | 75 | | 82 | mAdc |
| Input Current | | linH | 4 | | 350 | | | 220 | | 220 | μAdc |
| | | linL | 4 | | | 0.5 | | | | | μAdc |
| Output Voltage | Logic 1 | VOH | 3 | -1.060 | -0.890 | -0.960 | | -0.810 | -0.890 | -0.700 | Vdc |
| Output Voltage | Logic 0 | VOL | 3 | -2.100 | -2.030 | -2.100 | | -2.030 | -2.100 | -2.030 | Vdc |
| Threshold Voltage | Logic 1 | VOHA | 3 | -1.080 | | -0.980 | | | -0.910 | | Vdc |
| Threshold Voltage | Logic 0 | VOLA | 3 | | -2.100 | | | -2.100 | | -2.100 | Vdc |
| Switching Times | (50Ω Load) | | | | | | | | | | ns |
| Propagation Delay | | t ₄₊₃ _ t ₄₋₃₊ | 3 3 | 1.2 1.2 | 4.6 4.6 | 1.2 1.2 | 3.0 3.0 | 4.4 4.4 | 1.2 1.2 | 4.8 4.8 | |
| Rise Time | (20 to 80%) | t ₃₊ | 3 | 1.0 | 3.7 | 1.0 | 2.5 | 3.5 | 1.0 | 3.9 | |
| Fall Time | (20 to 80%) | t3_ | 3 | 1.0 | 3.7 | 1.0 | 2.5 | 3.5 | 1.0 | 3.9 | |

TEST VOLTAGE VALUES (Volts)

ELECTRICAL CHARACTERISTICS (continued)

| | | | | 1 | | | | | 1 |
|--------------------------|-------------|--|--------------------|--------------------------------|---------------------|------------|---------------------|--------|----------------|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE |] |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| ì | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | 1 |
| | | | Pin Under | TEST V | OLTAGE AP | PLIED TO P | INS LISTED I | BELOW |) (4) \ |
| Characteristi | Test | VIHmax | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (VCC) Gnd | | |
| Power Supply Drain Curre | ent | ΙE | 8 | 4,5,6,7,9 10,11,12 13,14 | | | | 8 | 1, 16 |
| Input Current | | linH | 4 | 4 | | | | 8 | 1, 16 |
| | | JinL | 4 | | . 4 | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | VOH | 3 | | | | | 8 | 1, 16 |
| Output Voltage | Logic 0 | V _{OL} | 3 | 4,5,6,7 9,12 | | | | 8 | 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 3 | | | | 4,5,6,7 | 8 | 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 3 | 9,12 | | 4,5,6,7 | | 8 | 1, 16 |
| Switching Times | (50Ω Load) | | | | | Pulse in | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | | t ₄₊₃₋ t ₄₋₃₊ | 3 3 | | | 4 4 | 3 3 | 8 8 | 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₃₊ | 3 | | | 4 | 3 | 8 | 1, 16 |
| Fall Time | (20 to 80%) | tg_ | 3 | | | 4 | 3 | 8 | 1, 16 |

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Quad TTL to MECL Translator


The MC10124 is a quad translator for interfacing data and control signals between a saturated logic section and the MECL section of digital systems. The MC10124 has TTL compatible inputs, and MECL complementary open-emitter outputs that allow use as an inverting/ non-inverting translator or as a differential line driver. When the common strobe input is at the low logic level, it forces all true outputs to a MECL low logic state and all inverting outputs to a MECL high logic state.

Power supply requirements are ground, +5.0 Volts, and -5.2 Volts. Propagation delay of the MC10124 is typically 3.5 ns. The dc levels are standard or Schottky TTL in, MECL 10.000 out.

An advantage of this device is that TTL level information can be transmitted differentially, via balanced twisted pair lines, to the MECL equipment, where the signal can be received by the MC10115 or MC10116 differential line receivers. The MC10124 is useful in computers, instrumentation, peripheral controllers, test equipment, and digital communications systems.

 $\begin{array}{l} P_D = 380 \text{ mW typ/pkg (No Load)} \\ t_{pd} = 3.5 \text{ ns typ (+ 1.5 Vdc in to 50\% out)} \\ t_{f}. t_f = 2.5 \text{ ns typ (20\%-80\%)} \end{array}$

LOGIC DIAGRAM



V_{CC} (+5.0Vdc) =

VFE (-5.2Vdc) =

PIN 9

PIN8

MC10124



L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.



© Motorola, Inc. 1996

3

| | | | | | | Test Limits | 3 | | | |
|--|--|----------------------------|---------------------------------|--|---------------------------------|--|--|---------------------------------|--|------|
| | | Pin Under | -30 | o∘c | | +25°C | | +8 | 5°C | |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Negative Power Supply Drain Current | ΙE | 8 | | 72 | | | 66 | | 72 | mAdc |
| Positive Power Supply Drain | Іссн | 9 | | 16 | | | 16 | | 18 | mAdc |
| Current | ICCL | 9 | | 25 | | | 25 | | 25 | mAdc |
| Reverse Current | ^I R | 6 7 | | 200 50 | | | 200 50 | | 200 50 | μAdc |
| Forward Current | ΙF | 6 7 | | -12.8 -3.2 | | | -12.8 -3.2 | | -12.8 -3.2 | mAdc |
| Input Breakdown Voltage | BV _{in} | 6 7 | 5.5 5.5 | | 5.5 5.5 | | | 5.5 5.5 | | Vdc |
| Clamp Input Voltage | VI | 6 7 | | -1.5 -1.5 | | | -1.5 -1.5 | | -1.5 -1.5 | Vdc |
| High Output Voltage | VOH | 1 3 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Low Output Voltage | VOL | 1 3 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| High Threshold Voltage | VOHA | 1 3 | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Low Threshold Voltage | VOLA | 1 3 | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Times (50Ω Load) | | | | | | | | | | ns |
| Propagation Delay (+3.5Vdc to 50%) ¹ | t6+1+ t6-1- t7+1+ t7-1- t7+3- t7-3+ | 1 1 1 1 3 3 | 1.5 1.0 1.5 1.0 1.5 | 6.8 6.0 6.8 6.0 6.8 6.0 | 1.0 1.0 1.0 1.0 1.0 | 3.5 3.5 3.5 3.5 3.5 3.5 | 6.0 6.0 6.0 6.0 6.0 6.0 | 1.0 1.5 1.0 1.5 1.0 | 6.0 6.8 6.0 6.8 6.0 6.8 | |
| Rise Time (20 to 80%) | t ₁₊ | 1 | 1.0 | 4.2 | 1.1 | 2.5 | 3.9 | 1.1 | 4.3 | |
| Fall Time (20 to 80%) | t ₁ | 1 | 1.0 | 4.2 | 1.1 | 2.5 | 3.9 | 1.1 | 4.3 | |

^{1.} See switching time test circuit. Propagation delay for this circuit is specified from +1.5Vdc in to the 50% point on the output waveform. The +3.5Vdc is shown here because all logic and supply levels are shifted 2 volts positive.

| | | | | TEST VOL | TAGE VALU | ES (Volts) | | |
|---|--|----------------------------|----------------------------|----------------------------|----------------------------|--------------------|----------------|----------------------------|
| | @ Test Te | mperature | VIH | V _{ILmax} | VIHA' | V _{ILA} , | VF | |
| | | -30°C | +4.0 | +0.40 | +2.00 | +1.10 | +0.40 | 1 |
| | | +25°C | +4.0 | +0.40 | +1.80 | +1.10 | +0.40 | 1 |
| | | +85°C | +4.0 | +0.40 | +1.80 | +0.90 | +0.40 | 1 |
| | | Pin | TEST VO | OLTAGE API | PLIED TO PII | NS LISTED | BELOW |] |
| Characteristic | Symbol | Under Test | VIH | V _{ILmax} | V _{IHA} , | V _{ILA} , | ٧ _F | Gnd |
| Negative Power Supply Drain Current | lΕ | 8 | | | | | | 16 |
| Positive Power Supply Drain | ¹ссн | 9 | 5,6,7,10,11 | | | | | 16 |
| Current | ICCL | 9 | | | | | | 5,6,7,10,11,16 |
| Reverse Current | lR | 6 7 | | | | | 5,7,10,11 6 | 16 16 |
| Forward Current | lF | 6 7 | 5,7,10,11 6 | | | | 6 7 | 16 16 |
| Input Breakdown Voltage | BVin | 6 7 | | | | | | 5,7,10,11,16 6,16 |
| Clamp Input Voltage | VI | 6 7 | , | | | | | 16 16 |
| High Output Voltage | VOH | 1 3 | 6,7 | 6,7 | | | | 16 16 |
| Low Output Voltage | VOL | 1 3 | 6,7 | 6,7 | | | | 16 16 |
| High Threshold Voltage | VOHA | 1 3 | 6 6 | | 7 | 7 | | 16 16 |
| Low Threshold Voltage | VOLA | 1 3 | 6 6 | | 7 | 7 | | 16 16 |
| Switching Times (50Ω Load) | | | +6.0 V | Pulse In | Pulse Out | | | +2.0 V |
| Propagation Delay (+3.5Vdc to 50%) ¹ | t6+1+ t6-1- t7+1+ t7-1- t7+3- t7-3+ | 1 1 1 1 3 3 | 7 7 6 6 6 6 | 6 6 7 7 7 7 | 1 1 1 1 3 3 | | | 16 16 16 16 16 |
| Rise Time (20 to 80%) | 1 | 1 | 6 | 7 | 1 | | | 16 |
| Fall Time (20 to 80%) | t ₁ | 1 | 6 | 7 | 1 | | | 16 |


See switching time test circuit. Propagation delay for this circuit is specified from +1.5Vdc in to the 50% point on the output waveform. The +3.5Vdc is shown here because all logic and supply levels are shifted 2 volts positive.

| | | | TEST VOI | TAGE VALU | JES (Volts) | (m | ıA) | |
|---|--|-----------------------|----------------|------------------|-----------------------|-----------|-----------------|----------------------------|
| | @ Test Te | mperature | v _R | Vcc | VEE | lį | l _{in} | |
| | | -30°C | +2.40 | +5.00 | -5.2 | -10 | +1.0 | } |
| | | +25°C | +2.40 | +5.00 | -5.2 | -10 | +1.0 | |
| | | +85°C | +2.40 | +5.00 | -5.2 | -10 | +1.0 |] |
| | | Pin | TEST V | OLTAGE AP | PLIED TO PI | NS LISTED | BELOW | |
| Characteristic | Symbol | Under Test | ٧R | vcc | VEE | lj | l _{in} | Gnd |
| Negative Power Supply Drain Current | ΙΕ | 8 | | 9 | 8 | | | 16 |
| Positive Power Supply Drain | Іссн | 9 | | 9 | 8 | | | 16 |
| Current | ICCL | 9 | | 9 | 8 | | | 5,6,7,10,11,16 |
| Reverse Current | IR | 6 7 | 6 7 | 9 9 | 8 8 | | | 16 16 |
| Forward Current | ſΕ | 6 7 | | 9 9 | 8 8 | | | 16 16 |
| Input Breakdown Voltage | BVin | 6 7 | | 9 9 | 8 8 | | 6 7 | 5,7,10,11,16 6,16 |
| Clamp Input Voltage | Vį | 6 7 | | 9 9 | 8 8 | 6 7 | | 16 16 |
| High Output Voltage | VOH | 1 3 | | 9 9 | 8 8 | | | 16 16 |
| Low Output Voltage | V _{OL} | 1 3 | | 9 9 | 8 8 | | | 16 16 |
| High Threshold Voltage | VOHA | 1 3 | | 9 9 | 8 8 | | | 16 16 |
| Low Threshold Voltage | VOLA | 1 3 | | 9 9 | 8 8 | | | 16 16 |
| Switching Times (50Ω Load) | | | | +7.0 V | -3.2 V | | | +2.0 V |
| Propagation Delay (+3.5Vdc to 50%) ¹ | t6+1+ t6-1- t7+1+ t7-1- t7+3- t7-3+ | 1 1 1 3 3 | | 9 9 9 9 | 8 8 8 8 8 | | | 16 16 16 16 16 |
| Rise Time (20 to 80%) Fall Time (20 to 80%) | t ₁₊ t ₁₋ | 1 1 | | 9 9 | 8 8 | | | 16 16 |

^{1.} See switching time test circuit. Propagation delay for this circuit is specified from +1.5Vdc in to the 50% point on the output waveform. The +3.5Vdc is shown here because all logic and supply levels are shifted 2 volts positive.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

SWITCHING TIME TEST CIRCUIT



3

NOTE: All power supply and logic levels are shown shifted 2 volts positive.

Quad MECL to TTL Translator

The MC10125 is a quad translator for interfacing data and control signals between the MECL section and saturated logic sections of digital systems. The MC10125 incorporates differential inputs and Schottky TTL "totem pole" outputs. Differential inputs allow for use as an inverting/non-inverting translator or as a differential line receiver. The VBB reference voltage is available on pin 1 for use in single-ended input biasing. The outputs of the MC10125 go to a low logic level whenever the inputs are left floating.

Power supply requirements are ground, +5.0 Volts and -5.2 Volts. Propagation delay of the MC10125 is typically 4.5 ns. The MC10125 has fanout of 10 TTL loads. The dc levels are MECL 10,000 in and Schottky TTL, or TTL out. This device has an input common mode noise rejection of \pm 1.0 Volt.

An advantage of this device is that MECL level information can be received, via balanced twisted pair lines, in the TTL equipment. This isolates the MECL logic from the noisy TTL environment. This device is useful in computers, instrumentation, peripheral controllers, test equipment and digital communications systems.

> PD = 380 mW typ/pkg (No Load) $t_{pd} = 4.5 \text{ ns typ } (50\% \text{ to} + 1.5 \text{ Vdc out})$ t_r , $t_f = 2.5$ ns typ (1.0 V to 2.0 V)

LOGIC DIAGRAM V_{BB} **PIN 16** VCC (+5.0Vdc) = PIN 9

*VBB to be used to supply bias to the MC10125 only and bypassed (when used) with 0.01 μF to 0.1 μF capacitor to ground (0 V). V_{BB} can source < 1.0 mA. When the input pin with the bubble goes positive, the output goes negative.

3-57

PIN 8

VEE (-5.2Vdc) =


MC10125



P SUFFIX PLASTIC PACKAGE

FN SUFFIX PLCC CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

REV 5

| | | | | | 1 | Test Limits | ; | | | |
|--|--|------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|------|
| | | Pin Under | -30 | 0°C | | +25°C | | +8 | 5°C | } |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Negative Power Supply Drain Current | ΙE | 8 | | -44 | | | -40 | | -44 | mAdc |
| Positive Power Supply Drain | Іссн | 9 | | 52 | | | 52 | | 52 | mAdc |
| Current | ICCL | 9 | | 39 | | | 39 | | 39 | mAdc |
| Input Current | linH ¹ | 2 | | 180 | | | 115 | | 115 | μAdc |
| Input Leakage Current | Ісво | 2 | | 1.5 | | | 1.0 | | 1.0 | μAdc |
| High Output Voltage | Vон | 4 | 2.5 | } | 2.5 | | } | 2.5 | | Vdc |
| Low Output Voltage | VOL | 4 | | 0.5 | | | 0.5 | | 0.5 | Vdc |
| High Threshold Voltage | VOHA | 4 | 2.5 | | 2.5 | | | 2.5 | | Vdc |
| Low Threshold Voltage | VOLA | 4 | | 0.5 | | | 0.5 | | 0.5 | Vdc |
| Indeterminate Input | V _{OLS1} | 4 | | 0.5 | | | 0.5 | | 0.5 | Vdc |
| Protection Tests | V _{OLS2} | 4 | | 0.5 | | | 0.5 | | 0.5 | Vdc |
| Short Circuit Current | los | 4 | 40 | 100 | 40 | | 100 | 40 | 100 | mAdc |
| Reference Voltage | V _{BB} | 1 | -1.420 | -1.280 | -1.350 | | -1.230 | -1.295 | -1.150 | Vdc |
| Common Mode Rejection Tests | Voн | 4 4 | 2.5 2.5 | | 2.5 2.5 | | | 2.5 2.5 | | Vdc |
| | VOL | 4 4 | | 0.5 0.5 | | | 0.5 0.5 | | 0.5 0.5 | Vdc |
| Switching Times (50Ω Load) | | | | | | | | | | ns |
| Propagation Delay (50% to +1.5Vdc) | t ₆₊₅₋ t ₆₋₅₊ t ₂₊₄₋ t ₂₋₄₊ | 5 5 4 4 | 1.0 1.0 1.0 1.0 | 6.0 6.0 6.0 6.0 | 1.0 1.0 1.0 1.0 | 4.5 4.5 4.5 4.5 | 6.0 6.0 6.0 6.0 | 1.0 1.0 1.0 1.0 | 6.0 6.0 6.0 6.0 | |
| Rise Time (+1.0V to 2.0V) | t ₄₊ | 4 | | 3.3 | | | 3.3 | | 3.3 | |
| Fall Time (+1.0V to 2.0V) | t4_ | 4 | <u> </u> | 3.3 | | | 3.3 | <u> </u> | 3.3 | L |

Individually test each output, apply V_{IHmax} to pin under test.

| | | | | TEST V | OLTAGE V | ALUES (Volt | s) | | | |
|--|--|------------------|--------------------|--------------------|----------------------------|---------------------|---------|--------|----------------------|---------------------|
| @ | Test Temp | erature | VIHmax | V _{ILmin} | VIHAmin | VILAmax | VIHH | VILH | | |
| | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | +0.110 | -0.890 | | |
| | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | +0.190 | -0.850 | | |
| | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | +0.300 | -0.825 | | |
| | | Pin | TEST | VOLTAGE A | APPLIED TO | PINS LIST | ED BELC | w | | |
| Characteristic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VIHH | VILH | Gnd | Output Condition |
| Negative Power Supply Drain Current | ľΕ | 8 | | | | | | | 16 | |
| Positive Power Supply | Іссн | 9 | 2,6,10,14 | | | | | | 16 | |
| Drain Current | ICCL | 9 | | 2,6,10,14 | | | | | 16 | |
| Input Current | l _{inH} 1 | 2 | 2,6,10,14 | | | | | | 16 | |
| Input Leakage Current | ICBO | 2 | | | | | | | 16 | |
| High Output Voltage | Voн | 4 | | 2,6,10,14 | | | | | 16 | -2.0mA |
| Low Output Voltage | VOL | 4 | 2,6,10,14 | | | | | | 16 | 20mA |
| High Threshold Voltage | VOHA | 4 | | 6,10,14 | | 2 | l | | 16 | -2.0mA |
| Low Threshold Voltage | VOLA | 4 | 6,10,14 | | 2 | | | | 16 | 20mA |
| Indeterminate Input | V _{OLS1} | 4 | | | | | | | 16 | 20mA |
| Protection Tests | V _{OLS2} | 4 | | | | | | | 16 | 20mA |
| Short Circuit Current | los | 4 | | 2,6,10,14 | | | | | 4, 16 | |
| Reference Voltage | V _{BB} | 1 | | 2,6,10,14 | | | | | | |
| Common Mode Rejection Tests | Vон | 4 4 | | | | | 3 | 2 | 16 16 | –2.0mA –2.0mA |
| | VOL | 4 4 | | | | | 2 | 3 | 16 16 | 20mA 20mA |
| Switching Times (50 Ω Load) | | | Pulse in | Pulse Out | CL (pF) | | | | | |
| Propagation Delay (50% to +1.5Vdc) | t ₆₊₅₋ t ₆₋₅₊ t ₂₊₄₋ t ₂₋₄₊ | 5 5 4 4 | 6 6 2 2 | 5 5 4 4 | 25 25 25 25 25 | | | | 16 16 16 16 | |
| Rise Time (+1.0V to 2.0V) | t ₄₊ | 4 | 2 | 4 | 25 | { | | | 16 | |
| Fall Time (+1.0V to 2.0V) | t4_ | 4 | 2 | 4 | 25 | { | | | 16 | |


^{1.} Individually test each output, apply $V_{\mbox{\scriptsize IHmax}}$ to pin under test.

| | | | TEST | VOLTAGE VA | LUES (Volts |) | | | |
|---|----------------------------------|------------------|--------|------------|--|------------------|---------------------------|----------------------|---------------------|
| (| Test Temp | erature | VIHH | VILH | V _{BB} | Vcc | VEE | | |
| | | -30°C | -1.890 | -2.890 | From | +5.0 | -5.2 | 1 | |
| | | +25°C | -1.810 | -2.850 | Pin | +5.0 | -5.2 | } | |
| | | +85°C | -1.700 | -2.825 | 1 | +5.0 | -5.2 | | |
| | | Pin Under | TEST | VOLTAG | E APPLIED TO | PINS LISTE | D BELOW | | |
| Characteristic | Symbol | Test | VIHH | VILH | V _{BB} | Vcc | VEE | Gnd | Output Condition |
| Negative Power Supply Drain Current | ΙE | 8 | | | 3,7,11,15 | 9 | 8 | 16 | |
| Positive Power Supply | Іссн | 9 | | | 3,7,11,15 | 9 | 8 | 16 | |
| Drain Current | ICCL | 9 | | | 3,7,11,15 | 9 | 8 | 16 | |
| Input Current | I _{inH} 1 | 2 | | | 3,7,11,15 | 9 | 8 | 16 | |
| Input Leakage Current | ^I CBO | 2 | | | 3,7,11,15 | 9 | 2,6,8,10,14 | 16 | |
| High Output Voltage | VOH | 4 | | | 3,7,11,15 | 9 | 8 | 16 | -2.0mA |
| Low Output Voltage | V _{OL} | 4 | | | 3,7,11,15 | 9 | 8 | 16 | 20mA |
| High Threshold Voltage | VOHA | 4 | | | 3,7,11,15 | 9 | 8 | 16 | -2.0mA |
| Low Threshold Voltage | VOLA | 4 | | | 3,7,11,15 | 9 | 8 | 16 | 20mA |
| Indeterminate Input Protection Tests | V _{OLS1} | 4 | | | | 9 | 2,3,6,7,8, 10,11,14,15 | 16 | 20mA |
| | V _{OLS2} | 4 | | | | 9 | 8 | 16 | 20mA |
| Short Circuit Current | los | 4 | | | 3,7,11,15 | 9 | 8 | 4, 16 | |
| Reference Voltage | V _{BB} | 1 | | | 3,7,11,15 | | | | |
| Common Mode Rejection Tests | VOH | 4 | 3 | 2 | | 9 9 | 8 8 | 16 16 | −2.0mA −2.0mA |
| | VOL | 4 | 2 | 3 | | 9 9 | 8 8 | 16 16 | 20mA 20mA |
| Switching Times (50Ω Load) | | | | | | | | | |
| Propagation Delay (50% to +1.5Vdc) | t6+5- t6-5+ t2+4- t2-4+ | 5 5 4 4 | | | 3,7,11,15 3,7,11,15 3,7,11,15 3,7,11,15 | 9 9 9 9 | 8 8 8 8 | 16 16 16 16 | |
| Rise Time (+1.0V to 2.0V) | t ₄₊ | 4 | | , | 3,7,11,15 | 9 | 8 | 16 | |
| Fall Time (+1.0V to 2.0V) | t4 | 4 | | | 3,7,11,15 | 9 | 8 | 16 | |

^{1.} Individually test each output, apply VIHmax to pin under test.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

SWITCHING TIME TEST CIRCUIT



Quad Bus Receiver

The MC10129 data inputs are compatible with, and accept TTL logic levels as well as levels compatible with IBM-type buses. The clock, strobe, and reset inputs accept MECL 10.000 logic levels.


The data inputs accept the bus levels, and storage elements are provided to yield temporary latch storage of the information after receiving it from the bus. The outputs can be strobed to allow accurate synchronization of signals and/or connection to MECL 10,000 level buses. When the clock is low, and the reset input is disabled, the outputs will follow the D inputs. The latches will store the data on the rising edge of the clock. The outputs are enabled when the strobe input is high. Unused D inputs must be tied to VCC or Gnd. The clock, strobe, and reset inputs each have 50 k ohm pulldown resistors to VEE. They may be left floating, if not used.

The MC10129 will operate in either of two modes. The first mode is obtained by tying the hysteresis control input to VEE. In this mode, the input threshold points of the D inputs are fixed. The second mode is obtained by tying the hysteresis control input to ground. In this mode, input hysteresis is achieved as shown in the test table. This hysteresis is desirable where extra noise margin is required on the D inputs. The outer input pins are unaffected by the mode of operation used.


The MC10129 is especially useful in interface applications for central processors, mini-computers, and peripheral equipment.

 P_D = 750 mW typ/pkg (No Load) t_{pd} = 10 ns typ V_{CC} Max = 7.0 Vdc


LOGIC DIAGRAM



MC10129



PIN ASSIGNMENT



TRUTH TABLE

| D | С | STROBE | RESET | Q _{n + 1} |
|---|---|--------|-------|--------------------|
| X | Х | L | Х | L |
| X | Н | Х | Н | L |
| L | L | Н | Х | L |
| X | Н | Н | L | Qn |
| H | L | Н | Х | Н |

| | | | l | | | | Test Limits | | | | |
|--------------------------------------|--------------|--|--|--|--|--|-------------|--|--|--|------|
| | | ļ | Pin Under | -30 | 0°C | | +25°C | | +8 | 5°C | |
| Characterist | ic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Negative Power Supply Current | Drain | ΙE | 8 8 | | 167 189 | | | 152 172 | | 167 189 | mAdc |
| Positive Power Supply D | rain Current | lcc | 9 | | 8.0 | | | 8.0 | | 8.0 | mAdc |
| Input Current | | linH | 4 6 7 10 11 12 13 | | 150 150 150 720 390 390 150 | | | 95 95 95 450 245 245 95 | | 95 95 95 450 245 245 95 | μAdc |
| | | I _{CBO} (1.) | 4 6 7 13 | | 1.5 1.5 1.5 | -1.0 | | -1.0 -1.0 -1.0 | | 1.0 1.0 1.0 | μAdc |
| | | l _{inL} | 10 11 12 | 0.5 0.5 0.5 | | 0.5 0.5 0.5 | | | 0.3 0.3 0.3 | | μAdc |
| Output Voltage | Logic 1 | VOH | 2 3 2 3 | -1.060 -1.060 -1.060 -1.060 | -0.890 -0.890 -0.890 -0.890 | -0.960 -0.960 -0.960 -0.960 | | -0.810 -0.810 -0.810 -0.810 | -0.890 -0.890 -0.890 -0.890 | -0.700 -0.700 -0.700 -0.700 | Vdc |
| Output Voltage | Logic 0 | VOL | 2 3 2 3 | -1.890 -1.890 -1.890 -1.890 | -1.675 -1.675 -1.675 -1.675 | -1.850 -1.850 -1.850 -1.850 | | -1.650 -1.650 -1.650 -1.650 | -1.825 -1.825 -1.825 -1.825 | -1.615 -1.615 -1.615 -1.615 | Vdc |
| Threshold Voltage | Logic 1 | VOHA | 2 (2.) 2 2 2 2 (3.) 2 (4.) | -1.080 -1.080 -1.080 -1.080 -1.080 -1.080 | | -0.980 -0.980 -0.980 -0.980 -0.980 -0.980 | | | -0.910 -0.910 -0.910 -0.910 -0.910 -0.910 | | Vdc |
| Threshold Voltage | Logic 0 | VOLA | 2 (2.) 2 (2.) 2 (2.) 2 (3.) 2 (4.) | | -1.655 -1.655 -1.655 -1.655 -1.655 -1.655 | | | -1.630 -1.630 -1.630 -1.630 -1.630 -1.630 | | -1.595 -1.595 -1.595 -1.595 -1.595 -1.595 | Vdc |
| Switching Times Propagation Delay | | | | | | | | | | | ns |
| Data Input | | t7+14+ t7-14- | 14 14 | 3.7 3.7 | 15 15 | 3.7 3.7 | 10 10 | 15 15 | 3.7 3.7 | 30 40 | |
| Clock Input | | t11-14+ t11-14- | 14 14 | 2.7 2.7 | 11 11 | 2.7 2.7 | 5.0 5.0 | 9.0 9.0 | 2.7 2.7 | 11 11 | |
| Strobe Input | | [†] 12+14+ [†] 12–14– | 14 14 | 1.6 1.6 | 8.0 8.0 | 1.6 1.6 | 4.0 4.0 | 7.0 7.0 | 1.6 1.6 | 8.0 8.0 | |
| Reset Input | | t ₁₀₊₁₄ | 14 | 2.0 | 8.0 | 2.0 | 5.0 | 6.5 | 2.0 | 8.0 | |
| Hysteresis Mode | | ^t 7+14+ ^t 7–14– | 14 14 | 6.6 3.7 | 30 17 | 6.7 3.7 | 18 10 | 25 15 | 6.6 3.7 | 30 40 | |
| Setup Time | | t _{setup} | 14 | 30 | | 2.7 | 15 | | 30 | | |
| Hold Time Rise Time | | t _{hold} | 14 | 0 | 5.0 | -2.0 | 15 2.0 | 4.0 | -2.0 | | |
| Fall Time | | t+ t– | 14 14 | 1.5 1.5 | 5.0 5.0 | 1.5 1.5 | 2.0 | 4.3 4.3 | 1.5 1.5 | 5.0 5.0 | |
| I All IIIIE | | ι- | 14 | 1,5 | 5.0 | 1.5 | 2.0 | 4.3 | 1.5 | 3.0 | |

- Pin 5 to V_{EE}, V_{IL} to Data input one at a time.

 Output latched to logic high state prior to test. V_{IHA}, V_{ILA} are standard logic 1 and logic 0 MTTL threshold voltages. V_{IHA}, V_{ILA}, V_{IHA} and V_{ILA} are logic 1 and logic 0 threshold voltages in the hysteresis mode as shown in Figure 1 on page 3–63.
- Input level on data input taken from +0.4V up to voltage level given. Input level on data input taken from +4.0V down to voltage level given.
- 5. Operation and limits shown also apply for $V_{CC} = +6.0V$.




Figure 1. Hysteresis Mode Threshold Voltage

| | | | | | TES | T VOLTAGE | VALUES (\ | /olts) | | | |
|--|--|---|--|----------------------------------|---------------------|---------------------|------------------|-------------------|-------------------|------------------|--|
| | | | ME | CL 10,000 I | NPUT LEVE | LS | | TTL INPUT | LEVELS (6.) | | |
| | @ Test T | emperature | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VIH | V _{IL} | V _{IHA′} | V _{ILA} | |
| | | −30°C | -0.890 | -1.890 | -1.155 | -1.500 | 3.000 | 0.400 | 2.000 | 0.800 | |
| | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | 3.000 | 0.400 | 2.000 | 0.800 | |
| | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | 3.000 | 0.400 | 2.000 | 0.800 | |
| | | Pin Under | | TE | ST VOLTAG | E APPLIED | TO PINS LI | STED BELC | w | | |
| Characteristic | Symbol | Test | V _{IHmax} | V _{ILmin} | V _{iHAmin} | V _{ILAmax} | VIH | VIL | V _{IHA} | V _{ILA} | Gnd |
| Negative Power Supply Drain Current | ſΕ | 8 8 | 11 11 | 12 12 | | | | | | | 1,5,16 1,16 |
| Positive Power Supply Drain Current | lcc | 9 | | | | | | 4,6,7,13 | | | 1,16 |
| Input Current | ^l inH | 4 6 7 10 11 12 13 | 10,11 11 12 | | | | 4 6 7 | , | | | 1,16 1,16 1,16 1,16 1,16 1,16 1,16 |
| | I _{CBO} (1.) | 4 6 7 13 | | | | | | 4 6 7 13 | | | 1,16 1,16 1,16 1,16 |
| | linL | 10 11 12 | | 10 11 12 | | | | | | | 1,16 1,16 1,16 |
| Output Voltage Logic 1 | VOH | 2 3 2 3 | 12 12 12 12 | 10,11 10,11 10,11 10,11 | | | 4 6 4 6 | | | | 1,16 1,16 1,5,16 1,5,16 |
| Output Voltage Logic 0 | V _{OL} | 2 3 2 3 | 12 12 12 12 | 10,11 10,11 10,11 10,11 | | | | 4 6 4 6 | | | 1,16 1,16 1,5,16 1,5,16 |
| Threshold Voltage Logic 1 | V _{OHA} | 2 (2.) 2 2 2 2 (3.) 2 (4.) | 11,12 10,12 12 12 12 12 | 10,11 10,11 10,11 10,11 | 12 | 10 11 | 4 4 4 | | 4 | | 1,16 1,16 1,16 1,16 1,5,16 1,5,16 |
| Threshold Voltage Logic 0 | VOLA | 2 (2.) 2 (2.) 2 (3.) 2 (4.) | 11,12 10,12 12 12 12 12 | 10,11 10,11 10,11 10,11 | 10 11 | 12 | 4 4 4 | | | 4 | 1,16 1,16 1,16 1,16 1,5,16 1,5,16 |
| Switching Times Propagation Delay | | | +1.11V | +0.31V | Pulse in | Pulse Out | +5.0V | +2.40V | Fig | ure | +2.0V |
| Data Input | ^t 7+14+ ^t 7–14– | 14 14 | 12 12 | 10,11 10,11 | 7 7 | 14 14 | | | Figu | ire 3 ire 3 | 1,16 1,16 |
| Clock Input | t11-14+ | 14 | 12 | 10 | 7,11 | 14 | | | Figu | ire 6 | 1,16 |
| Strobe Input | t ₁₁₋₁₄₋ t ₁₂₊₁₄₊ | 14 14 | 12 | 10 10,11 | 7,11 12 | 14 14 | 7 7 | 1 | Figu | ıre 6 ıre 4 | 1,16 1,16 |
| | t12-14- | 14 | 1 | 10,11 | 12 | 14 | 1 | _ | Figu | ıre 4 | 1,16 |
| Reset Input Hysteresis Mode | t ₁₀₊₁₄ - | 14 14 | 12 12 | 10,11 | 10,11 7 | 14 | 7 | 7 | | ıre 5 ıre 3 | 1,16 1,5,16 |
| • | ¹ 7-14- | 14 | 12 | 10,11 | 7 | 14 | } | 1 | Fiği | ire 3 | 1,5,16 |
| Setup Time | tsetup | 14 | 12 | 10 | 7,11 | 14 | } | 1 | | ire 7 | 1,16 |
| Hold Time Rise Time | ^t hold t+ | 14 14 | 12 12 | 10 10,11 | 7,11 | 14 14 | 1 | | | ıre 7 ıre 3 | 1,16 |
| Fall Time | t- | 14 | 12 | 10,11 | 7 | 14 | 1 | | | ıre 3 | 1,16 |

<sup>Pin 5 to V_{EE}, V_{IL} to Data input one at a time.

Upon 5 to V_{EE}, V_{IL} to Data input one at a time.

Upon 5 to V_{EE}, V_{IL} to Data input one at a time.

Upon 5 to V_{EE}, V_{IL} to Data input one at a time.

Upon 5 to V_{EE}, V_{IL} to Data input one at a time.

Upon 5 to V_{EE}, V_{IL} to Data input one at a time.

Upon 6 to threshold voltages in the hysteresis mode as shown in Figure 1 on page 3–63.

Ipon 1 tevel on data input taken from 4.0 V upon 5 V upon 4.0 V upon 4.0 V upon 5 V upon 4.0 V upon 6 V upon</sup>

| ELECTRICAL CHAR | | | | | | TEST | VOLTAGI | E VALUES | S (Volts) | | | | · · · · · · |
|--|---|--|------------------|---|--------------------|--------------------|--------------------|--------------------|--------------------|-------|-----------------------|--------------------------------------|--|
| | | | IB | M INPUT | LEVELS (| | | | SIS MODI | E | | | |
| | @ Test T | emperature | VIH | V _{IL} | V _{IHA} ′ | V _{ILA} ' | V _{IHA} " | VILA" | V _{IHA} " | VILA" | V _{CC} (5.) | VEE | |
| | | −30°C | 3.11 | 0.150 | | | 2.90 | 2.00 | 2.20 | 1.30 | +5.0 | -5.2 | |
| | | +25°C | 3.11 | 0.150 | 1.700 | 0.70 | 2.60 | 1.70 | 1.90 | 1.00 | +5.0 | -5.2 | |
| | | +85°C | 3.11 | 3.11 0.150 2.30 1.40 1.60 0.70 +5.0 -5.2 TEST VOLTAGE APPLIED TO PINS LISTED BELOW | | | | | | | -5.2 | | |
| , | | Pin Under | | | TEST V | OLTAGE | APPLIE | TO PINS | LISTED | BELOW | | | |
| Characteristic | Symbol | Test | VIH | V _{IL} | V _{IHA} ′ | V _{ILA} ′ | V _{IHA} " | V _{ILA} " | V _{IHA} " | VILA" | V _{CC} (5.) | VEE | Gnd |
| Negative Power Supply Drain Current | ΙE | 8 8 | | | | | | | | | 9 9 | 8 5,8 | 1,5,16 1,16 |
| Positive Power Supply Drain Current | lcc | 9 | | 4,6, 7,13 | | | | | | | 9 9 | 5,8 5,8 | 1,16 1,16 |
| Input Current | ¹ inH | 4 6 7 10 11 12 13 | 4 6 7 | | | | | | | | 999999 | 8888888 | 1,16 1,16 1,16 1,16 1,16 1,16 |
| | I _{CBO} (1.) | 4 6 7 13 | | 4 6 7 13 | | | | | | | 9 9 9 9 | 8 8 8 | 1,16 1,16 1,16 1,16 |
| | linL | 10 11 12 | | | | | | | | | 9 9 9 | 8 8 8 | 1,16 1,16 1,16 |
| Output Voltage Logic 1 | VOH | 2 3 2 3 | 4 6 4 6 | | | | | | | | 9 9 9 | 5,8 5,8 8 8 | 1,16 1,16 1,5,16 1,5,16 |
| Output Voltage Logic 0 | VOL | 2 3 2 3 | | 4 6 4 6 | | | | | | | 9 9 9 | 5,8 5,8 8 8 | 1,16 1,16 1,5,16 1,5,16 |
| Threshold Voltage Logic 1 | VOHA | 2 (2.) 2 2 2 2 (3.) 2 (4.) | 4 4 4 | | 4 | | 4 | | 4 | | 9 9 9 9 9 | 5,8 5,8 5,8 5,8 8 8 | 1,16 1,16 1,16 1,16 1,5,16 1,5,16 |
| Threshold Voltage Logic 0 | Vola | 2 (2.) 2 (2.) 2 (2.) 2 (3.) 2 (4.) | 4 4 4 | | | 4 | | 4 | | 4 | 9 9 9 9 9 | 5,8 5,8 5,8 5,8 5,8 8 | 1,16 1,16 1,16 1,16 1,5,16 1,5,16 |
| Switching Times Propagation Delay | | | +5.0V | +2.40V | Fig | ure | | | | | +7.0V | -3.2V | +2.0V |
| Data Input | t7+14+ | 14 14 | | | Figu | ire 3 ire 3 | | } | | | 9 | 5,8 5,8 | 1,16 1,16 |
| Clock Input | ^t 7–14– ^t 11–14+ | 14 | } | | Figu | ire 6 | | | | | 9 | 5,8 | 1,16 |
| Strobe Input | t ₁₁ -14- t ₁₂₊₁₄₊ | 14 14 | 7 | | Figu | ire 6 ire 4 | 1 | } | | | 9 | 5,8 5,8 | 1,16 1,16 |
| Reset Input | ^t 12-14- | 14 14 | 7 | | | ire 4 ire 5 | | | | | 9 | 5,8 5,8 | 1,16 |
| Hysteresis Mode | t ₁₀₊₁₄ - t ₇₊₁₄₊ | 14 | ′ | | Figu | ire 3 | 1 | 1 | | | 9 | 8 | 1,16 1,5,16 |
| - | ^t 7-14- | 14 14 | | | Figu | ire 3 | } | 1 | 1 | 1 | 9 | 8 | 1,5,16 |
| Setup Time Hold Time | ^t setup ^t hold | 14 | | | | ire 7 ire 7 | } | | 1 | | 9 | 5,8 5,8 | 1,16 1,16 |
| Rise Time | t+ | 14 | | | | ire 3 | | } | | | 9 | 5,8 | 1,16 |
| Fall Time | t– | 14 | L | | Figu | re 3 | | l | L | | 9 | 5,8 | 1,16 |

Pin 5 to V_{EE}, V_{IL} to Data input one at a time.
 Output latched to logic high state prior to test. V_{IHA}', V_{ILA}' are standard logic 1 and logic 0 MTTL threshold voltages. V_{IHA}'', V_{ILA}'' and V_{ILA}'' are logic 1 and logic 0 threshold voltages in the hysteresis mode as shown in Figure 1 on page 3–63.

 Input level on data input taken from +4.0V down to voltage level given.
 Input level on data input taken from +4.0V down to voltage level given.
 Operation and limits shown also apply for V_{CC} = +6.0V.
 6. When testing, choose either TTL or IBM input levels.

Figure 2. SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C

NOTE: All power supplies and logic levels are shifted 2 volts positive.

3

Figure 3 – DATA to OUTPUT (Clock and Reset are low, Strobe is high)




Figure 4 – STROBE to OUTPUT (Data is high, Clock and Reset are low)





Figure 6 – CLOCK to OUTPUT (Reset is low, Strobe is high)

Figure 5 – RESET to OUTPUT (Data and Strobe are high)







Figure 7 - TSET UP AND THOLD WAVEFORMS



Dual Type D Master-Slave Flip-Flop

The MC10131 is a dual master–slave type D flip–flop. Asynchronous Set (S) and Reset (R) override Clock (C_C) and $\overline{\text{Clock}}$ $\overline{\text{Enable}}$ (C_E) inputs. Each flip–flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip–flop, the $\overline{\text{Clock}}$ $\overline{\text{Enable}}$ inputs must be in the low state. In this case, the enable inputs perform the function of controlling the common clock.


The output states of the flip-flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master slave construction.

 $P_D = 235 \text{ mW typ/pkg (No Load)}$ $F_{Tog} = 160 \text{ MHz typ}$

 $t_{pd} = 3.0 \text{ ns typ}$

 t_r , $t_f = 2.5 \text{ ns typ } (20\%-80\%)$

LOGIC DIAGRAM



CLOCKED TRUTH TABLE

| С | D | Q _{n+1} |
|---|---|------------------|
| L | Χ | Qn |
| Н | L | L |
| Н | Н | Н |

 $C = C_E + C_C$. A clock H is a clock transition from a low to a high state.

R-S TRUTH TABLE

| R | S | Q _{n+1} |
|---|---|------------------|
| L | L | Q_n |
| L | Н | Н |
| Н | L | L |
| Н | Н | N.D. |

N.D. = Not Defined

MC10131



L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648–08



FN SUFFIX PLCC CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

REV 5

| | | Pin | | | | Test Limits | 3 | | | 1 |
|---|---|-----------------------|--------------------------|---------------------------------|--------------------------|--------------------------|---------------------------------|--------------------------|---------------------------------|------|
| | | Under | -30 |)∘C | | +25°C | , | +8 | 5°C | |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | ΙE | 8 | | 62 | | 45 | 56 | | 62 | mAdc |
| Input Current | linH | 4 5 6 7 9 | | 525 525 350 390 425 | | | 330 330 220 245 265 | | 330 330 220 245 265 | μAdc |
| | linL | 4, 5* 6, 7, 9* | 0.5 0.5 | | 0.5 0.5 | | | 0.3 0.3 | | μAdc |
| Output Voltage Logic 1 | Voн | 2 2† | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage Logic 0 | VOL | 2 3† | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltage Logic 1 | Vона | 2 2† | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Voltage Logic 0 | VOLA | 2 3† | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Times (50 Ω Load) Clock Input | | | | | | | | | | ns |
| Propagation Delay | t ₉₊₂₋ t ₉₊₂₊ t ₆₊₂₊ t ₆₊₂₋ | 2 2 2 2 | 1.7 1.7 1.7 1.7 | 4.6 4.6 4.6 4.6 | 1.8 1.8 1.8 1.8 | 3.0 3.0 3.0 3.0 | 4.5 4.5 4.5 4.5 | 1.8 1.8 1.8 1.8 | 5.0 5.0 5.0 5.0 | |
| Rise Time (20 to 80%) | t ₂₊ | 2 | 1.0 | 4.6 | 1.1 | 2.5 | 4.5 | 1.1 | 4.9 | |
| Fall Time (20 to 80%) | t2- | 2 | 1.0 | 4.6 | 1.1 | 2.5 | 4.5 | 1.1 | 4.9 | |
| Set Input Propagation Delay | t5+2+ t12+15+ t5+3- t12+14- | 2 15 3 14 | 1.7 1.7 1.7 1.7 | 4.4 4.4 4.4 4.4 | 1.8 1.8 1.8 1.8 | 2.8 2.8 2.8 2.8 | 4.3 4.3 4.3 4.3 | 1.8 1.8 1.8 1.8 | 4.8 4.8 4.8 4.8 | ns |
| Reset Input | | | | | | | | | | ns |
| Propagation Delay | t ₄₊₂ - t ₁₃₊₁₅ - t ₄₊₃ - t ₁₃₊₁₄₊ | 2 15 3 14 | 1.7 1.7 1.7 1.7 | 4.4 4.4 4.4 4.4 | 1.8 1.8 1.8 1.8 | 2.8 2.8 2.8 2.8 | 4.3 4.3 4.3 4.3 | 1.8 1.8 1.8 1.8 | 4.8 4.8 4.8 4.8 | |
| Setup Time | t _{setup} | 7 | 2.5 | | 2.5 | | | 2.5 | | ns |
| Hold Time | thold | 7 | 1.5 | | 1.5 | | | 1.5 | | ns |
| Toggle Frequency (Max) | f _{tog} | 2 | 125 | | 125 | 160 | | 125 | | MHz |

^{*} Individually test each input applying V_{IH} or V_{IL} to input under test.

 $[\]dagger$ Output level to be measured after a clock pulse has been applied to the $\overline{\text{C}}_{\text{E}}$ Input (Pin 6)



| | | | | | TEST VO | OLTAGE VAL | UES (Volts) | | |
|--------------------------------|-------------------|---|-----------------------|-----------------------|--------------------|--------------------|--------------------|------------------|---|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | |
| | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin Under | TEST V | OLTAGE A | PPLIED TO I | PINS LISTED E | BELOW | (1/) |
| Chara | cteristic | Symbol | Test | VIHmax | V _{ILmin} | VIHAmin | VILAmax | VEE | (V _{CC}) Gnd |
| Power Supply Dra | in Current | ΙE | 8 | | | | | 8 | 1, 16 |
| Input Current | | linH | 4 5 6 7 9 | 4 5 6 7 9 | | | | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 1, 16 |
| | | linL | 4, 5* 6, 7, 9* | | * | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 1 | Voн | 2 2† | 5 7 | | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | VOL | 2 3† | 5 7 | | | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 2 2† | | | 5 7 | 9 | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 2 3† | | | 5 7 | 9 | 8 8 | 1, 16 1, 16 |
| Switching Times Clock Input | (50Ω Load) | | | +1.11Vdc | | Pulse in | Pulse Out | -3.2 V | +2.0 V |
| | Propagation Delay | t ₉₊₂ - t ₉₊₂₊ t ₆₊₂₊ t ₆₊₂ - | 2 2 2 2 | 7 7 | | 9 9 6 6 | 2 2 2 2 | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₂₊ | 2 | 7 | | 9 | 2 | 8 | 1, 16 |
| Fall Time | (20 to 80%) | t ₂ | 2 | ĺ | | 9 | 2 | 8 | 1, 16 |
| Set Input | Propagation Delay | ^t 5+2+ ^t 12+15+ ^t 5+3- ^t 12+14- | 2 15 3 14 | 6 9 | | 5 12 5 12 | 2 15 3 14 | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Reset Input | Propagation Delay | t ₄₊₂ - t ₁₃₊₁₅ - t ₄₊₃ - t ₁₃₊₁₄₊ | 2 15 3 14 | 6 9 | | 4 13 4 13 | 2 15 3 14 | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Setup Time | | t _{setup} | 7 | | | 6, 7 | 2 | 8 | 1, 16 |
| Hold Time | | ^t hold | 7 | | | 6, 7 | 2 | 8 | 1, 16 |
| Toggle Frequency | (Max) | f _{tog} | 2 | | | 6 | 2 | 8 | 1, 16 |

^{*} Individually test each input applying VIH or VIL to input under test.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

[†] Output level to be measured after a clock pulse has been applied to the $\overline{C}_{\mathsf{E}}$ Input (Pin 6)


Quad Latch

The MC10133 is a high speed, low power, quad latch consisting of four bistable latch circuits with D type inputs and gated Q outputs, allowing direct wiring to a bus. When the clock is high, outputs will follow D inputs. Information is latched on the negative going transition of the clock.

The outputs are gated when the output enable (\overline{G}) is low. All four latches may be clocked at one time with the common clock $(C_{\overline{C}})$, or each half may be clocked separately with its clock enable (\overline{CE}) .

$$\begin{split} P_D &= 310 \text{ mW typ/pkg (No Load)} \\ t_{pd} &= 4.0 \text{ ns typ} \\ t_r, t_f &= 2.0 \text{ ns typ (20\%-80\%)} \end{split}$$

LOGIC DIAGRAM




TRUTH TABLE


| G | C | D | Q _{n+1} | | | | | | | |
|-------|-------------------------|---|------------------|--|--|--|--|--|--|--|
| Н | Х | Х | L | | | | | | | |
| L | L | Х | Q_n | | | | | | | |
| L | Н | L | L | | | | | | | |
| L | н | н | Н | | | | | | | |
| C = C | C = C _C + CE | | | | | | | | | |

V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{EE} = PIN 8

MC10133



DIP PIN ASSIGNMENT



| | | | | | 1 | Test Limits | ; | | | |
|----------------------------|--|------------------------------------|--|--|--|---------------------------------|--|--|--|----------|
| | | Pin Under | -30 | o°C | | +25°C | | +85 | 5°C | |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | ΙE | 8 | | 82 | | | 75 | | 82 | mAdc |
| Input Current | linH | 3 4 5 13 | | 390 425 560 560 | | | 245 265 350 350 | | 245 265 350 350 | μAdc |
| | linL | 3 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage Logic 1 | VOH | 2 2 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage Logic 0 | V _{OL} | 2 2 2 | -1.890 -1.890 -1.890 | -1.675 -1.675 -1.675 | -1.850 -1.850 -1.850 | | -1.650 -1.650 -1.650 | -1.825 -1.825 -1.825 | -1.615 -1.615 -1.615 | Vdc |
| Threshold Voltage Logic 1 | Vона | 2 2 2† 2‡ 2‡ 2 2 | -1.080 -1.080 -1.080 -1.080 -1.080 -1.080 -1.080 | | -0.980 -0.980 -0.980 -0.980 -0.980 -0.980 -0.980 -0.980 | | | -0.910 -0.910 -0.910 -0.910 -0.910 -0.910 -0.910 | | Vdc |
| Threshold Voltage Logic 0 | VOLA | 2 2 2 2† 2‡ 2‡ | | -1.655 -1.655 -1.655 -1.655 -1.655 -1.655 | | | -1.630 -1.630 -1.630 -1.630 -1.630 -1.630 | | -1.595 -1.595 -1.595 -1.595 -1.595 -1.595 | Vdc |
| Switching Times (50Ω Load) | | | | | | | | | | ns |
| Propagation Delay | t ₃₊₂₊ t ₄₊₂₊ t ₅₋₂₊ t _{setup} t _{hold} | 2 2 2 3 3 | 1.0 1.0 1.0 2.5 1.5 | 5.6 5.4 3.2 | 1.0 1.0 1.0 2.5 1.5 | 4.0 4.0 2.0 0.7 0.7 | 5.4 5.4 3.1 | 1.1 1.2 1.0 2.5 1.5 | 5.9 6.0 3.4 | |
| Rise Time (20 to 80%) | t ₂₊ | 2 | 1.0 | 3.6 | 1.1 | 2.0 | 3.5 | 1.1 | 3.8 | |
| Fall Time (20 to 80%) | t ₂ _ | 2 | 1.0 | 3.6 | 1.1 | 2.0 | 3.5 | 1,1 | 3.8 | . |

 $[\]dagger$ Output level to be measured after a clock pulse has been applied to the clock input (Pin 4) V_{ILmin} V_{ILmin}

[‡] Data input at proper high/low level while clock pulse is high so that device latches ar proper high/low level for test. Levels are measured after device has latched.

^{*} Latch set to zero state before test.

| | | | | | TEST V | OLTAGE VAI | UES (Volts) | | |
|------------------------|-------------|--|---|--------------------------|--------------------|-----------------------|-----------------------|----------------------------|--|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | ν _{EE} | |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | 1 |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST | OLTAGE A | PPLIED TO | PINS LISTED I | BELOW | |
| Characteris | stic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | (VCC) Gnd |
| Power Supply Drain Cur | rrent | ſΕ | 8 | | 13 | | | 8 | 1, 16 |
| Input Current | | linH | 3 4 5 13 | 3 4 5 13 | | | | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| | | linL | 3 | | 3 | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | Vон | 2 2 | 3, 4 3, 13 | | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | VOL | 2 2 2 | 13 3, 5, 13 4 | 3 | | | 8 8 8 | 1, 16 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | Vона | 2 2 2 2† 2‡ 2‡ 2 2 | 3, 4 4 3, 4 3 | | 3 4 13 | 5 | 8 8 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 2 2 2 2† 2‡ 2‡ | 3, 4 4 4 3 3 | | 5 | 3 13 | 8 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 |
| Switching Times | (50Ω Load) | | | +1.11V | | Pulse in | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | | t3+2+ t4+2+ t5-2+ tsetup thold | 2 2 2 3 3 | 4 3* | | 3 4 5 3 3 | 2 2 2 2 2 | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₂₊ | 2 | 4 | | 3 | 2 | 8 | 1, 16 |
| Fall Time | (20 to 80%) | t2 | 2 | 4 | | 3 | 2 | 8 | 1, 16 |

[†] Output level to be measured after a clock pulse has been applied to the clock input (Pin 4) VILmin VILmin

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

[‡] Data input at proper high/low level while clock pulse is high so that device latches ar proper high/low level for test. Levels are measured after device has latched.

^{*} Latch set to zero state before test.


Dual Multiplexer With Latch

The MC10134 is a dual multiplexer with clocked D type latches. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for the clocking function. If the common clock is to be used to clock the latch, the clock enable (\overline{CE}) inputs must be in the low state. In this mode, the enable inputs perform the function of controlling the common clock (C_C) .

The data select inputs determine which data input is enabled. A high (H) level on the A0 input enables data input D12 and a low (L) level on the A0 input enables data input D11. A high (H) level on the A1 input enables data input D22 and a low (L) level on the A1 input enables data input D21.

Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.

 $P_D = 225 \text{ mW typ/pkg (No Load)}$ $t_{pd} = 3.0 \text{ ns typ}$ t_{r} , $t_{f} = 2.5 \text{ ns typ (20\%-80\%)}$



TRUTH TABLE

| С | A0 | D11 | D12 | Q _{n+1} |
|---|----|-----|-----|------------------|
| L | L | L | Х | L |
| L | L | Н | Х | H |
| L | Н | Х | L | L |
| L | Н | Х | Н | Н |
| Н | Х | Х | Х | Qn |

 $C = \overline{C}_E + C_C$

MC10134



L SUFFIX CERAMIC PACKAGE CASE 620–10



P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775--02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion
Tables on page 6-11.

3

| | | | | Test Limits | | | | | | | |
|-------------------|-------------------------|---|------------------------|-------------------|---------------------------------|-------------------|-------|---------------------------------|-------------------|---------------------------------|------|
| | | l | Pin Under | -30 | o.c | | +25°C | | +8 | 5°C | |
| Character | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit | |
| Power Supply Dra | in Current | ľΕ | 8 | | 60 | | | 55 | | 60 | mAdc |
| Input Current | | linH | 4 5 6 7 10 | | 460 460 425 460 425 | | | 290 290 265 290 265 | | 290 290 265 290 265 | μAdc |
| | | linL | 4* | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | Logic 1 | VOH | 2 2 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage | Logic 0 | VOL | 2 2 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltage | Logic 1 | Vона | 2 2 | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Voltage | Logic 0 | VOLA | 2 2 | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Times | (50Ω Load) | | | | | | | | | | ns |
| Propagation Delay | Data Clock Select | ^t 4+2+ t ₁₀ -2+ ^t 6+2+ | 2 2 2 | 1.0 1.0 1.0 | 3.5 6.0 4.8 | 1.0 1.0 1.0 | | 3.3 5.7 4.6 | 1.0 1.0 1.0 | 3.6 6.3 5.0 | |
| Setup Time | Data Select | ^t setup ^t setup | 2 2 | 2.5 3.5 | | 2.5 3.5 | | | 2.5 3.5 | | |
| Hold Time | Data Select | ^t hold ^t hold | 2 2 | 1.5 1.0 | | 1.5 1.0 | | | 1.5 1.0 | | |
| Rise Time | (20 to 80%) | t ₂₊ | 2 | 1.5 | 3.7 | 1.5 | | 3.5 | 1.5 | 3.8 | |
| Fall Time | (20 to 80%) | t2_ | 2 | 1.5 | 3.7 | 1.5 | | 3.5 | 1.5 | 3.8 | 1 |

^{*} All other inputs tested in the same manner.

| | | | | TEST VOLTAGE VALUES (Volts) | | | | | | | |
|-----------------------|-------------------------|--|------------------------|-----------------------------|---------------------|--------------|-------------|-------------|-------------------------|--|--|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | | | |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | | | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | | | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | | | |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED | BELOW | (Vcc) | | |
| Character | istic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | LAmax VEE | | | |
| Power Supply Drain Co | urrent | ΙE | 8 | | | | | 8 | 1, 16 | | |
| Input Current | | linH | 4 5 6 7 10 | 4 5 6 7 10 | | | | 8 8 8 | 1, 16 1, 16 1, 16 | | |
| | | linL | 4* | | 4 | | | 8 | 1, 16 | | |
| Output Voltage | Logic 1 | VOH | 2 2 | 4 5,6 | 6,7,10 7,10 | | | 8 8 | 1, 16 1, 16 | | |
| Output Voltage | Logic 0 | VoL | 2 2 | 6 | 4,6,7,10 5,7,10 | | | 8 8 | 1, 16 1, 16 | | |
| Threshold Voltage | Logic 1 | VOHA | 2 2 | 6 | 6,7,10 7,10 | 4 5 | | 8 8 | 1, 16 1, 16 | | |
| Threshold Voltage | Logic 0 | VOLA | 2 2 | 6 | 6,7,10 7,10 | | 4 5 | 8 8 | 1, 16 1, 16 | | |
| Switching Times | (50 Ω Load) | | | +1.11 V | +0.31 V | Pulse In | Pulse Out | -3.2 V | +2.0 V | | |
| Propagation Delay | Data Clock Select | t ₄₊₂₊ t ₁₀₋₂₊ t ₆₊₂₊ | 2 2 2 | 4 5 | 6,7,10 7 7,10 | 4 10 6 | 2 2 2 | 8 8 8 | 1, 16 1, 16 1, 16 | | |
| Setup Time | Data Select | ^t setup ^t setup | 2 2 | 5 | 6,7 7,11 | 4,10 6,10 | 2 2 | 8 8 | 1, 16 1, 16 | | |
| Hold Time | Data Select | ^t hold ^t hold | 2 2 | 5 | 6,7 7,11 | 4,10 6,10 | 2 2 | 8 8 | 1, 16 1, 16 | | |
| Rise Time | (20 to 80%) | t ₂₊ | 2 | | 6,7,10 | 4 | 2 | 8 | 1, 16 | | |
| Fall Time | (20 to 80%) | t2_ | 2 | | 6,7,10 | 4 | 2 | 8 | 1, 16 | | |

^{*} All other inputs tested in the same manner.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Dual J-K Master-Slave Flip-Flop

The MC10135 is a dual master–slave dc coupled J–K flip–flop. Asynchronous set (S) and reset (R) are provided. The set and reset inputs override the clock.

A common clock is provided with separate $\overline{J}-\overline{K}$ inputs. When the clock is static, the $\overline{J}-\overline{K}$ inputs do not effect the output.

The output states of the flip-flop change on the positive transition of the clock.


PD = 280 mW typ/pkg (No Load)

f_{Tog} = 140 MHz typ

 $t_{pd} = 3.0 \text{ ns typ}$

 t_r , $t_f = 2.5$ ns typ (20%–80%)

LOGIC DIAGRAM



R-S TRUTH TABLE

| R | S | Q _{n+1} |
|---|---|---------------------|
| L | L | Q _n H |
| Н | L | ΐ |
| Н | Н | N.D. |


N.D. = Not Defined

CLOCK J-K TRUTH TABLE*


| J | ĸ | Q _{n+1} |
|--------|---|------------------|
| L | L | $\overline{Q_n}$ |
| 1 1 | L | L |
| L H | Н | Q _n |
| | | |

*Output states change on positive transition of clock for J-K input condition present.

MC10135



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

| | | | Test Limits | | | | | | | |
|---|---|---------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|------|
| • | 1 | Pin Under | -30 | 0°C | | +25°C | | +8! | 5°C | 1 |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | ΙE | 8 | | 75 | | 54 | 68 | | 75 | mAdc |
| Input Current | linH | 6,7,9,10,11 4,5,12,13 | | 425 620 | | | 265 390 | | 265 390 | μAdc |
| | linL | 4,5,6,7,9, 10,11,12,13 | 0.5 0.5 | | 0.5 0.5 | | | 0.3 0.3 | | μAdc |
| Output Voltage Logic | 1 V _{OH} | 2 2 (3.) | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage Logic | ⁰ V _{OL} | 3 3 (3.) | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltage Logic | 1 VOHA | 2 2 (4.) | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Voltage Logic | VOLA | 3 3 (4.) | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Times (50 Ω Load Clock Input |) | | | | | | | | | ns |
| Propagation Dela | t ₉₊₂₊ t ₉₊₂₋ | 2 2 | 1.8 1.8 | 5.0 5.0 | 1.8 1.8 | 3.0 3.0 | 4.5 4.5 | 1.8 1.8 | 4.6 4.6 | |
| Rise Time (20 to 80% |) t ₂₊ , t ₃₊ | 2, 3 | 1.1 | 4.8 | 1.1 | 2.0 | 4.5 | 1.1 | 4.7 | |
| Fall Time (20 to 80% |) t ₂ , t ₃₋ | 2, 3 | 1.1 | 4.8 | 1.1 | 2.0 | 4.5 | 1.1 | 4.7 | } |
| Set Input Propagation Dela | y t ₅₊₂₊ t ₁₂₊₁₅₊ t ₅₊₃₋ t ₁₂₊₁₄₋ | 2 15 3 14 | 1.8 1.8 1.8 1.8 | 5.6 5.6 5.6 5.6 | 1.8 1.8 1.8 1.8 | 3.0 3.0 3.0 3.0 | 5.0 5.0 5.0 5.0 | 1.8 | 5.2 5.2 5.2 5.2 | ns |
| Reset Input | | | | | | | | | | ns |
| Propagation Dela | t ₄₊₂ - t ₄₊₃ - t ₁₃₊₁₅ - t ₁₃₊₁₄₊ | 2 3 15 14 | 1.8 1.8 1.8 1.8 | 5.6 5.6 5.6 5.6 | 1.8 1.8 1.8 1.8 | 3.0 3.0 3.0 3.0 | 5.0 5.0 5.0 5.0 | 1.8 1.8 1.8 1.8 | 5.2 5.2 5.2 5.2 | |
| Setup Time | t _{setup} | 7 | 2.5 | | 2.5 | 1.0 | | 2.5 | | ns |
| Hold Time | ^t hold | 7 | 1.5 | | 1.5 | 1.0 | | 2.5 | | ns |
| Toggle Frequency (Max) | ftog | 2 | 125 | | 125 | 140 | | 125 | | MHz |

Individually test each input; apply VIHmax to pin under test.
 Individually test each input; apply VILmin to pin under test.

^{4.} Output level to be measured after a clock pulse has been applied to the $\overline{C}_{\mbox{E}}$ Input (Pin 6)



 V_{IHmax}

 V_{ILmin}

^{3.} Output level to be measured after a clock pulse has been applied to the $\overline{\text{C}}_{\text{E}}$ Input (Pin 6)

VIHAmax

| | @ Test | Temperature | V _{IHmax} | VILmin | VIHAmin | VILAmax | VEE | } |
|---|---|---------------------------|--------------------|--------------------|---------------------|---------------------|------------------|----------------------------------|
| | | −30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 |] |
| | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | } |
| | | Pin Under | TEST V | OLTAGE A | PPLIED TO I | PINS LISTED E | BELOW | (/) |
| Characteristic | Symbol | Test | ViHmax | V _{ILmin} | V _{IHAmin} | V _{ILAmax} | VEE | (VCC) Gnd |
| Power Supply Drain Current | ΙE | 8 | | | | | 8 | 1, 16 |
| Input Current | linH | 6,7,9,10,11 4,5,12,13 | Note 1. Note 1. | | | | 8 8 | 1, 16 1, 16 |
| | linL | 4,5,6,7,9, 10,11,12,13 | | Note 2. Note 2. | | | 8 8 | 1, 16 1, 16 |
| Output Voltage Logic 1 | VOH | 2 2 (3.) | 5 6 | 3 | | | 8 8 | 1, 16 1, 16 |
| Output Voltage Logic 0 | V _{OL} | 3 3 (3.) | 5 6 | | | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage Logic 1 | VOHA | 2 2 (4.) | 6 | | 5 | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage Logic 0 | VOLA | 3 3 (4.) | 6 | | 5 | | 8 8 | 1, 16 1, 16 |
| Switching Times (50Ω Load) Clock Input | | | | | Pulse in | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | t ₉₊₂₊ t ₉₊₂₋ | 2 2 | | | 9 | 2 2 | 8 8 | 1, 16 1, 16 |
| Rise Time (20 to 80%) | t ₂₊ , t ₃₊ | 2, 3 | | | 9 | 2, 3 | 8 | 1, 16 |
| Fall Time (20 to 80%) | t2_, t3_ | 2, 3 | | | 9 | 2, 3 | 8 | 1, 16 |
| Set Input | | | | | | | | |
| Propagation Delay | [†] 5+2+ [†] 12+15+ [†] 5+3- [†] 12+14- | 2 15 3 14 | | | 5 12 5 12 | 2 15 3 14 | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Reset Input | | | | | | | | |
| Propagation Delay | t ₄₊₂ - t ₄₊₃ - t ₁₃₊₁₅ - t ₁₃₊₁₄₊ | 2 3 15 14 | | | 4 4 13 13 | 2 3 15 14 | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Setup Time | t _{setup} | 7 | | | 6, 9 | 2 | 8 | 1, 16 |
| Hold Time | ^t hold | 7 | | | 6, 9 | 2 | 8 | 1, 16 |
| Toggle Frequency (Max) | f _{tog} | 2 | | | 9 | 2 | 8 | 1, 16 |

| 1. | Ind | ivio | lua | lly | test | each | ı | nput; | app | y١ | √lHmax | to | oir | n und | der | tes | t. |
|----|-----|------|-----|-----|------|------|---|-------|-----|----|--------|----|-----|-------|-----|-----|----|
|----|-----|------|-----|-----|------|------|---|-------|-----|----|--------|----|-----|-------|-----|-----|----|

| 2. | Individually | test (| each | input; | apply | VILmin | to I | pin un | der | test | |
|----|--------------|--------|------|--------|-------|--------|------|--------|-----|------|--|
| | | | | | | | | | | | |

| 3. | Output level to be measured after a clock pulse has been applied to the $\overline{\mathbf{C}}_{E}$ Input (Pin 6) | VIHmax |
|----|--|---------------------|
| | | VILmin |
| 4. | Output level to be measured after a clock pulse has been applied to the $\overline{\text{C}}_{\text{E}}$ Input (Pin 6) | V _{IHAmax} |

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Universal Hexadecimal Counter

The MC10136 is a high speed synchronous counter that can count up, count down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this device allows the designer to use one basic counter for most applications, and the synchronous count feature makes the MC10136 suitable for either computers or instrumentation.

Three control lines (S1, S2, and Carry In) determine the operation mode of the counter. Lines S1 and S2 determine one of four operations; preset (program), increment (count up), decrement (count down), or hold (stop count). Note that in the preset mode a clock pulse is necessary to load the counter, and the information present on the data inputs (D0, D1, D2, and D3) will be entered into the counter. Carry Out goes low on the terminal count, or when the counter is being preset.

This device is not designed for use with gated clocks. Control is via S1 and S2.

 $\begin{array}{ll} \text{PD} &= 625 \text{ mW typ/pkg (No Load)} \\ \text{f}_{\text{count}} &= 150 \text{ MHz typ} \\ \text{tpd} &= 3.3 \text{ ns typ (C-Q)} \\ \text{7.0 ns typ } &\frac{\text{(C-C}_{\text{Out}}\text{)}}{\text{5.0 ns typ }} \\ \end{array}$

FUNCTION TABLE

| Cin | S1 | S2 | Operating Mode |
|-----|----|----|------------------------|
| Х | ٦ | ٦ | Preset (Program) |
| L | ٦ | Ξ | Increment (Count Up) |
| Н | L | Н | Hold Count |
| L | Ξ | L | Decrement (Count Down) |
| Н | Η | L | Hold Count |
| Χ | Н | Н | Hold (Stop Count) |

MC10136



L SUFFIX

CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02


DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.



REV 5



NOTE: Flip-flops will toggle when all T inputs are low.

SEQUENTIAL TRUTH TABLE*

| | SEGOLITIAL INOTH TABLE | | | | | | | | | | | | |
|--------|------------------------|----|----|----|----|-------------|-------------|---------|-----|----|----|--------------|--|
| INPUTS | | | | | | | | OUTPUTS | | | | | |
| S1 | S2 | D0 | D1 | D2 | D3 | Carry In | Clock ** | Q0 | Q1 | Q2 | Q3 | Carry Out | |
| L | L | L | L | Н | Н | Х | • Н | L | L | Н | Н | L | |
| L | Н | Х | Х | Х | Х | L | Н | Н | L | Н | Н | Н | |
| L | Н | Х | Х | X | Х | L | Н | L |) н | Н | н | Н | |
| L | Н | Х | X | Х | Х | L | Н | Н | н | Н | н | L | |
| L | Н | Х | Х | Х | Χ | Н | L | Н | Н | Н | Н | Н | |
| L | Н | Х | Х | Х | Х | Н | н | Н | Н | Н | Н | Н | |
| Н | Н ' | X | X | Х | Х | Х | Н | Н | Н | Н | н | Н | |
| L | L. | н | Н | L | L | Х | н | Н | н | L | L | L | |
| Н | L | Х | Х | Х | Х | L | Н | L | Н | L | L | Н | |
| Н | L | Х | Х | Х | Х | L | Н | Н | L | L | L | Н | |
| Н | L | Х | Х | Х | Χ | L | н | L | L | L | L. | L | |
| Н | L | Х | Х | Х | Х | L | Н | Н | Н | Н | н | Н | |

^{*} Truth table shows logic states assuming inputs vary in sequence shown from top to bottom.

** A clock H is defined as a clock input transition from a low to a high logic level.

| | | | | | | 7 | est Limit | s | | | |
|--------------------------------|--------------------|--|------------------------------|--------------|--------------------------|--------------|------------|--------------------------|--------------|--------------------------|--------|
| | | | Pin Under | -30 | o.c | | +25°C | | +85 | 5°C | |
| Charae | cteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply D | rain Current | ΙΕ | 8 | | 138 | | 100 | 125 | | 138 | mAdc |
| Input Current | | ^l inH | 5,6,11,12 7 9,10 13 | | 350 425 390 460 | | | 220 265 245 290 | | 220 265 245 290 | μAdc |
| | | linL | All | 0.5 | İ | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | Logic 1 | VOH | 14 (2.) | -1.060 | -0.890 | -0.960 | | -0.810 | -0.890 | -0.700 | Vdc |
| Output Voltage | Logic 0 | VOL | 14 (2.) | -1.890 | -1.675 | -1.850 | | -1.650 | -1.825 | -1.615 | Vdc |
| Threshold Volta | ge Logic 1 | VOHA | 14 (2.) | -1.080 | | -0.980 | | | -0.910 | | Vdc |
| Threshold Volta | ge Logic 0 | VOLA | 14 (2.) | | -1.655 | | | -1.630 | | -1.595 | Vdc |
| Switching Times Propagation De | , | ^t 13+14+ ^t 13+14- | 14 14 | 0.8 0.8 | 4.8 4.8 | 1.0 1.0 | 3.3 3.3 | 4.5 4.5 | 1.4 1.4 | 5.0 5.0 | ns |
| | | t ₁₃₊₄₊ t ₁₃₊₄ | 4 | 2.0 2.0 | 10.9 10.9 | 2.5 2.5 | 7.0 7.0 | 10.5 10.5 | 2.4 2.4 | 11.5 11.5 | |
| | ry In to Carry Out | [†] 10–4– [†] 10+4+ | 4 (3.) | 1.6 1.6 | 7.4 7.4 | 1.6 1.6 | 5.0 5.0 | 6.9 6.9 | 1.9 1.9 | 7.5 7.5 | ! ! |
| Setup Time | Data Inputs | t ₁₂₊₁₃₊ t ₁₂₋₁₃₊ | 14 14 | 3.5 3.5 | | 3.5 3.5 | | | 3.5 3.5 | | 1 |
| | Select Inputs | ^t 9+13+ ^t 7+13+ | 14 14 | 6.0 6.0 | | 6.0 6.0 | | | 6.0 6.0 | | |
| | Carry In Input | ^t 10–13+ ^t 10+13+ | 14 14 | 2.5 1.5 | | 2.5 1.5 | ! | | 3.0 1.5 | | |
| Hold Time | Data Inputs | t13+12+ t13+12- | 14 14 | 0 0 | | 0 | | | 0 0 | | |
| | Select Inputs | ^t 13+9+ ^t 13+7+ | 14 14 | -1.0 -1.0 | | −1.0 −1.0 | | | -1.0 -1.0 | | |
| | Carry In Input | ^t 13+10– ^t 13+10+ | 14 14 | 0 | | 0 0 | | | 0 0 | | |
| Counting Frequ | ency | ^f countup ^f countdown | 14 14 | 125 125 | | 125 125 | 150 150 | | 125 125 | | MHz |
| Rise Time | (20 to 80%) | t ₄₊ t ₁₄₊ | 4 14 | 0.9 0.9 | 3.3 3.3 | 1.1 1.1 | 2.0 2.0 | 3.3 3.3 | 1.1 1.1 | 3.5 3.5 | ns |
| Fall Time | (20 to 80%) | t4_ t14_ | 4 14 | 0.9 0.9 | 3.3 3.3 | 1.1 1.1 | 2.0 2.0 | 3.3 3.3 | 1.1 1.1 | 3.5 3.5 | |

^{1.} Individually test each input; apply VILmin to pin under test.

MOTOROLA

Individually test cash size ...,
 Measure output after clock pulse

V_{IL} VIH appears at clock input (Pin 13).

Before test set all Q outputs to a logic high.
 To preserve reliable performance, the MC10136 (plastic packaged device only) is to be operated in ambient temperatures above 70°C only when 500lfpm blown air or equivalent heat sinking is provided.

ELECTRICAL CHARACTERISTICS (continued)


| | | | | | TEST VO | TAGE VALU | JES (Volts) | | |
|--------------------|-------------------|--|--------------|--------------------|--------------------|------------------|---------------------|--------|----------------|
| ł | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | |
| | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| • | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| } | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin Under | TEST V | OLTAGE AP | PLIED TO P | INS LISTED I | BELOW | ()/00) |
| Characte | ristic | Symbol | Test | V _{IHmax} | V _{lLmin} | VIHAmin | V _{ILAmax} | VEE | (VCC) Gnd |
| Power Supply Drain | Current | lΕ | 8 | | | | | 8 | 1, 16 |
| Input Current | | linH | 5,6,11,12 | 5,6,11,12 | | | | 8 | 1, 16 |
| | | | 7 9,10 | 7 9,10 | } | | | 8 8 | 1, 16 1, 16 |
| | | | 13 | 13 | | | | 8 | 1, 16 |
| | | linL | All | | Note 1. | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | Voн | 14 (2.) | 12 | 7, 9 | | | 8 | 1, 16 |
| Output Voltage | Logic 0 | V _{OL} | 14 (2.) | | 7, 9 | | | 8 | 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 14 (2.) | | 7, 9 | 12 | | 8 | 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 14 (2.) | | 7, 9 | | 12 | 8 | 1, 16 |
| Switching Times | (50Ω Load) | | | +1.11V | +0.31V | Pulse in | Pulse Out | −3.2 V | +2.0 V |
| Propagation Delay | Clock Input | ^t 13+14+ | 14 | 12 | | 13 | 14 | 8 | 1, 16 |
| | | ^t 13+14– ^t 13+4+ | 14 4 | 7 | | 13 13 | 14 4 | 8 8 | 1, 16 1, 16 |
| j | | t ₁₃₊₄ - | 4 | 7 | } | 13 | 4 | 8 | 1, 16 |
| Carr | y In to Carry Out | t ₁₀₋₄₋ t ₁₀₊₄₊ | 4 (3.) 4 | 7 7 | 13 13 | 10 10 | 4 4 | 8 8 | 1, 16 1, 16 |
| Setup Time | Data Inputs | t ₁₂₊₁₃₊ t ₁₂₋₁₃₊ | 14 14 | | 7, 9 7, 9 | 12, 13 12, 13 | 14 14 | 8 8 | 1, 16 1, 16 |
| | Select Inputs | t ₉₊₁₃₊ t ₇₊₁₃₊ | 14 14 | | | 9, 13 7, 13 | 14 14 | 8 8 | 1, 16 1, 16 |
| | Carry In Inputs | t ₁₀₋₁₃₊ t ₁₀₊₁₃₊ | 14 14 | 7 7 | 9 9 | 10, 13 10, 13 | 14 14 | 8 8 | 1, 16 1, 16 |
| Hold Time | Data Inputs | t ₁₃₊₁₂₊ t ₁₃₊₁₂₋ | 14 14 | | 7, 9 7, 9 | 12, 13 12, 13 | 14 14 | 8 8 | 1, 16 1, 16 |
| | Select Inputs | t ₁₃₊₉₊ t ₁₃₊₇₊ | 14 14 | | | 9, 13 7, 13 | 14 14 | 8 8 | 1, 16 1, 16 |
| | Carry In Inputs | t ₁₃₊₁₀ t ₁₃₊₁₀₊ | 14 14 | 7 7 | 9 | 10, 13 10, 13 | 14 14 | 8 8 | 1, 16 1, 16 |
| Counting Frequency | | fcountup fcountdown | 14 14 | 7 9 | | 13 13 | 14 14 | 8 8 | 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₄₊ t ₁₄₊ | 4 14 | 7 7 | | 13 13 | 4 14 | 8 8 | 1, 16 1, 16 |
| Fall Time | (20 to 80%) | t ₄₋ t ₁₄₋ | 4 14 | 7 7 | | 13 13 | 4 14 | 8 8 | 1, 16 1, 16 |

- 1. Individually test each input; apply $V_{\mbox{\scriptsize ILmin}}$ to pin under test.
- Measure output after clock pulse


 VIL VIH appears at clock input (Pin 13).
- 3. Before test set all Q outputs to a logic high.
- 4. To preserve reliable performance, the MC10136 (plastic packaged device only) is to be operated in ambient temperatures above 70°C only when 500lfpm blown air or equivalent heat sinking is provided.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C



CARRY IN SET UP AND HOLD TIMES



3

APPLICATIONS INFORMATION

To provide more than four bits of counting capability several MC10136 counters may be cascaded. The Carry In input overrides the clock when the counter is either in the increment mode or the decrement mode of operation. This input allows several devices to be cascaded in a fully synchronous multistage counter as illustrated in Figure 1. The carry is advanced between stages as shown with no external gating. The Carry In of the first device may be left open. The system clock is common to all devices.

The various operational modes of the counter make it useful for a wide variety of applications. If used with MECL III devices, prescalers with input toggle frequencies in excess of 300 MHz are possible. Figure 2 shows such a prescaler using the MC10136 and MC1670. Use of the MC10231 in place of the MC1670 permits 200 MHz operation.

The MC10136 may also be used as a programmable counter. The configuration of Figure 3 requires no additional gates, although maximum frequency is limited to about 50 MHz. The divider modulus is equal to the program input plus one (M=N+1), therefore, the counter will divide by a modulus varying from 1 to 16.

A second programmable configuration is also illustrated in Figure 4. A pulse swallowing technique is used to speed the counter operation up to 110 MHz typically. The divider modulus for this figure is equal to the program input (M = N). The minimum modulus is 2 because of the pulse swallowing technique, and the modulus may vary from 2 to 15. This programmable configuration requires an additional gate, such as $1/_2$ MC10109 and a flip-flop such as $1/_2$ MC10131.

FIGURE 1 — 12 BIT SYNCHRONOUS COUNTER




FIGURE 2 - 300 MHz PRESCALER




FIGURE 3 - 50 MHz PROGRAMMABLE COUNTER





FIGURE 4 — 100 MHz PROGRAMMABLE COUNTER




Universal Decade Counter

The MC10137 is a high speed synchronous counter that can count up, down, preset, or stop count at frequencies exceeding 100 MHz. The flexibility of this device allows the designer to use one basic counter for most applications. The synchronous count feature makes the MC10137 suitable for either computers or instrumentation.

Three control lines (S1, S2, and Carry In) determine the operation mode of the counter. Lines S1 and S2 determine one of four operations; preset (program), increment (count up), decrement (count down), or hold (stop count). Note that in the preset mode a clock pulse is necessary to load the counter, and the information present on the data inputs (D0, D1, D2, and D3) will be entered into the counter. Carry Out goes low on the terminal count. The Carry Out on the MC10137 is partially decoded from Q1 and Q2 directly, so in the preset mode the condition of the Carry Out after the Clock's positive excursion will depend on the condition of Q1 and/or Q2. The counter changes state only on the positive going edge of the clock. Any other input may change at any time except during the positive transition of the clock. The sequence for counting out of improper states is as shown in the State Diagrams.

> PD = 625 mW typ/pkg (No Load) fcount = 150 MHz typ $t_{pd} = 3.3 \text{ ns typ (C--Q)}$ = 7.0 ns typ (C $-\overline{C}_{out}$)

= 5.0 ns typ $(\overline{C}_{in} - \overline{C}_{out})$




FUNCTION SELECT TABLE

| S1 | S2 | Operating Mode |
|----|----|------------------------|
| L | L | Preset (Program) |
| L | Η | Increment (Count Up) |
| Н | L | Decrement (Count Down) |
| Н | Н | Hold (Stop Count) |


MC10137



PIN ASSIGNMENT



REV 5



NOTE: Flip-flops will toggle when all $\overline{\mathsf{T}}$ inputs are low.

SEQUENTIAL TRUTH TABLE*

| L | INPUTS | | | | | | | | | OUTPI | JTS | | |
|----|--------|----|----|----|----|-------------|-------------|----|----|-------|-----|--------------|--|
| S1 | S2 | D0 | D1 | D2 | D3 | Carry In | Clock ** | Q0 | Q1 | Q2 | Q3 | Carry Out | |
| L | L | Н | Н | Н | L | Х | Н | Н | Н | Н | L | Н | |
| L | н | Х | Х | Х | Х | L | Н | L | L | L | н | н | |
| L | Н | Х | Х | Х | Х | L | н | Н | L | L | н | L | |
| L | н | Х | Х | Х | Х | L | н | L | L. | L | L | н | |
| L | Н | Х | Х | Х | Х | L | Н | Н | L | L | L | Н | |
| L | н | Х | Х | Х | Х | Н | L | Н | L | L | L | н | |
| L | н | Х | Х | х | Х | Н | н | н | L | L | L | н | |
| Н | н | Х | Х | Х | Х | Х | н | н | L | L | L | Н | |
| L | L | Н | Н | L | L | Х | н | Н | н | L | L | н | |
| Н | L | Х | Х | Х | Х | L | Н | L | Н | L | L | Н | |
| Н | L | Х | Х | х | Х | L | н | н | L | L | L | Н | |
| Н | L | Х | Х | х | Х | L | Н | L | L | L | L | L | |

^{*} Truth table shows logic states assuming inputs vary in sequence shown from top to bottom.

** A clock H is defined as a clock input transition from a low to a high logic level.

| | | | | | | 7 | est Limits | 3 | | | |
|-------------------------------------|---------------------------|--|------------------------------|--------------------------|----------------------------|--------------------------|--------------------------|----------------------------|--------------------------|----------------------------|------|
| | | | Pin Under | -30 |)°C | | +25°C | | +85 | °C | |
| Charact | eristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Dr | ain Current | ΙE | 8 | | 165 | | 120 | 150 | | 165 | mAdc |
| Input Current | | linH | 5,6,11,12 7 9,10 13 | | 350 425 390 460 | | | 220 265 245 290 | | 220 265 245 290 | μAdc |
| | | linL | All | 0.5 | | 0.5 | | <u> </u> | 0.3 | | μAdc |
| Output Voltage | Logic 1 | VoH | 14 (2.) | -1.060 | -0.890 | -0.960 | | -0.810 | -0.890 | -0.700 | Vdc |
| Output Voltage | Logic 0 | V _{OL} | 14 (2.) | -1.890 | -1.675 | -1.850 | | -1.650 | -1.825 | -1.615 | Vdc |
| Threshold Voltag | e Logic 1 | VOHA | 14 (2.) | -1.080 | | -0.980 | | | -0.910 | | Vdc |
| Threshold Voltag | e Logic 0 | VOLA | 14 (2.) | | -1.655 | | | -1.630 | | -1.595 | Vdc |
| Switching Times Propagation Dela | (50Ω Load) ay Clock Input | [†] 13+14+ [†] 13+14- [†] 13+4+ [†] 13+4- | 14 14 4 4 | 0.8 0.8 2.0 2.0 | 4.8 4.8 10.9 10.9 | 1.0 1.0 2.5 2.5 | 3.3 3.3 7.0 7.0 | 4.5 4.5 10.5 10.5 | 1.1 1.1 2.4 2.4 | 5.0 5.0 11.5 11.5 | ns |
| Carry | In to Carry Out | t ₁₀₋₄₋ t ₁₀₊₄₊ | 4 (3.) 4 | 1.6 1.6 | 7.4 7.4 | 1.6 1.6 | 5.0 5.0 | 6.9 6.9 | 1.9 1.9 | 7.5 7.5 | |
| Setup Time | Data Inputs | t ₁₂₊₁₃₊ t ₁₂₋₁₃₊ | 14 14 | 3.5 3.5 | | 3.5 3.5 | | | 3.5 3.5 | | |
| | Select Inputs | ^t 9+13+ ^t 7+13+ | 14 14 | 7.5 7.5 | | 7.5 7.5 | | | 7.5 7.5 | | |
| | Carry In Input | t ₁₀ –13+ t ₁₃₊₁₀₊ | 14 14 | 4.5 -1.0 | | 3.7 -1.0 | | | 4.5 -1.0 | | |
| Hold Time | Data Inputs | t13+12+ t13+12- | 14 14 | 0 | | 0 0 | | | 0 0 | | |
| | Select Inputs | t ₁₃₊₉₊ t ₁₃₊₇₊ | 14 14 | -2.5 -2.5 | | -2.5 -2.5 | | | -2.5 -2.5 | | |
| | Carry In Input | ^t 13+10- ^t 10+13+ | 14 14 | -1.6 4.0 | | -1.6 3.1 | | | -1.6 4.0 | | |
| Counting Freque | ncy | ^f countup ^f countdown | 14 14 | 125 125 | | 125 125 | 150 150 | | 125 125 | | MHz |
| Rise Time | (20 to 80%) | t ₄₊ t ₁₄₊ | 4 14 | 0.9 0.9 | 3.3 3.3 | 1.1 1.1 | 2.0 2.0 | 3.3 3.3 | 1.1 1.1 | 3.5 3.5 | ns |
| Fall Time | (20 to 80%) | t4_ t14_ | 4 14 | 0.9 0.9 | 3.3 3.3 | 1.1 1.1 | 2.0 2.0 | 3.3 3.3 | 1.1 1.1 | 3.5 3.5 | |

Individually apply V_{ILmin} to pin under test.
 Measure output after clock pulse V_{IL}
 Before test set Q1 and Q2 outputs to a logic low. VIH appears at clock input (Pin 13).

ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST VO | LTAGE VALU | JES (Volts) | | |
|----------------------|-----------------|--|---------------|--------------------|--------------------|------------------|---------------------|--------|----------------|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | 1 | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED | BELOW | ()/> |
| Character | istic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (VCC) Gnd |
| Power Supply Drain (| Current | lΕ | 8 | | | | | 8 | 1, 16 |
| Input Current | | linH | 5,6,11,12 | 5,6,11,12 | | 1 | | 8 | 1, 16 |
| 1 | | | 7 9,10 | 7 9,10 | | | | 8 | 1, 16 1, 16 |
| | | | 13 | 13 | | | | 8 | 1, 16 |
| | | linL | All | | Note 1. | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | Voн | 14 (2.) | 12 | 7, 9 | | | 8 | 1, 16 |
| Output Voltage | Logic 0 | VOL | 14 (2.) | | 7, 9 | | | 8 | 1, 16 |
| Threshold Voltage | Logic 1 | V _{OHA} | 14 (2.) | | 7, 9 | 12 | | 8 | 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 14 (2.) | | 7, 9 | | 12 | 8. | 1, 16 |
| Switching Times | (50Ω Load) | | | +1.11V | +0.31V | Pulse In | Pulse Out | −3.2 V | +2.0 V |
| Propagation Delay | Clock Input | t ₁₃₊₁₄₊ | 14 | 12 | | 13 | 14 | 8 | 1, 16 |
| į | | t13+14- | 14 4 | 7 | | 13 13 | 14 4 | 8 8 | 1, 16 1, 16 |
| } | | t ₁₃₊₄₊ t ₁₃₊₄ | 4 | 7 | | 13 | 4 | 8 | 1, 16 |
| Carry | In to Carry Out | t ₁₀₋₄₋ t ₁₀₊₄₊ | 4 (3.) 4 | 7 7 | 13 13 | 10 10 | 4 4 | 8 8 | 1, 16 1, 16 |
| Setup Time | Data Inputs | t ₁₂₊₁₃₊ t ₁₂₋₁₃₊ | 14 14 | | 7, 9 7, 9 | 12, 13 12, 13 | 14 14 | 8 8 | 1, 16 1, 16 |
| | Select Inputs | [†] 9+13+ [†] 7+13+ | 14 14 | | | 9, 13 7, 13 | 14 14 | 8 8 | 1, 16 1, 16 |
| | Carry In Inputs | t ₁₀ –13+ t ₁₃₊₁₀₊ | 14 14 | 7 7 | 9 9 | 10, 13 10, 13 | 14 14 | 8 8 | 1, 16 1, 16 |
| Hold Time | Data Inputs | t ₁₃₊₁₂₊ t ₁₃₊₁₂₋ | 14 14 | | 7, 9 7, 9 | 12, 13 12, 13 | 14 14 | 8 8 | 1, 16 1, 16 |
| | Select Inputs | t ₁₃₊₉₊ t ₁₃₊₇₊ | 14 14 | | | 9, 13 7, 13 | 14 14 | 8 8 | 1, 16 1, 16 |
| | Carry In Inputs | t ₁₃₊₁₀ - t ₁₀₊₁₃₊ | 14 14 | 7 7 | 9 9 | 10, 13 10, 13 | 14 14 | 8 8 | 1, 16 1, 16 |
| Counting Frequency | | f _{countup} f _{countdown} | 14 14 | 7 9 | | 13 13 | 14 14 | 8 8 | 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₄₊ t ₁₄₊ | 4 14 | 7 7 | | 13 13 | 4 14 | 8 8 | 1, 16 1, 16 |
| Fall Time | (20 to 80%) | t4 t14 | 4 14 | 7 7 | | 13 13 | 4 14 | 8 8 | 1, 16 1, 16 |


^{1.} Individually test each input; apply $V_{\mbox{\scriptsize ILmin}}$ to pin under test.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Measure output after clock pulse
 VIL ─ VIH appears at clock input (Pin 13).

^{3.} Before test set all Q outputs to a logic high.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C



3


Bi-Quinary Counter

The MC10138 is a four bit counter capable of divide by two, five, or ten functions. It is composed of four set-reset master-slave flip-flops. Clock inputs trigger on the positive going edge of the clock pulse.

Set or reset input override the clock, allowing asynchronous "set" or "clear," Individual set and common reset inputs are provided, as well as complementary outputs for the first and fourth bits.

> PD = 370 mW typ/pkg (No Load) $f_{tog} = 150 \text{ MHz typ}$ t_r , $t_f = 2.5$ ns typ (20%–80%)

LOGIC DIAGRAM



COUNTER TRUTH TABLES

| BI-QUINARY |
|------------|
|------------|

BCD


(Clock connected to C2 and Q3 connected to C1)

(Clock connected to C1 and Q0 connected to C2)


| COUNT | Q1 | Q2 | QЗ | Q0 |
|-------|----|----|----|----|
| 0 | L | L | ۲ | L |
| 1 | Н | L | L | L |
| 2 | L | н | L | L |
| 3 | Н | Н | L | L |
| 4 | L | L | Н | L |
| 5 | L | L | L | Н |
| 6 | Н | L | L | Н |
| 7 | L | Н | L | Н |
| 8 | Н | Н | L | Н |
| 9 | L | L | Н | Н |

| | | | | <u></u> |
|-------|----|----|----|---------|
| COUNT | Q0 | Q1 | Q2 | Q3 |
| 0 | L | L | ٦ | L |
| 1 | Н | L | L | L |
| 2 | L | Н | L | L |
| 3 | Н | Н | L | L |
| 4 | L | L | Н | L |
| 5 | Н | L | Н | L |
| 6 | L | Н | Н | L |
| 7 | Н | Н | Н | L |
| 8 | L | L | L | Н |
| 9 | Н | L | L | Н |
| | | | | |

MC10138





DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

COUNTER STATE DIAGRAM — POSITIVE LOGIC






3

ELECTRICAL CHARACTERISTICS

| | | | B:- | | | | est Limits | 3 | | | |
|--------------------------|------------|---|---|---------------------------------|--|---------------------------------|--|--|--|--|------|
| | | | Pin Under | -30 |)°C | | +25°C | | +85 | 5°C | |
| Characteris | tic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain | Current | 1 _E | 8 | | 97 | | 70 | 88 | | 97 | mAdc |
| Input Current | | linH | 12 5,6,10,11 7 9 | | 350 390 460 650 | | | 220 245 290 410 | | 220 245 290 | μAdc |
| | | linL | Ali | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | Logic 1 | VOH | 3,14 (3.) 2,4,13,15 (2.) | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage | Logic 0 | V _{OL} | 3,14 (2.) 2,4,13,15 (3.) | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltage | Logic 1 | VOHA | 2,4,13,15 (2.) 3,14 (3.) 13,15 (2.) | -1.080 -1.080 -1.080 | | -0.980 -0.980 -0.980 | | | -0.910 -0.910 -0.910 | | Vdc |
| Threshold Voltage | Logic 0 | VOLA | 2,4,13,15 (3.) 3,14 (2.) 13,15 (3.) | | -1.655 -1.655 -1.655 | | | -1.630 -1.630 -1.630 | | -1.595 -1.595 -1.595 | Vdc |
| Switching Times (5 | 50Ω Load) | | | | | | | | | | ns |
| Propagation Clo Delay | ock Delays | t12+15+ t12+14+ t7+13+ t7+4+ t7+2+ t7+3+ | 15 14 13 4 2 3 | 1.4 1.4 1.4 1.4 1.4 | 5.0 5.0 5.2 5.2 5.2 5.2 | 1.5 1.5 1.5 1.5 1.5 | 3.5 3.5 3.5 3.5 3.5 3.5 | 4.8 4.8 5.0 5.0 5.0 5.0 | 1.5 1.5 1.5 1.5 1.5 1.5 | 5.3 5.5 5.5 5.5 5.5 5.5 | |
| | | t12+15- t12+14- t7+13- t7+4- t7+2- t7+3- | 15 14 13 4 2 3 | 1.4 1.4 1.4 1.4 1.4 | 5.0 5.0 5.2 5.2 5.2 5.2 | 1.5 1.5 1.5 1.5 1.5 | 3.5 3.5 3.5 3.5 3.5 3.5 | 4.8 4.8 5.0 5.0 5.0 | 1.5 1.5 1.5 1.5 1.5 | 5.3 5.3 5.5 5.5 5.5 5.5 | |
| Set Delay | | [†] 11+15+ [†] 11+14– | 15 14 | 1.4 1.4 | 5.2 5.2 | 1.5 1.5 | | 5.0 5.0 | 1.5 1.5 | 5.5 5.5 | |
| Reset Delay | | ^t 9+14+ ^t 9+15 | 14 15 | 1.4 1.4 | 5.2 5.2 | 1.5 1.5 | | 5.0 5.0 | 1.5 1.5 | 5.5 5.5 | |
| Rise Time (2 | 20 to 80%) | t ₁₄₊ t ₁₅₊ | 14 15 | 1.1 1.1 | 4.7 4.7 | 1.1 1.1 | 2.5 2.5 | 4.5 4.5 | 1.1 1.1 | 5.0 5.0 | |
| Fall Time (2 | 20 to 80%) | t ₁₄ _ t ₁₅ _ | 14 15 | 1.1 1.1 | 4.7 4.7 | 1.1 1.1 | 2.5 2.5 | 4.5 4.5 | 1.1 1.1 | 5.0 5.0 | |
| Counting Frequency | ′ | ^f count | 2 15 | 125 125 | | 125 125 | 150 150 | | 125 125 | | MHz |



2. Set all four flip–flops by applying pulse VIHmax Volumin to pins 5, 6, 10, and 11 prior to applying test voltage indicated.

3-92

3. Reset all four flip–flops by applying pulse VIHmax to pin 9 prior to applying test voltage indicated.

ELECTRICAL CHARACTERISTICS (continued)

| NOTE: Each MECL 10,000 been designed to meet the | 0 series circuit has | | | | TEST VOI | TAGE VALU | JES (Volts) | | |
|---|---|---|--|---------------------------|--------------------|---|--|---|---|
| shown in the test table, after has been established. The | r thermal equilibrium | @ Test | Temperature | VIHmax | V _{lLmin} | VIHAmin | V _{ILAmax} | VEE | |
| socket or mounted on a prin transverse air flow greater th | ted circuit board and | | −30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| maintained. Outputs are te 50-ohm resistor to -2.0 vo | erminated through a lts. Test procedures | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| are shown for only one gate. tested in the same manner. | . The other gates are | l | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED I | BELOW | ()/) |
| Character | istic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | V _{IHAmin} | V _{ILAmax} | VEE | (VCC) Gnd |
| Power Supply Drain | Current | ΙE | 8 | 9 | | | | 8 | 1, 16 |
| Input Current | | linH | 12 5,6,10,11 7 9 | 12 5,6,10,11 7 9 | | | | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| | | linL | All | | Note 1. | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | VOH | 3,14 (3.) 2,4,13,15 (2.) | 9 5,6,10,11 | | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | VOL | 3,14 (2.) 2,4,13,15 (3.) | 5,6,10,11 9 | | | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 2,4,13,15 (2.) 3,14 (3.) 13,15 (2.) | | | 5,6,10,11 9 7,12 | | 8 8 8 | 1, 16 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 2,4,13,15 (3.) 3,14 (2.) 13,15 (3.) | | | | 5,6,10,11 9 7,12 | 8 8 8 | 1, 16 1, 16 1, 16 |
| Switching Times | (50Ω Load) | | | | | Puise in | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | Clock Delays | t12+15+ t12+14+ t7+13+ t7+4+ t7+2+ t7+3+ t12+15- t12+14- t7+13- t7+2- t7+3- | 15 14 13 4 2 3 15 14 13 4 2 3 | | | 12 12 7 7 7 7 12 12 7 7 7 | 15 14 13 4 2 3 15 14 13 4 2 3 | 888888888888888888888888888888888888888 | 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 |
| Set Delay | | [†] 11+15+ [†] 11+14– | 15 14 | | | 11 11 | 15 14 | 8 8 | 1, 16 1, 16 |
| Reset Delay | | t ₉₊₁₄₊ t ₉₊₁₅ | 14 15 | | | 9 9 | 14 15 | 8 8 | 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₁₄₊ t ₁₅₊ | 14 15 | | | 11 11 | 14 15 | 8 8 | 1, 16 1, 16 |
| Fall Time | (20 to 80%) | t ₁₄ t ₁₅ | 14 15 | | | 9 9 | 14 15 | 8 8 | 1, 16 1, 16 |
| Counting Frequency | | ^f count | 2 15 | | | 7 12 | 2 15 | 8 8 | 1, 16 1, 16 |

^{1.} Individually test each input; apply VILmin to pin under test.

2. Set all four flip–flops by applying pulse VIHmax VILmin

to pins 5, 6, 10, and 11 prior to applying test voltage indicated.

3. Reset all four flip–flops by applying pulse VILmin

to pin 9 prior to applying test voltage indicated.

Four Bit Universal Shift Register


The MC10141 is a four—bit universal shift register which performs shift left, or shift right, serial/parallel in, and serial/parallel out operations with no external gating. Inputs S1 and S2 control the four possible operations of the register without external gating of the clock. The flip—flops shift information on the positive edge of the clock. The four operations are stop shift, shift left, shift right, and parallel entry of data. The other six inputs are all data type inputs; four for parallel entry data, and one for shifting in from the left (DL) and one for shifting in from the right (DR).

PD = 425 mW typ/pkg (No Load)

fShift = 200 MHz typ

 t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM



TRUTH TABLE

| SEL | ECT | | OUTPUTS | | | | | | | |
|-----|-----|----------------|-------------------|-------------------|-------------------|-------------------|--|--|--|--|
| S1 | S2 | OPERATING MODE | Q0 _{n+1} | Q1 _{n+1} | Q2 _{n+1} | Q3 _{n+1} | | | | |
| Γ | ۲ | Parallel Entry | D0 | D1 | D2 | D3 | | | | |
| Γ | Ξ | Shift Right* | Q1 _n | Q2 _n | Q3 _n | DR | | | | |
| H | L | Shift Left* | DL | Q0 _n | Q1 _n | Q2 _n | | | | |
| Н | Ι | Stop Shift | Q0 _n | Q1 _n | Q2 _n | Q3 _n | | | | |

*Outputs as exist after pulse appears at "C" input with input conditions as shown. (Pulse = Positive transition of clock input).

MC10141



L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX
PLASTIC PACKAGE
CASE 648-08




FN SUFFIX PLCC CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

SHIFT FREQUENCY TEST CIRCUIT



3

| | | | | | | Test Limits | 3 | | | |
|---|---|---------------------|--------------------------------------|--------------------------------------|--------------------------------------|-------------|--------------------------------------|--------------------------------------|--------------------------------------|------|
| | | Pin Under | -30 |)°C | | +25°C | | +85 | 5°C | |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | ĪΕ | 8 | | 112 | | 82 | 102 | | 112 | mAdc |
| Input Current | linH | 5 6 7 4 | | 350 350 390 425 | | | 220 220 245 265 | | 220 220 245 265 | μAdc |
| | linL | 12 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage Logic 1 | Voн | 3 | -1.060 | -0.890 | -0.960 | | -0.810 | -0.890 | -0.700 | Vdc |
| Output Voltage Logic 0 | VOL | 3 | -1.890 | -1.675 | -1.850 | | -1.650 | -1.825 | -1.615 | Vdc |
| Threshold Voltage Logic 1 | VOHA (Note 1.) | 3 3 3 | -1.080 -1.080 -1.080 -1.080 | | -0.980 -0.980 -0.980 -0.980 | | | -0.910 -0.910 -0.910 -0.910 | | Vdc |
| Threshold Voltage Logic 0 | VOLA (Note 1.) | 3 3 3 3 | | -1.655 -1.655 -1.655 -1.655 | | | -1.630 -1.630 -1.630 -1.630 | | -1.595 -1.595 -1.595 -1.595 | Vdc |
| Switching Times (50Ω Load) | | | | | | | | | | ns |
| Propagation Delay Setup Time (t _{setup}) Hold Time (t _{hold}) | t ₄₊₃₊ t ₁₂₊₄₊ t ₁₀₊₄₊ t ₄₊₁₂₊ | 3 14 14 14 | 1.7 2.5 5.5 1.5 | 3.9 | 1.8 2.5 5.0 1.5 | 2.9 | 3.8 | 2.0 2.5 5.5 1.5 | 4.2 | |
| Rise Time (20 to 80%) | t3+ | 3 | 1.0 | 3.4 | 1.1 | 2.0 | 3.3 | 1.1 | 3.6 | |
| Fall Time (20 to 80%) | t3 | 3 | 1.0 | 3.4 | 1.1 | 2.0 | 3.3 | 1.1 | 3.6 | |
| Shift Frequency | ^f shift | | 150 | | 150 | 200 | | 150 | | MHz |



See shift frequency test circuit for test procedures.
 Reset to zero before performing test.
 Reset to one before performing test.

ELECTRICAL CHARACTERISTICS (continued)

| | | | | TEST VOL | TAGE VALU | JES (Volts) | | | | | |
|---|--|---------------------|------------------------|--------------------|---|---------------------|------------------|-----|----|----|----------------------------------|
| | @ Test Tem | perature | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | | | | |
| | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | | | | |
| | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 |] | | | |
| | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | 1 | | | |
| | Pin | | | | TEST VOLTAGE APPLIED TO PINS LISTED BELOW | | | | | | |
| Characteristic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | P1 | P2 | РЗ | (VCC) Gnd |
| Power Supply Drain Current | ŀΕ | 8 | | | | | 8 | | | | 1, 16 |
| Input Current | linH | 5 6 7 4 | 5 6 7 4 | | | | 8 8 8 | | | | 1, 16 1, 16 1, 16 1, 16 |
| | linL | 12 | 4,5,6,7,9, 10,11,13 | 12 | | | 8 | | | | 1, 16 |
| Output Voltage Logic 1 | VOH | 3 | 6 | | | | 8 | 4 | | | 1, 16 |
| Output Voltage Logic 0 | V _{OL} | 3 | | | | | 8 | 4 | | | 1, 16 |
| Threshold Voltage Logic 1 | VOHA (Note 1.) | 3 3 3 3 | 6 6 | Note 3. Note 3. | 6 | 7 | 8 8 8 8 | 4 4 | 4 | 4 | 1, 16 1, 16 1, 16 1, 16 |
| Threshold Voltage Logic 0 | VOLA (Note 1.) | 3 3 3 3 | 6 | Note 4. Note 4. | | 6 7 | 8 8 8 | 4 4 | 4 | 4 | 1, 16 1, 16 1, 16 1, 16 |
| Switching Times (50 Ω Load) | | | | | | | −3.2 V | | | | +2.0 V |
| Propagation Delay Setup Time (t _{setup}) Hold Time (t _{hold}) | t ₄₊₃₊ t ₁₂₊₄₊ t ₁₀₊₄₊ t ₄₊₁₂₊ | 3 14 14 14 | | | | | 8 8 8 | | | | 1, 16 1, 16 1, 16 1, 16 |
| Rise Time (20 to 80%) | t ₃₊ | 3 | | | | | 8 | Ì | İ | 1 | 1, 16 |
| Fall Time (20 to 80%) | t3- | 3 | | | | | 8 | | 1 | | 1, 16 |
| Shift Frequency | f _{shift} | | Note 2. | ł | | | 8 | | l | ľ | 1, 16 |

^{2.} See shift frequency test circuit for test procedures.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Reset to zero before performing test.
 Reset to one before performing test.

Quad Latch

The MC10153 is a high speed, low power, MECL quad latch consisting of four bistable latch circuits with D type inputs and gated Q outputs. Open emitters allow a large number of outputs to be wire-ORed together. Latch outputs are gated, allowing direct wiring to a bus. When the clock is low, outputs will follow D inputs. Information is latched on positive going transition of the clock. The MC10153 provides the same logic function as the MC10133, except for inversion of the clock.

 $P_D = 310 \text{ mW typ/pkg (No Load)}$ $t_{pd} = 4.0 \text{ ns typ}$ t_r , $t_f = 2.0 \text{ ns typ } (20\%-80\%)$

LOGIC DIAGRAM D0 G0 D1 Q1 CE c_C **CE** 12 D2 9 G1 10 D3 14 V_{CC1} = PIN 1 V_{CC2} = PIN 16 VFF = PIN 8

TRUTH TABLE

| G | С | D | Q _{n+1} |
|---|---|---|------------------|
| Н | Х | Х | L |
| L | н | X | Qn |
| L | L | L | L |
| L | L | н | Н |

MC10153



FN SUFFIX PLCC CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

REV 5

3

ELECTRICAL CHARACTERISTICS

| | T | | 1 | | | Test Limits | | | | |
|----------------------------|--|------------------------------------|--|--|--|---------------------------------|--|--|--|------|
| • | } | Pin Under | -31 | o∘C | | +25°C | | +85 | 5°C | |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | ΙE | 8 | | 83 | | | 75 | | 83 | mAdc |
| Input Current | linH | 3 4 5 13 | | 390 390 560 460 | | | 245 245 350 290 | | 245 245 350 290 | μAdc |
| | linL | 3 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage Logic 1 | Vон | 2 2 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage Logic 0 | V _{OL} | 2 2 2 | -1.890 -1.890 -1.890 | -1.675 -1.675 -1.675 | -1.850 -1.850 -1.850 | | -1.650 -1.650 -1.650 | -1.825 -1.825 -1.825 | -1.615 -1.615 -1.615 | Vdc |
| Threshold Voltage Logic 1 | Vона | 2 2 2† 2‡ 2; 2 2 | -1.080 -1.080 -1.080 -1.080 -1.080 -1.080 -1.080 | | -0.980 -0.980 -0.980 -0.980 -0.980 -0.980 -0.980 -0.980 | | | -0.910 -0.910 -0.910 -0.910 -0.910 -0.910 -0.910 | | Vdc |
| Threshold Voltage Logic 0 | VOLA | 2 2 2 2† 2‡ 2‡ | | -1.655 -1.655 -1.655 -1.655 -1.655 -1.655 | | | -1.630 -1.630 -1.630 -1.630 -1.630 -1.630 | | -1.595 -1.595 -1.595 -1.595 -1.595 -1.595 | Vdc |
| Switching Times (50Ω Load) | | | | | | | | | | ns |
| Propagation Delay | t3+2+ t4-2+ t5-2+ tsetup thold | 2 2 2 3 3 | 1.0 1.0 1.0 2.5 1.5 | 5.6 5.6 3.2 | 1.0 1.0 1.0 2.5 1.5 | 4.0 4.0 2.0 0.7 0.7 | 5.4 5.6 3.1 | 1.1 1.2 1.0 2.5 1.5 | 5.9 6.2 3.4 | |
| Rise Time (20 to 80%) | t ₂₊ | 2 | 1.0 | 3.6 | 1.1 | 2.0 | 3.5 | 1.1 | 3.8 | |
| Fall Time (20 to 80%) | t ₂ | 2 | 1.0 | 3.6 | 1.1 | 2.0 | 3.5 | 1.1 | 3.8 | |

[†] Output level to be measured after a clock pulse has been applied to the clock input (Pin 4) VILmin

[‡] Data input at proper high/low level while clock pulse is high so that device latches ar proper high/low level for test. Levels are measured after device has latched.

^{*} Latch set to zero state before test.

ELECTRICAL CHARACTERISTICS (continued)

| ELECTRICAL CHAR | | <u>`</u> | | | TEST V | OLTAGE VAI | UES (Volts) | | |
|-----------------------|-------------|--|---|-------------------|--------------------|-----------------------|-----------------------|----------------------------|--|
| | | @ Test Te | mperature | VIHmax | V _{ILmin} | VIHAmin | VILAmax | VEE | |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST | OLTAGE A | PPLIED TO | PINS LISTED E | BELOW | |
| Characteris | etic | Symbol | Under Test | VIHmax | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (V _{CC}) Gnd |
| Power Supply Drain Cu | rrent | ΙE | 8 | | 13 | | | 8 | 1, 16 |
| Input Current | | linH | 3 4 5 13 | 3 4 5 13 | | | | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| , | | linL | 3 | 13 | 3 | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | VOH | 2 2 | 3 | 4 13 | | | 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | VOL | 2 2 2 | 3,5 | 3,13 13 3,4 | | | 8 8 8 | 1, 16 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | Vона | 2 2 2 2† 2‡ 2‡ 2 2 | 3 3 3 3 | 4 4 4 | 3 | 5 4 13 | 8 8 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 2 2 2 2† 2‡ 2‡ | 3 3 3 | 4 4 4 | 5 | 3 | 8 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 |
| Switching Times | (50Ω Load) | | | +1.11 V | | Pulse in | Pulse Out | −3.2 V | +2.0 V |
| Propagation Delay | | t ₃₊₂₊ t ₄₋₂₊ t ₅₋₂₊ t _{setup} t _{hold} | 2 2 2 3 3 | 3* | | 3 4 5 3 3 | 2 2 2 2 2 | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₂₊ | 2 | | | 3 | 2 | 8 | 1, 16 |
| Fall Time | (20 to 80%) | t2- | 2 | | | 3 | 2 | 8 | 1, 16 |

 $[\]dagger$ Output level to be measured after a clock pulse has been applied to the clock input (Pin 4) V_{ILmin}

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

[‡] Data input at proper high/low level while clock pulse is high so that device latches ar proper high/low level for test. Levels are measured after device has latched.

^{*} Latch set to zero state before test.

Binary Counter

The MC10154 is a four-bit counter capable of divide-by-two, divide-by-four, divide-by-eight or a divide-by-sixteen function.

Clock inputs trigger on the positive going edge of the clock pulse. Set and Reset inputs override the clock, allowing asynchronous "set" or "clear." Individual Set and common Reset inputs are provided, as well as complementary outputs for the first and fourth bits. True outputs are available at all bits.


 $P_D = 370 \text{ mW typ/pkg (No Load)}$

 $f_{toggle} = 150 \text{ MHz (typ)}$

 $t_{pd} = 3.5 \text{ ns typ (C to Q_0)}$

 $t_{pd} = 11 \text{ ns typ (C to Q3)}$

LOGIC DIAGRAM




TRUTH TABLE


| | | i | NPUTS | ; | | | | OUTI | PUTS | |
|-------------|-------------|-----|-------|-----|---|---|---------------------------------|-------------------------|---------------------------------|--|
| R | S0 | S1 | S2 | S3 | C1 | C2 | Q0 | Q1 | Q2 | Q3 |
| H L L | L H L | HLL | JIJJ | HLL | X X H X | X X X H | H | H No C No C | | H |
| | | | | | * | * | H - H - H - H - H - H - H - H - | H H → → H H → → H H → → | H H H H L L L L H H H L L L L L | ###################################### |

* Clock transitions from V_{IL} to V_{IH} may be applied to C1 or C2 or V_{IL} V_{IH} both for same effect.

MC10154



PIN ASSIGNMENT



3

| | | | Test Limits | | | | | | | |
|--|---|--------------------|----------------------------|----------------------------|----------------------------|---------------------------|----------------------------|----------------------------|----------------------------|------|
| | | Pin Under | -30 |)°C | | +25°C | | +85 | 5°C | |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | lΕ | 8 | | 97 | | | 88 | | 97 | mAdc |
| Input Current | linH | 12 11 9 | | 390 350 650 | | | 245 220 410 | | 245 220 410 | μAdc |
| | linL | * | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage Logic 1 | Voн | 14 15 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage Logic 0 | VOL | 14 15 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltage Logic 1 | Vона | 3 14 15 | -1.080 -1.080 -1.080 | | -0.980 -0.980 -0.980 | | | -0.910 -0.910 -0.910 | | Vdc |
| Threshold Voltage Logic 0 | VOLA | 3 14 15 | | -1.655 -1.655 -1.655 | | | -1.630 -1.630 -1.630 | | -1.595 -1.595 -1.595 | Vdc |
| Switching Times (50Ω Load) Clock Input Propagation Delay | t ₁₂₊₁₅₊ t ₁₂₋₁₃₋ t ₁₂₊₄₋ t ₁₂₋₃₊ | 15 13 4 3 | 1.4 1.9 2.9 3.9 | 5.0 9.4 12.3 14.9 | 1.5 2.0 3.0 4.0 | 3.5 6.0 8.5 11.0 | 4.8 9.2 12.0 14.5 | 1.5 2.0 3.0 4.0 | 5.3 9.8 12.8 15.5 | ns |
| Rise Time (20 to 80%) | t ₁₅₊ | 15 | 1.1 | 4.7 | 1.1 | 2.5 | 4.5 | 1.1 | 5.0 | |
| Fall Time (20 to 80%) | t ₁₅ _ | 15 | 1.1 | 4.7 | 1.1 | 2.5 | 4.5 | 1.1 | 5.0 | |
| Set Input Reset Input | t ₁₁₋₁₅₊ t ₉₋₁₅₊ | 15 15 | 1.4 1.4 | 5.2 5.2 | 1.5 1.5 | | 5.0 5.0 | 1.5 1.5 | 5.5 5.5 | |
| Counting Frequency | fcount | 15 | 125 | ł | 125 | 150 | i | 125 | | MHz |

^{*} Individually test each input applying V_{IL} to input under test.

ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST VO | LTAGE VALU | JES (Volts) | | |
|----------------------------|-------------------|--|--------------------|--------------------|--------------------|----------------------|---------------------|-------------|----------------------------------|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| į | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| ļ | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | BELOW | | | | |
| Charac | teristic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (VCC) Gnd |
| Power Supply Drain Current | | 1 _E | 8 | 9 | | | | 8 | 1, 16 |
| Input Current | | linH | 12 11 9 | 12 11 9 | | | | 8 8 8 | 1, 16 1, 16 1, 16 |
| | | linL | * | | * | | , | 8 | 1, 16 |
| Output Voltage | Logic 1 | Vон | 14 15 | 9 11 | | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | VOL | 14 15 | 11 9 | | | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | Vона | 3 14 15 | | | 5 11 9 | | 8 8 8 | 1, 16 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 3 14 15 | | | | 5 11 9 | 8 8 8 | 1, 16 1, 16 1, 16 |
| Switching Times | (50Ω Load) | | | | | Puise in | Pulse Out | -3.2 V | +2.0V |
| Clock Input | Propagation Delay | ^t 12+15+ ^t 12-13- ^t 12+4- ^t 12-3+ | 15 13 4 3 | | | 12 12 12 12 | 15 13 4 3 | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₁₅₊ | 15 | | | 12 | 15 | 8 | 1, 16 |
| Fall Time | (20 to 80%) | t ₁₅ | 15 | | | 12 | 15 | 8 | 1, 16 |
| Set Input Reset Input | | t ₁₁₋₁₅₊ t ₉₋₁₅₊ | 15 15 | | | 11 9 | 15 15 | 8 8 | 1, 16 1, 16 |
| Counting Frequency | <u>/</u> | fcount | 15 | | | 12 | 15 | 8 | 1, 16 |


^{*} Individually test each input applying VIL to input under test.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Quad 2-Input Multiplexer (Non-Inverting)

The MC10158 is a quad two channel multiplexer. A common select input determines which data inputs are enabled. A high (H) level enables data inputs D00, D10, D20, and D30 and a low (L) level enables data inputs D01, D11, D21, and D31.


 $\begin{array}{ll} P_D = & 197 \text{ mW typ/pkg (No Load)} \\ t_{pd} = & 2.5 \text{ ns typ (Data to Q)} \\ & 3.2 \text{ ns typ (Select to Q)} \\ t_r, t_f = & 2.5 \text{ ns typ (20\%-80\%)} \end{array}$




TRUTH TABLE

| Select | D0 | D1 | Q |
|--------|----|----|---|
| L | Х | L | L |
| L | Х | Н | Н |
| Н | L | Х | L |
| Ξ | Н | Х | Н |

MC10158



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

| | | | Test Limits | | | | | | | |
|--|--|--------------|-------------|------------|------------|------------|------------|------------|------------|------|
| | | Pin Under | -30 | o∘c | | +25°C | | +8 | 5°C | 1 |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | ΙE | 8 | | 53 | | 38 | 48 | | 53 | mAdc |
| Input Current | linH | 9 5 | | 360 400 | | | 225 250 | | 225 250 | μAdc |
| | linL | 5 | 0.5 | | 0.5 | | } | 0.3 | | μAdc |
| Output Voltage Logic 1 | VOH | 1 | -1.060 | -0.890 | -0.960 | | -0.810 | -0.890 | -0.700 | Vdc |
| Output Voltage Logic 0 | VOL | 1 | -1.890 | -1.675 | -1.850 | | -1.650 | -1.825 | -1.615 | Vdc |
| Threshold Voltage Logic 1 | VOHA | 1 | -1.080 | | -0.980 | | | -0.910 | | Vdc |
| Threshold Voltage Logic 0 | VOLA | 1 | | -1.655 | | | -1.630 | | -1.595 | Vdc |
| Switching Times (50Ω Load) | | | | | | | | | | ns |
| Propagation Data Input Delay Select Input | t ₅₋₁₋ t ₉₊₁₊ | 1 1 | 1.3 2.5 | 3.1 4.8 | 1.2 2.4 | 2.5 3.2 | 3.0 4.5 | 1.3 2.5 | 3.2 4.8 | |
| Rise Time (20 to 80%) | t ₁₊ | 1 | 1.6 | 3.4 | 1.5 | 2.5 | 3.3 | 1.6 | 3.4 | } |
| Fall Time (20 to 80%) | t ₁ _ | 1 | 1.6 | 3.4 | 1.5 | 2.5 | 3.3 | 1.6 | 3.4 | } |

ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST VO | LTAGE VALI | JES (Volts) | | |
|-----------------------|----------------------------|-----------------|---------------|--------------------|--------------------|------------|---------------------|--------|--------------|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE |] |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | } |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | 1 |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 |] |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED | BELOW | 0/> |
| Characteri | stic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (VCC) Gnd |
| Power Supply Drain Co | urrent | ľΕ | 8 | | | | | 8 | 16 |
| Input Current | | linH | 9 5 | 9 5 | | | | 8 8 | 16 16 |
| | | linL | 5 | | 5 | | | 8 | 16 |
| Output Voltage | Logic 1 | Voн | 1 | 5 | | | | 8 | 16 |
| Output Voltage | Logic 0 | V _{OL} | 1 | | | | | 8 | 16 |
| Threshold Voltage | Logic 1 | VOHA | 1 | | | 5 | | 8 | 16 |
| Threshold Voltage | Logic 0 | VOLA | 1 | | | | 5 | 8 | 16 |
| Switching Times | (50 Ω Load) | | | +1.11V | +0.31V | Pulse in | Pulse Out | −3.2 V | +2.0 V |
| Propagation Delay | Data Input Select Input | t5-1- t9+1+ | 1 1 | 6 | | 5 9 | 1 1 | 8 8 | 16 16 |
| Rise Time | (20 to 80%) | t ₁₊ | 1 | | } | 5 | 1 | 8 | 16 |
| Fall Time | (20 to 80%) | t ₁ | 1 | | 1 | 5 | 1 | 8 | 16 |

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Quad 2-Input Multiplexer (Inverting)

The MC10159 is a quad two channel multiplexer with enable. It incorporates common enable and common data select inputs. The select input determines which data inputs are enabled. A high (H) level enables data inputs D00, D10, D20, and D30. A low (L) level enables data inputs D01, D11, D21, and D31. Any change on the data inputs will be reflected at the outputs while the enable is low. Input levels are inverted at the output.


PD = 218 mW typ/pkg (No Load)

 $t_{pd} = 2.5 \text{ ns typ (Data to Q)}$

3.2 ns typ (Select to Q)

 t_r , $t_f = 2.5$ ns typ (20%–80%)

LOGIC DIAGRAM



TRUTH TABLE

| Enable | Select | D0 | D1 | Q |
|--------|--------|----|----|---|
| L | L | Х | L | Τ |
| L | L | Х | Н | L |
| L | Н | L | Х | Н |
| L | Н | Н | Х | L |
| Н | Х | X | Х | L |

MC10159



L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648–08



FN SUFFIX PLCC CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion
Tables on page 6-11.

V_{CC} = PIN 16

VEE = PIN 8

| | | | | Test Limits | | | | | | |
|--|--|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------|
| | } | Pin Under | -30 | D°C | | +25°C | | +8 | 5°C | ļ |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | ΙE | 8 | | 58 | | 42 | 53 | | 58 | mAdc |
| Input Current | linH | 9 5 | | 360 400 | | | 225 250 | | 225 250 | μAdc |
| | linL | 5 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage Logic 1 | VOH | 1 | -1.060 | -0.890 | -0.960 | | -0.810 | -0.890 | -0.700 | Vdc |
| Output Voltage Logic 0 | VOL | 1 | -1.890 | -1.675 | -1.850 | | -1.650 | -1.825 | -1.615 | Vdc |
| Threshold Voltage Logic 1 | VOHA | 1 | -1.080 | | -0.980 | | | -0.910 | } | Vdc |
| Threshold Voltage Logic 0 | VOLA | 1 | | -1.655 | | | -1.630 | | -1.595 | Vdc |
| Switching Times (50Ω Load) | | | | | | | | | , | ns |
| Propagation Data Input Delay Select Input Enable Input | t ₅₊₁ - t ₉₊₁ - t ₇₊₁ - | 1 1 1 | 1.1 1.5 1.4 | 3.8 5.3 5.3 | 1.2 1.5 1.5 | 2.5 3.2 2.5 | 3.3 5.0 5.0 | 1.1 1.5 1.4 | 3.8 5.3 5.3 | |
| Rise Time (20 to 80%) | t ₁₊ | 1 | 1.0 | 3.7 | 1.1 | 2.5 | 3.5 | 1.0 | 3.7 | |
| Fall Time (20 to 80%) | t1_ | 1 | 1.0 | 3.7 | 1.1 | 2.5 | 3.5 | 1.0 | 3.7 | |

ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST VO | LTAGE VAL | JES (Volts) | | |
|-----------------------|--|---|--------------------|--------------------|--------------------|-------------|---------------------|--------|-------------|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | |
| ł | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| } | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED I | BELOW | , , , , , , |
| Characteri | istic | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | (VCC) | |
| Power Supply Drain Cu | urrent | lΕ | 8 | | | | | 8 | 16 |
| Input Current | | linH | 9 5 | 9 5 | | | | 8 8 | 16 16 |
| | • | linL | 5 | | 5 | | | 8 | 16 |
| Output Voltage | Logic 1 | VOH | 1 | | | | | 8 | 16 |
| Output Voltage | Logic 0 | V _{OL} | 1 | 5 | | | | 8 | 16 |
| Threshold Voltage | Logic 1 | VOHA | 1 | 9 | | | 6 | 8 | 16 |
| Threshold Voltage | Logic 0 | VOLA | 1 | 9 | | 6 | | 8 | 16 |
| Switching Times | (50Ω Load) | | | +1.11V | +0.31V | Pulse in | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | Data Input Select Input Enable Input | t ₅₊₁₋ t ₉₊₁₋ t ₇₊₁₋ | 1 1 1 | 6 3, 12 | | 5 9 7 | 1 1 1 | 8 8 | 16 16 |
| Rise Time | (20 to 80%) | t ₁₊ | 1 | 9 | | 5 | 1 | 8 | 16 |
| Fall Time | (20 to 80%) | t ₁₋ | 1 | 9 | | 5 | 1 | 8 | 16 |


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

12-Bit Parity Generator-Checker

The MC10160 consists of nine Exclusive-OR gates in a single package, internally connected to provide odd parity checking or generation. Output goes high when an odd number of inputs are high. Unconnected inputs are pulled to low logic levels allowing parity detection and generation for less than 12 bits.


> PD = 320 mW typ/pkg (No Load) $t_{Dd} = 5.0 \text{ ns typ}$ t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM




| INPUT | OUTPUT |
|--------------------------------|--------|
| Sum of High Level Inputs | Pin 2 |
| Even | Low |
| Odd | High |

MC10160



PIN ASSIGNMENT



REV 6

| | | | | | | Test Limits | 3 | | | |
|----------------------------|--|---|---|---|--|---|--|--|---|------|
| | 1 | Pin Under | -30 | o∘C | | +25°C | | +85 | 5°C | |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | lΕ | 8 | | 86 | | 62 | 78 | | 86 | mAdc |
| Input Current | linH (Note 1.) | 3 4 | | 425 350 | | | 265 220 | | 265 220 | μAdc |
| | linL | 3 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage Logic | 1 V _{OH} | 2 | -1.060 | -0.890 | -0.960 | | -0.810 | -0.890 | -0.700 | Vdc |
| Output Voltage Logic | 0 V _{OL} | 2 | -1.890 | -1.675 | -1.850 | | -1.650 | -1.825 | -1.615 | Vdc |
| Threshold Voltage Logic | 1 VOHA | 2 | -1.080 | | -0.980 | | | -0.910 | | Vdc |
| Threshold Voltage Logic | VOLA | 2 | | -1.655 | | | -1.630 | | -1.595 | Vdc |
| Switching Times (50Ω Load |) | | | | | | | | | ns |
| Propagation Delay | t3+2+ t3+2- t3-2- t3-2+ t4+2+ t4+2- t4-2- t4-2+ | 2 2 2 2 2 2 2 2 2 | 1.8 1.8 1.8 1.8 1.8 1.8 1.8 | 8.1 8.1 8.1 8.1 8.1 8.1 8.1 | 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0 | 5.0 5.0 5.0 5.0 5.0 5.0 5.0 | 7.5 7.5 7.5 7.5 7.5 7.5 7.5 7.5 | 2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0 | 8.0 8.0 8.0 8.0 8.0 8.0 8.0 | |
| Rise Time (20 to 80% | 1 | 2 | 1.1 | 3.5 | 1.1 | 2.0 | 3.3 | 1.0 | 3.5 | |
| Fall Time (20 to 80% | 1 | 2 | 1.1 | 3.5 | 1.1 | 2.0 | 3.3 | 1.0 | 3.5 | |

^{1.} Pins 3, 6, 7, 11, 12, 15 are similar. Pins 4, 5, 9, 10, 13, 14 are similar.

ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST VOLTA | GE VALUES | 6 (Volts) | | |
|----------------------------|-------------|--|-------------------|--------------------|-----------------------------------|---------------------------------|---|----------------------------|--|
| | | @ Test Te | mperature | ViHmax | V _{ILmin} | VIHAmin | VILAmax | VEE | |
| | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | 1 | Pin | TEST | VOLTAGE APPL | IED TO PINS | S LISTED BE | LOW | |
| Characteri | istic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (VCC) Gnd |
| Power Supply Drain Current | | JΕ | 8 | 4,5,9, 10,13,14 | | | | 8 | 1,16 |
| Input Current | | linH (Note 1.) | 3 4 | 3 4 | | | | 8 8 | 1,16 1,16 |
| | | linL | 3 | | 3 | | | 8 | 1,16 |
| Output Voltage | Logic 1 | Vон | 2 | 3 | 4,5,6,7,9,10, 11,12,13,14,15 | | | 8 | 1,16 |
| Output Voltage | Logic 0 | V _{OL} | 2 | | 3,4,5,6,7,9,10, 11,12,13,14,15 | | | 8 | 1,16 |
| Threshold Voltage | Logic 1 | VOHA | 2 | | 4,5,6,7,9,10, 11,12,13,14,15 | 3 | | 8 | 1,16 |
| Threshold Voltage | Logic 0 | VOLA | 2 | | 3,5,6,7,9,10, 11,12,13,14,15 | | 4 | 8 | 1,16 |
| Switching Times | (50Ω Load) | | | +1.11V | | Pulse in | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | | t3+2+ t3+2- t3-2- t3-2+ t4+2+ t4+2- t4-2- t4-2+ | 2 2 2 2 2 2 2 2 2 | 4 4 3 3 | | 3 3 3 4 4 4 4 | 2 2 2 2 2 2 2 2 2 | 8 8 8 8 8 8 | 1,16 1,16 1,16 1,16 1,16 1,16 1,16 |
| Rise Time | (20 to 80%) | t ₂₊ | 2 | | | 3 | 2 | 8 | 1,16 |
| Fall Time | (20 to 80%) | t ₂ _ | 2 | | | 3 | 2 | 8 | 1,16 |

^{1.} Pins 3, 6, 7, 11, 12, 15 are similar. Pins 4, 5, 9, 10, 13, 14 are similar.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Binary to 1-8 Decoder (Low)

The MC10161 is designed to decode a three bit input word to a one of eight line output. The selected output will be low while all other outputs will be high. The enable inputs, when either or both are high, force all outputs high.

The MC10161 is a true parallel decoder. No series gating is used internally, eliminating unequal delay times found in other decoders. This design provides the identical 4 ns delay from any address or enable input to any output.

A complete mux/demux operation on 16 bits for data distribution is illustrated in Figure 1. This system, using the MC10136 control counters, has the capability of incrementing, decrementing or holding data channels. When both S0 and S1 are low, the index counters reset, thus initializing both the mux and demux units. The four binary outputs of the counter are buffered by the MC10101s to send twisted–pair select data to the multiplexer/demultiplexer to units.

 $P_D = 315$ mW typ/pkg (No Load) $t_{pd} = 4.0$ ns typ t_{r} , $t_{f} = 2.0$ ns typ (20%–80%)

TRUTH TABLE

| ENA INP | BLE UTS | INPUTS | | | OUTPUTS | | | | | | | |
|------------|------------|--------|---|----|---------|----|----|----|----|----|----|----|
| E1 | E0 | С | В | Α | Q0 | Q1 | Q2 | QЗ | Q4 | Q5 | Q6 | Q7 |
| L | L | L | L | L | L | H | Н | Н | Н | Н | Н | Н |
| L | L | L | L | н | H I | L | Н | Н | Н | Н | Н | н |
| L | L | L | Н | L | H ' | Н | L | Н | Н | Н | Н | Н |
| L | L | L | Н | Н | н | Н | Н | L | Н | Н | Н | н |
| L | L | Н | L | L | H | Н | Н | Н | L | Н | Н | н |
| L | L | Н | L | н | H | Н | Н | Н | Н | L | Н | Н |
| L | L | н | Н | L | H I | н | Н | Н | Н | Н | L | Н |
| L | L | н | Н | Н | H | Н | Н | Н | Н | Н | Н | L |
| Н | Х | Х | Х | Χ. | н | Н | Н | Н | Н | Н | Н | Н |
| Х | Н | Х | Х | Х | Н | Н | Н | Н | Н | Н | Н | Н |

MC10161



L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11. 3

| | | | | | | - | Test Limits | ; | | | |
|------------------|--------------|--|--------------|------------------|------------------|------------------|-------------|------------------|------------------|------------------|------|
| | | | Pin Under | -30 | o°C | | +25°C | | +85 | 5°C | |
| Characte | eristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply D | rain Current | ΙE | 8 | | 84 | | 61 | 76 | | 84 | mAdc |
| Input Current | | linH | 14 | | 350 | | | 220 | | 220 | μAdc |
| | | linL | 14 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | Logic 1 | Vон | 13 13 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage | Logic 0 | VOL | 13 | -1.890 | -1.675 | -1.850 | | -1.650 | -1.825 | -1.615 | Vdc |
| Threshold Voltag | ge Logic 1 | VOHA | 13 13 | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Voltag | ge Logic 0 | VOLA | 13 | 1 | -1.655 | | | -1.630 | | -1.595 | Vdc |
| Switching Times | (50Ω Load) | | | | | | | | | | ns |
| Propagation Del | ay | [†] 14+13– [†] 14–13+ | 13 13 | 1.5 1.5 | 6.2 6.2 | 1.5 1.5 | 4.0 4.0 | 6.0 6.0 | 1.5 1.5 | 6.4 6.4 | |
| Rise Time | (20 to 80%) | t ₁₃₊ | 13 | 1.0 | 3.3 | 1.1 | 2.0 | 3.3 | 1.1 | 3.5 | |
| Fall Time | (20 to 80%) | t ₁₃ _ | 13 | 1.0 | 3.3 | 1.1 | 2.0 | 3.3 | 1.1 | 3.5 | |


ELECTRICAL CHARACTERISTICS (continued)

MOTOROLA

| | | | | | TEST VOL | TAGE VALU | ES (Volts) | | |
|----------------------|---------------|--|--------------------|-------------|---------------------|-------------|---------------------------|--------|--------------|
| | | @ Test Te | mperature | VIHmax | V _{ILmin} | VIHAmin | VILAmax | VEE | |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| : | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| 1 | | | Pin | TEST VO | LTAGE API | PLIED TO PI | NS LISTED B | ELOW | , , , |
| Characteri | Under Test | VIHmax | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (V _{CC}) Gnd | | |
| Power Supply Drain C | urrent | lΕ | 8 | 2,7,9,14,15 | | | | 8 | 1,16 |
| Input Current | | linH | 14 | 14 | | | | 8 | 1,16 |
| | | linL | 14 | | 14 | | | 8 | 1,16 |
| Output Voltage | Logic 1 | Vон | 13 13 | 2 15 | | | | 8 8 | 1,16 1,16 |
| Output Voltage | Logic 0 | VOL | 13 | 14 | | | | 8 | 1,16 |
| Threshold Voltage | Logic 1 | VOHA | 13 13 | | | 2 15 | | 8 8 | 1,16 1,16 |
| Threshold Voltage | Logic 0 | VOLA | 13 | | | 14 | | 8 | 1,16 |
| Switching Times | (50Ω Load) | | | | | Pulse In | Pulse Out | −3.2 V | +2.0 V |
| Propagation Delay | | t ₁₄₊₁₃₋ t ₁₄₋₁₃₊ | 13 13 | | | 14 14 | 13 13 | 8 8 | 1,16 1,16 |
| Rise Time | (20 to 80%) | t ₁₃₊ | 13 | | | 14 | 13 | 8 | 1,16 |
| Fall Time | (20 to 80%) | t ₁₃ _ | 13 | | 1 | 14 | 13 | 8 | 1,16 |

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

FIGURE 1 — HIGH SPEED 16-BIT MULTIPLEXER/DEMULTIPLEXER



Binary to 1-8 Decoder (High)

The MC10162 is designed to convert three lines of input data to a one-of-eight output. The selected output will be high while all other outputs are low. The enable inputs, when either or both are high, force all outputs low.

The MC10162 is a true parallel decoder. No series gating is used internally, eliminating unequal delay times found in other decoders.

This device is ideally suited for demultiplexer applications. One of the two enable inputs is used as the data input, while the other is used as a data enable input.

A complete mux/demux operation on 16 bits for data distribution is illustrated in Figure 1 of the MC10161 data sheet.

 $P_D = 315 \text{ ns typ/pkg (No Load)}$ $t_{pd} = 4.0 \text{ ns typ}$ t_{r} , $t_f = 2.0 \text{ ns typ } (20\%-80\%)$

TRUTH TABLE

| | IN | PUTS | S | | | OUTPUTS | | | | | | | |
|----|----|------|---|---|----|---------|----|----|------------|----|----|----|--|
| ĒΟ | Ē1 | O | В | Α | Qō | Q1 | Q2 | Q3 | Q4 | Q5 | Q6 | Q7 | |
| L | L | L | L | L | Н | L | L | L | L | L | L | L | |
| L | L | L | L | Н | L | н | L | L | L | L | L | L | |
| L | L | L | Н | L | L | L | Н | L | L | L | L | L | |
| L | L | L | Н | Н | L | L | L | Н | L | L | L | L | |
| L | L | Н | L | L | L | L | L | L | н. | L | L | L | |
| L | L | Н | L | Н | L | L | L | L | L | Н | L | L | |
| L | L | Н | н | L | L | L | L | L | L | L | Н | L | |
| L | L | н | н | н | L | L | L | L | L | L | L | Н | |
| н | Х | Х | Х | Х | L | L | L | L | L | L | L | L | |
| Х | н | Х | Х | Х | L | L | L | L | L | L | L | L | |

MC10162



L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

| | | | | Test Limits | | | | | | | |
|----------------------------|-------------|--|----------------------|------------------|------------------|------------------|------------|------------------|------------------|------------------|------|
| Characteristic | | Symbol | Pin Under Test | −30°C | | +25°C | | | +85°C | | } |
| | | | | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | | 1E | 8 | | 84 | | 61 | 76 | | 84 | mAdc |
| Input Current | | ^J inH | 14 | | 350 | | | 220 | | 220 | μAdc |
| | | linL | 14 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | Logic 1 | VOH | 13 | -1.060 | -0.890 | -0.960 | | -0.810 | -0.890 | -0.700 | Vdc |
| Output Voltage | Logic 0 | V _{OL} | 13 13 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltag | ge Logic 1 | VOHA | 13 | -1.080 | 1 | -0.980 | | | -0.910 | | Vdc |
| Threshold Voltag | ge Logic 0 | VOLA | 13 13 | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Times | (50Ω Load) | | | | | | | | | | ns |
| Propagation Delay | | ^t 14+13– ^t 14–13+ | 13 13 | 1.5 1.5 | 6.2 6.2 | 1.5 1.5 | 4.0 4.0 | 6.0 6.0 | 1.5 1.5 | 6.4 6.4 | |
| Rise Time | (20 to 80%) | t ₁₃₊ | 13 | 1.0 | 3.3 | 1.1 | 2.0 | 3.3 | 1.1 | 3.5 | |
| Fall Time | (20 to 80%) | t ₁₃ _ | 13 | 1.0 | 3.3 | 1.1 | 2.0 | 3.3 | 1.1 | 3.5 | 1 |

ELECTRICAL CHARACTERISTICS (continued)

| | | | | TEST VOLTAGE VALUES (Volts) | | | | | | |
|----------------------|--------------------|--|--------------------|---|--------------------|---------------------|---------------------|--------------|--------------|--|
| @ Test Temp | | | | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | | |
| | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | | |
| | | | Pin | TEST VOLTAGE APPLIED TO PINS LISTED BELOW | | | | | | |
| Characteri | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (VCC) Gnd | | |
| Power Supply Drain C | ΙE | 8 | | | | | 8 | 1,16 | | |
| Input Current | | linH | 14 | 14 | | | | 8 | 1,16 | |
| | | l _{inL} | 14 | | 14 | | | 8 | 1,16 | |
| Output Voltage | Logic 1 | VOH | 13 | 14 | | | | 8 | 1,16 | |
| Output Voltage | Logic 0 | V _{OL} | 13 13 | 2 15 | | | | 8 8 | 1,16 1,16 | |
| Threshold Voltage | Logic 1 | VOHA | 13 | | | 14 | | 8 | 1,16 | |
| Threshold Voltage | Logic 0 | V _{OLA} | 13 13 | | | 2 15 | | 8 8 | 1,16 1,16 | |
| Switching Times | (50 Ω Load) | | | | | Pulse In | Pulse Out | -3.2 V | +2.0 V | |
| Propagation Delay | | t ₁₄₊₁₃₊ t ₁₄₋₁₃₋ | 13 13 | | | 14 14 | 13 13 | 8 8 | 1,16 1,16 | |
| Rise Time | (20 to 80%) | t+ | 13 | | | 14 | 13 | 8 | 1,16 | |
| Fall Time | (20 to 80%) | t– | 13 | | | 14 | 13 | 8 | 1,16 | |


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50–ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

8-Line Multiplexer

The MC10164 is a high speed, low power eight—channel data selector which routes data present at one—of—eight inputs to the output. The data is routed according to the three bit code present on the address inputs. An enable input is provided for easy bit expansion.

 P_D = 310 mW typ/pkg (No Load) t_{pd} = 3.0 ns typ (Data to Output) t_r , t_f = 2.0 ns typ (20%–80%)


LOGIC DIAGRAM




TRUTH TABLE

| | ADDF | ADDRESS INPUTS | | | | | | | |
|--------|------|----------------|---|----|--|--|--|--|--|
| ENABLE | C | В | Α | Z | | | | | |
| L | L | L | L | X0 | | | | | |
| L | L | L | н | X1 | | | | | |
| L | L | н | L | X2 | | | | | |
| L | L | Н | Н | Х3 | | | | | |
| L | Н | L | L | X4 | | | | | |
| L | Н | L | н | X5 | | | | | |
| L | Н | н | L | X6 | | | | | |
| L | н | н | Н | X7 | | | | | |
| Н | Х | Х | Х | L | | | | | |

MC10164



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

REV 5

| | | | | | | | Test Limits | ; | | | |
|--------------------|------------|--|----------------------------------|---------------------------------|--|---------------------------------|--|--|--|--|------|
| | | | Pin Under | -30 | 0°C | | +25°C | | +85 | 5°C | |
| Characteris | tic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain | Current | ΙE | 8 | | 83 | | 60 | 75 | | 83 | mAdc |
| Input Current | | linH | 2 | | 425 | | | 265 | | 265 | μAdc |
| | | linL | 4 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | Logic 1 | VOH | 15 | -1.060 | -0.890 | -0.960 | | -0.810 | -0.890 | -0.700 | Vdc |
| Output Voltage | Logic 0 | VoL | 15 | -1.890 | -1.675 | -1.850 | | -1.650 | -1.825 | -1.615 | Vdc |
| Threshold Voltage | Logic 1 | VOHA | 15 | -1.080 | | -0.980 | | | -0.910 | | Vdc |
| Threshold Voltage | Logic 0 | VOLA | 15 | | -1.655 | | | -1.630 | | -1.595 | Vdc |
| Switching Times (| 50Ω Load) | | | | | | | | | | ns |
| Propagation Delay | | t4+15+ t4-15- t7+15+ t7-15- t2+15- t2-15+ | 15 15 15 15 15 15 | 1.5 1.5 1.9 1.9 0.9 | 4.9 4.9 6.5 6.5 3.5 3.5 | 1.5 1.5 2.0 2.0 1.0 | 3.0 3.0 4.0 4.0 2.0 2.0 | 4.7 4.7 6.2 6.2 3.1 3.1 | 1.6 1.6 2.2 2.2 1.0 1.0 | 5.0 5.0 6.7 6.7 3.3 3.3 | |
| Rise Time (2 | 20 to 80%) | t+ | 15 | 0.9 | 3.3 | 1.1 | 2.0 | 3.3 | 1.2 | 3.6 | |
| Fall Time (2 | 20 to 80%) | t– | 15 | 0.9 | 3.3 | 1.1 | 2.0 | 3.3 | 1.2 | 3.6 | |

ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST VO | LTAGE VALU | JES (Volts) | | |
|--------------------------|----------------------------|--|----------------------------------|--------------------------------|--------------------|----------------------------|----------------------------------|-----------------------|--|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED | BELOW | |
| Characterist | Characteristic Symbol Test | | | | | VIHAmin | VILAmax | VEE | (VCC) Gnd |
| Power Supply Drain Curre | ent | ΙΕ | 8 | | | | | 8 | 1,16 |
| Input Current | | linH | 2 | 4 | | | | 8 | 1,16 |
| | | [[] inL | 4 | | 4 | | | 8 | 1,16 |
| Output Voltage | Logic 1 | VOH | 15 | 4,9 | | | | 8 | 1,16 |
| Output Voltage | Logic 0 | VOL | 15 | 9 | | | | 8 | 1,16 |
| Threshold Voltage | Logic 1 | VOHA | 15 | 4,9 | | | 2 | 8 | 1,16 |
| Threshold Voltage | Logic 0 | VOLA | 15 | 9 | | | 2 | 8 | 1,16 |
| Switching Times | (50Ω Load) | | | +1.11V | | Pulse In | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | | t4+15+ t4-15- t7+15+ t7-15- t2+15- t2-15+ | 15 15 15 15 15 15 | 9 9 5 5 7,5 7,5 | | 4 4 7 7 2 2 | 15 15 15 15 15 15 | 8 8 8 8 8 | 1,16 1,16 1,16 1,16 1,16 1,16 |
| Rise Time | (20 to 80%) | t+ | 15 | 9 | | 4 | 15 | 8 | 1,16 |
| Fall Time | (20 to 80%) | t | 15 | 9 | | 4 | 15 | 8 | 1,16 |

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to ~2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.


APPLICATION INFORMATION

The MC10164 can be used wherever data multiplexing or parallel to serial conversion is desirable. Full parallel gating permits equal delays through any data path. The output of the MC10164 incorporates a buffer gate with eight data inputs and an enable. A high level on the enable forces the output low. The MC10164 can be connected directly to a data bus, due to its open emitter output and

output enable.

Figure one illustrates how a 1-of-64 line multiplexer can be built with eight MC10164's wire ORed at their outputs and one MC10161 to drive the enables on each multiplexer, without speed degradation over a single MC10164 being experienced.

FIGURE 1 — 1-OF-64 LINE MULTIPLEXER



8-Input Priority Encoder

The MC10165 is a device designed to encode eight inputs to a binary coded output. The output code is that of the highest order input. Any input of lower priority is ignored. Each output incorporates a latch allowing synchronous operation. When the clock is low the outputs follow the inputs and latch when the clock goes high. This device is very useful for a variety of applications in checking system status in control processors, peripheral controllers, and testing systems.

The input is active when high, (e.g., the three binary outputs are low when input D0 is high). The Q3 output is high when any input is high. This allows direct extension into another priority encoder when more than eight inputs are necessary. The MC10165 can also be used to develop binary codes from random logic inputs, for addressing ROMs, RAMs, or for multiplexing data.


> PD = 545 mW typ/pkg (No Load) tpd = 4.5 ns typ (Data to Output) $t_{\rm r}$, $t_{\rm f} = 2.0$ ns typ (20%–80%)

TRUTH TABLE


| | | D | ATA I | NPUT | rs | | | OUTPUTS | | | |
|----|----|----|-------|------|----|----|----|---------|----|-----|----|
| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | Q3 | Q2 | Q1 | Q0 |
| Н | Х | Х | Х | Х | Х | Х | Х | Н | L | L | |
| L | Н | Х | X | Х | Х | Х | X | Н | L | L | н |
| L | L | Н | Х | Х | Х | Х | Х | н | L | Н | L |
| L | L | L | Н | Х | Х | Х | X | н | L |] н | н |
| L | L | L. | L | Н | Х | Х | X | Н | Н | L | L |
| L | L | L | L | L | Н | Х | x |] н | Н | L | н |
| L | L | L | L | L | L | Н | X | Н | н | Н | L |
| L | L | L | L | L | L | L | н | н | н | Н | Н |
| L | L | L | L | L | L | L | L | L | L | L | L |

9/96

MC10165



PIN ASSIGNMENT



LOGIC DIAGRAM V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{EE} = PIN 8 3 Q0 2 Q1 15 Q2 14 Q3

| | | | Test Limits | | | | | | | |
|------------------------------|--|--|--------------------------------------|--------------------------------------|--------------------------------------|-------------|--------------------------------------|--|--------------------------------------|------|
| | | Pin Under | -30 |)°C | | +25°C | | +8! | 5°C | |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | ΙE | 8 | | 144 | | 105 | 131 | | 144 | mAdc |
| Input Current | linH | 4 5 | | 390 350 | | | 245 220 | | 245 220 | μAdc |
| | ¹ inL | 4 5 | 0.5 0.5 | | 0.5 0.5 | | | 0.3 0.3 | | μAdc |
| Output Voltage Logic 1 | VOH | 2 3 14 15 | -1.060 -1.060 -1.060 -1.060 | -0.890 -0.890 -0.890 -0.890 | -0.960 -0.960 -0.960 -0.960 | | -0.810 -0.810 -0.810 -0.810 | -0.890 -0.890 -0.890 -0.890 | -0.700 -0.700 -0.700 -0.700 | Vdc |
| Output Voltage Logic 0 | V _{OL} | 2 3 14 15 | -1.890 -1.890 -1.890 -1.890 | -1.675 -1.675 -1.675 -1.675 | -1.850 -1.850 -1.850 -1.850 | | -1.650 -1.650 -1.650 -1.650 | -1.825 -1.825 -1.825 -1.825 | -1.615 -1.615 -1.615 -1.615 | Vdc |
| Threshold Voltage Logic 1 | VOHA | 2 3 14 15 | -1.080 -1.080 -1.080 -1.080 | | -0.980 -0.980 -0.980 -0.980 | | | -0.910 -0.910 -0.910 -0.910 | | Vdc |
| Threshold Voltage Logic 0 | VOLA | 2 3 14 15 | | -1.655 -1.655 -1.655 -1.655 | | | -1.630 -1.630 -1.630 -1.630 | | -1.595 -1.595 -1.595 -1.595 | Vdc |
| Switching Times (50Ω Load) | | | | | | | | | | ns |
| Propagation Delay Data Input | ^t 5+14+ ^t 5-14- ^t 7+3+ ^t 11+15+ ^t 13+2+ | 14 14 3 15 2 | 2.0 2.0 2.0 2.0 2.0 | 7.0 7.0 7.0 7.0 7.0 | 3.0 3.0 3.0 3.0 3.0 | | 7.0 7.0 7.0 7.0 7.0 | 2.0 2.0 2.0 2.0 2.0 2.0 | 8.0 8.0 8.0 8.0 8.0 | |
| Clock Input | t4-3+ t4-3- t4-14+ t4-14- | 3 (2.) 3 (3.) 14 (2.) 14 (3.) | 1.5 1.5 1.5 1.5 | 4.5 4.5 4.5 4.5 | 2.0 2.0 2.0 2.0 | | 4.0 4.0 4.0 4.0 | 1.5 1.5 1.5 1.5 | 4.5 4.5 4.5 4.5 | |
| Setup Time | ^t setupH ^t setupL | 3 3 | 6.0 6.0 | | 6.0 6.0 | 3.4 3.0 | | 6.0 6.0 | | |
| Hold Time | ^t holdH ^t holdL | 3 3 | 1.0 1.0 | | 1.0 1.0 | -2.3 2.7 | | 1.0 1.0 | | |
| Rise Time (20 to 80%) | t3+ | 3 | 1.1 | 3.5 | 1.1 | 2.0 | 3.3 | 1.1 | 3.5 | 1 |
| Fall Time (20 to 80%) | tg_ | 3 | 1.1 | 3.5 | 1.1 | 2.0 | 3.3 | 1.1 | 3.5 | |

<sup>The same limit applies for all D type input pins. To test input currents for other D inputs, individually apply proper voltage to pin under test.

Output latched to low state prior to test.

Output latched to high state prior to test.

To preserve reliable performance, the MC10165P (plastic packaged device only) is to be operated in ambient temperatures above 70°C only when</sup> 500 Ifpm blown air or equivalent heat sinking is provided.

ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST V | OLTAGE VAI | LUES (Volts) | | |
|-----------------------|-------------|--|--|--------------------|-----------------------|-------------------------|--------------------------|------------------|---|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST | OLTAGE A | PPLIED TO | PINS LISTED I | BELOW | , , , |
| Characteri | stic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (VCC) Gnd |
| Power Supply Drain Co | urrent | ΙE | 8 | | | | | 8 | 1, 16 |
| Input Current | | linH | 4 5 | 4 5 (1.) | | | | 8 8 | 1, 16 1, 16 |
| | | ^J inL | 4 5 | | 4 5 (1.) | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 1 | VOH | 2 3 14 15 | 6 6 6 | 4 4 4 4 | | | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Output Voltage | Logic 0 | V _{OL} | 2 3 14 15 | | 4 4 4 4 | | | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 2 3 14 15 | | 4 4 4 4 | 6 6 6 | | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 2 3 14 15 | | 4 4 4 4 | | 6 6 6 | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Switching Times | (50Ω Load) | | | +1.11V | +0.31V | Pulse in | Pulse Out | -3.2 V | +2.0 |
| Propagation Delay | Data Input | ¹ 5+14+ ¹ 5-14- ¹ 7+3+ ¹ 11+15+ ¹ 13+2+ | 14 14 3 15 2 | | 4 4 4 4 4 | 5 5 7 11 13 | 14 14 3 15 2 | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 1, 16 |
| | Clock Input | t4-3+ t4-3- t4-14+ t4-14- | 3 (2.) 3 (3.) 14 (2.) 14 (3.) | 7 | | 4 4 4 4 | 3 3 14 14 | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Setup Time | | ^t setupH ^t setupL | 3 3 | | | 4,7 4,7 | 3 3 | 8 8 | 1, 16 1, 16 |
| Hold Time | | ^t holdH ^t holdL | 3 3 | | | 4,7 4,7 | 3 3 | 8 8 | 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₃₊ | 3 | | 4 | 7 | 3 | 8 | 1, 16 |
| Fall Time | (20 to 80%) | t3_ | 3 | | 4 | 7 | 3 | 8 | 1, 16 |

^{1.} The same limit applies for all D type input pins. To test input currents for other D inputs, individually apply proper voltage to pin under test.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.


^{2.} Output latched to low state prior to test.

Output latched to high state prior to test.
 To preserve reliable performance, the MC10165P (plastic packaged device only) is to be operated in ambient temperatures above 70°C only when 500 Ifpm blown air or equivalent heat sinking is provided.

A typical application of the MC10165 is the decoding of system status on a priority basis. A 64 line priority encoder is shown in the figure below. System status lines are

connected to this encoder such that, when a given condition exists, the respective input will be at a logic high level. This scheme will select the one of 64 different system conditions, as represented at the encoder inputs, which has priority in determining the next system operation to be performed. The binary code showing the address of the highest priority input present will appear at the encoder outputs to control other system logic functions.

64-LINE PRIORITY ENCODER



5-Bit Magnitude Comparator

The MC10166 is a high speed expandable 5—bit comparator for comparing the magnitude of two binary words. Two outputs are provided: A < B and A > B. A = B can be obtained by NORing the two outputs with an additional gate. A high level on the enable function forces both outputs low. Multiple MC10166s may be used for larger word comparisons.

 $\begin{array}{c} P_D = 440 \text{ mW typ/pkg (No Load)} \\ t_{pd} = \text{Data to output 6.0 ns typ} \\ \overline{E} \text{ to output 2.5 ns typ} \\ t_r, t_f = 2.0 \text{ ns typ } (20\%-80\%) \end{array}$

A4 9 B4 10 A3 12 A2 13 B2 14 A0 5 B0 4 E 15

TRUTH TABLE

| | Inputs | | Outputs | | | |
|---|----------|----------|---------|-------|--|--|
| Ē | Α | В | A < B | A > B | | |
| Н | X | Х | L | L | | |
| L | Word A = | - Word B | L | L | | |
| L | Word A | - Word B | L | Н | | |
| L | Word A | < Word B | Н | L | | |

MC10166



L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648–08



FN SUFFIX PLCC CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

| | | | | | | • | Test Limits | 3 | | | |
|----------------------|-----------------|--|----------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|--|---------------------------------|--|------|
| | | | Pin Under | -30 | 0°C | | +25°C | | +85°C | | 1 |
| Charac | teristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply [| Orain Current | ΙE | 8 | | 117 | | 85 | 106 | | 117 | mAdc |
| Input Current | | ^Į inH | 5 | | 350 | | | 220 | | 220 | μAdc |
| | | linL | 5 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | Logic 1 | VOH | 2 3 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage | Logic 0 | VOL | 2 3 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Volta | age Logic 1 | VOHA | 2 3 | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Volta | age Logic 0 | VOLA | 2 3 | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Time | s (50Ω Load) | | | 1 | | | | | | | ns |
| Propagation Delay | Data to Output | t9+2+ t9-2- t11-2+ t11+2- t7+3+ t7-3- | 2 2 2 2 3 3 | 1.0 1.0 1.0 1.0 1.0 | 8.0 8.0 8.0 8.0 8.0 | 1.0 1.0 1.0 1.0 1.0 | 6.0 6.0 6.0 6.0 6.0 | 7.6 7.6 7.6 7.6 7.6 7.6 | 1.0 1.0 1.0 1.0 1.0 | 8.4 8.4 8.4 8.4 8.4 8.4 | |
| Er | nable to Output | t ₁₅₋₃₊ t ₁₅₊₃₋ | 3 3 | 1.0 1.0 | 3.8 3.8 | 1.0 1.0 | 2.5 2.5 | 3.6 3.6 | 1.0 1.0 | 4.0 4.0 | |
| Rise Time | (20 to 80%) | t ₂₊ | 2 | 1.0 | 3.6 | 1.1 | 2.0 | 3.5 | 1.1 | 3.8 | |
| Fall Time | (20 to 80%) | t ₂ _ | 2 | 1.0 | 3.6 | 1.1 | 2.0 | 3.5 | 1.1 | 3.8 | |

3

ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST VOL | TAGE VALUI | ES (Volts) | | |
|--------------------|------------------|--|----------------------------|--------------------|--------------------|------------------------------|----------------------------|-----------------------|--|
| | | @ Test Ter | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | |
| | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| , | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| 1 | | | Pin | TEST | VOLTAGE APP | LIED TO PIN | IS LISTED B | ELOW | |
| Characte | ristic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (VCC) Gnd |
| Power Supply Drain | Current | İΕ | 8 | | 4,7,10,11,14 | | | 8 | 1, 16 |
| Input Current | | linH | 5 | 5 | | | | 8 | 1, 16 |
| | | ^J inL | 5 | | 5 | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | VOH | 2 3 | 5 4 | | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | V _{OL} | 2 3 | 5, 15 4, 15 | | | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 2 3 | 5 4 | | | 15 15 | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 2 3 | 5 4 | | 15 15 | | 8 8 | 1, 16 1, 16 |
| Switching Times | (50Ω Load) | | | +1.11V | | Pulse in | Pulse Out | -3.2 V | +2.0 |
| Propagation Delay | Data to Output | t9+2+ t9-2- t11-2+ t11+2- t7+3+ t7-3- | 2 2 2 2 3 3 | 12 12 6 6 | | 9 9 11 11 7 7 | 2 2 2 2 3 3 | 8 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 |
| E | Enable to Output | t ₁₅₋₃₊ t ₁₅₊₃₋ | 3 3 | 10 10 | | 15 15 | 3 3 | 8 8 | 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₂₊ | 2 | | | 9 | 2 | 8 | 1, 16 |
| Fall Time | (20 to 80%) | t2_ | 2 | | | 9 | 2 | 8 | 1, 16 |

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

вз

A < B

A<B

APPLICATION INFORMATION




FIGURE 2 - 25-BIT MAGNITUDE COMPARATOR

The MC10166 compares the magnitude of two 5-bit words. Two outputs are provided which give a high level for A > B and A < B. The A = B function can be obtained by wire-ORing these outputs (a low level indicates A = B) or by NORing the outputs (a high level indicates A = B).

For longer word lengths, the MC10166 can be serially expanded or cascaded. Figure 1 shows two devices in a serial expansion for a 9-bit word length. The A > B and A < B outputs are fed to the A0 and B0 inputs respectively of the next device. The connection for an A = B output is also shown. The worst case delay time of serial expansion is equal to the number of comparators times the data-to-output delay.

For shorter delay times than possible with serial expansion, devices can be cascaded. Figure 2 shows a 25-bit cascaded comparator whose worst case delay is two data-to-output delays. The cascaded scheme can be extended to longer word lengths.


A0

Quad Latch


The MC10168 is a Quad Latch with common clocking to all four latches. Separate output enabling gates are provided for each latch, allowing direct wiring to a bus. When the clock is high, outputs will follow the D inputs. Information is latched on the negative—going transition of the clock.

 $\begin{array}{ll} P_D = & 310 \text{ mW typ/pkg (No Load)} \\ t_{pd} = & \overline{G} \text{ to } Q = 2 \text{ ns typ} \\ & D \text{ to } Q = 3 \text{ ns typ} \\ & C \text{ to } Q = 4 \text{ ns typ} \\ t_r, t_f = & 2.0 \text{ ns typ } (20\%-80\%) \end{array}$


LOGIC DIAGRAM



MC10168



PIN ASSIGNMENT



TRUTH TABLE

| G | С | D | Q _{n+1} |
|---|---|---|------------------|
| Н | Х | Х | L |
| L | L | Х | Qn |
| L | Н | L | L |
| L | Н | Н | Н |

| | | | | | • | Test Limits | ; | | | |
|---|--------------------|-----------------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------|
| | | Pin Under | -30 | o∘C | | +25°C | | +85°C | | |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | ΙE | 8 | | 82 | | 60 | 75 | | 82 | mAdc |
| Input Current | linH | 3,7,9,14 4,5,10,12 13 | | 390 425 460 | | | 245 265 290 | | 245 265 290 | μAdc |
| | l _{inL} | * | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage Logic 1 | VOH | 2 6 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage Logic 0 | VOL | 2 6 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltage Logic 1 | VOHA | 2 6 | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Voltage Logic 0 | VOLA | 2 6 | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Times (50Ω Load) | | | | | | 1 | | | | ns |
| Propagation Delay Data Gate Clock | t5-2+ | 2 2 2 | 1.0 1.0 1.0 | 5.6 3.2 5.8 | 1.0 1.0 1.0 | 3.0 2.0 4.0 | 5.4 3.1 5.6 | 1.1 1.0 1.2 | 5.9 3.4 6.2 | |
| Setup Time | t3+13+ | 2 | 2.5 | 1 | 2.5 | ! | | 2.5 | | |
| Hold Time | t ₁₃₊₃₊ | 2 | 1.0 | | 1.0 | | | 1.0 | | 1 |
| Rise Time (20 to 80%) | t ₂₊ | 2 | 1.0 | 3.6 | 1.1 | 2.0 | 3.5 | 1.1 | 3.8 | 1 |
| Fall Time (20 to 80%) | t ₂₋ | 2 | 1.0 | 3.6 | 1.1 | 2.0 | 3.5 | 1.1 | 3.8 | |

^{*} Individually test each input applying VIH or VIL to input under test.

| | | | | | TEST VO | LTAGE VALU | JES (Volts) | | |
|-----------------------|-----------------------|--|-----------------------------|--------------------|--------------------|--------------|--------------|-------------|---------------------------|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | 1 |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | 1 |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | 1 |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED I | BELOW | |
| Characteri | stic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | (V _{CC}) Gnd |
| Power Supply Drain Cu | ırrent | ΙE | 8 | | | | | 8 | 1, 16 |
| Input Current | | linH | 3,7,9,14 4,5,10,12 13 | * * 13 | | | | 8 8 8 | 1, 16 1, 16 1, 16 |
| | | linL | * | | * | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | VOH | 2 6 | 3, 13 7, 13 | | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | V _{OL} | 2 6 | 3, 5 4, 7 | | | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 2 6 | 13 13 | | 3 7 | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | V _{OLA} | 2 6 | 13 13 | | | 3 7 | 8 8 | 1, 16 1, 16 |
| Switching Times | (50Ω Load) | | | +1.11V | | Pulse In | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | Data Gate Clock | [†] 3+2+ [†] 5–2+ [†] 13+2+ | 2 2 2 | | | 3 5 13 | 2 2 2 | 8 8 8 | 1, 16 1, 16 1, 16 |
| Setup Time | | t ₃₊₁₃₊ | 2 | | | 1 | | 8 | 1, 16 |
| Hold Time | | t ₁₃₊₃₊ | 2 | | | 1 | | 8 | 1, 16 |
| Rise Time | (20 to 80%) | t ₂₊ | 2 | | | 3 | 2 | 8 | 1, 16 |
| Fall Time | (20 to 80%) | t ₂ _ | 2 | | | 3 | 2 | 8 | 1, 16 |

^{*} Individually test each input applying VIH or VIL to input under test.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

9+2-Bit Parity Generator/ Checker

The MC10170 is a 11-bit parity circuit, which is segmented into 9 data bits and 2 control bits.

Output A generates odd parity on 9 bits; that is, Output A goes high for an odd number of high logic levels on the bit inputs in only 2 gate delays.

The Control Inputs can be used to expand parity to larger numbers of bits with minimal delay or can be used to generate even parity. To expand parity to larger words, the MC10170 can be used with the MC10160 or other MC10170's. The MC10170 can generate both even and odd parity.

P_D = 300 mW typ/pkg (No Load)


 $t_{pd} = 2.5 \text{ ns typ(Control Inputs to B Output)}$

4.0 ns typ (Data Inputs to A Output)


6.0 ns typ (Data Inputs to B Output)

 $t_f, t_f = 2.0 \text{ ns typ } (20\%-80\%)$

MC10170




LOGIC DIAGRAM



| INPUTS | OUTF | PUTS |
|---------------------------|------------|-------------|
| Sum of | Odd Parity | Even Parity |
| D Inputs at High Level | Output A | Output B |
| Even | Low | High |
| Odd | High | Low |

PIN ASSIGNMENT



3

© Motorola, Inc. 1996

3-131

| | | | | | | • | Test Limits | ; | | | |
|------------------|-------------|---|---------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|------|
| | | | Pin Under | -30 | o∘c | | +25°C | | +8 | 5°C | 1 |
| Characte | ristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Dr | ain Current | ΙE | 8 | | 78 | | 57 | 71 | | 78 | mAdc |
| Input Current | | linH | 3 5 | | 350 350 | | | 200 220 | | 220 220 | μAdc |
| | | linL | 3 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | Logic 1 | VOH | 2 15 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage | Logic 0 | VOL | 2 15 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltag | e Logic 1 | Vона | 2 15 | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Voltag | e Logic 0 | VOLA | 2 15 | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Times | (50Ω Load) | | | | | | | | | | ns |
| Propagation Dela | у | t ₁₃₊₁₅₊ t ₁₄₋₁₅₋ t ₃₊₂₋ t ₃₋₁₅₊ | 15 15 2 15 | 1.5 1.5 2.0 4.0 | 4.2 4.2 6.6 9.5 | 1.5 1.5 2.0 4.0 | 2.5 2.5 4.0 6.0 | 4.0 4.0 6.0 8.8 | 1.5 1.5 2.0 4.0 | 4.4 4.4 6.6 9.5 | |
| Rise Time | (20 to 80%) | t ₂₊ | 2 | 1.5 | 4.3 | 1.5 | 2.0 | 3.9 | 1.5 | 4.3 | } |
| Fall Time | (20 to 80%) | t ₂ _ | 2 | 1.5 | 4.3 | 1.5 | 2.0 | 3.9 | 1.5 | 4.3 | |

ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST VO | LTAGE VALU | JES (Volts) | | |
|-----------------------|---------------------------|---|---------------------|--------------------|--------------------|--------------------|---------------------|------------------|----------------------------------|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | 1 |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED | BELOW | |
| Characteri | Characteristic Symbol Tes | | | | V _{ILmin} | VIHAmin | VILAmax | VEE | (VCC) Gnd |
| Power Supply Drain Cu | ırrent | | | | | | | | 1, 16 |
| Input Current | | linH | 3 5 | 3 5 | | | | 8 8 | 1, 16 1, 16 |
| | | linL | 3 | | 3 | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | VOH | 2 15 | 3, 4, 5 14 | | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | VOL | 2 15 | 4, 5 13, 14 | | | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 2 15 | | | 5 13 | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 2 15 | | | | 5 13 | 8 8 | 1, 16 1, 16 |
| Switching Times | (50Ω Load) | | | | | Pulse in | Pulse Out | -3.2 V | +2.0 |
| Propagation Delay | | t ₁₃₊₁₅₊ t ₁₄₋₁₅₋ t ₃₊₂₋ t ₃₋₁₅₊ | 15 15 2 15 | | | 13 14 3 3 | 15 15 2 15 | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₂₊ | 2 | | | 3 | 2 | 8 | 1, 16 |
| Fall Time | (20 to 80%) | t ₂ _ | 2 | | | 3 | 2 | 8 | 1, 16 |

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.




Dual Binary to 1-4 Decoder (Low)

The MC10171 is a binary coded 2 line to dual 4 line decoder with selected outputs low. With either $\overline{E}0$ or $\overline{E}1$ high, the corresponding selected 4 outputs are high. The common enable \overline{E} , when high, forces all outputs high.

 $P_D = 325 \text{ mW typ/pkg (No Load)}$ $t_{pd} = 4.0 \text{ ns typ}$ t_{r} , $t_{f} = 2.0 \text{ ns typ } (20\%-80\%)$


LOGIC DIAGRAM




TRUTH TABLE

| ENAB | LE INF | PUTS | INP | JTS | | | | OUT | PUTS | | | |
|------|--------|------|-----|-----|-----|-----|-----|-----|------|-----|-----|-----|
| Ē | E0 | E1 | Α | В | Q10 | Q11 | Q12 | Q13 | Q00 | Q01 | Q02 | Q03 |
| L | L | L | L | L | L | Н | Н | Н | L | Н | Ħ | Н |
| L | L | L | L | Н | н | L | н | н | Н | L | Н | н |
| L | L | L | Н | L | н | Н | L | н | Н | н | L | н |
| L | L | L | Н | Н | н | н | н | L | Н | н | н | L |
| L | L | Н | L | L | Н | Н | lн | н | L | н | н | н |
| L | н | L | L | L | L | н | н | н | н | н | н | н |
| Н | Х | Х | X | X | Н | Н | Н | Н | Н | Н | Н | Н |

MC10171



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

3

ELECTRICAL CHARACTERISTICS

| | | | | | | • | Test Limits | 3 | | | |
|------------------|-------------|---|--------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|------|
| | | 1 | Pin Under | -30 |)°C | | +25°C | | +85 | 5°C | } |
| Characte | eristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Dr | ain Current | ΙE | 8 | | 85 | | 65 | 77 | | 85 | mAdc |
| Input Current | | linH | 14 | | 350 | | | 220 | | 220 | μAdc |
| | | linL | 14 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | Logic 1 | VOH | 6 13 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage | Logic 0 | VOL | 13 | -1.890 | -1.675 | -1.850 | | ~1.650 | -1.825 | -1.615 | Vdc |
| Threshold Voltag | je Logic 1 | VOHA | 6 13 | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Voltag | je Logic 0 | VOLA | 6 13 | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Times | (50Ω Load) | | | | | | | | | | ns |
| Propagation Dela | ay | t ₇₊₆₊ t ₇₋₆₋ t ₇₊₁₃₊ t ₇₋₁₃₋ | 6 6 13 13 | 1.5 1.5 1.5 1.5 | 6.2 6.2 6.2 6.2 | 1.5 1.5 1.5 1.5 | 4.0 4.0 4.0 4.0 | 6.0 6.0 6.0 6.0 | 1.5 1.5 1.5 1.5 | 6.4 6.4 6.4 6.4 | |
| Rise Time | (20 to 80%) | ^t 6+ ^t 13+ | 6 13 | 1.0 1.0 | 3.3 3.3 | 1.1 1.1 | 2.0 2.0 | 3.3 3.3 | 1.1 1.1 | 3.4 3.4 | |
| Fall Time | (20 to 80%) | t ₆ t ₁₃ | 6 13 | 1.0 1.0 | 3.3 3.3 | 1.1 1.1 | 2.0 2.0 | 3.3 3.3 | 1.1 1.1 | 3.4 3.4 | |

ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST VOL | TAGE VALU | ES (Volts) | | | |
|----------------------|-------------|--|--------------------|--------------------|--|------------------|---------------------|-------------|----------------------------------|--|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | | |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | | |
| | | | Pin | TEST V | TEST VOLTAGE APPLIED TO PINS LISTED BELOW | | | | | |
| Characteri | istic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (VCC) Gnd | |
| Power Supply Drain C | Current | ΙE | 8 | 2,7,9,14,15 | | | | 8 | 1, 16 | |
| Input Current | | | | 14 | | | | 8 | 1, 16 | |
| | | linL | 14 | | 14 | | | 8 | 1, 16 | |
| Output Voltage | Logic 1 | VOH | 6 13 | 15 15 | | | | 8 8 | 1, 16 1, 16 | |
| Output Voltage | Logic 0 | VOL | 13 | | 2,7,9,14,15 | | | 8 | 1, 16 | |
| Threshold Voltage | Logic 1 | VOHA | 6 13 | | | 15 15 | | 8 8 | 1, 16 1, 16 | |
| Threshold Voltage | Logic 0 | VOLA | 6 13 | | 2,9,14,15 2,7,14,15 | | 7 9 | 8 8 | 1, 16 1, 16 | |
| Switching Times | (50Ω Load) | | | | +0.31V | Pulse In | Pulse Out | -3.2 V | +2.0 V | |
| Propagation Delay | | t ₇₊₆₊ t ₇₋₆₋ t ₇₊₁₃₊ t ₇₋₁₃₋ | 6 6 13 13 | | 2,9,14,15 2,9,14,15 2,9,14,15 2,9,14,15 | 7 7 7 7 | 6 6 13 13 | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 | |
| Rise Time | (20 to 80%) | t ₆₊ t ₁₃₊ | 6 13 | | | 7 7 | 6 13 | 8 8 | 1, 16 1, 16 | |
| Fall Time | (20 to 80%) | t ₆₋ t ₁₃₋ | 6 13 | | | 7 7 | 6 13 | 8 8 | 1, 16 1, 16 | |


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Dual Binary to 1-4 Decoder (High)

The MC10172 is a binary-coded 2 line to dual 4 line decoder with selected outputs high. With either $\overline{E0}$ or $\overline{E1}$ low, the corresponding selected 4 outputs are low. The common enable \overline{E} , when high, forces all outputs low.

 $P_D = 325 \text{ mW typ/pkg (No Load)}$ $t_{pd} = 4.0 \text{ ns typ}$ t_{r} , $t_{f} = 2.0 \text{ ns typ } (20\%-80\%)$


LOGIC DIAGRAM




TRUTH TABLE

| Ē | Ē1 | E0 | Α | В | Q10 | Q11 | Q12 | Q13 | Q00 | Q01 | Q02 | Q03 |
|---|----|----|---|---|-----|-----|-----|-----|-----|-----|-----|-----|
| L | Н | Н | L | L | H | L | L | L | Н | L | L | г |
| L | Н | н | L | Н | L | Н | L | L | L | Н | L | L |
| L | Н | Н | Н | L | L | L | Н | Ł | L | L | Н | L |
| L | Н | Н | н | н | L | L | L | н | L | L | L | н |
| L | L | н | L | L | L | L | L | L | Н | L | L | L |
| L | н | L | L | L | н | L | L. | L | L | L | L | L |
| H | Х | Х | Х | Х | L | L | L | L | L | L | L | L |

MC10172



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

| | | | | | | • | Test Limits | 3 | | | |
|--------------------|------------|--|--------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|------|
| | | | Pin Under | -30 |)°C | | +25°C | | +8! | 5°C |] |
| Characteris | tic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain | Current | ΙΕ | 8 | | 85 | | 65 | 77 | | 85 | mAdc |
| Input Current | | l _{inH} | 14 | | 350 | | | 220 | | 220 | μAdc |
| | | linL | 14 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | Logic 1 | Vон | 6 13 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage | Logic 0 | VOL | 13 | -1.890 | -1.675 | -1.850 | | -1.650 | -1.825 | -1.615 | Vdc |
| Threshold Voltage | Logic 1 | VOHA | 6 13 | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Voltage | Logic 0 | VOLA | 6 13 | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Times (| 50Ω Load) | | | | | | | | | | ns |
| Propagation Delay | | t ₇₊₆ - t ₇₋₆₊ t ₇₊₁₃ - t ₇₋₁₃₊ | 6 6 13 13 | 1.5 1.5 1.5 1.5 | 6.2 6.2 6.2 6.2 | 1.5 1.5 1.5 1.5 | 4.0 4.0 4.0 4.0 | 6.0 6.0 6.0 6.0 | 1.5 1.5 1.5 1.5 | 6.4 6.4 6.4 6.4 | |
| Rise Time (2 | 20 to 80%) | t ₆₊ t ₁₃₊ | 6 13 | 1.0 1.0 | 3.3 3.3 | 1.1 1.1 | 2.0 2.0 | 3.3 3.3 | 1.1 1.1 | 3.4 3.4 | |
| Fall Time (2 | 20 to 80%) | t ₆₋ t ₁₃₋ | 6 13 | 1.0 1.0 | 3.3 3.3 | 1.1 1.1 | 2.0 2.0 | 3.3 3.3 | 1.1 1.1 | 3.4 3.4 | |



3

ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST VOL | TAGE VAĻU | ES (Volts) | | |
|----------------------|-------------|--|--------------------|--------------------|-------------------------------|------------------|--------------------|-------------|----------------------------------|
| { | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | 1 |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | OLTAGE APP | LIED TO PI | NS LISTED B | ELOW | |
| Character | istic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | ViHAmin | VILAmax | VEE | (V _{CC}) Gnd |
| Power Supply Drain C | Current | ΙE | 8 | | | | | 8 | 1, 16 |
| Input Current | | linH | 14 | 14 | | | | 8 | 1, 16 |
| | | linL | 14 | | 14 | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | Voн | 6 13 | 2 14 | | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | VOL | 13 | 15 | 2,7,9,14 | | | 8 | 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 6 13 | | | 2 14 | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 6 13 | | 2,9,14 2,7,14 | | 7 9 | 8 8 | 1, 16 1, 16 |
| Switching Times | (50Ω Load) | | | +1.11V | +0.31V | Pulse In | Pulse Out | −3.2 V | +2.0 V |
| Propagation Delay | | t ₇₊₆₋ t ₇₋₆₊ t ₇₊₁₃₋ t ₇₋₁₃₊ | 6 6 13 13 | 2 2 14 14 | 9, 14 9, 14 2, 9 2,9 | 7 7 7 7 | 6 6 13 13 | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₆₊ t ₁₃₊ | 6 13 | 2 14 | 9, 14 2, 9 | 7 7 | 6 13 | 8 8 | 1, 16 1, 16 |
| Fall Time | (20 to 80%) | t ₆₋ t ₁₃₋ | 6 13 | 2 14 | 9, 14 2, 9 | 7 7 | 6 13 | 8 8 | 1, 16 1, 16 |

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.


Quad 2-Input Multiplexer/ Latch

The MC10173 is a quad two channel multiplexer with latch. It incorporates common clock and common data select inputs. The select input determines which data input is enabled. A high (H) level enables data inputs D00, D10, D20, and D30 and a low (L) level enables data inputs D01, D11, D21, D31. Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.


 $P_D = 275 \text{ mW typ/pkg (No Load)}$ $t_{pd} = 2.5 \text{ ns typ}$

 t_r , $t_f = 2.0$ ns typ (20%–80%)


LOGIC DIAGRAM



MC10173



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

TRUTH TABLE

| SELECT | CLOCK | Q0 _{n+1} |
|--------|-------|-------------------|
| Н | L | D00 |
| L | L | D01 |
| X | н | Q0 _n |

REV 5

3

ELECTRICAL CHARACTERISTICS

| | | | | | | | Test Limits | 3 | | | |
|----------------------|----------------------------|--|------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|------|
| | | | Pin Under | -3 | D°C | | +25°C | | +8 | 5°C | |
| Characte | eristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Dr | rain Current | ΙE | 8 | | 73 | | | 66 | | 73 | mAdc |
| Input Current | | ^l inH | 5 6 7 9 | | 470 470 400 400 | | | 295 295 250 250 | | 295 295 250 250 | μAdc |
| | | linL | All | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | Logic 1 | Vон | 1 2 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage | Logic 0 | VOL | 1 2 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltag | je Logic 1 | VOHA | 1 2 | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Voltag | je Logic 0 | VOLA | 1 2 | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Times | (50Ω Load) | | | | | | | | | | ns |
| Propagation Delay | Data Input | t ₆₊₁₊ t ₆₋₁₋ t ₅₊₁₊ t ₅₋₁₋ | 1 1 1 | 0.8 0.8 0.8 0.8 | 3.7 3.7 3.7 3.7 | 1.0 1.0 1.0 1.0 | 2.5 2.5 2.5 2.5 | 3.5 3.5 3.5 3.5 | 1.1 1.1 1.1 1.1 | 5.3 5.3 5.3 5.3 | |
| | Clock Input | t ₇₋₁₊ t ₇₋₁₋ | 1 1 | 1.6 1.6 | 7.2 7.2 | 1.6 1.6 | 4.5 4.5 | 6.8 6.8 | 1.4 1.4 | 6.8 6.8 | |
| | Select Input | t9+1+ t9+1- t9-1+ t9-1- | 1 1 1 | 1.1 1.1 1.1 1.1 | 6.2 6.2 6.2 6.2 | 1.3 1.3 1.3 1.3 | 3.5 3.5 3.5 3.5 | 5.7 5.7 5.7 5.7 | 1.2 1.2 1.2 1.2 | 6.7 6.7 6.7 6.7 | |
| Setup Time | Data Input Select Input | ^t setup ^t setup | 1 1 | 2.0 3.0 | | 2.0 3.0 | 1.5 2.5 | | 2.0 3.0 | | |
| Hold Time | Data Input Select Input | ^t hold ^t hold | 1 1 | 2.5 1.5 | | 2.5 1.5 | 0.0 -0.5 | | 2.5 1.5 | | |
| Rise Time | (20 to 80%) | t+ | 1 | 1.2 | 4.0 | 1.5 | 2.0 | 3.5 | 1.4 | 4.0 | |
| Fall Time | (20 to 80%) | t– | 1 | 1.2 | 4.0 | 1.5 | 2.0 | 3.5 | 1.4 | 4.0 | |

^{*} VILmin applied to each input pin, one at a time.

ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST VO | LTAGE VALU | JES (Volts) | | |
|-----------------------|----------------------------|--|------------------|--------------------|--------------------|------------------|------------------|-------------|---------------------------|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | |
| | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED I | BELOW | |
| Characteri | stic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | (V _{CC}) Gnd |
| Power Supply Drain Cu | urrent | ΙE | 8 | | | | | 8 | 16 |
| Input Current | | | 5 6 7 9 | 5 6 7 9 | | | | 8 8 8 | 16 16 16 16 |
| | | linL | All | | * | | | 8 | 16 |
| Output Voltage | Logic 1 | VOH | 1 2 | 6, 9 5 | 7 7 | | | 8 8 | 16 16 |
| Output Voltage | Logic 0 | V _{OL} | 1 2 | 9 | 7 7 | | | 8 8 | 16 16 |
| Threshold Voltage | Logic 1 | VOHA | 1 2 | 9 | 7 7 | 6 5 | | 8 8 | 16 16 |
| Threshold Voltage | Logic 0 | VOLA | 1 2 | 9 | 7 7 | | 6 5 | 8 8 | 16 16 |
| Switching Times | (50Ω Load) | | | +1.11V | +0.31V | Pulse In | Pulse Out | −3.2 V | +2.0 V |
| Propagation Delay | Data Input | t ₆₊₁₊ t ₆₋₁₋ t ₅₊₁₊ t ₅₋₁₋ | 1 1 1 | 9 | 7 7 7 7 | 6 6 5 5 | 1 1 1 | 8 8 8 | 16 16 16 16 |
| | Clock Input | t ₇₋₁₊ t ₇₋₁₋ | 1 | | | 5, 7 5, 7 | 1 | 8 8 | 16 16 |
| | Select Input | t9+1+ t9+1- t9-1+ t9-1- | 1 1 1 | 6 5 5 6 | 7 7 7 7 | 9 9 9 9 | 1 1 1 1 | 8 8 8 | 16 16 16 16 |
| Setup Time | Data Input Select Input | ^t setup ^t setup | 1 1 | 6 | | 5, 7 7, 9 | 1 1 | 8 8 | 16 16 |
| Hold Time | Data Input Select Input | ^t hold ^t hold | 1 1 | 6 | | 5, 7 7, 9 | 1 | 8 8 | 16 16 |
| Rise Time | (20 to 80%) | t+ | 1 | 5 | | 7 | 1 | 8 | 16 |
| Fall Time | (20 to 80%) | t– | 1 | | l | 7 | 1 | 8 | 16 |

^{*} VILmin applied to each input pin, one at a time.


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Dual 4 to 1 Multiplexer

The MC10174 is a high speed dual channel multiplexer with output enable capability. The select inputs determine one of four active data inputs for each multiplexer. An output enable forces both outputs low when in the high state.

 P_D = 305 mW typ/pkg (No Load) t_{pd} = 3.5 ns typ (Data to output) t_r , t_f = 2.0 ns typ (20%–80%)


LOGIC DIAGRAM




TRUTH TABLE

| ENABLE | ADDRESS | SINPUTS | OUTF | PUTS |
|--------|---------|---------|------|------|
| Ē | В | Α | Q0 | Q1 |
| Н | Х | Х | L | L |
| L | L | L | D00 | D10 |
| L | L | н | D01 | D11 |
| L | Η | ٦ | D02 | D12 |
| L | Н | н | D03 | D13 |

MC10174



DIP PIN ASSIGNMENT



Pin assignment is for Dual–in–Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

| | | | | | | | Test Limits | 3 | | | |
|----------------------------|-------------|---|----------------------------------|---------------------------------|--|---------------------------------|--|--|--|--|------|
| | | { | Pin Under | -30 |)°C | +25°C | | | +85°C | | |
| Characte | ristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | | ΙE | 8 | | 80 | | 58 | 73 | 80 | | mAdc |
| Input Current | | l _{inH} | 4 14 | | 350 525 | | | 220 330 | | 220 330 | μAdc |
| | | linL | 4 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | Logic 1 | Voн | 15 | -1.060 | -0.890 | -0.960 | | -0.810 | -0.890 | -0.700 | Vdc |
| Output Voltage | Logic 0 | V _{OL} | 15 | -1.890 | -1.675 | -1.850 | | -1.650 | -1.825 | -1.615 | Vdc |
| Threshold Voltag | e Logic 1 | VOHA | 15 | -1.080 | | -0.980 | | | -0.910 | | Vdc |
| Threshold Voltag | e Logic 0 | VOLA | 15 | | -1.655 | | | -1.630 | | -1.595 | Vdc |
| Switching Times | (50Ω Load) | | | | | | | | | | ns |
| Propagation Dela | ay | t ₁₃₊₁₅₊ t ₁₃₋₁₅₋ t ₇₊₁₅₋ t ₇₋₁₅₊ t ₁₄₊₁₅₋ t ₁₄₋₁₅₊ | 15 15 15 15 15 15 | 1.4 1.4 1.9 1.9 1.0 | 5.0 5.0 6.6 6.6 3.3 3.3 | 1.5 1.5 2.0 2.0 1.0 | 3.5 3.5 5.0 5.0 2.0 2.0 | 4.7 4.7 6.2 6.2 3.1 3.1 | 1.4 1.4 2.1 2.1 0.9 0.9 | 5.0 5.0 6.6 6.6 3.4 3.4 | |
| Rise Time | (20 to 80%) | t+ | 15 | 1.0 | 3.4 | 1.1 | 2.0 | 3.3 | 1.1 | 3.6 | |
| Fall Time | (20 to 80%) | t | 15 | 1.0 | 3.4 | 1.1 | 2.0 | 3.3 | 1.1 | 3.6 | |

3

ELECTRICAL CHARACTERISTICS (continued)

| Each MECL 10,000 series circuit has be | | | | | TEST VOI | LTAGE VALU | JES (Volts) | | |
|--|-----------------|---|----------------------------------|----------------------|--------------------|--------------------------------|----------------------------------|-----------------------|--|
| to meet the dc specifications shown in t after thermal equilibrium has been esta | ablished. The | @ Test Tei | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | |
| circuit is in a test socket or mounted on a board and transverse air flow greater th fpm is maintained. Outputs are terminal | an 500 linear | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| 50-ohm resistor to -2.0 volts. Test pro shown for only one gate. The other gates | ocedures are | +25°C | | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| the same manner. | s are tested in | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin Under | TEST V | OLTAGE AP | PLIED TO P | INS LISTED I | BELOW | |
| Characteristic | | Symbol | Test | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (V _{CC}) Gnd |
| Power Supply Drain Current | | ĺΕ | 8 | | | | | 8 | 1, 16 |
| Input Current | | linH | 4 14 | 4 14 | | | | 8 8 | 1, 16 1, 16 |
| | | linL | 4 | | 4 | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | VOH | 15 | 13 | | | | 8 | 1, 16 |
| Output Voltage | Logic 0 | VOL | 15 | 14 | | | | 8 | 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 15 | | | 13 | | 8 | 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 15 | | | 14 | | 8 | 1, 16 |
| Switching Times (5 | 50Ω Load) | | | +1.11V | | Pulse In | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | | t ₁₃₊₁₅₊ t ₁₃₋₁₅₋ t ₇₊₁₅₋ t ₇₋₁₅₊ t ₁₄₊₁₅₋ t ₁₄₋₁₅₊ | 15 15 15 15 15 15 | 11 11 13 13 | | 13 13 7 7 14 14 | 15 15 15 15 15 15 | 8 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 1, 16 1, 16 |
| Rise Time (2 | 20 to 80%) | t+ | 15 | 13 | | 14 | 15 | 8 | 1, 16 |
| Fall Time (2 | 20 to 80%) | t- | 15 | 13 | | 14 | 15 | 8 | 1, 16 |

Quint Latch

The MC10175 is a high speed, low power quint latch. It features five D type latches with common reset and a common two–input clock. Data is transferred on the negative edge of the clock and latched on the positive edge. The two clock inputs are "OR"ed together.

Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information. The reset input is enabled only when the clock is in the high state.

 $P_D = 400$ mW typ/pkg (No Load) $t_{pd} = 2.5$ ns typ (Data to Output) t_r , $t_f = 2.0$ ns typ (20%–80%)

DO 10 D Q 14 Q0 C R D Q 15 Q1 C R D Q 2 Q2 C R D Q 3 Q3 C R VCC1 = PIN 16 VCC2 = PIN 16 VEE = PIN 8

TRUTH TABLE

| D | C0 | C1 | Reset | Q _{n+1} |
|---|----|----|-------|------------------|
| L | L | L | Х | L |
| н | L | L | Х | н |
| Х | н | Х | L | Qn |
| Х | Х | Н | L | Qn |
| Х | н | Х | н | L |
| Х | Х | Н | н | L |

MC10175




L SUFFIX CERAMIC PACKAGE CASE 620–10

P SUFFIX
PLASTIC PACKAGE
CASE 648-08

TO TO THE REAL PROPERTY.

FN SUFFIX PLCC CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

| | | | | | | | Test Limits | | | | |
|----------------------------|-------------|---|--------------------|------------------|---------------------------|------------------|-------------|--------------------------|------------------|--------------------------|------|
| | | | Pin Under | -30 | o∘C | | +25°C | | +85 | 5°C | |
| Characte | ristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | | ΙΕ | 8 | | 107 | | 78 | 97 | | 107 | mAdc |
| Input Current | | linH | 6 7 10 11 | | 460 460 460 1000 | | | 290 290 290 650 | | 290 290 290 650 | μAdc |
| | | linL | All | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | Logic 1 | VOH | 14 15 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | 0.810 0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage | Logic 0 | VOL | 14 15 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltage | e Logic 1 | Vона | 14 15 | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Voltage | e Logic 0 | VOLA | 14 15 | | -1.655 -1.655 | | i | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Times | (50Ω Load) | | | | | | | | | | ns |
| | Data Input | ^t 10+14+ ^t 10–14– | 14 14 | 1.0 1.0 | 3.6 3.6 | 1.0 1.0 | | 3.5 3.5 | 1.0 1.0 | 3.6 3.6 | |
| | Clock Input | ^t 6–14+ ^t 6–14– | 14 14 | 1.0 1.0 | 4.7 4.7 | 1.0 1.0 | | 4.3 4.3 | 1.0 1.0 | 4.4 4.4 | |
| | Reset Input | t ₁₁₊₄ - t ₁₁₊₁₄ - | 4 14 | 1.0 1.0 | 4.0 4.0 | 1.0 1.0 | 1. 1. | 3.9 3.9 | 1.0 1.0 | 4.2 4.2 | |
| Setup Time Hold Time | | ^t setup ^t hold | 14 14 | 2.5 1.5 | | 2.5 1.5 | | | 2.5 1.5 | | |
| Rise Time | (20 to 80%) | t+ | 14 | 1.0 | 3.6 | 1.1 | ļ | 3.5 | 1.1 | 3.7 | |
| Fall Time | (20 to 80%) | t– | 14 | 1.0 | 3.6 | 1.1 | | 3.5 | 1.1 | 3.7 | |

Individually test each input; apply V_{ILmin} to pin under test.
 Output latched to high logic state prior to test.

ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST VO | LTAGE VALU | JES (Volts) | | [|
|-------------------------|-------------|---|--------------------|--------------------|--------------------|----------------|---------------------|------------------|----------------------------------|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | 1 |
| | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | j |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | 1 |
| | • | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED I | BELOW | 1 |
| Characteri | istic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | (VCC) Gnd |
| Power Supply Drain Cu | urrent | ΙΕ | 8 | | | | | 8 | 1, 16 |
| Input Current | | linH | 6 7 10 11 | 6 7 10 11 | | | | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| | | linL | All | | Note 1. | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | VOH | 14 15 | 10 12 | 6 6 | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | VOL | 14 15 | | 6, 10 6, 12 | | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 14 15 | | 6 6 | 10 12 | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 14 15 | | 6 6 | | 10 12 | 8 8 | 1, 16 1, 16 |
| Switching Times | (50Ω Load) | | | +1.11V | +0.31V | Pulse In | Pulse Out | -3.2 V | +2.0 V |
| | Data Input | t ₁₀₊₁₄₊ t ₁₀₋₁₄₋ | 14 14 | | 6, 7 6, 7 | 10 10 | 14 14 | 8 8 | 1, 16 1, 16 |
| | Clock Input | ^t 6–14+ ^t 6–14– | 14 14 | | 7 7 | 10, 6 10, 6 | 14 14 | 8 8 | 1, 16 1, 16 |
| | Reset Input | t ₁₁₊₄ - t ₁₁₊₁₄ - | 4 14 | 5 10 | 6 6 | 7, 11 7, 11 | 4 (2.) 14 (2.) | 8 8 | 1, 16 1, 16 |
| Setup Time Hold Time | | t _{setup} thold | 14 14 | | 7 7 | 6, 10 6, 10 | 14 14 | 8 8 | 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t+ | 14 | | 6, 7 | 10 | 14 | 8 | 1, 16 |
| Fall Time | (20 to 80%) | t– | 14 | | 6, 7 | 10 | 14 | 8 | 1, 16 |

Individually test each input; apply V_{ILmin} to pin under test.
 Output latched to high logic state prior to test.


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Hex D Master/Slave Flip-Flop

The MC10176 contains six high-speed, master slave type "D" flip-flops. Clocking is common to all six flip-flops. Data is entered into the master when the clock is low. Master to slave data transfer takes place on the positive-going Clock transition. Thus, outputs may change only on a positive-going Clock transition. A change in the information present at the data (D) input will not affect the output information any other time due to the master-slave construction of this device.

> PD = 460 mW typ/pkg (No Load) f_{toggle}= 150 MHz (typ) t_r , $t_f = 2.0$ ns typ (20%–80%)

LOGIC DIAGRAM



CLOCKED TRUTH TABLE

| С | D | Q _{n+1} |
|----|---|------------------|
| L | Х | Qn |
| H* | L | L |
| H* | Н | Н |

*A clock H is a clock transition from a low to a high state.

MC10176



L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02

DIP **PIN ASSIGNMENT**



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

| | 1 | | Test Limits | | | | | | | |
|--|--|--------------|------------------|------------------|------------------|-------|------------------|------------------|------------------|------|
| | | Pin Under | -30 |)°C | | +25°C | | +8 | 5°C | |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | ΙE | 8 | | 121 | | 88 | 110 | | 121 | mAdc |
| Input Current | linH | 5 9 | | 350 495 | | | 220 310 | | 220 310 | μAdc |
| | linL | 5 9 | 0.5 0.5 | | 0.5 0.5 | | | 0.3 0.3 | | μAdc |
| Output Voltage Logic 1 | VOH | 2† 15† | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage Logic 0 | VOL | 2† 15† | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltage Logic 1 | VOHA | 2† 15† | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Voltage Logic 0 | VOLA | 2† 15† | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Times (50Ω Load) Clock Input | | | | | | | | | | ns |
| Propagation Delay | t ₉₊₂₊ t ₉₊₂₋ | 2 2 | 1.6 1.6 | 4.6 4.6 | 1.6 1.6 | | 4.5 4.5 | 1.6 1.6 | 5.0 5.0 | |
| Rise Time (20 to 80%) | t ₂₊ | 2 | 1.0 | 4.1 | 1.1 | | 4.0 | 1.1 | 4.4 | |
| Fall Time (20 to 80%) | t ₂ _ | 2 | 1.0 | 4.1 | 1.1 | | 4.0 | 1.1 | 4.4 | |
| Setup Time | tsetup | 2 | 2.5 | | 2.5 | | | 2.5 | | ns |
| Hold Time | thold | 2 | 1.5 | | 1.5 | | | 1.5 | | · ns |
| Toggle Frequency (Max) | f _{tog} | 2 | 125 | | 125 | 150 | | 125 | | MHz |

 $[\]dagger$ Output level to be measured after a clock pulse has been applied to the C Input (Pin 9) V_{ILmin}

ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST VOI | LTAGE VALU | JES (Volts) | | | |
|---------------------|-------------------|--------------------|--------------------|--------------------|---|--------------|-------------|---------------------------|----------------|--|
| | | @ Test Tei | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | | |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | | |
| 1 | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | | |
| | | | Pin Under | TEST V | TEST VOLTAGE APPLIED TO PINS LISTED BELOW | | | | | |
| Charac | Symbol | Test | V _{IHmax} | ViLmin | VIHAmin | VILAmax | VEE | (V _{CC}) Gnd | | |
| Power Supply Drain | Current | ĪΕ | 8 | | | | | 8 | 1, 16 | |
| Input Current | | linH | 5 9 | 5 9 | | | | 8 8 | 1, 16 1, 16 | |
| | | linL | 5 9 | | 5 9 | | | 8 8 | 1, 16 1, 16 | |
| Output Voltage | Logic 1 | VOH | 2† 15† | 5 12 | | | | 8 8 | 1, 16 1, 16 | |
| Output Voltage | Logic 0 | VOL | 2† 15† | | 5 12 | | | 8 8 | 1, 16 1, 16 | |
| Threshold Voltage | Logic 1 | VOHA | 2† 15† | | | 5 12 | | 8 8 | 1, 16 1, 16 | |
| Threshold Voltage | Logic 0 | VOLA | 2† 15† | | | | 5 12 | 8 8 | 1, 16 1, 16 | |
| Switching Times | (50Ω Load) | | | +1.11Vdc | +0.31V | Pulse In | Pulse Out | -3.2 V | +2.0 V | |
| Clock Input | Propagation Delay | t9+2+ t9+2- | 2 2 | | | 5, 9 5, 9 | 2 2 | 8 8 | 1, 16 1, 16 | |
| Rise Time | (20 to 80%) | t ₂₊ | 2 | | ļ | 5, 9 | 2 | 8 | 1, 16 | |
| Fall Time | (20 to 80%) | t2_ | 2 | | | 5, 9 | 2 | 8 | 1, 16 | |
| Setup Time | | ^t setup | 2 | | | 5, 9 | 2 | 8 | 1, 16 | |
| Hold Time | | ^t hold | 2 | | | 5, 9 | 2 | 8 | 1, 16 | |
| Toggle Frequency (I | Max) | f _{tog} | 2 | | | | | 8 | 1, 16 | |

[†] Output level to be measured after a clock pulse has been applied to the C Input (Pin 9) V_{ILmin}

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

V_{IHmax}


Binary Counter

The MC10178 is a four-bit counter capable of divide-by-two, divide-by-four, divide-by-eight or a divide-by-sixteen function.

Clock inputs trigger on the positive going edge of the clock pulse. Set and Reset inputs override the clock, allowing asynchronous "set" or "clear." Individual Set and common Reset inputs are provided, as well as complementary outputs for the first and fourth bits. True outputs are available at all bits.

P_D = 370 mW typ/pkg (No Load) f_{toggle} = 150 MHz (typ) t_f, t_f = 2.7 ns typ (20%–80%)

LOGIC DIAGRAM




TRUTH TABLE


| | | I | NPUTS | ; | | | [| OUT | PUTS | |
|----|--------|---------|-----------|-----------|---------|----------|---------|----------|--------------|---------|
| R | S0 | S1 | S2 | S3 | C1 | C2 | Q0 | Q1 | Q2 | Q3 |
| H | L H | L | L | L | X | X | L | L | Н | L |
| L | L L | L | L L | L | H X | X H | | No C | ount ount | |
| L | L L | L L | L L | L L | * | | L H | L L | L L | L L |
| L | L | L | L L | L | | | L | H | L | L |
| Ē | Ē | L | L | Ĺ | * | | L | L | н | L L |
| L | L | L | L | L | | | H | H | H | L |
| L | L | L | L | L | * | | H | H | H L | L H |
| L | L | L | L L | L | * | - | H | L | L | H |
| Ĺ | L | L | L | L | * | ** | | Н | L H | H |
| Ĺ | L | L | L | L | * | * | Н | L | н | Н |
| L | L | L | L | L | * | | H | H | H | H |
| ** | 1/ | . Close | tropoitic | on from \ | / to \/ | . mou be | annliad | to C . o | · C - or b | oth for |

V_{IL} \longrightarrow V_{IH} Clock transition from V_{IL} to V_{IH} may be applied to C₁ or C₂ or both for same effect.

MC10178




DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

| | | | | 1 | | - | Test Limits | ; | | | |
|--------------------------|-------------|--|--------------------|----------------------------|----------------------------|----------------------------|---------------------------|----------------------------|----------------------------|----------------------------|------|
| | | | Pin Under | -30 | o∘c | | +25°C | | +85°C | | } |
| Characteri | stic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drai | in Current | ΙE | 8 | | 97 | | | 88 | | 97 | mAdc |
| Input Current | | l _{inH} | 12 11 9 | | 390 350 650 | | | 245 220 410 | | 245 220 410 | μAdc |
| | | linL | * | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | Logic 1 | VOH | 14 15 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage | Logic 0 | VOL | 14 15 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltage | Logic 1 | VOHA | 3 14 15 | -1.080 -1.080 -1.080 | | -0.980 -0.980 -0.980 | | | -0.910 -0.910 -0.910 | | Vdc |
| Threshold Voltage | Logic 0 | VOLA | 3 14 15 | | -1.655 -1.655 -1.655 | | | -1.630 -1.630 -1.630 | | -1.595 -1.595 -1.595 | Vdc |
| Switching Times | (50Ω Load) | | | | | | | | | | ns |
| Propagation Delay | Clock Input | ^t 12+15+ ^t 12-13- ^t 12+4- ^t 12-3+ | 15 13 4 3 | 1.4 1.9 2.9 3.9 | 5.0 9.4 12.3 14.9 | 1.5 2.0 3.0 4.0 | 3.5 6.0 8.5 11.0 | 4.8 9.2 12.0 14.5 | 1.5 2.0 3.0 4.0 | 5.3 9.8 12.8 15.5 | |
| Rise Time | (20 to 80%) | t ₁₅₊ | 15 | 1.1 | 4.7 | 1.1 | 2.5 | 4.5 | 1.1 | 5.0 | } |
| Fall Time | (20 to 80%) | t ₁₅ _ | 15 | 1.1 | 4.7 | 1.1 | 2.5 | 4.5 | 1.1 | 5.0 | 1 |
| Set Input Reset Input | | ^t 11–15+ ^t 9–15+ | 15 15 | 1.4 1.4 | 5.2 5.2 | 1.5 1.5 | | 5.0 5.0 | 1.5 1.5 | 5.5 5.5 | |
| Counting Frequence | су | fcount | 15 | 125 | | 125 | 150 | l | 125 | } | MHz |





ELECTRICAL CHARACTERISTICS (continued)

| | | | | TEST VOLTAGE VALUES (Volts) | | | | | |
|--------------------------|-------------|--|--------------------|-----------------------------|--------------------|----------------------|---------------------|------------------|----------------------------------|
| | | @ Test Te | mperature | VIHmax | V _{ILmin} | VIHAmin | VILAmax | VEE | |
| } | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED I | BELOW | |
| Characteri | stic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | V _{IHAmin} | V _{ILAmax} | VEE | (V _{CC}) Gnd |
| Power Supply Drain Cu | ırrent | lΕ | 8 | 9 | | | | 8 | 1, 16 |
| Input Current | | linH | 12 11 9 | 12 11 9 | | | | 8 8 8 | 1, 16 1, 16 1, 16 |
| | | linL | • | | * | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | VOH | 14 15 | 9 11 | | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | VOL | 14 15 | 11 9 | | | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 3 14 15 | | | 5 11 9 | | 8 8 8 | 1, 16 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 3 14 15 | | | | 5 11 9 | 8 8 8 | 1, 16 1, 16 1, 16 |
| Switching Times | (50Ω Load) | | | | | Pulse In | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | Data Input | [†] 12+15+ [†] 12–13– [†] 12+4– [†] 12–3+ | 15 13 4 3 | | | 12 12 12 12 | 15 13 4 3 | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t+ | 15 | | | 12 | 15 | 8 | 1, 16 |
| Fall Time | (20 to 80%) | t– | 15 | | | 12 | 15 | 8 | 1, 16 |
| Set Input Reset Input | | t ₁₁₋₁₅₊ t ₉₋₁₅₊ | 15 15 | | | 11 9 | 15 15 | 8 8 | 1, 16 1, 16 |
| Counting Frequency | | fcount | 15 | | | 12 | 15 | 8 | 1, 16 |

^{*} Individually test each input applying V_{IL} to input under test.

4-Bit Arithmetic Logic Unit/ Function Generator

The MC10181 is a high–speed arithmetic logic unit capable of performing 16 logic operations and 16 arithmetic operations on two four–bit words. Full internal carry is incorporated for ripple through operation.

Arithmetic logic operations are selected by applying the appropriate binary word to the select inputs (S0 through S3) as indicated in the tables of arithmetic/logic functions. Group carry propagate (PG) and carry generate (GG) are provided to allow fast operations on very long words using a second order look ahead. The internal carry is enabled by applying a low level voltage to the mode control input (M).

 $\begin{array}{l} P_D = 600 \text{ mW typ/pkg (No Load)} \\ t_{pd} \text{ (typ): A1 to F} = 6.5 \text{ ns} \\ C_n \text{ to C}_{n+4} = 3.1 \text{ ns} \\ \text{A1 to P}_G = 5.0 \text{ ns} \\ \text{A1 to G}_G = 4.5 \text{ ns} \\ \text{A1 to C}_{n+4} = 5.0 \end{array}$


LOGIC DIAGRAM 13 15 17 V_{CC1} = PIN 1 V_{CC2} = PIN 24 VFF = PIN 12 S0 S1 S2 S3 21 F0 2 ΑO 20 B0 3 F1 18 Α1 19 R1 F2 16 A2 F3 6 11 B2 10 АЗ G_G 9 ВЗ PG 8 22

 C_{n+4}


5

| F | unctio | n Selec | ct | Logic Functions M is High C = D.C. | Arithmetic Operation M is Low Cn is low |
|----|--------|---------|----|---------------------------------------|--|
| S3 | S2 | S1 | S0 | F F | F F |
| Ļ | L | L | L | F = A F = A + B | F=A (A = 5) |
| - | L | L | Н | | $F = A \text{ plus } (A \bullet \overline{B})$ |
| L | L | н | L | $F = \overline{A} + B$ | F = A plus (A • B) |
| L | L | Н | Н | F = Logical "1" | F = A times 2 |
| L | Н | L | L | $F = \overline{A} \cdot \overline{B}$ | F = (A + B) plus 0 |
| L | Н | L | н | F≖B | F = (A + B) plus (A • B) |
| L | Н | Н | L | F = A ⊙ B | F = A plus B |
| L | Н | Н | Н | $F = A + \overline{B}$ | F = A plus (A + B) |
| Н | L | L | L | F = Ā • B | $F = (A + \overline{B})$ plus 0 |
| H | L | L | Н | $F = A \oplus B$ | F = A minus B minus 1 |
| H | L | Н | L | F = B | F = (A + B) plus (A • B) |
| H | L | Н | Н | F = A + B | $F = A plus (A + \overline{B})$ |
| H | Н | L | L | F = Logical "0" | F = minus 1 (two's complement) |
| H | Н | L | н | F = A • B | $F = (A \cdot \overline{B})$ minus 1 |
| Н | Н | Н | L | F = A • B | F = (A • B) minus 1 |
| Н | Н | Н | Н | F = A | F = A minus 1 |

MC10181




PIN ASSIGNMENT



3





| | 1 | | Test Limits | | | | | | | |
|----------------------------|-----------------|---|--|---|--|-------|---|--|---|------|
| | | Pin Under | -30 | 0°C | | +25°C | | +85 | 5°C | l |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | ΙE | 12 | | 159 | | | 145 | | 159 | mAdc |
| Input Current | linH | 9 10 11 13 14 15 16 17 18 19 20 21 22 | | 390 350 390 320 425 425 350 425 350 390 390 350 460 | | | 245 220 245 200 265 265 220 265 220 245 245 220 290 | | 245 220 245 200 265 265 220 265 220 245 245 220 290 | μAdc |
| Input Leakage Current | linL | 23 9 10 11 13 14 15 16 17 18 19 20 21 22 23 | 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 | 320 | 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 0.5 | | 200 | 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.3 | 200 | μAdc |
| Output Voltage Logic | Voн | * | -1.060 | -0.890 | 0.960 | | -0.810 | -0.890 | -0.700 | Vdc |
| Output Voltage Logic | V _{OL} | * | -2.000 | -1.675 | -1.990 | | -1.650 | -1.920 | -1.615 | Vdc |
| Threshold Voltage Logic | VOHA | * | -1.080 | | -0.980 | | | -0.910 | | Vdc |
| Threshold Voltage Logic | VOLA | * | | -1.655 | | | -1.630 | | -1.595 | Vdc |

^{*} Test all input-output combinations according to Function Table.

** For threshold level test, apply threshold input level to only one input pin at a time.

ELECTRICAL CHARACTERISTICS (continued)

| | | | TEST VOLTAGE VALUES (Volts) | | | | | | |
|----------------------------|-----------------------|---|---|---|------------|--------------|---|---|--|
| | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | } | |
| | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | } | |
| | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | 1 | |
| | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | 1 | |
| | | Pin | TEST V | OLTAGE AF | PLIED TO P | INS LISTED I | BELOW | | |
| Characteristic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | (VCC) Gnd | |
| Power Supply Drain Current | ΙE | 12 | | | | | 12 | 1, 24 | |
| Input Current | linH | 9 10 11 13 14 15 16 17 18 19 20 21 22 | 9 10 11 13 14 15 16 17 18 19 20 21 | | | | 12 12 12 12 12 12 12 12 12 12 12 12 | 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 | |
| Input Leakage Current | linL | 23 9 10 11 13 14 15 16 17 18 19 20 21 22 23 | 23 | 9 10 11 13 14 15 16 17 18 19 20 21 22 23 | | | 12 12 12 12 12 12 12 12 12 12 12 12 12 1 | 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 1, 24 | |
| Output Voltage Log | ic 1 VOH | * | * | * | | | 12 | 1, 24 | |
| Output Voltage Log | ic 0 V _{OL} | * | * | * | | | 12 | 1, 24 | |
| Threshold Voltage Log | ic 1 VOHA | * | | | ** | ** | 12 | 1, 24 | |
| Threshold Voltage Log | ic 0 V _{OLA} | * | | | ** | ** | 12 | 1, 24 | |

^{*} Test all input-output combinations according to Function Table.

^{**} For threshold level test, apply threshold input level to only one input pin at a time.

| <u> </u> | | 1 | | | AC Switching Characteristics | | | | | | | |
|--|---------------------------|----------------------------------|------------------|-------------------------|------------------------------|---------------------|-------------------|-------------------|-------------------|-------------------|---------------------|----------------|
| | | | | | -30 | °C * | | +25°C | | +85 | °C * | |
| Characteristic | Symbol | input | Output | Conditions† | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Propagation Delay | t++,t | C _n | C _{n+4} | A0,A1,A2,A3 | 1.0 | 5.1 | 1.1 | 3.1 | 5.0 | 1.1 | 5.4 | ns |
| Rise Time, Fall Time | t+,t- | C _n | C _{n+4} | A0,A1,A2,A3 | 1.0 | 3.2 | 1.0 | 2.0 | 3.0 | 1.0 | 3.2 | ns |
| Propagation Delay Rise Time, Fall Time | t++,t+- t-+,t t+,t- | C _n C _n | F1 F1 F1 | A0 A0 A0 | 1.7 1.7 1.3 | 7.2 7.2 5.3 | 2.0 2.0 1.5 | 4.5 4.5 3.0 | 7.0 7.0 5.0 | 2.0 2.0 1.5 | 7.5 7.5 5.3 | ns ns ns |
| Propagation Delay Rise Time, Fall Time | t++,t+- t-+,t t+,t- | A1 A1 A1 | F1 F1 F1 | | 2.6 2.6 1.3 | 10.4 10.4 5.4 | 3.0 3.0 1.5 | 6.5 6.5 3.0 | 10 10 5.0 | 3.0 3.0 1.5 | 10.8 10.8 5.3 | ns ns ns |
| Propagation Delay | t++,t | A1 | PG | S0,S3 | 1.6 | 7.0 | 2.0 | 5.0 | 6.5 | 2.0 | 7.0 | ns |
| Rise Time, Fall Time | t+,t- | A1 | PG | S0,S3 | 0.8 | 3.7 | 1.1 | 2.0 | 3.5 | 1.1 | 3.8 | ns |
| Propagation Delay | t++,t | A1 | G _G | A0,A2,A3,C _n | 1.1 | 7.4 | 2.0 | 4.5 | 7.0 | 1.3 | 7.7 | ns |
| Rise Time, Fall Time | t+,t- | A1 | G _G | A0,A2,A3,C _n | 1.2 | 5.1 | 1.5 | 4.0 | 5.0 | 1.2 | 5.3 | ns |
| Propagation Delay | t+,t+ | A1 | C _{n+4} | A0,A2,A3,C _n | 1.7 | 7.3 | 2.0 | 5.0 | 7.0 | 2.0 | 7.8 | ns |
| Rise Time, Fall Time | t+-,t- | A1 | C _{n+4} | A0,A2,A3,C _n | 1.0 | 3.1 | 1.0 | 2.0 | 3.0 | 1.0 | 3.2 | ns |
| Propagation Delay | t++,t-+ | B1 | F1 | S3,C _n | 2.7 | 11.3 | 3.0 | 8.0 | 11 | 3.0 | 11.9 | ns |
| Rise Time, Fall Time | t+,t- | B1 | F1 | S3,C _n | 1.2 | 5.3 | 1.5 | 3.5 | 5.0 | 1.5 | 5.3 | ns |
| Propagation Delay | t++,t | B1 | PG | S0,A1 | 1.6 | 7.7 | 2.0 | 6.0 | 7.5 | 2.0 | 8.0 | ns |
| Rise Time, Fall Time | t+,t- | B1 | PG | S0,A1 | 1.0 | 3.6 | 1.1 | 2.0 | 3.5 | 1.1 | 3.9 | ns |
| Propagation Delay | t++,t | B1 | G _G | S3,C _n | 1.7 | 8.2 | 2.0 | 6.0 | 8.0 | 2.0 | 8.6 | ns |
| Rise Time, Fall Time | t+,t- | B1 | G _G | S3,C _n | 1.4 | 5.2 | 1.5 | 3.0 | 5.0 | 1.2 | 5.4 | ns |
| Propagation Delay | t+~,t-+ | B1 | C _{n+4} | S3,C _n | 1.8 | 8.2 | 2.0 | 6.0 | 8.0 | 2.0 | 8.7 | ns |
| Rise Time, Fall Time | t+,t- | B1 | C _{n+4} | S3,C _n | 0.9 | 3.1 | 1.0 | 2.0 | 3.0 | 1.0 | 3.2 | ns |
| Propagation Delay | t++,t+- | M | F1 | _ | 2.4 | 10.3 | 3.0 | 6.5 | 10 | 3.0 | 10.8 | ns |
| Rise Time, Fall Time | t+,t- | M | F1 | | 1.1 | 5.1 | 1.5 | 4.0 | 5.0 | 1.5 | 5.3 | ns |
| Propagation Delay | t+,t+ | S1 | F1 | A1,B1 | 2.5 | 10.7 | 3.0 | 6.5 | 10 | 3.0 | 10.8 | ns |
| Rise Time, Fall Time | t+-,t- | S1 | F1 | A1,B1 | 1.0 | 5.4 | 1.5 | 3.0 | 5.0 | 1.5 | 5.4 | ns |
| Propagation Delay | t-+,t+- | S1 | PG | A3,B3 | 1.7 | 8.3 | 2.0 | 6.0 | 8.0 | 2.0 | 8.4 | ns |
| Rise Time, Fall Time | t+,t- | S1 | PG | A3,B3 | 0.8 | 5.1 | 1.1 | 3.0 | 5.0 | 1.1 | 5.2 | ns |
| Propagation Delay | t+,t+ | S1 | C _{n+4} | A3,B3 | 1.6 | 9.3 | 2.0 | 6.0 | 9.0 | 2.0 | 9.9 | ns |
| Rise Time, Fall Time | t+-,t | S1 | C _{n+4} | A3,B3 | 0.9 | 5.3 | 1.1 | 3.0 | 5.0 | 1.0 | 5.2 | ns |
| Propagation Delay | t+,t+ | S1 | G _G | A3,B3 | 1.5 | 9.6 | 2.0 | 6.0 | 9.0 | 1.9 | 9.7 | ns |
| Rise Time, Fall Time | t+-,t- | S1 | G _G | A3,B3 | 0.8 | 6.2 | 0.8 | 3.0 | 6.0 | 0.8 | 6.5 | ns |

[†] Logic high level (+1.11 Vdc) applied to pins listed. All other input pins are left floating or tied to +0.31 Vdc.

VCC1 = VCC2 = +2.0 Vdc, VEE = -3.2 Vdc


^{*} L Suffix Only

Hex D Master-Slave Flip-Flop With Reset

The MC10186 contains six high–speed, master slave type "D" flip–flops. Clocking is common to all six flip–flops. Data is entered into the master when the clock is low. Master to slave data transfer takes place on the positive–going Clock transition. Thus, outputs may change only on a positive–going Clock transition. A change in the information present at the data (D) input will not affect the output information any other time due to the master–slave construction of this device. A COMMON RESET IS INCLUDED IN THIS CIRCUIT. RESET ONLY FUNCTIONS WHEN CLOCK IS LOW.

 $P_D = 460 \text{ mW typ/pkg (No Load)} \\ f_{toggle} = 150 \text{ MHz (typ)} \\ t_f, t_f = 2.0 \text{ ns typ (20\%-80\%)} \\$

LOGIC DIAGRAM




CLOCKED TRUTH TABLE


| R | С | D | Qn + 1 |
|---|----|---|--------|
| L | L | Χ | Qn |
| L | H* | L | L |
| L | H* | Н | Н |
| Н | ٦ | Х | L |

*A clock H is a clock transition from a low to a high state.

MC10186



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11. 3

| | | T | [| | | Test Limits | } | | | |
|--------------------------|---|------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|------|
| | } | Pin Under | -30 | D°C | | +25°C | | +8 | 5°C | 1 |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Curre | t IE | 8 | | 121 | | 88 | 110 | } | 121 | mAdc |
| Input Current | linH | 5 9 1 | | 350 495 920 | | | 220 310 575 | | 220 310 575 | μAdc |
| | linL | 5 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage Log | c1 V _{OH} | 2† 15† | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage Log | c 0 V _{OL} | 2† 15† | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltage Log | c1 VOHA | 2† 15† | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Voltage Log | c 0 VOLA | 2† 15† | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Times (50Ω Lo | ad) | | | | | | | | | ns |
| Propagation Delay | t ₁₊₃ t ₁₊₄ t ₉₊₂₊ t ₉₊₂ | 3 4 2 2 | 1.6 1.6 1.6 1.6 | 4.6 4.6 4.6 4.6 | 1.6 1.6 1.6 1.6 | 2.5 2.5 3.5 3.5 | 4.5 4.5 4.5 4.5 | 1.6 1.6 1.6 1.6 | 5.0 5.0 5.0 5.0 | |
| Rise Time (20 to 80 | %) t ₂₊ | 2 | 1.0 | 4.1 | 1.1 | 1.8 | 4.0 | 1.1 | 4.4 | l |
| Fall Time (20 to 80 | %) t ₂ _ | 2 | 1.0 | 4.1 | 1.1 | 1.8 | 4.0 | 1.1 | 4.4 | |
| Setup Time | tsetup | 2 | 2.5 | | 2.5 | 2.5 | | 2.5 | | ns |
| Hold Time | ^t hold | 2 | 1.5 | | 1.5 | -1.5 | | 1.5 | | ns |
| Toggle Frequency (Max) | ftog | 2 | 125 | | 125 | 150 | | 125 | | MHz |

 $[\]dagger$ Output level to be measured after clock pulse. $_{V_{IL}}$ VIH appears at clock input (Pin 9).

ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST VOI | TAGE VALU | JES (Volts) | | |
|-------------------------|-------------|---|------------------|--------------------|--------------------|------------------------------|---------------------|-------------|----------------------|
| | | @ Test Ter | nperature | V _{IHmax} | V _{ILmin} | V _{IHAmin} | V _{ILAmax} | VEE | |
| | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin Under | TEST V | OLTAGE AP | PLIED TO P | INS LISTED | BELOW | (//) |
| Characteris | tic | Symbol | Test | V _{IHmax} | V _{ILmin} | V _{IHAmin} | V _{ILAmax} | VEE | (VCC) Gnd |
| Power Supply Drain Curr | rent | ΙΕ | 8 | | | | | 8 | 16 |
| Input Current | | ^J inH | 5 9 1 | 5 9 1 | | | | 8 8 8 | 16 16 16 |
| | | linL | 5 | | 5 | | | 8 | 16 |
| Output Voltage | Logic 1 | VOH | 2† 15† | 5 12 | | | | 8 8 | 16 16 |
| Output Voltage | Logic 0 | V _{OL} | 2† 15† | | 5 12 | | | 8 8 | 16 16 |
| Threshold Voltage | Logic 1 | VOHA | 2† 15† | | | 5 12 | | 8 8 | 16 16 |
| Threshold Voltage | Logic 0 | VOLA | 2† 15† | | | | 5 12 | 8 8 | 16 16 |
| Switching Times | (50Ω Load) | | | +1.11Vdc | +0.31V | Pulse In | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | | t ₁₊₃ - t ₁₊₄ - t ₉₊₂₊ t ₉₊₂ - | 3 4 2 2 | 6 7 | | 1, 9 1, 9 5, 9 5, 9 | 3 4 2 2 | 8 8 8 | 16 16 16 16 |
| Rise Time | (20 to 80%) | t ₂₊ | 2 | | | 5, 9 | 2 | 8 | 16 |
| Fall Time | (20 to 80%) | t ₂ | 2 | | | 5, 9 | 2 | 8 | 16 |
| Setup Time | | ^t setup | 2 | | | 5, 9 | 2 | 8 | 16 |
| Hold Time | | ^t hold | 2 | | | 5, 9 | 2 | 8 | 16 |
| Toggle Frequency (Max) | | ftog | 2 | | | | | 8 | 16 |


[†] Output level to be measured after clock pulse. VIL VIH appears at clock input (Pin 9).

Hex Buffer With Enable

The MC10188 is a high–speed hex buffer with a common Enable input. When Enable is in the high state, all outputs are in the low state. When Enable is in the low state, the outputs take the same state as the inputs.

Power Dissipation = 180 mW typ/pkg (No Load) Propagation Delay= 2.0 ns typ (B – Q) 2.5 ns typ (A – Q)


LOGIC DIAGRAM




TRUTH TABLE

| Inp | uts | Output |
|-----|-----|--------|
| Х | Υ | OUT |
| ١ | L | L |
| ٦ | Ι | н |
| Н | L | L |
| Н | Н | L |

MC10188



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

| | | | | | Test Limits | | | | | |
|--------------------------|----------------|------------------|--------------|------------|-------------|------------|------------|------------|------------|------|
| | | | Pin Under | -30 |)°C | +25°C | | +85°C | | 1 |
| Characteristic | | Symbol | Test | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Drain Curre | nt | ΙE | 8 | | 46 | | 42 | | 46 | mAdc |
| Input Current | | ^f inH | 5 | | 425 | | 265 | | 265 | μAdc |
| | | linH | 9 | | 460 | | 290 | | 290 | μAdc |
| Output Voltage | Logic 1 | ۷он | 2 | -1.060 | -0.890 | -0.960 | -0.810 | 0.890 | -0.700 | Vdc |
| Output Voltage | Logic 0 | VOL | 2 | -1.890 | -1.675 | -1.850 | -1.650 | -1.825 | -1.615 | Vdc |
| Threshold Voltage | Logic 1 | VOHA | 2 | -1.080 | | -0.980 | | -0.910 | | Vdc |
| Threshold Voltage | Logic 0 | VOLA | 2 | | -1.655 | | -1.630 | | -1.595 | Vdc |
| Switching Times | (50Ω Load) | | | | | | | | | ns |
| Propagation Delay | Enable Data | tPHL tPLH | 2 2 | 1.1 1.0 | 3.9 3.3 | 1.1 1.0 | 3.5 2.9 | 1.1 1.0 | 3.9 3.3 | |
| Rise/Fall Time | (20 to 80%) | tTLH tTHL | 2 | 1.1 | 3.7 | 1.1 | 3.3 | 1.1 | 3.7 | |

ELECTRICAL CHARACTERISTICS (continued)


| | | | | | TEST VOLTAGE VALUES (Volts) | | | | | | | |
|-----------------------|----------------|------------------|--------------|--------------------|-----------------------------|---------------------|---------------------|-----------------|---------------------------|--|--|--|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | V _{IHAmin} | VILAmax | VEE | | | | |
| | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | | | | |
| } | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | | | | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | | | | |
| | | | Pin Under | TEST V | OLTAGE AP | PLIED TO P | INS LISTED | LISTED BELOW | | | | |
| Characteris | stic | Symbol | Test | V _{IHmax} | V _{ILmin} | V _{IHAmin} | V _{ILAmax} | V _{EE} | (V _{CC}) Gnd | | | |
| Power Supply Drain Cu | rrent | ш | 8 | | | | | 8 | 1, 16 | | | |
| Input Current | | l _{inH} | 5 | 5 | | | | 8 | 1, 16 | | | |
| | | linH | 9 | 9 | | | | 8 | 1, 16 | | | |
| Output Voltage | Logic 1 | VoH | 2 | 5 | | | | 8 | 1, 16 | | | |
| Output Voltage | Logic 0 | VOL | 2 | | 9 | | | 8 | 1, 16 | | | |
| Threshold Voltage | Logic 1 | VOHA | 2 | | | 5 | | 8 | 1, 16 | | | |
| Threshold Voltage | Logic 0 | VOLA | 2 | | | | 5 | 8 | 1, 16 | | | |
| Switching Times | (50Ω Load) | | | | | Pulse In | Pulse Out | −3.2 V | +2.0 V | | | |
| Propagation Delay | Enable Data | tPHL tPLH | 2 2 | | | 9 5 | 2 2 | 8 8 | 1, 16 1, 16 | | | |
| Rise/Fall Time | (20 to 80%) | tTLH tTHL | 2 | | | 5 | 2 | 8 | 1, 16 | | | |

Hex Inverter With Enable

The MC10189 provides a high-speed Hex Inverter with a common Enable input. The hex inverting function is provided when Enable is in the low state. When Enable is in the high state all outputs are low.

$$\begin{split} P_D &= 200 \text{ mW typ/pkg (No Load)} \\ t_{pd} &= 2.0 \text{ ns (Y-Q)} \\ &= 2.5 \text{ ns (X-Q)} \end{split}$$

LOGIC DIAGRAM



TRUTH TABLE

| Inp | uts | Output |
|-----|-----|--------|
| Х | Υ | OUT |
| L | L | н |
| L | Н | L |
| Н | L | L |
| Н | Н | L |

MC10189



L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648–08



FN SUFFIX PLCC CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.



3

ELECTRICAL CHARACTERISTICS

| · | | | | | | Test L | imits | | | |
|--------------------------|----------------|--------------|--------------|------------|------------|------------|------------|------------|------------|------|
| | | | Pin Under | ∸30°C | | +25°C | | +85°C | | |
| Characteristi | ic | Symbol | Test | Min | Max | Min | Max | Mir. | Max | Unit |
| Power Supply Drain Curre | nt | lΕ | 8 | | 44 | | 40 | | 44 | mAdc |
| Input Current | | linH | 5 | | 425 | | 265 | | 265 | μAdc |
| | | linL | 9 | | 890 | | 555 | | 555 | μAdc |
| Output Voltage | Logic 1 | VOH | 2 | -1.060 | -0.890 | -0.960 | -0.810 | -0.890 | -0.700 | Vdc |
| Output Voltage | Logic 0 | VOL | 2 | -1.890 | -1.675 | -1.850 | -1.650 | -1.825 | -1.615 | Vdc |
| Threshold Voltage | Logic 1 | VOHA | 2 | -1.080 | | -0.980 | | -0.910 | | Vdc |
| Threshold Voltage | Logic 0 | VOLA | 2 | | -1.655 | | -1.630 | | -1.595 | Vdc |
| Switching Times | (50Ω Load) | | | | | | | | | ns |
| Propagation Delay | Enable Data | tPHL tPLH | 2 2 | 1.1 1.0 | 3.9 3.3 | 1.1 1.0 | 3.5 2.9 | 1.1 1.0 | 3.9 3.3 | |
| Rise/Fall Time | (20 to 80%) | tTLH tTHL | 2 | 1.1 | 3.7 | 1.1 | 3.3 | 1.1 | 3.7 | |

ELECTRICAL CHARACTERISTICS (continued)

| | | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | | | |
|----------------------------|----------------|--------------------|--------------------|--------------------|---------------------|------------|--------------|--------------|----------------|
| | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | Ì |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | Pin | | | | | PLIED TO P | INS LISTED I | BELOW | |
| Characteristic Symbol Test | | | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | (VCC) Gnd | |
| Power Supply Drain Cu | rrent | ſΕ | 8 | | | | | 8 | 1, 16 |
| Input Current | | linH | 5 | 5 | | | | 8 | 1, 16 |
| | | linL | 9 | 9 | | | | 8 | 1, 16 |
| Output Voltage | Logic 1 | ۷он | 2 | | 5 | | | 8 | 1, 16 |
| Output Voltage | Logic 0 | VOL | 2 | 9 | | | | 8 | 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 2 | | | | 5 | 8 | 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 2 | | | 5 | | 8 | 1, 16 |
| Switching Times | (50Ω Load) | | | | | Pulse In | Pulse Out | −3.2 V | +2.0 V |
| Propagation Delay | Enable Data | tPHL tPLH | 2 2 | | | 9 5 | 2 2 | 8 8 | 1, 16 1, 16 |
| Rise/Fall Time | (20 to 80%) | tTLH tTHL | 2 | | | 5 | 2 | 8 | 1, 16 |

Quad Bus Driver

The MC10192 contains four line drivers with complementary outputs. Each driver has a Data (D) input and shares an $\overline{\mathbb{E} nable}$ ($\overline{\mathbb{E}}$) input with another driver. The two driver outputs are the uncommitted collectors of a pair of NPN transistors operating as a current switch. Each driver accepts 10K MECL input signals and provides a nominal signal swing of 800 mV across a 50 Ω load at each output collector. Outputs can drive higher values of load resistance, provided that the combination of I_R drop and load return voltage V_{LR} does not cause an output collector to go more negative than –2.4 V with respect to V_{CC} . To avoid output transistor breakdown, the load return voltage should not be more positive than +5.5 V with respect to V_{CC} . When the $\overline{\mathbb{E}}$ input is high, both output transistors of a driver are nonconducting. When not used, the $\overline{\mathbb{E}}$ inputs, as well as the D inputs, may be left open.

Open Collector Outputs Drive Terminated Lines or Transformers 50 k Ω Input Pulldown Resistors on All Inputs (Unused Inputs May Be Left Open) Power Dissipation = 575 mW typ/pkg (No Load)

Propagation Delay= 3.5 ns typ (E — Output) 3.0 ns typ (D — Output)

D2 6 2 \overline{\overline{7}} D3 10 15 23 D4 11 13 24 \overline{\overline{7}} VCC = PIN 16 VFF = PIN 8

TRUTH TABLE

| Inp | uts | Output | | | | |
|-----|-----|--------|---|--|--|--|
| Ē | D | Z | Z | | | |
| Н | Х | Н | Н | | | |
| L | Н | Н | L | | | |
| L | L | L | Н | | | |

Note: Unused outputs must be terminated to $V_{\mbox{\footnotesize{CC}}}$ for proper operation.

MC10192



L SUFFIX CERAMIC PACKAGE CASE 620-10



P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

| | | | | | | Test L | imits | | | |
|--|----------------------------|--------------------------------------|--------------|------|------|------------|------------|-------|------|------|
| | | | Pin Under | -3 | 0°C | +25°C | | +85°C | | |
| Characteristic | Characteristic | | Test | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Drain Curren | t | ΙE | 8 | | 154 | } | 140 | | 154 | mAdc |
| Input Current | | linH | 5 | | 350 | | 220 | | 220 | μAdc |
| | | linL | 5 | 0.5 | | 0.5 | | 0.3 | | μAdc |
| Output Current High | Logic 1 | ЮН | 2 | | | | 2.0 | | | mAdc |
| Output Current Low | Logic 0 | lOL | 2 | 13.5 | 18.0 | 14.0 | 18.0 | 14.0 | 19.0 | mAdc |
| Threshold Current High | Logic 1 | Іонс | 2 | | 2.0 | | 2.0 | | 2.0 | mAdc |
| Threshold Current Low | Logic 0 | lolc | 2 | 13.5 | | 14.0 | | 14.0 | | mAdc |
| Output Sink Current Low | Logic 0 | los | 2 | 13.3 | | 13.9 | | 13.3 | | mAdc |
| Load Return Voltage Absolu Rating (Note 1.) | ute Max | V _{LR} | | | 5.5 | | 5.5 | | 5.5 | ٧ |
| Output Voltage Low (Note 2 | !) | Vols | | | | -2.4 | | | | V |
| Switching Times | (50Ω Load) | | | | | | | | | ns |
| Propagation Delay | Ē to Output D to Output | ^t PHL ^t PLH | | | | 2.0 1.5 | 6.0 4.5 | | | |
| Rise/Fall Time | (20 to 80%) | tTLH tTHL | | | | | 3.3 | | | |

- The 5.5V value is a maximum rating, do not exceed. A 270Ω resistor will prevent output transistor breakdown.
 Limitations of load resistor and load return voltage combinations. Refer to page 3–166 description.

ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST VOLTAGE VALUES (Volts) | | | | | |
|--|---------|------------------|------------|--------------------|-----------------------------|---------------------|---------------------|------|--------------|--|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | V _{IHAmin} | V _{ILAmax} | VEE | } | |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | } | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | } | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 |] | |
| | Pin | TEST \ | OLTAGE API | PLIED TO PI | NS LISTED E | BELOW |] | | | |
| Characteristic Symbol Test | | | | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (VCC) Gnd | |
| Power Supply Drain Curren | t | ĺΕ | 8 | | | | | 8 | 16 | |
| Input Current | | linH | 5 | 5 | | | | 8 | 16 | |
| | | linL | 5 | | 5 | | | 8 | 16 | |
| Output Current High | Logic 1 | ЮН | . 2 | | 5,6,10,11 | | | 8 | 16 | |
| Output Current Low | Logic 0 | lOL | 2 | 5,6,10,11 | | | | 8 | 16 | |
| Threshold Current High | Logic 1 | ІОНС | 2 | | 5,7,9,10,11 | | 6 | 8 | 16 | |
| Threshold Current Low | Logic 0 | lorc | | 5,10,11 | 7,9 | 6 | | 8 | 16 | |
| Output Sink Current Low | Logic 0 | los | 2 | 5,6,10,11 | | | | 8 | 16 | |
| Load Return Voltage Absolu Rating (Note 1.) | ite Max | V _{LR} | | | | | | 8 | 16 | |
| Output Voltage Low (Note 2 | .) | V _{OLS} | | | | | | 8 | 16 | |

Hex Inverter/Buffer


The MC10195 is a Hex Buffer Inverter which is built using six EXCLUSIVE NOR gates. There is a common input to these gates which when placed low or left open allows them to act as inverters. With the common input connected to a high logic level the MC10195 is a hex buffer, useful for high fanout clock driving and reducing stub lengths on long bus lines.

 $P_D = 200 \text{ mW typ/pkg (No Load)}$ $t_{pd} = 2.8 \text{ ns typ (B-Q)}$ $t_{pd} = 3.8 \text{ ns typ (A-Q)}$ t_{r} , $t_f = 2.5 \text{ ns typ (20\%-80\%)}$


TRUTH TABLE

| Inp | uts | Output |
|-----|-----|--------|
| Α | В | Q |
| L | L | Н |
| L | Н | L |
| Н | L | L |
| Н | Н | Н |

MC10195



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion
Tables on page 6-11.

3

V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{FF} = PIN 8

| | | | | | | Test Limits | 3 | | | |
|---------------------------|--|--------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|---------------------------------|------|
| | | Pin Under | -30 | 0°C | +25°C | | | +85°C | | |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Currer | t IE | 8 | | 54 | | 39 | 49 | | 54 | mAdc |
| Input Current | linH | 5 9 | | 425 460 | | | 265 290 | | 265 290 | μAdc |
| | linL | 5 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage Log | 1 V _{OH} | 2 | -1.060 | -0.890 | -0.960 | | -0.810 | -0.890 | -0.700 | Vdc |
| Output Voltage Log | 0 VOL | 2 | -1.890 | -1.675 | -1.850 | | -1.650 | -1.825 | -1.615 | Vdc |
| Threshold Voltage Log | 1 V _{OHA} | 2 | -1.080 | | -0.980 | | | -0.910 | | Vdc |
| Threshold Voltage Log | 0 V _{OLA} | 2 | | -1.655 | | | -1.630 | | -1.595 | Vdc |
| Switching Times (50Ω Lo | ıd) | | | | | | | | | ns |
| Propagation Delay | t5+2- t7-4+ t10+13+ t11-14- t9-14- | 2 4 13 14 14 | 1.1 1.1 1.1 1.1 1.1 | 4.2 4.2 4.2 4.2 5.2 | 1.1 1.1 1.1 1.1 1.1 | 2.8 2.8 2.8 2.8 3.8 | 4.0 4.0 4.0 4.0 5.0 | 1.1 1.1 1.1 1.1 1.1 | 4.4 4.4 4.4 4.4 5.4 | |
| Rise Time (20 to 80 | %) t ₂₊ | 2 | 1.1 | 4.7 | 1.1 | 2.5 | 4.5 | 1.1 | 5.0 | |
| Fall Time (20 to 80 | %) t ₂ _ | 2 | 1.1 | 4.7 | 1.1 | 2.5 | 4.5 | 1.1 | 5.0 | |

ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST VOLTAGE VALUES (Volts) | | | | | | |
|------------------------|-------------|--|--------------------------|--------------------|-----------------------------|-------------------------|--------------------------|------------------|---|--|--|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | | | |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | | | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | | | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | | | |
| | | | Pin | TEST V | OLTAGE AF | PLIED TO P | INS LISTED I | BELOW | a | | |
| Characteris | tic | Symbol | Under Test | VIHmax | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (V _{CC}) Gnd | | |
| Power Supply Drain Cur | rent | ſΕ | 8 | | | | | 8 | 1, 16 | | |
| Input Current | | linH | 5 9 | 5 9 | | | | 8 8 | 1, 16 1, 16 | | |
| | | linL | 5 | | 5 | | | 8 | 1, 16 | | |
| Output Voltage | Logic 1 | VOH | 2 | | | | | 8 | 1, 16 | | |
| Output Voltage | Logic 0 | VOL | 2 | 9 | | | | 8 | 1, 16 | | |
| Threshold Voltage | Logic 1 | VOHA | 2 | | | | 5 | 8 | 1, 16 | | |
| Threshold Voltage | Logic 0 | VOLA | 2 | | | 5 | | 8 | 1, 16 | | |
| Switching Times | (50Ω Load) | | | | | Pulse In | Pulse Out | −3.2 V | +2.0 V | | |
| Propagation Delay | | t5+2- t7-4+ t10+13+ t11-14- t9-14- | 2 4 13 14 14 | | | 5 7 10 11 9 | 2 4 13 14 14 | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 1, 16 | | |
| Rise Time | (20 to 80%) | t ₂₊ | 2 | | | 5 | 2 | 8 | 1, 16 | | |
| Fall Time | (20 to 80%) | t2_ | 2 | | | 5 | 2 | 8 | 1, 16 | | |

Hex AND Gate

The MC10197 provides a high speed hex AND function with strobe capability.

 $P_D = 200 \text{ mW typ/pkg (No Load)}$ $t_{pd} = 2.8 \text{ ns typ (B-Q)}$ $t_{pd} = 3.8 \text{ ns typ (A-Q)}$ t_{t_t} $t_t = 2.5 \text{ ns typ (20\%-80\%)}$

B Q 2

6 3

7 4

10 13


11 14

12 VCC1 = PIN 1
VCC2 = PIN 16
VEE = PIN 8


TRUTH TABLE

| Inp | uts | Output |
|-----|-----|--------|
| Α | В | Q |
| L | L | L |
| L | Ξ | L |
| Н | L | L |
| Ξ | H | Н |

MC10197



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

REV 5

| | | 1 | | Test Limits | | | | | | |
|------------------------------------|--|--------------|------------|-------------|------------|------------|------------|------------|------------|------|
| | 1 | Pin Under | −30°C | | +25°C | | | +85°C | | } . |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | ΙE | 8 | | 54 | | 39 | 49 | | 54 | mAdc |
| Input Current | ^J inH | 5 9 | | 425 460 | | | 265 290 | | 265 290 | μAdc |
| | linL | 5 | 0.5 | | 0.5 | | 0.3 | | | μAdc |
| Output Voltage Logic 1 | Vон | 2 | -1.060 | -0.890 | -0.960 | | -0.810 | -0.890 | -0.700 | Vdc |
| Output Voltage Logic 0 | VOL | 2 | -1.890 | -1.675 | -1.850 | | -1.650 | -1.825 | -1.615 | Vdc |
| Threshold Voltage Logic 1 | VOHA | 2 | -1.080 | | -0.980 | | | -0.910 | | Vdc |
| Threshold Voltage Logic 0 | VOLA | 2 | | -1.655 | | | -1.630 | | -1.595 | Vdc |
| Switching Times (50 Ω Load) | | | | | | | | | | ns |
| Propagation Delay | t ₅₊₂₊ t ₉₊₂₊ | 2 2 | 1.1 1.1 | 4.2 5.3 | 1.1 1.1 | 2.8 3.5 | 4.0 5.0 | 1.1 1.1 | 4.4 5.5 | |
| Rise Time (20 to 80%) | t ₂₊ | 2 | 1.1 | 4.7 | 1.1 | 2.5 | 4.5 | 1.1 | 5.0 | |
| Fall Time (20 to 80%) | t ₂ _ | 2 | 1.1 | 4.7 | 1.1 | 2.5 | 4.5 | 1.1 | 5.0 | |

ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST VOI | LTAGE VALU | JES (Volts) | | |
|------------------------|-------------|--|---------------|--------------------|--------------------|------------|---------------------|--------|---------------------------|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | |
| | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | Pin | | | | | PLIED TO P | INS LISTED | BELOW | |
| Characteris | stic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (V _{CC}) Gnd |
| Power Supply Drain Cur | rrent | ſΕ | 8 | | | | | 8 | 1, 16 |
| Input Current | | linH | 5 9 | 5 9 | | | | 8 8 | 1, 16 1, 16 |
| | | ļ | | 9 | 5 | | | 8 | |
| | | linL | 5 | | 5 | | <u> </u> | | 1, 16 |
| Output Voltage | Logic 1 | VOH | 2 | 5, 9 | | | | 8 | 1, 16 |
| Output Voltage | Logic 0 | V _{OL} | 2 | | | | | 8 | 1, 16 |
| Threshold Voltage | Logic 1 | V _{OHA} | 2 | 9 | | 5 | | 8 | 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 2 | 9 | | | 5 | 8 | 1, 16 |
| Switching Times | (50Ω Load) | | | | +1.11V | Pulse In | Pulse Out | −3.2 V | +2.0 V |
| Propagation Delay | | t ₅₊₂₊ t ₉₊₂₊ | 2 2 | | 9 5 | 5 9 | 2 2 | 8 8 | 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₂₊ | 2 | | 9 | 5 | 2 | 8 | 1, 16 |
| Fall Time | (20 to 80%) | t ₂ _ | 2 | | 9 | 5 | 2 | 8 | 1, 16 |

Monostable Multivibrator

The MC10198 is a retriggerable monostable multivibrator. Two enable inputs permit triggering on any combination of positive or negative edges as shown in the accompanying table. The trigger input is buffered by Schmitt triggers making it insensitive to input rise and fall times.

The pulse width is controlled by an external capacitor and resistor. The resistor sets a current which is the linear discharge rate of the capacitor. Also, the pulse width can be controlled by an external current source or voltage (see applications information).

For high-speed response with minimum delay, a hi-speed input is also provided. This input bypasses the internal Schmitt triggers and the output responds within 2 nanoseconds typically.

Output logic and threshold levels are standard MECL 10,000. Test conditions are per Table 2. Each "Precondition" referred to in Table 2 is per the sequence of Table 1.


PD = 415 mW typ/pkg (No Load) tpd = 4.0 ns typ Trigger Inpt to Q 2.0 ns typ Hi-Speed Input to Q

| Min Timing Pulse Width Max Timing Pulse Width Min Trigger Pulse Width Min Hi-Speed Trigger Pulse Width | PWQmin PWQmax PWT PWHS | 10 ns typ 1 >10 ms typ 2 2.0 ns typ 3.0 ns typ |
|--|---------------------------------------|--|
| Enable Setup Time Enable Hold Time | ^t set ^t hold | 1.0 ns typ 1.0 ns typ |


¹ C_{Ext} = 0 (Pin 4 open), R_{Ext} = 0 (Pin 6 to V_{EE})

 2 $C_{Ext} = 10 \mu F$, $R_{Ext} = 2.7 k\Omega$


LOGIC DIAGRAM



MC10198








Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

TRUTH TABLE

| INF | TU | OUTPUT |
|--------------|------------------|---|
| E Pos | E _{Neg} | |
| L | L | Triggers on both positive & negative input slopes |
| L | Н | Triggers on positive input slope |
| H | L | Triggers on negative input slope |
| Н | Н | Trigger is disabled |

TABLE 1 — PRECONDITION SEQUENCE



- At t = 0 a.) Apply V_{I,Hmax} to Pin 5 and 10.
 b.) Apply V_{I,Lmin} to Pin 15.
 c.) Ground Pin 4.
 At t ≥ 10 ns a.) Open Pin 1.
 b.) Apply -3.0 Vdc to Pin 4.
 Hold these conditions for
 - - ≥ 10 ns.
- 3. Return Pin 4 to Ground and perform test as indicated in Table 2.

TABLE 2 — CONDITIONS FOR TESTING OUTPUT LEVELS

(See Table 1 for Precondition Sequence)



Pins 1, 16 = V_{CC} = Ground Pins 6, 8 = V_{EE} = -5.2 Vdc Outputs loaded 50 Ω to -2.0 Vdc

| 3 | |
|----------|---|
| <u> </u> | _ |

| | | | Pin Co | nditions | |
|-------------------|--------|---|---------------------|---------------------|----------|
| Test I | P.U.T. | 5 | 10 | 13 | 15 |
| Precondition | on | | | | |
| VOH 2 | 2 | | | V _{IL} min | 1 |
| VOH 3 | 3 | | | P1 | [[|
| Precondition | on | | | | [[|
| V _{OL} 3 | 3 | | | V _{IL} min | |
| VOL 2 | 2 | | | P1 | |
| Precondition | on | | | | |
| VOHA 2 | 2 | | | l | VILA max |
| VOHA 3 | 3 | | | | VIHA min |
| Precondition | on | | | | |
| VOHA 2 | 2 | | | V _{IL} min | |
| VOHA 3 | 3 | | | P3 | |
| Precondition | on | | | ' | |
| VOHA 2 | 2 | | | P2 |] |
| VOHA 3 | 3 | | | P3 | |
| Precondition | on | | | | |
| VOHA 2 | : | | V _{IH max} | P2 | |
| VOHA 3 | | | V _{IH max} | P3 | |
| Precondition | on | | | | |
| VOHA 2 | | | V _{IH max} | P1 | l i |
| VOHA 3 | } | | V _{IH} max | P1 | |

| | | Piı | n Conditions | | |
|---------|--------|---------------------|---------------------|---------------------|----------|
| Test | P.U.T. | 5 | 10 | 13 | 15 |
| Precond | ition | | | | |
| VOHA | 2 | | VIHA min | P1 | |
| 10117 | 3 | | VILA max | P1 | |
| Precond | ition | | | | |
| VOLA | 3 | | | | VILA max |
| VOLA | 2 | | | | VIHA min |
| Precond | ition | | | | |
| VOLA | 2 | | | V _{IL min} | |
| VOLA | 3 | | | V _{IL min} | |
| Precond | ition | | | | |
| VOLA | 3 | | | P2 | |
| VOLA | 2 | | | P3 | |
| Precond | ition | | | | |
| VOLA | 3 | | VIH max | P2 | |
| VOLA | 2 | | VIH max | P3 | |
| Precond | ition | | | | |
| VOLA | 3 | VIHA min | V _{IH max} | P1 | |
| VOLA | 2 | VILA max | VIH max | P1 | |
| Precond | ition | | | | |
| VOLA | 3 | V _{IH} max | VIHA min | P1 | |
| VOLA | 2 | V _{IH} max | VILA max | P1 | |

| | | | Test Limits | | | | | | | | |
|-----------------------------|------------------------|-------------------|------------------|-------------------|------------------|------------|-------------------|------------------|-------------------|------|--|
| | | Pin Under | –30°C | | | +25°C | | +85°C | | 1 | |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit | |
| Power Supply Drain Current | ΙE | 8 | | 110 | | 80 | 100 | | 110 | mAdc | |
| Input Current | linH | 5, 10 13 15 | | 415 350 560 | | | 260 220 350 | | 260 220 350 | μAdc | |
| | linL | 5 | 0.5 | | 0.5 | | | 0.3 | | μAdc | |
| Output Voltage Logic 1 | Voн | 2 3 (| -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc | |
| Output Voltage Logic 0 | VOL | 2 3 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc | |
| Threshold Voltage Logic 1 | VOHA | 2 3 | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc | |
| Threshold Voltage Logic 0 | VOLA | 2 3 | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc | |
| Switching Times (50Ω Load) | | | | | | | | | | | |
| Trigger Input | tT+Q+ tT-Q+ | 3 3 | 2.5 2.5 | 6.5 6.5 | 2.5 2.5 | 4.0 4.0 | 5.5 5.5 | 2.5 2.5 | 6.5 6.5 | ns | |
| High Speed Trigger Input | tHS+Q+ | 3 | 1.5 | 3.2 | 1.5 | 2.0 | 2.8 | 1.5 | 3.2 | ns | |
| Minimum Timing Pulse Width | PWQmin | 3 | | | | 10.0 | 1 | |] | ns | |
| Maximum Timing Pulse Width | PWQmax | 3 | | } | | >10 | 1 | | | ms | |
| Min Trigger Pulse Width | PWT | 3 | | | ľ | 2.0 | | | | ns | |
| Min Hi-Spd Trig Pulse Width | PWHS | 3 | | | | 3.0 | 1 | | 1 | ns | |
| Rise Time (20 to 80%) | | 3 | 1.5 | 4.0 | 1.5 | 1 | 3.5 | 1.5 | 4.0 | ns | |
| Fall Time (20 to 80%) | , | 3 | 1.5 | 4.0 | 1.5 | | 3.5 | 1.5 | 4.0 | ns | |
| Enable Setup Time | t _{setup} (E) | 3 | | | 1 | 1.0 | | | | ns | |
| Enable Hold Time | thold (E) | 3 | | 1 | 1 | 1.0 | } | | 1 | ns | |

- 1. The monostable is in the timing mode at the time of this test. 2. $C_{EXT} = 0$ (Pin 4 Open); $R_{EXT} = 0$ (Pin 6 tied to V_{EE}). 3. $C_{EXT} = 10\mu F$ (Pin); $R_{EXT} = 2.7k$ (Pin 6).




ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST VO | LTAGE VALU | JES (Volts) | | |
|------------------------------|----------------|--|-------------------|--------------------|--------------------|---------------------|---------------------|----------------------|----------------------------------|
| | | @ Test Ten | nperature | V _{IHmax} | V _{ILmin} | V _{IHAmin} | V _{ILAmax} | VEE | |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED I | BELOW | ,, |
| Characteristic | | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (V _{CC}) |
| Power Supply Drain Current | | ΙĘ | 8 | | | | | 6, 8 | 1, 4, 16 |
| Input Current | | l _{inH} | 5, 10 13 15 | 5,10 13 15 | | | | 6, 8 6, 8 6, 8 | 1, 4, 16 1, 4, 16 1, 4, 16 |
| | | linL | 5 | | 5 | | | 6, 8 | 1, 4, 16 |
| Output Voltage | Logic 1 | VOH | 2 3 | 13 (4.) | 13 | | | 6, 8 6, 8 | 1, 4, 16 1, 4, 16 |
| Output Voltage | Logic 0 | VOL | 2 3 | 13 (4.) | 13 | | | 6, 8 6, 8 | 1, 4, 16 1, 4, 16 |
| Threshold Voltage | Logic 1 | Vона | 2 | | | 15 | 15 | 6, 8 6, 8 | 1, 16, 4 1, 16, 4 |
| Threshold Voltage | Logic 0 | VOLA | 2 3 | | | 15 | 15 | 6, 8 6, 8 | 1, 16, 4 1, 16, 4 |
| Switching Times (50 | Ω Load) | | | +1.11V | | Pulse in | Pulse Out | -3.2 V | +2.0 V |
| Trigger Input | | t _{T+Q+} t _{T-Q+} | 3 3 | 10 5 | | 13 13 | 3 3 | 6, 8 6, 8 | 1, 16, 4 1, 16, 4 |
| High Speed Trigger Input | | tHS+Q+ | 3 | | ļ | 15 | 3 | 6, 8 | 1, 16, 4 |
| Minimum Timing Pulse Width | | PWQmin | 3 | | } | 1 | Note 2. | 6, 8 | 1, 16, 4 |
| Maximum Timing Pulse Width | | PWQmax | 3 | | | | Note 3. | 6, 8 | 1, 16, 4 |
| Minimum Trigger Pulse Width | | PWT | 3 | | | 13 | 3 | 6, 8 | 1, 16, 4 |
| Minimum Hi-Spd Trigger Pulse | Width | PWHS | 3 | | } | 15 | 3 | 6, 8 | 1, 16, 4 |
| Rise Time (20 | to 80%) | | 3 | | | | | 6, 8 | 1, 16, 4 |
| Fall Time (20 | to 80%) | | 3 | | | ł | | 6, 8 | 1, 16, 4 |
| Enable Setup Time | | t _{setup} (E) | 3 | | | 5 | 3 | 6, 8 | 1, 16, 4 |
| Enable Hold Time | | thold (E) | 3 | | | 5 | 3 | 6, 8 | 1, 16, 4 |

^{1.} The monostable is in the timing mode at the time of this test.


^{2.} C_{EXT} = 0 (Pin 4 Open); R_{EXT} = 0 (Pin 6 tied to V_{EE}). 3. C_{EXT} = 10µF (Pin); R_{EXT} = 2.7k (Pin 6).


SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C



50—ohm termination to ground located in each scope channel input.

All input and output cables to the scope are equal lengths of 50-ohm coaxial cable. Wire length should be < 1/4 inch from TP_{in} to input pin and TP_{out} to output pin.





3

APPLICATIONS INFORMATION

Circuit Operation:

1.PULSE WIDTH TIMING — The pulse width is determined by the external resistor and capacitor. The MC10198 also has an internal resistor (nominally 284 ohms) that can be used in series with R_{Ext}. Pin 7, the external pulse width control, is a constant voltage node (–3.60 V nominally). A resistance connected in series from this node to V_{EE} sets a constant timing current I_T. This current determines the discharge rate of the capacitor:

$$I_T = C_{Ext} \frac{\Delta V}{\Delta T}$$

where

 ΔT = pulse width ΔV = 1.9 V change in capacitor voltage

Then:

$$\Delta T = C_{Ext} \frac{1.9 \text{ V}}{I_T}$$

If R_{Ext} + R_{Int} are in series to V_{EE}: $I_T = [(-3.60 \text{ V}) - (-5.2 \text{ V})] \div [R_{Ext} + 284 \Omega]$ $I_T = 1.6 \text{ V/(R}_{Ext} + 284)$

The timing equation becomes:

CExt = Farads

$$\Delta T = [(C_{Ext})(1.9 \text{ V})] + [1.6 \text{ V}/(R_{Ext} + 284)]$$

 $\Delta T = C_{Ext} (R_{Ext} + 284) 1.19$
where $\Delta T = Sec$
 $R_{Ext} = Ohms$

FIGURE 1 ---




Figure 2 shows typical curves for pulse width versus C_{Ext} and R_{Ext} (total resistance includes R_{Int}). Any low leakage capacitor can be used and R_{Ext} can vary from 0 to 16 k–ohms.

2.TRIGGERING —The \overline{E}_{DOS} and \overline{E}_{Neg} inputs control the trigger input. The MC10198 can be programmed to trigger on the positive edge, negative edge, or both. Also, the trigger input can be totally disabled. The truth table is shown on the first page of the data sheet.

The device is totally retriggerable. However, as duty cycle approaches 100%, pulse width jitter can occur due to the recovery time of the circuit. Recovery time is basically dependent on capacitance $C_{\rm Ext}$. Figure 3 shows typical recovery time versus capacitance at 1T=5 mA.

FIGURE 2 - TIMING PULSE WIDTH versus CExt and RExt





FIGURE 3 - RECOVERY TIME versus CExt @ IT = 5 mA




3.HI-SPEED INPUT — This input is used for stretching very narrow pulses with minimum delay between the output pulse and the trigger pulse. The trigger input should be disabled when using the high-speed input. The MC10198 triggers on the rising edge, using this input, and input pulse width should narrow, typically less than 10 nanoseconds.

USAGE RULES:

- Capacitor lead lengths should be kept very short to minimize ringing due to fast recovery rise times.
- 2.The \(\overline{\text{E}}\) inputs should not be tied to ground to establish a high logic level. A resistor divider or diode can be used to establish a -0.7 to -0.9 voltage level.
- 3. For optimum temperature stability; 0.5 mA is the best timing current! T. The device is designed to have a constant voltage at the EXTERNAL PULSE WIDTH CONTROL over temperature at this current value.
- 4. Pulse Width modulation can be attained with the EXTER-NAL PULSE WIDTH CONTROL. The timing current can be altered to vary the pulse width. Two schemes are:
 - a. The internal resistor is not used. A dependent current source is used to set the timing current as shown in Figure 4. A graph of pulse width versus timing current (CExt = 13 pF) is shown in Figure 5.

FIGURE 5 - PULSE WIDTH versus IT @ CExt = 13 pF



b. A control voltage can also be used to vary the pulse width using an additional resistor (Figure 6). The current (I_T + I_C) is set by the voltage drop across R_{Int} + R_{Ext}. The control current IC modifies I_T and alters the pulse width. Current I_C should never force I_T to zero. R_C typically 1 κΩ.

3

FIGURE 4 —






FIGURE 6 -



3

5.The MC10198 can be made non-retriggerable. The Q output is fed back to disable the trigger input during the triggered state (Logic Diagram). Figure 7 shows a positive triggered configuration; a similar configuration can be made for negative triggering.

FIGURE 7 ---



Dual 3-Input/3-Output OR Gate

The MC10210 is designed to drive up to six transmission lines simultaneously. The multiple outputs of this device also allow the wire "OR"-ing of several levels of gating for minimization of gate and package count.


The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10210 particularly useful in clock distribution applications where minimum clock skew is desired.

 $P_D = 160 \text{ mW typ/pkg (No Loads)}$

tpd = 1.5 ns typ (All Output Loaded)

 t_r , $t_f = 1.5$ ns typ (20%–80%)

LOGIC DIAGRAM



V_{CC1} = PIN 1, 15 V_{CC2} = PIN 16 V_{EE} = PIN 8

MC10210



L SUFFIX

CERAMIC PACKAGE CASE 620-10




P SUFFIX

PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.





3

| | | | | | | | Test Limits | 3 | | | |
|-----------------|---------------|---|----------------------------|---------------------------------|--|---------------------------------|---------------------------------|--|---------------------------------|--|------|
| | | | Pin Under | -30 | o°C | | +25°C | | +85 | 5°C | } |
| Charac | cteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply | Drain Current | ΙE | 8 | · | 42 | | | 38 | | 42 | mAdc |
| Input Current | | linH | 5, 6, 7 | | 650 | | | 410 | | 410 | μAdc |
| | | linL | 5, 6, 7 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | e Logic 1 | Voн | 2 3 4 | -1.060 -1.060 -1.060 | -0.890 -0.890 -0.890 | -0.960 -0.960 -0.960 | | -0.810 -0.810 -0.810 | -0.890 -0.890 -0.890 | -0.700 -0.700 -0.700 | Vdc |
| Output Voltage | e Logic 0 | VOL | 2 3 4 | -1.890 -1.890 -1.890 | -1.675 -1.675 -1.675 | -1.850 -1.850 -1.850 | | -1.650 -1.650 -1.650 | -1.825 -1.825 -1.825 | -1.615 -1.615 -1.615 | Vdc |
| Threshold Volta | age Logic 1 | VOHA | 2 3 4 | -1.080 -1.080 -1.080 | | -0.980 -0.980 -0.980 | | | -0.910 -0.910 -0.910 | | Vdc |
| Threshold Volta | age Logic 0 | V _{OLA} | 2 3 4 | | -1.655 -1.655 -1.655 | | | -1.630 -1.630 -1.630 | | -1.595 -1.595 -1.595 | Vdc |
| Switching Time | es (50Ω Load) | | | | | | | | | | ns |
| Propagation De | elay | t5+2+ t5-2- t5+3+ t5-3- t5+4+ t5-4- | 2 2 3 3 4 4 | 1.0 1.0 1.0 1.0 1.0 | 2.6 2.6 2.6 2.6 2.6 2.6 | 1.0 1.0 1.0 1.0 1.0 | 1.5 1.5 1.5 1.5 1.5 | 2.5 2.5 2.5 2.5 2.5 2.5 | 1.0 1.0 1.0 1.0 1.0 | 2.8 2.8 2.8 2.8 2.8 2.8 | |
| Rise Time | (20 to 80%) | t ₂₊ t ₃₊ t ₄₊ | 2 3 4 | 1.0 1.0 1.0 | 2.6 2.6 2.6 | 1.0 1.0 1.0 | 1.5 1.5 1.5 | 2.5 2.5 2.5 | 1.0 1.0 1.0 | 2.8 2.8 2.8 | |
| Fall Time | (20 to 80%) | t2 t3 t4 | 2 3 4 | 1.0 1.0 1.0 | 2.6 2.6 2.6 | 1.0 1.0 1.0 | 1.5 1.5 1.5 | 2.5 2.5 2.5 | 1.0 1.0 1.0 | 2.8 2.8 2.8 | |

ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST VO | LTAGE VALU | JES (Volts) | | |
|-----------------------|-------------|---|----------------------------|--------------------|--------------------|----------------------------|----------------------------|-----------------------|--|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | |
| | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED I | BELOW | |
| Characteri | stic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (VCC) Gnd |
| Power Supply Drain Cu | rrent | ш | 8 | | | | | 8 | 1, 15, 16 |
| Input Current | | linH | 5, 6, 7 | * | | | | 8 | 1, 15, 16 |
| | | linL | 5, 6, 7 | | * | | | 8 | 1, 15, 16 |
| Output Voltage | Logic 1 | VOH | 2 3 4 | 5 6 7 | | | | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |
| Output Voltage | Logic 0 | V _{OL} | 2 3 4 | | | | | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |
| Threshold Voltage | Logic 1 | Vона | 2 3 4 | | | 5 6 7 | | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |
| Threshold Voltage | Logic 0 | VOLA | 2 3 4 | | | | 5 6 7 | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |
| Switching Times | (50Ω Load) | | | | | Pulse in | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | | t5+2+ t5-2- t5+3+ t5-3- t5+4+ t5-4- | 2 2 3 3 4 4 | | | 5 5 5 5 5 5 | 2 2 3 3 4 4 | 8 8 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 |
| Rise Time | (20 to 80%) | t ₂₊ t ₃₊ t ₄₊ | 2 3 4 | | | 5 5 5 | 2 3 4 | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |
| Fall Time | (20 to 80%) | t2- t3- t4- | 2 3 4 | | | 5 5 5 | 2 3 4 | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |

^{*} Individually test each input using the pin connections shown.


Dual 3-Input/3-Output NOR Gate

The MC10211 is designed to drive up to six transmission lines simultaneously. The multiple outputs of this device also allow the wire "OR"-ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10211 particularly useful in clock distribution applications where minimum clock skew is desired.


> PD = 160 mW typ/pkg (No Loads) tpd = 1.5 ns typ (All Output Loaded) t_r , $t_f = 1.5$ ns typ (20%–80%)

LOGIC DIAGRAM




3/93

MC10211



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

| | | | | | | | Test Limits | ; | | | |
|-------------------|--------------|---|----------------------------|---------------------------------|--|---------------------------------|---------------------------------|--|---------------------------------|--|---------------|
| | | | Pin Under | -30 | o°C | | +25°C | | +8 | 5°C | |
| Charact | eristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply D | rain Current | lΕ | 8 | | 42 | | 30 | 38 | | 42 | mAdc |
| Input Current | | linH | 5, 6, 7 | | 650 | | | 410 | | 410 | μAdc |
| | | linL | 5, 6, 7 | 0.5 | | 0.5 | | | 0.3 | | μ Ad c |
| Output Voltage | Logic 1 | VOH | 2 3 4 | -1.060 -1.060 -1.060 | -0.890 -0.890 -0.890 | -0.960 -0.960 -0.960 | | -0.810 -0.810 -0.810 | -0.890 -0.890 -0.890 | -0.700 -0.700 -0.700 | Vdc |
| Output Voltage | Logic 0 | V _{OL} | 2 3 4 | -1.890 -1.890 -1.890 | -1.675 -1.675 -1.675 | -1.850 -1.850 -1.850 | | -1.650 -1.650 -1.650 | -1.825 -1.825 -1.825 | -1.615 -1.615 -1.615 | Vdc |
| Threshold Voltage | ge Logic 1 | VOHA | 2 3 4 | -1.080 -1.080 -1.080 | | -0.980 -0.980 -0.980 | | | -0.910 -0.910 -0.910 | | Vdc |
| Threshold Voltage | ge Logic 0 | VOLA | 2 3 4 | | -1.655 -1.655 -1.655 | | | -1.630 -1.630 -1.630 | | -1.595 -1.595 -1.595 | Vdc |
| Switching Times | s (50Ω Load) | | | | | | | | | | ns |
| Propagation Del | lay | t5+2- t5-2+ t5+3- t5-3+ t5+4- t5-4+ | 2 2 3 3 4 4 | 1.0 1.0 1.0 1.0 1.0 | 2.6 2.6 2.6 2.6 2.6 2.6 | 1.0 1.0 1.0 1.0 1.0 | 1.5 1.5 1.5 1.5 1.5 | 2.5 2.5 2.5 2.5 2.5 2.5 | 1.0 1.0 1.0 1.0 1.0 | 2.8 2.8 2.8 2.8 2.8 2.8 | |
| Rise Time | (20 to 80%) | t ₂₊ t ₃₊ t ₄₊ | 2 3 4 | 1.0 1.0 1.0 | 2.6 2.6 2.6 | 1.0 1.0 1.0 | 1.5 1.5 1.5 | 2.5 2.5 2.5 | 1.0 1.0 1.0 | 2.8 2.8 2.8 | |
| Fall Time | (20 to 80%) | t2 t3 t4 | 2 3 4 | 1.0 1.0 1.0 | 2.6 2.6 2.6 | 1.0 1.0 1.0 | 1.5 1.5 1.5 | 2.5 2.5 2.5 | 1.0 1.0 1.0 | 2.8 2.8 2.8 | |



ELECTRICAL CHARACTERISTICS (continued)

| | | TEST VOLTAGE VALUES (Volts) | | | | | | | |
|-----------------------|-------------|---|----------------------------|--------------------|--------------------|-----------------------|----------------------------|-----------------------|--|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | 1 |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | 1 |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED | BELOW | |
| Characteristic | | Symbol | Under Test | V _{IHmax} | V _{ILmin} | V _{IHAmin} | VILAmax | VEE | (VCC) Gnd |
| Power Supply Drain Cu | irrent | ľΕ | 8 | | | | | 8 | 1, 15, 16 |
| Input Current | | linH | 5, 6, 7 | * | | | | 8 | 1, 15, 16 |
| | | l _{inL} | 5, 6, 7 | | * | | | 8 | 1, 15, 16 |
| Output Voltage | Logic 1 | VOH | 2 3 4 | | | | | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |
| Output Voltage | Logic 0 | VOL | 2 3 4 | 5 6 7 | | | | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |
| Threshold Voltage | Logic 1 | VOHA | 2 3 4 | | | | 5 6 7 | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |
| Threshold Voltage | Logic 0 | VOLA | 2 3 4 | | | 5 6 7 | | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |
| Switching Times | (50Ω Load) | | | | | Pulse In | Pulse Out | -3.2 V | +2.0 V |
| Propagation Delay | | t5+2- t5-2+ t5+3- t5-3+ t5+4- t5-4+ | 2 2 3 3 4 4 | | | 5 5 5 5 5 | 2 2 3 3 4 4 | 8 8 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 |
| Rise Time | (20 to 80%) | t ₂₊ t ₃₊ t ₄₊ | 2 3 4 | | | 5 5 5 | 2 3 4 | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |
| Fall Time | (20 to 80%) | t2- t3- t4- | 2 3 4 | | | 5 5 5 | 2 3 4 | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 |

^{*} Individually test each input using the pin connections shown.


High Speed Dual 3-Input/ 3-Output OR/NOR Gate

The MC10212 is designed to drive up to six transmission lines simultaneously. The multiple outputs of this device also allow the wire "OR"-ing of several levels of gating for minimization of gate and package count.

The ability to control three parallel lines with minimum propagation delay from a single point makes the MC10212 particularly useful in clock distribution applications where minimum clock skew is desired.

 $P_D = 160$ mW typ/pkg (No Load) $t_{pd} = 1.5$ ns typ (All Outputs Loaded) t_{r} , $t_{f} = 1.5$ ns typ (20%–80%)

LOGIC DIAGRAM




V_{CC1} = PIN 1, 15 V_{CC2} = PIN 16 V_{FF} = PIN 8

MC10212



DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.

3

3-186

REV 5

3

| | | | | Test Limits | | | | | | | |
|-----------------|---------------|---|----------------------------|---------------------------------|--|---------------------------------|--|--|---------------------------------|--|------|
| | | | Pin Under | -30 | o∘C | | +25°C | | +85 | 5°C | } |
| Charact | teristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply D | Drain Current | ĺΕ | 8 | | 42 | | 30 | 38 | | 42 | mAdc |
| Input Current | | linH | 5, 6, 7 | | 650 | | | 410 | | 410 | μAdc |
| | | linL | 5, 6, 7 | 0.5 | | 0.5 | | | 0.3 | | μAdc |
| Output Voltage | Logic 1 | VOH | 2 3 4 | -1.060 -1.060 -1.060 | -0.890 -0.890 -0.890 | -0.960 -0.960 -0.960 | | -0.810 -0.810 -0.810 | -0.890 -0.890 -0.890 | -0.700 -0.700 -0.700 | Vdc |
| Output Voltage | Logic 0 | V _{OL} | 2 3 4 | -1.890 -1.890 -1.890 | -1.675 -1.675 -1.675 | -1.850 -1.850 -1.850 | | -1.650 -1.650 -1.650 | -1.825 -1.825 -1.825 | -1.615 -1.615 -1.615 | Vdc |
| Threshold Volta | ge Logic 1 | VOHA | 2 3 4 | -1.080 -1.080 -1.080 | | -0.980 -0.980 -0.980 | | | -0.910 -0.910 -0.910 | | Vdc |
| Threshold Volta | ge Logic 0 | VOLA | 2 3 4 | | -1.655 -1.655 -1.655 | | | -1.630 -1.630 -1.630 | | -1.595 -1.595 -1.595 | Vdc |
| Switching Times | s (50Ω Load) | | | | | | | | | | ns |
| Propagation Del | lay | t5+2+ t5-2- t5+3- t5-3+ t5+4- t5-4+ | 2 2 3 3 4 4 | 1.0 1.0 1.0 1.0 1.0 | 2.6 2.6 2.6 2.6 2.6 2.6 | 1.0 1.0 1.0 1.0 1.0 | 1.5 1.5 1.5 1.5 1.5 1.5 | 2.5 2.5 2.5 2.5 2.5 2.5 | 1.0 1.0 1.0 1.0 1.0 | 2.8 2.8 2.8 2.8 2.8 2.8 | |
| Rise Time | (20 to 80%) | t ₂₊ t ₃₊ t ₄₊ | 2 3 4 | 1.0 1.0 1.0 | 2.6 2.6 2.6 | 1.0 1.0 1.0 | 1.5 1.5 1.5 | 2.5 2.5 2.5 | 1.0 1.0 1.0 | 2.8 2.8 2.8 | |
| Fall Time | (20 to 80%) | t2_ t3_ t4_ | 2 3 4 | 1.0 1.0 1.0 | 2.6 2.6 2.6 | 1.0 1.0 1.0 | 1.5 1.5 1.5 | 2.5 2.5 2.5 | 1.0 1.0 1.0 | 2.8 2.8 2.8 | |

| | | | | | TEST VOLTAGE VALUES (Volts) | | | | | |
|------------------------|-------------|---|----------------------------|--------------------|-----------------------------|----------------------------|----------------------------|-----------------------|--|--|
| | | @ Test Te | mperature | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VEE | | |
| | | | –30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | 1 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | | |
| | | | Pin | TEST V | OLTAGE AP | PLIED TO P | INS LISTED I | BELOW | | |
| Characteris | tic | Symbol | Under Test | V _{iHmax} | V _{ILmin} | VIHAmin | VILAmax | ν _{EE} | (VCC) Gnd | |
| Power Supply Drain Cur | rent | ΙE | 8 | | | | | 8 | 1, 15, 16 | |
| Input Current | | linH | 5, 6, 7 | 5, 6, 7* | | | | 8 | 1, 15, 16 | |
| | | linL | 5, 6, 7 | | 5, 6, 7* | | | 8 | 1, 15, 16 | |
| Output Voltage | Logic 1 | VOH | 2 3 4 | 5 | | | | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 | |
| Output Voltage | Logic 0 | VOL | 2 3 4 | 5 5 | | | | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 | |
| Threshold Voltage | Logic 1 | VOHA | 2 3 4 | | | 5 | 5 5 | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 | |
| Threshold Voltage | Logic 0 | VOLA | 2 3 4 | | | 5 5 | 5 | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 | |
| Switching Times | (50Ω Load) | | | | | Pulse in | Pulse Out | -3.2 V | +2.0 V | |
| Propagation Delay | | t5+2+ t5-2- t5+3- t5-3+ t5+4- t5-4+ | 2 2 3 3 4 4 | | | 5 5 5 5 5 5 | 2 2 3 3 4 4 | 8 8 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 1, 15, 16 | |
| Rise Time | (20 to 80%) | t ₂₊ t ₃₊ t ₄₊ | 2 3 4 | | | 5 5 5 | 2 3 4 | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 | |
| Fall Time | (20 to 80%) | t2- t3- t4- | 2 3 4 | | | 5 5 5 | 2 3 4 | 8 8 8 | 1, 15, 16 1, 15, 16 1, 15, 16 | |

^{*} Individually test each input using the pin connections shown.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

High Speed Triple Line Receiver

The MC10216 is a high speed triple differential amplifier designed for use in sensing differential signals over long lines. The base bias supply (V_{BB}) is made available at pin 11 to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary.

Active current sources provide the MC10216 with excellent common mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to VBB (pin 11) to prevent upsetting the current source bias network.


Complementary outputs are provided to allow driving twisted pair lines, to enable cascading of several amplifiers in a chain, or simply to provide complement outputs of the input logic function.

PD = 100 mW typ/pkg (No Load)

tpd = 1.8 ns typ (Single ended) = 1.5 ns typ (Differential)

 $t_{\rm f}$, $t_{\rm f} = 1.5 \text{ ns typ } (20\%-80\%)$

LOGIC DIAGRAM



 $^{*}V_{BB}$ to be used to supply bias to the MC10216 only and bypassed (when used) with 0.01 μF to 0.1 μF capacitor.

VEE = PIN 8

When the input pin with bubble goes positive, it's respective output pin with bubble goes positive.

MC10216



L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6-11.



ELECTRICAL CHARACTERISTICS

| | | | | Test Limits | | | | | | | | |
|--------------------|------------|--|------------------|--------------------------|--------------------------|--------------------------|------------------------------|--------------------------|--------------------------|--------------------------|-------|--|
| | | | Pin Under | -30 | o.c | | +25°C | | +85 | 5°C | ·c | |
| Characteris | stic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit | |
| Power Supply Drain | n Current | ΙE | 8 | | 27 | | 20 | 25 | | 27 | mAdc | |
| Input Current | | linH | 4 | | 180 | | | 115 | | 115 | μAdc | |
| | | СВО | 4 9 | | 1.5 1.5 | | , | 1.0 1.0 | | 1.0 1.0 | μAdc | |
| Output Voltage | Logic 1 | Vон | 2 3 | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc . | |
| Output Voltage | Logic 0 | VOL | 2 3 | -1.890 -1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc | |
| Threshold Voltage | Logic 1 | Vона | 2 3 | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc | |
| Threshold Voltage | Logic 0 | VOLA | 2 3 | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc | |
| Reference Voltage | | V _{BB} | 11 | -1.420 | -1.280 | -1.350 | | -1.230 | -1.295 | -1.150 | Vdc | |
| Switching Times (| (50Ω Load) | | | | | | | | | | ns | |
| Propagation Delay | | t ₄₊₂₊ t ₄₋₂₋ t ₄₊₃₋ t ₄₋₃₊ | 2 2 3 3 | 1.0 1.0 1.0 1.0 | 2.6 2.6 2.6 2.6 | 1.0 1.0 1.0 1.0 | 1.8* 1.8* 1.8* 1.8* | 2.5 2.5 2.5 2.5 | 1.0 1.0 1.0 1.0 | 2.8 2.8 2.8 2.8 | | |
| Rise Time (| 20 to 80%) | t ₂₊ t ₃₊ | 2 3 | 1.0 1.0 | 2.6 2.6 | 1.0 1.0 | 1.5 1.5 | 2.5 2.5 | 1.0 1.0 | 2.8 2.8 | | |
| Fall Time (| 20 to 80%) | t2_ t3_ | 2 3 | 1.0 1.0 | 2.6 2.6 | 1.0 1.0 | 1.5 1.5 | 2.5 2.5 | 1.0 1.0 | 2.8 2.8 | | |

3-190

^{*} Delay is 1.5ns when inputs are driven differentially.
Delay is 1.8ns when inputs are driven single ended.

ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TES | T VOLTAGI | E VALUES (| Volts) | | |
|-----------------------|-------------|------------------------------------|------------------|--------------------|--------------------|---------------------|---------------------|--|--------------|----------------------------------|
| | (| Test Tem | perature | V _{IHmax} | V _{ILmin} | V _{IHAmin} | V _{ILAmax} | V _{BB} | VEE | |
| } | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | From | -5.2 | |
| +25°C | | | -0.810 | -1.850 | -1.105 | -1.475 | Pin | -5.2 | | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | 11 | -5.2 | |
| | | | Pin Under | TES | T VOLTAC | SE APPLIE | TO PINS L | ()/> | | |
| Characteris | stic | Symbol | Test | V _{IHmax} | V _{ILmin} | VIHAmin | VILAmax | VBB | VEE | (V _{CC}) Gnd |
| Power Supply Drain Cu | rrent | ΙΕ | 8 | 4, 9, 12 | | | | 5, 10, 13 | 8 | 1, 16 |
| Input Current | | linH | 4 | 4 | 9, 12 | | | 5, 10, 13 | 8 | 1, 16 |
| | | СВО | 4 9 | | 9, 12 4, 12 | | | 5, 10, 13 5, 10, 13 | 8, 4 8, 9 | 1, 16 |
| Output Voltage | Logic 1 | VOH | 2 3 | 4 9, 12 | 9, 12 4 | | | 5, 10, 13 5, 10, 13 | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | VOL | 2 3 | 9, 12 4 | 4 9, 12 | | | 5, 10, 13 5, 10, 13 | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | Vона | 2 3 | 9, 12 | 9, 12 | 4 | 4 | 5, 10, 13 5, 10, 13 | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 2 3 | 9, 12 | 9, 12 | 4 | 4 | 5, 10, 13 5, 10, 13 | 8 8 | 1, 16 1, 16 |
| Reference Voltage | | V _{BB} | 11 | | | | | 5, 10, 13 | 8 | 1, 16 |
| Switching Times | (50Ω Load) | | | | | Pulse In | Pulse Out | | -3.2 V | +2.0 V |
| Propagation Delay | | t4+2+ t4-2- t4+3- t4-3+ | 2 2 3 3 | | | 4 4 4 4 | 2 2 3 3 | 5, 10, 13 5, 10, 13 5, 10, 13 5, 10, 13 | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₂₊ t ₃₊ | 2 3 | | | 4 4 | 2 3 | 5, 10, 13 5, 10, 13 | 8 8 | 1, 16 1, 16 |
| Fall Time | (20 to 80%) | ំ t2 t3 | 2 3 | | | 4 4 | 2 3 | 5, 10, 13 5, 10, 13 | 8 8 | 1, 16 1, 16 |

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.


High Speed Dual Type D Master-Slave Flip-Flop

The MC10231 is a dual master–slave type D flip–flop. Asynchronous Set (S) and Reset (R) override Clock (C_C) and Clock Enable (C_E) inputs. Each flip–flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip–flop, the Clock Enable inputs must be in the low state. In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip—flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master—slave construction.

P_D = 270 mW typ/pkg (No Load) t_{pd} = 2 ns typ t_{Tog}= 225 MHz typ t_r, t_f = 2.0 ns typ (20%–80%)

LOGIC DIAGRAM



CLOCKED TRUTH TABLE

| С | D | Q _{n+1} |
|---|---|------------------|
| L | Х | Qn |
| Н | L | L |
| Н | Н | Н |

 $C = \overline{C_E} + C_C$. A clock H is a clock transition from a low to a high state.

R-S TRUTH TABLE

| R | S | Q _{n+1} |
|---|---|------------------|
| L | L | Qn |
| L | н | Н |
| Н | L | L |
| Н | Н | N.D. |

N.D. = Not Defined

MC10231



L SUFFIX CERAMIC PACKAGE CASE 620-10




P SUFFIX PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC CASE 775-02

DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion
Tables on page 6-11.

ELECTRICAL CHARACTERISTICS

| | T | | | | | Test Limits | ; | | | |
|--|---|-----------------------|--------------------------|---------------------------------|--------------------------|--------------------------|---------------------------------|--------------------------|---------------------------------|------|
| | | Pin Under | -30 | o°C | | +25°C | | +85 | 5°C | |
| Characteristic | Symbol | Test | Min | Max | Min | Тур | Max | Min | Max | Unit |
| Power Supply Drain Current | ΙE | 8 | | 72 | | 52 | 65 | | 72 | mAdc |
| Input Current | linH | 4 5 6 7 9 | | 650 650 350 350 460 | | | 410 410 220 220 290 | | 410 410 220 220 290 | μAdc |
| | linL | 4, 5* 6, 7, 9* | | | 0.5 0.5 | | | | | μAdc |
| Output Voltage Logic 1 | VOH | 2 2† | -1.060 -1.060 | -0.890 -0.890 | -0.960 -0.960 | | -0.810 -0.810 | -0.890 -0.890 | -0.700 -0.700 | Vdc |
| Output Voltage Logic 0 | V _{OL} | 3 3† | ~1.890 ~1.890 | -1.675 -1.675 | -1.850 -1.850 | | -1.650 -1.650 | -1.825 -1.825 | -1.615 -1.615 | Vdc |
| Threshold Voltage Logic 1 | VOHA | 2 2† | -1.080 -1.080 | | -0.980 -0.980 | | | -0.910 -0.910 | | Vdc |
| Threshold Voltage Logic 0 | VOLA | 3 3† | | -1.655 -1.655 | | | -1.630 -1.630 | | -1.595 -1.595 | Vdc |
| Switching Times (50 Ω Load) Clock Input | | | | | | | | | | ns. |
| Propagation Delay | t ₉₊₂₋ t ₆₊₂₊ | 2 2 | 1.5 1.5 | 3.4 3.4 | 1.5 1.5 | 2.0 2.0 | 3.3 3.3 | 1.6 1.6 | 3.7 3.7 | |
| Rise Time (20 to 80%) | t ₂₊ | 2 | 0.9 | 3.3 | 1.0 | 1.3 | 3.1 | 1.0 | 3.6 | |
| Fall Time (20 to 80%) | t ₂₋ | 2 | 0.9 | 3.3 | 1.0 | 1.3 | 3.1 | 1.0 | 3.6 | |
| Set Input Propagation Delay | t ₅₊₂₊ t ₁₂₊₁₅₊ t ₅₊₃₋ t ₁₂₊₁₄₋ | 2 15 3 14 | 1.1 1.1 1.1 1.1 | 3.4 3.4 3.4 3.4 | 1.1 1.1 1.1 1.1 | 2.0 2.0 2.0 2.0 | 3.3 3.3 3.3 3.3 | 1.2 1.2 1.2 1.2 | 3.7 3.7 3.7 3.7 | ns |
| Reset Input | | | | | | | | | | ns |
| Propagation Delay | t ₄₊₂ - t ₁₃₊₁₅ - t ₄₊₃ - t ₁₃₊₁₄₊ | 2 15 3 14 | 1.1 1.1 1.1 1.1 | 3.4 3.4 3.4 3.4 | 1.1 1.1 1.1 1.1 | 2.0 2.0 2.0 2.0 | 3.3 3.3 3.3 3.3 | 1.2 1.2 1.2 1.2 | 3.7 3.7 3.7 3.7 | |
| Setup Time | t _{setup} | 7 | 1.5 | | 1.0 | | | 1.5 | | ns |
| Hold Time | thold | 7 | 0.9 | | 0.75 | | | 0.9 | | ns |
| Toggle Frequency (Max) | f _{tog} | 2 | 200 | | 200 | 225 | | 200 | | MHz |

^{*} Individually test each input; apply VILmin to pin under test.

[†] Output level to be measured after a clock pulse has been applied to the \overline{C}_E Input (Pin 6)


ELECTRICAL CHARACTERISTICS (continued)

| | | | | | TEST VO | DLTAGE VAL | UES (Volts) | | |
|--------------------------------|-------------------|---|-----------------------|-----------------------|--------------------|--------------------|---------------------|------------------|---|
| | | @ Test Te | mperature | VIHmax | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | |
| | | | -30°C | -0.890 | -1.890 | -1.205 | -1.500 | -5.2 | |
| | | | +25°C | -0.810 | -1.850 | -1.105 | -1.475 | -5.2 | |
| | | | +85°C | -0.700 | -1.825 | -1.035 | -1.440 | -5.2 | |
| | | | Pin | TEST V | OLTAGE A | PPLIED TO F | INS LISTED E | BELOW | n, , |
| Characte | eristic | Symbol | Under Test | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | VEE | (V _{CC}) Gnd |
| Power Supply Drain | Current | ΙE | 8 | | | | | 8 | 1, 16 |
| Input Current | | linH | 4 5 6 7 9 | 4 5 6 7 9 | | | | 8 8 8 8 | 1, 16 1, 16 1, 16 1, 16 1, 16 |
| | | l _{inL} | 4, 5* 6, 7, 9* | | * | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 1 | VOH | 2 2† | 5 7 | | | | 8 8 | 1, 16 1, 16 |
| Output Voltage | Logic 0 | VOL | 3 3† | 5 7 | | | | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 1 | VOHA | 2 2† | | | 5 7 | 9 | 8 8 | 1, 16 1, 16 |
| Threshold Voltage | Logic 0 | VOLA | 3 3† | | | 5 7 | 9 | 8 8 | 1, 16 1, 16 |
| Switching Times Clock Input | (50Ω Load) | | | +1.11Vdc | | Pulse in | Pulse Out | -3.2 V | +2.0 V |
| F | Propagation Delay | t ₉₊₂ t ₆₊₂₊ | 2 2 | 7 | | 9 6 | 2 2 | 8 8 | 1, 16 1, 16 |
| Rise Time | (20 to 80%) | t ₂₊ | 2 | 7 | 1 | 9 | 2 | 8 | 1, 16 |
| Fall Time | (20 to 80%) | t2_ | 2 | | | 9 | 2 | 8 | 1, 16 |
| Set Input | Propagation Delay | ^t 5+2+ ^t 12+15+ ^t 5+3- ^t 12+14- | 2 15 3 14 | 6 9 | | 5 12 5 12 | 2 15 3 14 | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 |
| Reset Input | | | | | | | | | |
| • | Propagation Delay | t ₄₊₂ - t ₁₃₊₁₅ - t ₄₊₃ - t ₁₃₊₁₄₊ | 2 15 3 14 | 6 9 | | 4 13 4 13 | 2 15 3 14 | 8 8 8 | 1, 16 1, 16 1, 16 1, 16 1, 16 |
| Setup Time | | t _{setup} | 7 | | | 6, 7 | 2 | 8 | 1, 16 |
| Hold Time | | ^t hold | 7 | | | 6, 7 | 2 | 8 | 1, 16 |
| Toggle Frequency (I | Max) | ftog | 2 | * * | | 6 | 2 | 8 | 1, 16 |

^{*} Individually test each input applying V_{IH} or V_{IL} to input under test.

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

[†] Output level to be measured after a clock pulse has been applied to the \overline{C}_E Input (Pin 6)



MECL III

MECL III INTEGRATED CIRCUITS

MC1600 Series (-30 to +85°C)

Function Selection -- (- 30 to + 85°C)

| Function | Device | Case |
|---|------------------|-----------------------|
| Gates | | |
| Dual 4-Input OR/NOR Quad 2-Input NOR | MC1660 MC1662 | 620 620 |
| Flip-Flops | | |
| Master-Slave Type D | MC1670 | 620 |
| Multivibrator | | |
| Voltage-Controlled | MC1658 | 620, 648 751B, 775 |

| Function | Device | Case |
|--|-------------------|----------------------|
| Oscillator | | |
| Emitter Coupled Voltage- Controlled | MC1648 | 632, 646 751, 775 |
| Comparator | | |
| Dual A/D | MC1650/ MC1651 | 620 |
| Receiver | | |
| Quad-Line | MC1692 | 620 |

Voltage Controlled Oscillator

Consider MC12148 for New Designs


The MC1648 requires an external parallel tank circuit consisting of the inductor (L) and capacitor (C). For Maximum Performance $Q_L \ge 100$ at Frequency of Operation.

A varactor diode may be incorporated into the tank circuit to provide a voltage variable input for the oscillator (VCO). The MC1648 was designed for use in the Motorola Phase–Locked Loop shown in Figure 11. This device may also be used in many other applications requiring a fixed or variable frequency clock source of high spectral purity. (See Figure 4)

The MC1648 may be operated from a +5.0Vdc supply or a -5.2Vdc supply, depending upon system requirements.

NOTE: The MC1648 is NOT useable as a crystal oscillator.

Pinout: 14-Lead Package (Top View)



Pin assignment is for Dual-in-Line Package. For PLCC pin assignment, see the Pin Conversion Tables on page 6–11.

| Supply Voltage | GND Pins | Supply Pins | |
|----------------|----------|-------------|--|
| +5.0Vdc | 7,8 | 1,14 | |
| -5.2Vdc | 1,14 | 7,8 | |


MC1648 NON-STANDARD PIN CONVERSION DATA

| Package | TANK | Vcc | vcc | OUT | AGC | VEE | VEE | BIAS |
|---------|------|-----|-----|-----|-----|-----|-----|------|
| 8 D | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| 14 L,P | 12 | 14 | 1 | 3 | 5 | 7 | 8 | 10 |
| 20FN | 18 | 20 | 2 | 4 | 8 | 10 | 12 | 14 |

*NOTE - All unused pins are not connected.


MC1648

VOLTAGE CONTROLLED OSCILLATOR



4

LOGIC DIAGRAM



- Input Capacitance = 6.0pF (TYP)
- Maximum Series Resistance for L (External Inductance) = 50Ω (TYP)
- Power Dissipation = 150mW (TYP)/Pkg (+5.0Vdc Supply)
- Maximum Output Frequency = 225MHz (TYP)

V_{CC1} = Pin 1 V_{CC2} = Pin 14 V_{EE} = Pin 7

11/94






Figure 3. Circuit Schematic

TEST VOLTAGE/CURRENT VALUES


| @ Test | | (Volts) | | mAdc | | | | | | |
|-------------|--------------------|--------------------|------|--------------|--|--|--|--|--|--|
| Temperature | V _{IHmax} | V _{ILmin} | VCC | lL | | | | | | |
| · | MC1648 | | | | | | | | | |
| –30°C | +2.0 | +1.5 | +5.0 | -5.0 | | | | | | |
| +25°C | +1.85 | +1.35 | +5.0 | − 5.0 | | | | | | |
| +85°C | +1.7 | +1.2 | +5.0 | -5.0 | | | | | | |

Note: SOIC "D" package guaranteed -30°C to +70°C only


ELECTRICAL CHARACTERISTICS (Supply Voltage = +5.0V)

| | | - | -30°C | | +2 | 5°C | T | +85 | °C | T | T | |
|---------------------|----------------------------|-------|--------|-----|------|-----|-----|------|-------|-----|-------|--------------------------------------|
| Symbol | Characteristic | Min | N | lax | Min | Ma | x | Min | Max | Uni | : | Condition |
| ΙΕ | Power Supply Drain Current | - | \top | - 1 | _ | 41 | | - | | mAd | c Inp | uts and outputs open |
| Voн | Logic "1" Output Voltage | 3.955 | 4. | 185 | 4.04 | 4.2 | 5 | 4.11 | 4.36 | Vdc | VIL | _{min} to Pin 12, IL @ Pin 3 |
| VOL | Logic "0" Output Voltage | 3.16 | 7 | 3.4 | 3.2 | 3.4 | 3 : | 3.22 | 3.475 | Vdc | · VII | Imax to Pin 12, IL @ Pin 3 |
| V _{BIAS} 1 | Bias Voltage | 1.6 | | 1.9 | 1.45 | 1.7 | 5 | 1.3 | 1.6 | Vdd | · VIL | min to Pin 12 |
| | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit | Condition |
| V _P -P | Peak-to-Peak Tank Voltage | - | - | - | - | 400 | - | T- | - 1 | - | mV | See Figure 5 |
| Vdc | Output Duty Cycle | - | - | - | T - | 50 | - | - | - | - | % |] |
| fmax ² | Oscillation Frequency | - | 225 | T - | 200 | 225 | - | Γ- | 225 | - | MHz |] |

This measurement guarantees the dc potential at the bias point for purposes of incorporating a varactor tuning diode at this point.
 Frequency variation over temperature is a direct function of the ΔC/Δ Temperature and ΔL/Δ Temperature.



B.W. = 10 kHz Center Frequency = 100 MHz Scan Width = 50 kHz/div Vertical Scale = 10 dB/div



* The 1200 ohm resistor and the scope termination impedance constitute a 25:1 attenuator probe. Coax shall be CT-075-50 or equivalent.

Figure 4. Spectral Purity of Signal Output for 200MHz Testing

TEST VOLTAGE/CURRENT VALUES

| @ Test | | mAdc | | |
|-------------|--------------------|--------------------|------|------|
| Temperature | V _{IHmax} | V _{ILmin} | VEE | IL |
| | MC1648 | | | |
| −30°C | -3.2 | -3.7 | -5.2 | -5.0 |
| +25°C | -3.35 | -3.85 | -5.2 | -5.0 |
| +85°C | -3.5 | -4.0 | -5.2 | -5.0 |

Note: SOIC "D" package guaranteed -30°C to +70°C only


ELECTRICAL CHARACTERISTICS (Supply Voltage = -5.2V)

| | | - | –30°C | | +25°C | | | +85 | 5°C | | T | |
|---------------------|----------------------------|-------|-------|------|-------|------|-----|-------|--------|-----|-------------------|--|
| Symbol | Characteristic | Min | V | lax | Min | Ma | x | Min | Max | Uni | t | Condition |
| ΙΕ | Power Supply Drain Current | - | | - | - | 41 | | 1 | _ | mAd | c Inp | uts and outputs open |
| Vон | Logic "1" Output Voltage | -1.04 | 5 -0 | .815 | -0.96 | -0.7 | 5 - | -0.89 | -0.64 | Vdd | : V _{IL} | _{min} to Pin 12, I _L @ Pin 3 |
| VOL | Logic "0" Output Voltage | -1.89 | T- | .65 | -1.85 | -1.6 | 2 - | -1.83 | -1.575 | Vdd | : V _{IH} | _{max} to Pin 12, I _L @ Pin 3 |
| V _{BIAS} 1 | Bias Voltage | -3.6 | | 3.3 | -3.75 | -3.4 | 5 | -3.9 | -3.6 | Vdd | VIL | _{min} to Pin 12 |
| | | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit | Condition |
| V _{P-P} | Peak-to-Peak Tank Voltage | - | - | - | - | 400 | - | - | - | - | mV | See Figure 5 |
| Vdc | Output Duty Cycle | - | _ | - | T - | 50 | - | T - | - | _ | % | |
| f _{max} 2 | Oscillation Frequency | - | 225 | - | 200 | 225 | - | - | 225 | _ | MHz | |

1. This measurement guarantees the dc potential at the bias point for purposes of incorporating a varactor tuning diode at this point.

2. Frequency variation over temperature is a direct function of the $\Delta C/\Delta$ Temperature and $\Delta L/\Delta$ Temperature.





- Use high impedance probe (>1.0 Megohm must be used).
- ** The 1200 ohm resistor and the scope termination impedance constitute a 25:1 attenuator probe. Coax shall be CT-070-50 or equivalent.
- *** Bypass only that supply opposite ground.




Figure 5. Test Circuit and Waveforms

OPERATING CHARACTERISTICS

Figure 3 illustrates the circuit schematic for the MC1648. The oscillator incorporates positive feedback by coupling the base of transistor Q6 to the collector of Q7. An automatic gain control (AGC) is incorporated to limit the current through the emitter–coupled pair of transistors (Q7 and Q6) and allow optimum frequency response of the oscillator.

In order to maintain the high Q of the oscillator, and provide high spectral purity at the output, transistor Q4 is used to translate the oscillator signal to the output differential pair Q2 and Q3. Q2 and Q3, in conjunction with output transistor Q1, provides a highly buffered output which produces a square wave. Transistors Q9 and Q11 provide the bias drive for the oscillator and output buffer. Figure 4 indicates the high spectral purity of the oscillator output (pin 3).

When operating the oscillator in the voltage controlled mode (Figure 6), it should be noted that the cathode of the varactor diode (D) should be biased at least "2" VBF above

VEE (≈1.4V for positive supply operation).

When the MC1648 is used with a constant dc voltage to the varactor diode, the output frequency will vary slightly because of internal noise. This variation is plotted versus operating frequency in Figure 7.






Figure 6. The MC1648 Operating in the Voltage Controlled Mode



Oscillator Tank Components (Circuit of Figure 6)

| f MHz | D | L μH |
|----------|--------|---------|
| 1.0-10 | MV2115 | 100 |
| 10–60 | MV2115 | 2.3 |
| 60–100 | MV2106 | 0.15 |

Signal Generator



 $\label{eq:Frequency Deviation} Frequency \ \ Deviation \ = \frac{\text{(HP5210A output voltage) (Full Scale Frequency)}}{1.0 \text{Volt}}$

Figure 7. Noise Deviation Test Circuit and Waveform






Figure 8




Figure 9






Figure 10

L: Micro Metal Toroidal Core #T44-10, 4 turns of No. 22 copper wire.




- The 1200 ohm resistor and the scope termination impedance constitute a 25:1 attenuator probe. Coax shall be CT-070-50 or equivalent. NOT used in normal operation.
- ** Input resistor and cap are for test only. They are NOT necessary for normal operation.

L: Micro Metal Toroidal Core #T44-10, 20 turns of No. 22 copper wire.



- The 1200 ohm resistor and the scope termination impedance constitute a 25:1 attenuator probe. Coax shall be CT-070-50 or equivalent. NOT used in normal operation.
- ** Input resistor and cap are for test only. They are NOT necessary for normal operation.

L: Micro Metal Toroidal Core #T30-12, 6 turns of No. 22 copper wire.



- The 1200 ohm resistor and the scope termination impedance constitute a 25:1 attenuator probe. Coax shall be CT-070-50 or equivalent. NOT used in normal operation.
- ** Input resistor and cap are for test only. They are NOT necessary for normal operation.

Typical transfer characteristics for the oscillator in the voltage controlled mode are shown in Figure 8, Figure 9 and Figure 10. Figure 8 and Figure 10 show transfer characteristics employing only the capacitance of the varactor diode (plus the input capacitance of the oscillator, 6.0pF typical). Figure 9 illustrates the oscillator operating in a voltage controlled mode with the output frequency range limited. This is achieved by adding a capacitor in parallel with the tank circuit as shown. The $1.0k\Omega$ resistor in Figure 8 and Figure 9 is used to protect the varactor diode during testing. It is not necessary as long as the dc input voltage does not cause the diode to become forward biased. The larger–valued resistor (51k Ω) in Figure 10 is required to provide isolation for the high–impedance junctions of the two varactor diodes.

The tuning range of the oscillator in the voltage controlled mode may be calculated as:

$$\frac{f_{max}}{f_{min}} = \frac{\sqrt{\ C_D(max) + C_S}}{\sqrt{\ C_D(min) + C_S}}$$

where

$$f_{min} = \frac{1}{2\pi\sqrt{L(C_D(max) + C_S)}}$$

CS = shunt capacitance (input plus external capacitance)

CD = varactor capacitance as a function of bias voltage

Good RF and low-frequency bypassing is necessary on the power supply pins. (See Figure 4)

Capacitors (C1 and C2 of Figure 6) should be used to bypass the AGC point and the VCO input (varactor diode), guaranteeing only dc levels at these points.

For output frequency operation between 1.0MHz and 50MHz a $0.1\mu F$ capacitor is sufficient for C1 and C2. At higher frequencies, smaller values of capacitance should be used; at lower frequencies, larger values of capacitance. At high frequencies the value of bypass capacitors depends directly upon the physical layout of the system. All bypassing should be as close to the package pins as possible to minimize unwanted lead inductance.

The peak-to-peak swing of the tank circuit is set internally by the AGC circuitry. Since voltage swing of the tank circuit provides the drive for the output buffer, the AGC potential directly affects the output waveform. If it is desired to have a sine wave at the output of the MC1648, a series resistor is tied from the AGC point to the most negative power potential (ground if +5.0 volt supply is used, -5.2 volts if a negative supply is used) as shown in Figure 10.

At frequencies above 100 MHz typ, it may be desirable to increase the tank circuit peak-to-peak voltage in order to shape the signal at the output of the MC1648. This is accomplished by tying a series resistor (1.0k Ω minimum) from the AGC to the most positive power potential (+5.0 volts if a +5.0 volt supply is used, ground if a -5.2 volt supply is used). Figure 13 illustrates this principle.

APPLICATIONS INFORMATION



The phase locked loop shown in Figure 11 illustrates the use of the MC1648 as a voltage controlled oscillator. The figure illustrates a frequency synthesizer useful in tuners for FM broadcast, general aviation, maritime and landmobile communications, amateur and CB receivers. The system operates from a single +5.0Vdc supply, and requires no internal translations, since all components are compatible.

Frequency generation of this type offers the advantages of single crystal operation, simple channel selection, and elimination of special circuitry to prevent harmonic lockup. Additional features include dc digital switching (preferable over RF switching with a multiple crystal system), and a broad range of tuning (up to 150MHz, the range being set by the varactor diode).

The output frequency of the synthesizer loop is determined by the reference frequency and the number programmed at the programmable counter; $f_{out} = Nf_{ref}$. The channel spacing is equal to frequency (f_{ref}).

For additional information on applications and designs for phase locked-loops and digital frequency synthesizers, see Motorola Brochure BR504/D, Electronic Tuning Address Systems, (ETAS).

Figure 12 shows the MC1648 in the variable frequency mode operating from a +5.0Vdc supply. To obtain a sine wave at the output, a resistor is added from the AGC circuit (pin 5) to VEE.

Figure 13 shows the MC1648 in the variable frequency mode operating from a +5.0Vdc supply. To extend the useful range of the device (maintain a square wave output above 175Mhz), a resistor is added to the AGC circuit at pin 5 (1.0 kohm minimum).

Figure 14 shows the MC1648 operating from +5.0Vdc and +9.0Vdc power supplies. This permits a higher voltage swing and higher output power than is possible from the MECL output (pin 3). Plots of output power versus total collector load resistance at pin 1 are given in Figure 15 and Figure 16 for 100MHz and 10MHz operation. The total collector load includes R in parallel with R_p of L1 and C1 at resonance. The optimum value for R at 100MHz is approximately 850 ohms.

Figure 11. Typical Frequency Synthesizer Application




Figure 12. Method of Obtaining a Sine-Wave Output




Figure 13. Method of Extending the Useful Range of the MC1648 (Square Wave Output)






Figure 14. Circuit Used for Collector Output Operation



See test circuit, Figure 14, f = 100MHz C3 = 3.0-35pF Collector Tank $L1 = 0.22\mu H$ C1 = 1.0-7.0pF $R = 50\Omega-10k\Omega$ $Rp of L1 and C1 = 11k\Omega$ @ 100MHz Resonance Oscillator Tank L2 = 4 turns #20 AWG 3/16" ID

Figure 15. Power Output versus Collector Load

C2 = 1.0-7.0pF



See test circuit, Figure 14, f = 10MHz C3 = 470pF Collector Tank L1 = $2.7\mu H$ C1 = 24-200pF R = $50\Omega-10k\Omega$ Rp of L1 and C1 = $6.8k\Omega$ @ 10MHz Resonance Oscillator Tank

L2 = 2.7μH C2 = 16–150pF

Figure 16. Power Output versus Collector Load

Dual A/D Converter

The MC1650 and the MC1651 are very high speed comparators utilizing differential amplifier inputs to sense analog signals above or below a reference level. An output latch provides a unique sample-hold feature. The MC1650 provides high impedance Darlington inputs, while the MC1651 is a lower impedance option, with higher input slew rate and higher speed capability.


The clock inputs $(\overline{C}_a \text{ and } \overline{C}_b)$ operate from MECL III or MECL 10,000 digital levels. When \overline{C}_a is at a logic high level, Q0 will be at a logic high level provided that $V_1 > V_2$ (V_1 is more positive than V_2). $\overline{Q}0$ is the logic complement of Q0. When the clock input goes to a low logic level, the outputs are latched in their present state.

Assessment of the performance differences between the MC1650 and the MC1651 may be based upon the relative behaviors shown in Figures 4 and 7.

MC1650 MC1651




LOGIC DIAGRAM



- P_D = 330 mW typ/pkg (No Load)
- t_{pd} = 3.5 ns typ (MC1650) = 3.0 ns typ (MC1651)
- Input Slew Rate = 350 V/µs (MC1650)
 - = 500 V/µs (MC1651)
- Differential Input Voltage: 5.0 V (-30°C to +85°C)
- Common Mode Range:
 - -3.0 V to +2.5 V (-30°C to +85°C) (MC1651) -2.5 V to +3.0 V (-30°C to +85°C) (MC1650)
- Resolution: ≤ 20 mV (-30°C to +85°C)
- Drives 50 Ω lines

Number at end of terminal denotes pin number for L package (Case 620).

PIN ASSIGNMENT



4

TRUTH TABLE

| C | V ₁ , V ₂ | Q0 _{n + 1} | Q0 _{n + 1} |
|---|---------------------------------|---------------------|---------------------|
| Н | V ₁ > V ₂ | Н | L |
| Н | V ₁ < V ₂ | Ļ | Н |
| L | х х | Q0 _n | Q0 _n |

ELECTRICAL CHARACTERISTICS

| | | | 1 | | Test L | imits. | | | |
|-----------------------------|----------------------|----------------|--------|--------|--------|-------------|--------|--------|------|
| | | -30 |)°C | +25 | 5°C | +85°C | |] | |
| Characteristic | | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Drain Current | Positive Negative | lCC IE | | | | 25* 55* | | | mAdc |
| Input Current | MC1650 MC1651 | lin | | | | 10 40 | | | μAdc |
| Input Leakage Current | MC1650 MC1651 | ^I R | | | | 7.0 10.0 | | | μAdc |
| Clock Input Current | | linH | | | | 350 | | | |
| Output Voltage | Logic 1 | Vон | -1.045 | -0.875 | -0.960 | -0.810 | -0.890 | -0.700 | Vdc |
| Output Voltage | Logic 0 | VOL | -1.890 | -1.650 | -1.850 | -1.620 | -1.830 | -1.575 | Vdc |
| Threshold Voltage (Note 2.) | Logic 1 | VOHA | -1.065 | | -0.980 | | -0.910 | | Vdc |
| Threshold Voltage (Note 2.) | Logic 0 | VOLA | | -1.630 | | -1.600 | | -1.555 | Vdc |

All data is for 1/2 MC1650 or MC1651, except data marked (*) which refers to the entire package.
 These tests are done in order indicated. See Figure 5.
 Maximum Power Supply Voltages (beyond which device life may be impaired): IVEEI + IVCCI ≥ 12 Vdc.

| ٠. | All Temperature | V _{A3} | V _{A4} | V _{A5} | V _{A6} |
|----|-----------------|-----------------|-----------------|-----------------|-----------------|
| | MC1650 | +3.0 | +2.98 | -2.5 | -2.48 |
| | MC1651 | +2.5 | +2.48 | -3.0 | -2.98 |


ELECTRICAL CHARACTERISTICS (continued)


| | | | | | TES | ST VOLTA | AGE VAL | UES (Vo | its) | | | | |
|---|----------------|--------------------|--------------------|----------|---------------------|-----------------|-----------------|-----------------|---------------------|-----------------|-----------------|----------------------------|----------------------------------|
| @ Test Tem | perature | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | V _{A1} | V _{A2} | V _{A3} | V _{A4} | V _{A5} | V _{A6} | Vcc3. | VEE3. |
| | -30°C | -0.875 | -1.890 | -1.180 | -1.515 | +0.02 | +0.02 | | | | | +5.0 | -5.2 |
| | +25°C | -0.810 | -1.850 | -1.095 | -1.485 | +0.02 | +0.02 |] | See N | lote 4. | | +5.0 | -5.2 |
| | +85°C | -0.700 | -1.830 | -1.025 | -1.440 | +0.02 | +0.02 | | | | | +5.0 | -5.2 |
| | | | | TEST VOL | TAGE APPL | IED TO F | INS LIST | TED BEL | ow | | | (//aa) | |
| Characteristic | Symbol | V _{IHmax} | V _{ILmin} | VIHAmin | V _{ILAmax} | V _{A1} | V _{A2} | VA3 VA4 VA5 VA6 | | | V _{A6} | (V _{CC}) Gnd | |
| Power Supply Pos Drain Current Neg | 1 00 | 4,13 | 4,13 | | | 6,12 6,12 | | | | | | | 1,16 1,16 |
| Input Current MC1650 MC1651 | lin | 4 | 13 | | | 12 | | 6 | | | | 1,5,1 | 1,16 |
| Input Leakage MC1650 Current MC1651 | ^J R | 4 | 13 | | | 12 | | | | 6 | | 1,5,1 | 1,16 |
| Clock Input Current | linH | 4 | 13 | | | 6,12 | | | | | | 1,5,1 | 1,16 |
| Output Voltage Logic 1 | VOH | 4,13 | | | | 6,12 | 5,11 6,12 | 6,12 | 5,11 | 5,11 | 6,12 | 1,6,1 1, 1, 1,5,1 | 1,16 2,16 16 16 1,16 |
| | | | | | | 5,11 | | 5,11 | 6,12 | 6,12 | 5,11 | 1, | 2,16 16 16 |
| Output Voltage Logic 0 | VOL | 4,13 | | | | 5,11 6,12 | 6,12 | 5,11 | 6,12 | 6,12 | 5,11 | 1,6,1 1, 1, | 1,16 2,16 16 16 1,16 |
| | | | | | | | 5,11 | 6,12 | 5,12 5,11 5,11 6,12 | | 1, | 2,16 16 16 | |
| Threshold Logic 1 Voltage Note 2. | Vона | | 13 | 4 . 4 | 4 | 6 | 6 6 | | | | | 1,5 | ,16 |
| Threshold Logic 0 Voltage Note 2. | VOLA | | 13 | 4 | 4 4 | 6 | 6 6 | | | | | 1,5 | ,16 |

- 1. All data is for 1/2 MC1650 or MC1651, except data marked (*) which refers to the entire package.
- 2. These tests are done in order indicated. See Figure 5.
- 3. Maximum Power Supply Voltages (beyond which device life may be impaired): IVEEI + IVCCI ≥ 12 Vdc.

| 4. | All Temperature | V _{A3} | V _{A4} | V _{A5} | V _{A6} |
|----|-----------------|-----------------|-----------------|-----------------|-----------------|
| | MC1650 | +3.0 | +2.98 | -2.5 | -2.48 |
| | MC1651 | +2.5 | +2.48 | -3.0 | -2.98 |

Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.





| į | | SWITCHING TEST VOLTAGE VALUES | | | | | | | | | | |
|-------------|-----------------|-------------------------------|-----------------|-------|------|------------------------------|-------------------|--|--|--|--|--|
| @Test | (Volts) | | | | | | | | | | | |
| Temperature | V _{R1} | V _{R2} | V _{R3} | ۷χ | νχχ | V _{CC} ¹ | V _{EE} 1 | | | | | |
| –30°C | +2.0 | | | +1.04 | +2.0 | +7.0 | -3.2 | | | | | |
| +25°C | +2.0 | See N | lote 4 | +1.11 | +2.0 | +7.0 | -3.2 | | | | | |
| +85°C | +2.0 | L | | +1.19 | +2.0 | +7.0 | -3.2 | | | | | |

| | | -30 |)°C | +2 | 5°C | +85 | 5°C | | Conditions | |
|--|-----------------|-----|-----|-----|-----|-----|-----|------|---|--|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit | (See Figures 1–3) | |
| Switching Times Propagation Delay (50% to 50%) V-Input | t _{pd} | 2.0 | 5.0 | 2.0 | 5.0 | 2.0 | 5.7 | ns | V _{R1} to V ₂ , V _X to Clock, P ₁ to V ₁ , or, V _{R2} to V ₂ , V _X to Clock, P ₂ to V ₁ , or, V _{R3} to V ₂ , V _X to Clock, P ₃ to V ₁ . | |
| Clock ² | | 2.0 | 4.7 | 2.0 | 4.7 | 2.0 | 5.2 | | V_{R1} to V_2 , P_1 to V_1 and P_4 to Clock, or, V_{R1} to V_1 , P_1 to V_2 and P_4 to Clock. | |
| Clock Enable ³ | tsetup | _ | | 2.5 | l – | _ | _ | ns | Versita Ver Bita Ver Bita Clask | |
| Clock Aperture ³ | tap | _ | _ | 1.5 | _ | - | _ | ns | V _{R1} to V ₂ , P ₁ to V ₁ , P ₄ to Clock | |
| Rise Time (10% to 90%) | t+ | 1.0 | 3.5 | 1.0 | 3.5 | 1.0 | 3.8 | ns | V _R to V ₂ , V _X to Clock, P ₁ to V ₁ . | |
| Fall Time (10% to 90%) | t- | 1.0 | 3.0 | 1.0 | 3.0 | 1.0 | 3.3 | ns | | |

NOTES:


1. Maximum Power Supply Voltages (beyond which device life

may be impaired:

| V_{CC} |+ |V_{EE}| ≥ 12 Vdc.
| Unused clock inputs may be tied to ground.
| See Figure 3.

| 4. | All Temperatures | V _{R2} | V _{R3} |
|----|------------------|-----------------|-----------------|
| | MC1650 | +4.9 | -0.4 |
| | MC1651 | +4.4 | -0.9 |


FIGURE 1 — SWITCHING TIME TEST CIRCUIT @ 25°C



Note: All power supply and logic levels are shown shifted 2.0 volts positive.
50 ohm termination to ground located in each scope channel input.
All input and output cables to the scope are equal lengths of 50 ohm coaxial cable.

FIGURE 2 — SWITCHING AND PROPAGATION WAVEFORMS @ 25°C


The pulse levels shown are used to check ac parameters over the full common-mode range.



TEST PULSE LEVELS

| İ | F | 71 | F | 2 | F | P3 | | |
|-----------------|--------|--------|--------|--------|--------|--------|--|--|
| | MC1650 | MC1651 | MC1650 | MC1651 | MC1650 | MC1651 | | |
| VIH | +2.1 V | +2.1 V | +5.0 V | +4.5 V | -0.3 V | -0.8 V | | |
| VR | +2.0 V | +2.0 V | +4.9 V | +4.4 V | -0.4 V | -0.9 V | | |
| V _{IL} | +1.9 V | +1.9 V | +4.8 V | +4.3 V | -0.5 V | –1.0 V | | |


FIGURE 3 — CLOCK ENABLE AND APERTURE TIME TEST CIRCUIT AND WAVEFORMS @ 25°C



50 ohm termination to ground located in each scope channel input.

All input and output cables to the scope are equal lengths of 50 ohms coaxial cable.

ANALOG SIGNAL POSITIVE AND NEGATIVE SLEW CASE




Clock enable time = minimum time between analog and clock signal such that output switches, and t_{pd} (analog to Q) is not degraded by more than 200 ps.

 Clock aperture time = time difference between clock enable time and time that output does not switch and V is less than 150 mV.

Note: All power supply and logic levels are shown shifted 2.0 volts positive.


FIGURE 4 — PROPAGATION DELAY (tpd) versus INPUT PULSE AMPLITUDE AND CONSTANT OVERDRIVE

TEST CIRCUIT




POSITIVE PULSE DIAGRAM

NEGATIVE PULSE DIAGRAM



PROPAGATION DELAY versus PULSE AMPLITUDE



PROPAGATION DELAY versus OVERDRIVE




FIGURE 5 — LOGIC THRESHOLD TESTS (WAVEFORM SEQUENCE DIAGRAM)





FIGURE 6 — TRANSFER CHARACTERISTICS (Q versus Vin)



4





FIGURE 7 — OUTPUT VOLTAGE SWING versus FREQUENCY

(A) TEST CIRCUIT $\sim 0 \quad \text{V}_1 \quad \text{D} \quad \text{Q} \quad \text{D} \quad \text{Q} \quad \text{V}_{\text{IH}}$ $V_{\text{IH}} \quad \text{D} \quad \text{Q} \quad \text{D} \quad \text{Q} \quad \text$

(B) TYPICAL OUTPUT LOGIC SWING versus FREQUENCY









FIGURE 8 — INPUT CURRENT versus INPUT VOLTAGE

TEST CIRCUIT










Voltage Controlled Multivibrator


The MC1658 is a voltage–controlled multivibrator which provides appropriate level shifting to produce an output compatible with MECL III and MECL 10,000 logic levels. Frequency control is accomplished through the use of voltage–variable current sources which control the slew rate of a single external capacitor.

The bias filter may be used to help eliminate ripple on the output voltage levels at high frequencies and the input filter may be used to decouple noise from the analog input signal.

Pinout: 16-Lead Package (Top View)




LOGIC DIAGRAM



MC1658

VOLTAGE CONTROLLED MULTIVIBRATOR






Figure 1. Circuit Schematic

TEST VOLTAGE VALUES

| @ Test | Vdc ±1% | | | | | | | | |
|-------------|-----------------|-----------------|------|------|--|--|--|--|--|
| Temperature | V _{IH} | V _{IL} | ٧3 | IIHA | | | | | |
| −30°C | 0 | -2.0 | -1.0 | +2.0 | | | | | |
| +25°C | 0 | -2.0 | -1.0 | +2.0 | | | | | |
| +85°C | 0 | -2.0 | -1.0 | +2.0 | | | | | |

Note: SOIC "D" package guaranteed -30°C to +70°C only


ELECTRICAL CHARACTERISTICS (VEE = -5.2V, VCC = 0V [GND])


| | | -30 | o°C | +2 | 5°C | +8 | 5°C | | |
|--------|----------------------------|--------|--------|-------|-------|-------|--------|------|---|
| Symbol | Characteristic | Min | Max | Min | Max | Min | Max | Unit | Condition |
| ΙΕ | Power Supply Drain Current | - | - | - | 32 | - | - | mAdc | V _{IH} to V _{CX} Limit Applies for 1 or 2 |
| linH | Input Current | - | - | _ | 350 | - | - | μAdc | V _{IH} to V _{CX} 1 |
| VOH | Output Voltage "Q" HIGH | -1.045 | -0.875 | -0.96 | -0.81 | -0.89 | -0.7 | Vdc | V ₃ to V _{CX} . Limits Apply for 1 |
| VOL | Output Voltage "Q" LOW | -1.89 | -1.65 | -1.85 | -1.62 | -1.83 | -1.575 | Vdc | or 2 |

AC CHARACTERISTICS ($V_{EE} = -3.2V$, $V_{CC} = +2.0V$)

| | | -30 | 0°C | | +25°C | | +25°C | | +25°C | | +85°C | | +85°C | | +85°C | | +85°C | | | Condition | |
|-------------------|------------------------|-----|-----|-----|-------|-----|-------|-----|-------|---|-------|--|-------|--|-------|--|-------|--|--|-----------|--|
| Symbol | Characteristic | Min | Max | Min | Тур | Max | Min | Max | Unit | (See Figure 2) | | | | | | | | | | | |
| t+ | Rise Time (10% to 90%) | - | 2.7 | | 1.6 | 2.7 | _ | 3.0 | ns | VIHA to VCX, CX14 from Pin | | | | | | | | | | | |
| t | Fall Time (10% to 90%) | - | 2.7 | - | 1.4 | 2.7 | - | 3.0 | ns | 11 to Pin 14 | | | | | | | | | | | |
| fosc1 | Oscillator Frequency | 130 | - | 130 | 155 | 175 | 110 | _ | MHz | | | | | | | | | | | | |
| f _{osc2} | | - | - | 78 | 100 | 120 | - | - | | V _{IHA} to V _{CX} , CX2 ⁵ from Pin 11 to Pin 14 | | | | | | | | | | | |
| TR3 | Tuning Ratio Test | T - | - | 3.1 | 4.5 | - | - | - | - | CX25 from Pin 11 to Pin 14 | | | | | | | | | | | |

- 1 Germanium diode (0.4 drop) forward biased from 11 to 14 (11→ 14).
- 2 Germanium diode (0.4 drop) forward biased from 14 to 11 (11 → 14).
- 3 TR = $\frac{\text{Output frequency at V}_{CX} = \text{GND}}{\text{Output frequency at V}_{CX} = -2.0V}$
- 4 CX1 = 5.0pF connected from pin 11 to pin 14.
- 5 CX2 = 10pF connected from pin 11 to pin 14.





50 ohm termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50 ohm coaxial cable. Wire length should be < 1/4 inch from TP in to input pin and TP out to output pin.

Note: All power supply and logic levels are shown shifted 2.0V positive.

Figure 2. AC Test Circuit and Waveforms

Figure 3. Output Frequency versus Capacitance for Various Values of Input Voltage




Figure 4. RMS Noise Deviation versus Operating Frequency




Figure 5. Frequency Capacitance Product versus Control Voltage (VCX)


Dual 4-Input OR/NOR Gate

ELECTRICAL CHARACTERISTICS


| | | -30°C | | +25°C | | +85°C | | |
|--------------------------------------|----------------|------------|------------|------------|------------|------------|------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Drain Current | ΙE | _ | | _ | 28 | | | mAdc |
| Input Current | linH | _ | _ | _ | 350 | 1 | _ | μAdc |
| Switching Times Propagation Delay | t + - t - + | 0.6 0.6 | 1.8 1.6 | 0.6 0.6 | 1.7 1.5 | 0.6 0.6 | 1.9 1.7 | ns |
| Rise Time, Fall Time (10% to 90%) | t +, t - | 0.6 | 2.2 | 0.6 | 2.1 | 0.6 | 2.3 | ns |

LOGIC DIAGRAM AIN1 3 AOUT A_{IN2} A_{IN3} AOUT A_{IN4} B_{IN1} 10 14 BOUT B_{IN2} 11 B_{IN3} 12 15 BOUT B_{IN4} 13 OUT = IN1 + IN2 + IN3 + IN4 $\overline{OUT} = \overline{IN1 + IN2 + IN3 + IN4}$ V_{CC1} = PIN 1 V_{CC2} = PIN 16 VEE = PIN 8 $t_{pd} = 0.9 \text{ ns typ (510 ohm load)}$ = 1.1 ns typ (50 ohm load) $P_D = 120$ mW typ/pkg (No load) Full Load Current, $I_L = -25$ mAdc max

MC1660




PIN ASSIGNMENT




Quad 2-Input NOR Gate

ELECTRICAL CHARACTERISTICS


| | | –30°C | | +25°C | | +85°C | | |
|--------------------------------------|------------|------------|------------|------------|------------|------------|------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Drain Current | ΙE | _ | _ | _ | 56 | _ | _ | mAdc |
| Input Current | linH | _ | _ | _ | 350 | ı | _ | μAdc |
| Switching Times Propagation Delay | t-+ t+- | 0.6 0.6 | 1.6 1.8 | 0.6 0.6 | 1.5 1.7 | 0.6 0.6 | 1.7 1.9 | ns |
| Rise Time, Fall Time (10% to 90%) | t +, t - | 0.6 | 2.2 | 0.6 | 2.1 | 0.6 | 2.3 | ns |



MC1662



PIN ASSIGNMENT



4

REV 5

Master-Slave Flip-Flop

Master slave construction renders the MC1670 relatively insensitive to the shape of the clock waveform, since only the voltage levels at the clock inputs control the transfer of information from data input (D) to output.

When both clock inputs (C1 and C2) are in the low state, the data input affects only the "Master" portion of the flip-flop. The data present in the "Master" is transferred to the "Slave" when clock inputs (C1 "OR" C2) are taken from a low to a high level. In other words, the output state of the flip-flop changes on the positive transition of the clock pulse.

While either C1 "OR" C2 is in the high state, the "Master" (and data input) is disabled.

Asynchronous Set (S) and Reset (R) override Clock (C) and Data (D) inputs.

Power Dissipation = 220 mW typ (No Load)

 $f_{Tog} = 350 \text{ MHz typ}$

TRUTH TABLE

| R | s | D | С | Q _{n+1} |
|---|---|---|---|---------------------------------------|
| L | Н | Х | Х | Н |
| H | L | Х | Х | L |
| Н | н | Х | Х | N.D. |
| L | L | L | L | Qn |
| L | L | L | | IL |
| L | L | L | H | Qn |
| L | L | Н | L | Qn |
| L | L | Н | 7 | Q _n Q _n H |
| L | L | Н | Н | Q _n |


ND = Not Defined C = C1 + C2

ELECTRICAL CHARACTERISTICS


| | | –30°C | | +25°C | | +85°C | | |
|----------------------------|-------------------|-------|-----|-------|-----|-------|-----|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Drain Current | ΙE | _ | _ | _ | 48 | _ | _ | mAdc |
| Input Current | linH | | | | | | | μAdc |
| Set, Reset | ł | - | - | _ | 550 | | - | |
| Clock | | - | _ | _ | 250 | l — | l — | |
| Data | | - | _ | _ | 270 | - | | |
| Switching Times | | | | | | | | ns |
| Propagation Delay | t _{pd} | 1.0 | 2.7 | 1.1 | 2.5 | 1.1 | 2.9 | |
| Rise Time (10% to 90%) | t + | 0.9 | 2.7 | 1.0 | 2.5 | 1.0 | 2.9 | ns |
| Fall Time (10% to 90%) | t | 0.5 | 2.1 | 0.6 | 1.9 | 0.6 | 2.3 | ns |
| Setup Time | ^t S"1" | _ | | 0.4 | _ | _ | _ | ns |
| | ts"0" | - | _ | 0.5 | _ | | - | |
| Hold Time | ^t H"1" | _ | _ | 0.3 | _ | _ | _ | ns |
| | tH"0" | - | - | 0.5 | _ | | _ | |
| Toggle Frequency | fTog | 270 | _ | 300 | | 270 | | MHz |

4-27

MC1670



LOGIC DIAGRAM



PIN ASSIGNMENT





FIGURE 1 - TOGGLE FREQUENCY WAVEFORMS



The maximum toggle frequency of the MC1670 has been exceeded when either:

- The output peak-to-peak voltage swing falls below 600 millivolts,
 OR
- 2. The device ceases to toggle (divide by two).

FIGURE 2 — MAXIMUM TOGGLE FREQUENCY (TYPICAL)





Figure 2 illustrates the variation in toggle frequency with the do offset voltage (V_{Bias}) of the input clock signal. Figures 4 and 5 illustrate minimum clock pulse width recommended for reliable operation of the MC1670.

4

FIGURE 3 — TYPICAL MAXIMUM TOGGLE FREQUENCY versus TEMPERATURE



| Temperature | -30°C | +25°C | +85°C |
|-------------------|-----------|-----------|------------|
| V _{Bias} | +0.66 Vdc | +0.71 Vdc | +0.765 Vdc |

Note: All power supply and logic levels are shown shifted 2.0 volts positive.

FIGURE 4 — MINIMUM "DOWN TIME" TO CLOCK OUTPUT LOAD = 50 Ω





FIGURE 5 — MINIMUM "UP TIME" TO CLOCK OUTPUT LOAD = 50 Ω




Quad Line Receiver

ELECTRICAL CHARACTERISTICS

| | | -30 |)°C | +25 | 5°C | +85 | 5°C | |
|--------------------------------------|-----------------|------------|------------|------------|------------|------------|------------|------|
| Characteristic | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Power Supply Drain Current | ΙE | _ | - | _ | 50 | _ | 1 | mAdc |
| Input Current | lin | _ | _ | _ | 250 | _ | _ | μAdc |
| Input Leakage Current | IR | _ | _ | - | 100 | _ | _ | μAdc |
| Reference Voltage | V _{BB} | -1.375 | -1.275 | -1.35 | -1.25 | -1.3 | -1.2 | Vdc |
| Switching Times Propagation Delay | t-+ t+- | 0.6 0.6 | 1.6 1.8 | 0.6 0.6 | 1.5 1.7 | 0.6 0.6 | 1.7 1.9 | ns |
| Rise Time, Fall Time (10% to 90%) | t+, t- | 0.6 | 2.2 | 0.6 | 2.1 | 0.6 | 2.3 | ns |





LOGIC DIAGRAM

AIN1 4
AIN2 5
BIN1 7
BIN2 6
CIN1 10
CIN2 11
DIN1 13
DIN2 12
VBB 9


V_{CC1} = PIN 1 V_{CC2} = PIN 16 V_{EE} = PIN 8

t_{pd} = 0.9 ns typ (510 ohm load) = 1.1 ns typ (50 ohm load)

P_D = 220 mW typ/pkg (No Load) Full Load Current, I_L = -25 mAdc max

4-30

PIN ASSIGNMENT



APPLICATION INFORMATION

The MC1692 quad line receiver is used primarily to receive data from balanced twisted pair lines, as indicated in Figure 1. The line is driven with a MC1660 OR/NOR gate. The MC1660 is terminated with 50 ohm resistors to –2.0 volts. At the end of the twisted pair a 100 ohm termination resistor is placed across the differential line receiver inputs of the MC1692. Illustrated in Figure 2 is the sending and receiving waveforms at a data rate of 400 megabits per second over an 18 foot twisted pair cable.

The waveform picture of Figure 3 shows a 5.0 nanosecond pulse being propagated down the 18 foot line. The delay time for the line is 1.68 ns/foot.

The MC1692 may also be applied as a high frequency schmitt trigger as illustrated in Figure 4. This circuit has been used in excess of 200 MHz. The MC1692 when loaded into 50 ohms will produce an output rising edge of about 1.5 nanoseconds.

FIGURE 1 - LINE DRIVER/RECEIVER




FIGURE 2 - 400 MBS WAVEFORMS




FIGURE 3 — PULSE PROPAGATION WAVEFORMS






FIGURE 4 - 200 MHz SCHMITT TRIGGER





Carrier Band Modem

Carrier Band Modem (CBM)

The bipolar LSI MC68194 Carrier Band Modem (CBM) when combined with the MC68824 Token Bus Controller provides an IEEE 802.4 single channel, phase-coherent carrier band Local Area Network (LAN) connection. The CBM performs the Physical Layer function including symbol encoding/decoding, signal transmission and reception, and physical management. Features include:

- Implements IEEE 802.4 single channel, phase-coherent Frequency Shift Keying (FSK) physical layer including receiver blanking.
- Provides physical layer management including local loopback mode, transmitter enable, and reset.
- Supports data rates from 1 to 10 Mbps. IEEE 802.4 standard uses 5 or 10 Mbps.
- Interfaces via standard serial interface to MC68824 Token Bus Controller.
- Crystal controlled transmit clock.
- · Recovery of clocked data through phase-locked loop.
- RC controlled Jabber Inhibit Timer.
- Single +5.0 volt power supply.
- Available in 52-lead Cerquad package.

MC68194



FJ SUFFIX J-LEAD CERQUAD PACKAGE CASE 778B-01

PIN ASSIGNMENTS




TABLE OF CONTENTS

| | PAGE |
|--|------|
| SECTION 1 — GENERAL DESCRIPTION | |
| 1.1 TOKEN BUS LAN CARRIER BAND NODE OVERVIEW | |
| 1.2 CARRIER BAND MODULATION TECHNIQUE | |
| 1.3 MESSAGE (FRAME) FORMAT | |
| 1.4 SYSTEM CONFIGURATION | |
| SECTION 2 — SIGNAL DESCRIPTION TABLE | 5–7 |
| SECTION 3 — TRANSMITTER | |
| 3.1 OVERVIEW | |
| 3.3 JABBER INHIBIT | |
| 3.4 CLOCK GENERATOR | |
| 3.4.1 Parallel–Resonant, Fundamental Mode Crystal | |
| 3.4.2 Parallel–Resonant, Overtone Mode Crystal | 5–11 |
| 3.4.3 External Clock Source | 5–11 |
| SECTION 4 — RECEIVER AMPLIFIER/LIMITER WITH CARRIER DETECT | |
| 4.1 OVERVIEW | |
| 4.2 AMPLIFIER | |
| 4.3 CARRIER DETECT | 5–12 |
| SECTION 5 — CLOCK RECOVERY | |
| 5.1 OVERVIEW | |
| 5.2 ONE–SHOT | |
| 5.3.1 Phase Detector (PD) | |
| 5.3.2 Voltage Controlled Multivibrator (VCM) | |
| 5.3.3 Loop Filter | 5–14 |
| 5.3.4 Loop Characteristics | 5–15 |
| SECTION 6 — DATA RECOVERY | |
| 6.1 OVERVIEW | |
| 6.2 RECEIVER END-OF-TRANSMISSION BLANKING | 5–16 |
| SECTION 7 — SERIAL INTERFACE | |
| 7.1 OVERVIEW | |
| 7.2 PHYSICAL DATA REQUEST CHANNEL | |
| 7.2.1 TXCLK — Transmit Clock | |
| 7.2.2 SWITEQ — Station Management request | |
| 7.3 PHYSICAL DATA INDICATION CHANNEL | |
| 7.3.1 RXCLK — Receive Clock | 5–17 |
| 7.3.2 SMIND* — Station Management Indication | |
| 7.3.3 RXSYM0, RXSYM1, and RXSYM2 — Receive Symbols | 5–17 |
| SECTION 8 — PHYSICAL MANAGEMENT | |
| 8.1 OVERVIEW | |
| 8.2 RESET | |
| 8.3 INTERNAL LOOPBACK | |
| 8.5 IDLE | |
| 8.6 COMMAND RESPONSE TIMING | |
| SECTION O ELECTRICAL SPECIFICATIONS TARRIES | |



SECTION 1 GENERAL DESCRIPTION

1.1 TOKEN BUS LAN CARRIER BAND NODE OVERVIEW

The MC68194 Carrier Band Modem (CBM) is part of Motorola's solution for an IEEE 802.4 token bus carrier band Local Area Network (LAN) node. The CBM integrates the function of the single-channel, phase-coherent Frequency Shift Keying (FSK) physical layer. Figure 1–1 illustrates the architecture of a token bus LAN node as commonly used in Manufacturing Automation Protocol (MAP) industrial communications. Based on the ISO-OSI model, the LLC Sublayer and additional upper layers are typically supported by a local MPU subsystem, while the IEEE 802.4 token bus MAC Sublayer and Physical Layer are implemented by the MC68824 Token Bus Controller (TBC) and MC68194 CBM respectively.

The MC68194 provides the three basic functions of the physical layer including data transmission to the coax cable, data reception from the cable, and management of the physical layer. For standard data mode (also called MAC mode), the carrier band modem receives a serial transmit data stream from the MC68824 TBC (called symbols or atomic symbols), encodes, modulates the carrier, and transmits the signal to the coaxial cable. Also in the data mode, the CBM receives a signal from the cable, demodulates the signal, recovers the data, and sends the received data symbols to the TBC. Communication between the TBC and CBM is through a standardized serial interface inconsistent with the IEEE 802.4 DTE-DCE serial interface.

The physical layer management provides the ability to reset the CBM, control the transmitter, and do loopback testing. Also, an onboard RC timer provides a "jabber" inhibit function to turn off the transmitter and report an error condition if the transmitter has been continuously on for too long. Similar to the data mode, the CBM management mode makes use of the TBC serial interface.




Figure 1-1. IEEE 802.4 Token Bus Carrier Band Node

1.2 CARRIER BAND MODULATION TECHNIQUE

The CBM uses phase-coherent frequency shift keying (FSK) modulation on a single channel system. In this modulation technique, the two signaling frequencies are integrally related to the data rate, and transitions between the two signaling frequencies are made at zero crossings of the carrier waveform. Figure 1-2 shows the data rate and signaling frequencies. An {L} is represented as one half cycle of a signal, starting and ending with a nominal zero amplitude. whose period is equal to the period of the data rate, with the phase of one half cycle changing at each successive {L}. An {H} is represented as one full cycle of a signal, starting and ending with a nominal zero amplitude whose period is equal to half the period of the data rate. In a 5 Mbps implementation, the frequency of {L} is 5.0 MHz and for {H} is 10 MHz. For a 10 Mbps implementation, the frequency of {L} is 10 MHz and for {H} is 20 MHz. The other possible physical symbol is when no signal occurs for a period equal to one half of the period of the data rate. This condition is represented by {off}.

| Data Rate MBPS | Frequency of Lower Tone MHz (L) | Frequency of Higher Tone MHz {H} |
|-------------------|------------------------------------|-------------------------------------|
| 5 | 5.0 | 10 |
| 10 | 10 | 20 |

Figure 1-2. Data Rate versus Signaling Frequencies

The specified physical symbols ({L}, {H} and {off}) are combined into pairs which are called MAC–symbols. The MAC–symbols are transferred across the serial link. The encodings for the five MAC–symbols are shown in Figure 1–3. Figure 1–4 shows the phase coherent FSK modulation scheme for ONE, ZERO, and NON–DATA. The IEEE 802.4 document does not specify the polarity used to transmit data on the physical cable. The receiver must operate without respect to polarity.




Figure 1-4. Phase-Coherent Modulation Scheme

1.3 MESSAGE (FRAME) FORMAT

Although the CBM only uses MAC symbols one-at-a-time, the MAC or TBC is responsible for combining the above defined MAC symbols into messages (more correctly called frames). For the purposes of the CBM, a simplified frame format can be used consisting of:

SILENCE | PAD-IDLE | START DELIMITER | DATA | END DELIMITER II SILENCE

where:

PAD-IDLE = alternating {LL} {HH} pairs which must occur in octets or groups of eight symbols. Pad-idle provides a training signal for the receiver and occurs at the beginning of every transmission (and between frames in a multiple frame transmission).

START DELIMITER

= a unique pattern of eight symbols (one octet) that marks the beginning of a frame. The pattern is:

ND1 ND2 0 ND1 ND2 0 0 0

where ND1 is the first symbol transmitted.

DATA

octets of ZERO/ONE patterns that are the actual data or "information" contained within the frame.

FND DELIMITER = a unique pattern of symbols that marks the end of a frame. The pattern is:

ND1 ND2 1 ND1 ND2 1 {I=0/1} {0/1}

where ND1 is the first symbol transmitted. Note that unlike the Start Delimiter, the last two bits of the End Delimiter octet are not always the same. The seventh bit of the octet is called the I Bit or Intermediate bit which = 1 when there is more to transmit and = 0 at the end of a transmission.

A single transmission can consist of one or more frames. In a multi-frame transmission. Pad-Idle is sent between consecutive frames to separate them. If an End Delimiter occurs within a multi-frame transmission its | Bit will = 1, and the last end delimiter will have its I Bit = 0.

The CBM accepts a stream of MAC symbols from the TBC and modulates the phase-coherent transmit signal accordingly. Conversely, the CBM receives a phase-coherent signal stream from the cable, decodes the MAC symbols, and reports them. On transmission there is a direct one-to-one correlation between MAC symbols requested and the modulated signal; however, during reception exceptions can occur. The CBM is allowed to report Silence or the actual Zero/One pattern during preamble which is done to allow the receiver to "train" to the incoming signal. Also, if noise in the system has corrupted the data, it may show up as an incorrect MAC symbol or the CBM can report a BAD SIGNAL symbol if an incorrect combination of ND symbols is detected (ND2 without an ND1, ND2 followed by ND2, etc.)

1.4 SYSTEM CONFIGURATION

Figure 1-5 illustrates the CBM and peripheral circuitry required for an IEEE 802.4 carrierband 5 Mbps or 10 Mbps data rate phase-coherent FSK physical layer. The CBM communicates with the MAC or TBC through a TTL compatible serial interface that is consistent with the IEEE 802.4 exposed DTE-DCE interface. Management and transmission symbol requests are accepted via the CBM physical data request channel (TXSYM0-TXSYM2. SMREQ*, and TXCLK). The physical data indication channel (RXSYM0-RXSYM2, SMIND*, and RXCLK) is used to send received symbols and management responses to the MAC.

The periphery circuitry is primarily associated with interface to the LAN coaxial cable and data recovery. An external crystal or clock source is required (20 MHz for 5 Mbps data rate or 40 MHz for 10 Mbps data rate) for onboard timing and transmit clock. Also, an RC timing network sets the jabber timeout period.

The coaxial cable interface combines the transmit and receive signal functions. For transmission, the CBM provides differential drive signals (TXOUT and TXOUT*) whose signaling is ECL levels referenced to V_{CC} (logic high ≈ +4.1 V, logic low $\approx + 3.3$ V) and a gate signal called TXDIS. The IEEE 802.4 standard puts specific requirements on the signal transmitted to the cable:

Between +63 dB and +66 dB (1.0 mV, 75 Ω) [dBmV] output voltage level.

Transmitter-off leakage not to exceed -20 dB (1.0 mV, 75 Ω) [dBmV].

Signal transition time window (eye pattern)

dependent on data rate.

Because of this, an external amplifier with waveshaping is required. The CBM TXOUT/TXOUT* outputs provide complementary signals with virtually no slew, and the TXDIS is an enable signal helpful for turning the external amp off "hard" to meet the low level leakage.

On the reception side, the CBM requires a pre-amplifier to receive the low level signal from the cable. The signal available at the "F"-connector can range from +10 dB to +66 dB (1.0 mV, 75 Ω) [dBmV]. The signal required at the CBM is about 12 dB above this (net gain through the transformer, pre-amp, and any filtering). The receiver can be used in full differential or single-ended mode.

A second part of the receiver function is the signal detect or carrier detect function. The IEEE 802.4 requires that the receiver detect a signal of +10 dBmV or above (i.e., be turned "on") and report Silence for a signal of +4.0 dBmV or below (i.e., be turned "off"). Therefore, a 6.0 dB (2:1 voltage ratio) range or window is defined in which the signal detect must switch. The CBM is optimized for this range (including the pre-amp gain), although it is trimmed via an external THRESHOLD.

The remaining external components are associated with clock recovery. A capacitor and resistor (internal R also provided) set one-shot timing, and an active filter for a PLL used in clock and data recovery is required. The active filter can be implemented via an op amp, or if 5.0 volt operation is required, an alternate charge pump design can be used. The






Figure 1-5. Functional Block Diagram

clock recovery and data decoder is a synchronous design which provides superior performance minimizing clock jitter. Although primarily intended for the IEEE 802.4 carrier band, the CBM is also an excellent device for point-to-point data links, fiberoptic modems, and proprietary LANs. The MC68194 can be used over a wide range of frequencies and interfaces easily into different kinds of media.



SECTION 2 SIGNAL DESCRIPTION

| Symbol · | Туре | Name/Description |
|---------------|--------|---|
| TXSYM0-TXSYM2 | TTL/I* | TRANSMIT SYMBOLS — These TTL inputs are request channel signals used to send either serial transmission symbols in the MAC mode or commands in station management mode. They are synchronized to TXCLK and are normally connected to the TXSYMX outputs of the MC68824. SMREQ* selects the meaning of these signals as either MAC mode or management mode. |
| SMREQ* | TTL/I* | STATION MANAGEMENT REQUEST — A TTL input that selects the mode of the request channel signals TXSYMX. Synchronized to TXCLK, SMREQ* is equal to one for MAC mode and equal to zero for management mode. It is normally driven by the SMREQ* output of the MC68824. |
| TXCLK | TTL∕O | TRANSMIT CLOCK — A TTL clock output generated from the crystal oscillator (it is 1/4 of the oscillator frequency) used to receive request channel symbols from the MC68824. TXCLK is equal to the data rate of the application (5.0 MHz or 10 MHz for IEEE 802.4). TXSYMX and SMREQ* are synchronized to the positive edge of TXCLK which is supplied to the MC68824. |
| RXSYM0-RXSYM2 | TTL/O | RECEIVE SYMBOLS — These TTL outputs are indication channel signals used to provide either serial receive symbols in MAC mode or command confirmation/indication in station management mode. They are synchronized to RXCLK and are normally connected to the RXSYMX inputs of the MC68824. SMIND* selects the meaning of these signals as either MAC mode or management mode. |
| SMIND* | TTL/O | STATION MANAGEMENT INDICATION — A TTL output that indicates the mode of the CBM and RXSYMX lines. Synchronized to RXCLK, SMIND* is equal to one for MAC mode and equal to zero for management mode. It is normally connected to the SMIND* input of the MC68824. |
| RXCLK | πι∕o | RECEIVE CLOCK — A TTL clock output used to send indication channel symbols to the MC68824. Its frequency is nominally equal to the data rate (5.0 MHz or 10 MHz for IEEE 802.4). RXCLK is generated from a PLL that is locked to the local oscillator during loopback, station management, or the absence of received data. During frame reception the PLL is locked to the incoming received data. RXSYMX and SMIND* are synchronized to negative edge of RXCLK. |
| EOTDIS* | TTL/I* | END-OF-TRANSMISSION DISABLE — When low, this TTL input disables the end-of-transmission receiver blanking required by the IEEE 802.4 Spec, Section 12.7.6.3. When high the blanking works in accordance with the spec requirements. |
| TXOUT,TXOUT* | ECL/O | TRANSMIT OUTPUTS — A differential output signal pair (MECL level referenced to V_{CC}) used to drive the transmitter circuitry. The silence or "off" state is both outputs one (high). The output data stream is phase–coherent FSK encoded. |
| TXDIS | ос | TRANSMIT DISABLE — An open collector output used to disable transmitter circuitry. This output is high when the transmitter is off (TXOUT and TXOUT* both high). |
| JAB | TTL/O | JABBER — A TTL output signal generated from the jabber–inhibit timer. When equal to one, JAB indicates the timer has timed–out and an error has occurred. |
| RESET | TTL/I* | RESET — A TTL input signal that when high asynchronously resets the CBM. |
| RXIN, RXIN* | ì | RECEIVER INPUTS — A differential input signal pair for the receiver amplifier/limiter. These inputs may be used differentially or single ended. |
| FDBK, FDBK* | | \ensuremath{DC} FEEDBACK BYPASS — These two points are provided to bypass dc feedback around the receiver amplifier. |

^{*}All TTL inputs include a 15 $k\Omega$ pullup resistor to $V_{\hbox{\footnotesize CC}}.$



Signal Description (Cont.)

| Symbol | Type | Name/Description |
|---|-------|---|
| THRESHOLD | ŧ | THRESHOLD ADJUST — The receiver threshold detect is trimmed with this pin. |
| GAIN | 0 | GAIN — This output can be used to monitor the receiver amplifier output signal. Used only for test purposes. |
| CARDET | 0 | CARRIER DETECT — This output can be used to filter the internal signal that is sampled to sense carrier detect. |
| RPW, CPW | I | PULSE-WIDTH RESISTOR/CAPACITOR — A resistor and capacitor set a one–shot pulse width used in the clock recovery circuitry. |
| SET-PW | 0 | PULSE WIDTH TEST POINT — Output test point used for adjusting clock recovery one–shot pulse width. |
| UP*, DOWN* | ECL/O | PLL PHASE DETECTOR OUTPUTS — UP* and DOWN* are the pump-up and pump-down outputs, respectively, of the PLL digital phase detector. They are MECL levels referenced to +5.0 volts and are used to drive inputs to an active filter or charge pump for the PLL. |
| VCX | 1 | $\ensuremath{\text{VCM}}$ CONTROL — The control voltage applied to the PLL voltage controlled multivibrator. |
| VCM-C1, VCM-C2 | I | VCM CAPACITOR — VCM capacitor inputs. VCM frequency is 4X RXCLK. |
| JAB-RC | I | $\label{lem:JABBER-INHIBIT} \begin{tabular}{ll} AC &$ |
| XTAL,1 XTAL2 | I | CLOCK CRYSTAL — Oscillator circuit inputs may be used with a crystal or an external clock source. Oscillator frequency is 4X data rate. |
| V _{CC} -VCM | | VCM POWER — $5.0 \pm 5\%$ volts for VCM. |
| V _{CC} -TXOUT | | TXOUT POWER — $5.0 \pm 5\%$ volts for TXOUT/TXOUT*. |
| V _{CC} -osc | | OSCILLATOR POWER — $5.0 \pm 5\%$ volts for oscillator. |
| V _{CC} -RCV | | RECEIVER POWER — $5.0 \pm 5\%$ volts for receiver amplifier/limiter. |
| Vcc | | LOGIC POWER — $5.0 \pm 5\%$ volts for remaining logic. |
| V _{CC} -TTL | | TTL POWER — $5.0 \pm 5\%$ volts for TTL output buffers. |
| GND-TTL, GND-VCM, GND-LOGIC, GND-OSC, GND-RCV, GND-SUBS, GI | ND | GROUND — Reference voltage for TTL buffers, VCM, internal logic, oscillator, receiver/ limiter, substrate respectively. Two additional grounds are used to isolate signals. |



SECTION 3 TRANSMITTER

3.1 OVERVIEW

The transmitter function includes the serial interface decoder, transmit modulator, transmit buffer, labber inhibit. and clock generator. (Although the clock generator is not used exclusively by the transmit function, the generator will be discussed here.) The MC68194 receives request channel symbols on the TXSYMX pins which are synchronized to TXCLK. As is described in the Serial Interface discussion, MAC transmit symbols are input serially (CBM in MAC mode), decoded, and used to modulate an output signal. The Serial Interface Decoder is used both for MAC mode to decode data transmit commands (symbols) and management mode to decode management commands. The decoded transmit commands or symbols are used by the Transmit Modulator to generate phase-coherent signaling as discussed in the CBM General Description. The transmit buffer receives the modulated signal and drives differential output signals.

The clock generator provides TXCLK and internal clocks of 2 times (2X) and 4 times (4X) TXCLK. The 4X clock is actually the oscillator frequency. These clocks are used to receive the TX symbols and generate the modulated signal.

3.2 TRANSMIT BUFFER

The modulated transmit data stream drives the TXOUT and TXOUT* pins of the MC68194. These pins are complementary outputs with closely matched edge transitions. This is useful in helping meet the IEEE 802.4 carrierband requirement for a transmit jitter of less than $\pm\,1\%$ of the data rate. TXOUT and TXOUT* are generally used to drive a differential amplifier which is used to achieve the necessary output level at the cable and meet the rise/fall time window (or "eye" pattern) of the IEEE 802.4. A third output called TXDIS is available to gate the amplifier circuitry on or off

The TXTOUT and TXTOUT* have ECL levels referenced to VCC (Figure 3–1). Levels are typically 4.11 V for a high and 3.25 for a low. Pulldown resistors are required with the outputs specified to drive a maximum load of 220 Ω to ground reference.

Operation of the transmit outputs is controlled in the following manner:

- Management mode The TX outputs are always disabled while the CBM is in management mode. When leaving management mode the TX outputs remain disabled if a RESET command has been issued and an ENABLE TRANSMITTER and DISABLE LOOPBACK commands have not been issued. Resetting the CBM enables internal loopback and disables the transmitter.
- MAC (data) mode After leaving management mode, the CBM can function in internal loopback (for test) with the transmitter disabled, out of loopback with transmitter disabled (receive only), or in standard data mode with the TX outputs controlled by the modulator.




Figure 3-1. Transmitter Outputs

 Jabber inhibit activated — If the jabber inhibit fires, it forces the CBM into management mode and disables the TX outputs. This condition can only be cleared by a reset condition.

The TXDIS output is an open collector switched current source. TXDIS sinks a nominal 0.5 mA when the TXOUT/TXOUT* outputs are enabled. TXDIS is off or high impedance when the transmitter is disabled.

The signaling on the TX outputs and TXDIS is shown in Figure 3–2. The "off" or silence condition is both TXOUT outputs high and TXDIS also high. The figure shows an example of the signal pattern for both leaving and entering a silence condition.




Figure 3-2. Transmitter Output Signaling

3.3 JABBER INHIBIT

The jabber inhibit function prevents the transmitter from transmitting indefinitely. An external resistor and capacitor pair tied to the CBM JAB-RC pin set the maximum time that the transmitter is allowed to transmit. When transmission is attempted for a period longer than the specified time, the jabber inhibit function forces the transmitter to shut down and alerts the system that this has been done by generating a PHYSICAL ERROR indication on the serial interface indication channel. The error indication is removed only after a reset has occurred on the RESET pin or after a RESET command has been received on the station management interface. The ENABLE TRANSMITTER and DISABLE LOOPBACK commands can then be used to re-enable the transmitter outputs. While the PHYSICAL ERROR indication is present, the normally-low JAB pin of the MC68194 will be high. This TTL output may be used to turn off external transmitter circuitry or an isolation relay.

A block diagram of the jabber inhibit function is shown in Figure 3–3. When edges are present on the TXDATA line, the jabber capacitor is allowed to charge. When the transmitter stops transmitting, the capacitor is discharged. The circuit looks for any edges in the previous 16 TXCLKs before deciding whether to charge or discharge the capacitor. When the capacitor voltage reaches the reference threshold, the comparator switches and the jabber output is latched. The jabber output is fed back internally and disables the transmitter. This signal is also brought out to the JAB pin for use in disabling external transmitter circuitry.

For the IEEE 802.4 spec, the jabber timeout must be 0.5 sec \pm 25%. An RC time constant of 265 millisec, will give about a 0.5 sec timeout. The maximum resistor size is 125 k Ω . Components should be 10% tolerance or better. Common values are R = 120 k Ω and C = 2.2 μ F.

3.4 CLOCK GENERATOR

The clock generator is used to generate all of the transmit timing, TXCLK, and internal CBM timing for station management and loopback. The generator consists of a crystal oscillator/buffer that drives $\div 2$ and $\div 4$ stages. The

oscillator frequency must be four times (4X) the serial data rate. As an example, the IEEE 802.4 5 Mbps carrier band (TXCLK = 5.0 MHz) requires an oscillator frequency of 20 MHz. The basic circuit is a single transistor Colpitts oscillator as shown in Figure 3–4.

The oscillator is used in one of three modes depending on the data rate and the application:

- 1. With a parallel-resonant, fundamental mode crystal.
- With a parallel-resonant, overtone mode crystal.
- With an external clock source.

The fundamental mode can typically be used up to frequencies of about 20 MHz; this is crystal dependent and some crystal types can be used as high as 40 MHz. Beyond the fundamental mode upper limit, an overtone mode crystal is used. An alternative to a crystal is an external clock source such as an integrated crystal clock to drive the CBM.

3.4.1 Parallel-Resonant, Fundamental Mode Crystal

Figure 3–4 shows the external crystal and capacitors C1 and C2 used for fundamental mode operation. The crystal must be parallel resonant with a maximum series resistance of 30 Ω .

This configuration is normally used for the IEEE 802.4 5 Mbps carrierband standard. The required transmit frequency stability is \pm 100 ppm (0.01%). It is suggested that a crystal with a total frequency tolerance (calibration tolerance, temperature variation, plus aging) of \pm 50 ppm to \pm 60 ppm be used. The remaining frequency budget is reserved for the CBM and other components over temperature and power supply variation.

The series combination of C1 and C2 should be equal to the specified crystal load (typically 20 pF or 32 pF). Additionally, C1 and C2 should be large enough to swamp out the CBM device capacitance. The XTAL1 input capacitance is typically 1.5 pF to 2.0 pF, and C1 should be at least an order of magnitude greater (C1 > 20 pF). Also, C1 must be greater than the crystal load capacitance because of the series combination of C1 and C2. Generally the ratio C1:C2 is from 1:1 to 3:1.






Figure 3-3. Jabber Inhibit Block Diagram

For a 20 pF crystal load:

20 pF = C1C2/(C1 + C2)

and

C2 = 20 pF [C1/(C1 - 20 pF)]

Typical values are C1 = 60 pF and C2 = 30 pF.

It is suggested that best results will be had with close tolerance (5%) NPO ceramic capacitors — <u>trimming should not be required</u>. If trimming is necessary, a third trimming capacitor C3 can be placed in series with the crystal. Capacitors C1 and C2 will have to be increased in value because the crystal load now becomes C1 and C2 and C3 in series. For help in designing the capacitor network the user is directed to *Design of Crystal and Other Harmonic Oscillators*, B. Parzen, Wiley, 1983.

3.4.2 Parallel-Resonant, Overtone Mode Crystal

Figure 3–4 also shows the network used for overtone mode operation. The crystal is still parallel resonant, but must be specified for overtone (harmonic) operation at the desired frequency. A low series resistance of less than 30 Ω is recommended.




Figure 3–4. Crystal Oscillator Schematic Shows Configurations For Both Overtone and Fundamental Modes

Inductor L1 and capacitor C2 form a tank circuit that is parallel resonant at a frequency **lower** than the desired crystal harmonic but above the next lower odd harmonic. $C3 = 0.01 \mu F$ is a dc blocking capacitor to ground. At the operating

frequency the tank circuit impedance will appear capacitive; therefore, the load to the crystal is C1 in series with the capacitive reactance of the tank circuit.

This series combination should be equal to the desired crystal load. Typically, C2 will increase in value as compared to the fundamental mode situation because of the cancelling effects of L1. Again the user is directed to the above reference for optimum selection of components.

3.4.3 External Clock Source

Figure 3–5 shows the connection used for a TTL compatible external clock source. XTAL1 and XTAL2 are tied together defeating transistor Q1. External resistor R1 = 2.0 k Ω assures a high level greater than 3.0 V at an input current of 800 μ A. The TTL driver must be capable of sinking 2.5 mA.




Figure 3-5. TTL Compatible Clock Source Driving CBM

The IEEE 802.4 for 5 Mbps or 10 Mbps data rate carrier band requires a transmit frequency stability of \pm 100 ppm (0.01%). The external clock source must be specified for this stability over temperature.

SECTION 4 RECEIVER AMPLIFIER/LIMITER WITH CARRIER DETECT

4.1 OVERVIEW

The IEEE 802.4 spec provides that the incoming signal range for good signal is +10 dB (1.0 mV, 75 Ω) [dBmV] to +66 dB (1.0 mV, 75 Ω) [dBmV] available at the modern connector. The IEEE 802.4 further specifies that the modern will report silence for any signal below +4.0 dB (1.0 mV, 75 Ω) [dBmV]. Therefore, the receiver function must amplify any signal of +10 dBmV and above to limiting for good data recovery, and the signal detect must switch within the +4.0 dBmV to +10 dBmV window, that is, it must be "off" for +4.0 dBmV and below, and be "on" for +10 dBmV and above. The MC68194 requires a pre–amplifier of about 12 dB in front of the onboard amplifier and carrier detect function. Clock and data recovery are extracted from the amplified/limited incoming signal, and the carrier detect is used to control the clock and data recovery function based on presence of good signal.

4.2 AMPLIFIER


Figure 4–1 shows a simple block diagram of the receiver amplifier. Internally, dc feedback is used to bias the amplifier, and connection points FDBK and FDBK* are provided to ac bypass the feedback. With both receiver inputs RXIN and RXIN* available, the device can be wired either for differential or single–ended operation. Differential is preferred for low noise.

An external preamplifier with gain of about 12 dB is used with the onboard amplifier. The pre-amp can drive the CBM either single-ended or differentially. The onboard amplifier output signal is used in two ways. One path adds an additional limiter stage and is used to drive the clock and data recovery stages. The second path is used to develop carrier detect.

In the signal window where carrier detect must be active, the internal amplifier remains in the linear (non-limiting) range. Its output is fullwave rectified, and the rectified signal is compared to an onboard threshold that is temperature and voltage compensated. The rectified signal is also brought out to an external lead called CARDET. A capacitor can be added at this pin which combines with the series $125\ \Omega$ resistor to form a low pass filter. This filtering is used to knock any high frequency noise off of the signal. The output of the comparator is a series of pulses (when the signal amplitude is sufficiently large) which are digitally integrated in the internal squelch signal.

4.3 CARRIER DETECTION THRESHOLD

The carrier detect threshold is internally generated and compensated for power supply and temperature variation. The THRESHOLD pin is provided to adjust the threshold via an external resistor tied to V_{CC} .



(A) Receiver Used in Differential Mode




Figure 4-1. Receiver Amplifier With Carrier Detect

SECTION 5 **CLOCK RECOVERY**

5.1 OVERVIEW

The clock recovery circuitry is a key part of the receive function providing RX clock, a 2 times (2X) RX clock, and a 4 times (4X) RX clock for data recovery and to send receive symbols to the MAC. Figure 5-1 is a simplified functional schematic of the clock recovery logic. The clock recovery is fed by the output stage of the receive amplifier. The phase-coherent signal contains frequency components equal to 1X and 2X the serial data rate. Figure 5-2 shows an example of timing for a 5 Mb/s serial data rate. The RXOUT signal drives a one-shot with a time period of 75% of 1/2 bit time; this locks out edges caused by the higher frequency component. The one-shot is non-retriggerable and is triggered on both positive and negative going edges. This produces a pulse for every edge of the lower frequency.

The output of the one-shot is divided by 2 to produce a 50% duty cycle signal equal in frequency to the lower frequency of the phase-coherent signal. In turn, the ÷2 flip-flop output runs through a multiplexer to a phase-locked loop (PLL) system. The multiplexer selects the RXOUT signal when carrier detect is present; otherwise the local oscillator divided by 4 is selected.


The PLL system consists of a digital phase detector, an active loop filter, a voltage-controlled multivibrator (VCM), and a divide-by-4 feedback counter. When in phase lock, the output of the divide-by-4 feedback counter is locked to the reference clock. In turn, the VCM 4 times clock is also aligned with the reference clock as shown in Figure 5-2.

The 4 times clock from the VCM, the 2 times clock, and the 1 times clock are all in phase (when the PLL is phase-locked) with the reference clock, and are used to do data recovery. Note that the reference clock can be 180° out of phase with the bit time boundaries (Figure 5-2). This does not affect the 2X and 4X clocks which are used to sample the data. However, RXCLK can be out of sync with the bit time boundaries and special circuitry in the data recovery logic detects and corrects this condition.

When no valid input signal is available from the receive amplifier (carrier detect is not asserted), the multiplexer selects the local clock as a reference. This has the advantages of:

- 1. Supply a RXCLK when no data is present.
- Holding the PLL in frequency lock so that only phase-lock must be achieved when switching to the RX signal.
- Providing a smooth transition for RXCLK when moving from the local oscillator (at the beginning of a frame) and vice versa (at the end of a frame). The PLL acts as an integrator.

The IEEE 802.4 provides a PAD-IDLE or training signal at the beginning of any transmission. The PAD-IDLE for phase-coherent FSK is an alternating one and zero pattern, and the PLL is capable of being locked-in well within the 24 bit times (3 octets). The design goal is to be locked-in within 12-16 bit times. Data recovered during this lockup time at the



beginning of a transmission can be invalid because the PLL clocks are not sync'ed. As a result the data recovery logic forces silence for 17-18 bit times after the carrier detect switches the reference clock (via the multiplexer) at the beginning of a received transmission.

5.2 ONE-SHOT

As previously stated, the one-shot is used to lock out the transitions due to the higher frequency component of the phase-coherent signal. The one-shot is non-retriggerable and fires off both edges of the incoming RXOUT signal. The time period should be set to 75% of half the bit time. As an example, the 5 Mb/s data rate has a 200 nsec bit time and the one-shot period then has a period of 75 nsec.




Figure 5-2. Clock Recovery Timing Signals

MOTOROLA

Figure 5–3 shows the arrangement of the external timing capacitor and resistor. The internal resistor R_{INT} may be used with or without an external resistor. A test pin is also provided (SET–PW) to monitor the pulse width.

For 5 Mbps operation, typically Rpw = 1.5 k Ω and Cpw = 33 pF.





Figure 5-3. One-Shot Timing Components

5.3 PHASE-LOCKED LOOP (PLL) COMPONENTS

The PLL consists of a digital phase detector (PD), an active loop filter, a VCM, and a divide—by—4 feedback path. Figure 5–4 shows the fundamental elements of the PLL with their gain constants. The basic PLL allows the output frequency f_0 to be "locked—on" to the input frequency f_i with a fixed phase relationship and to track it in frequency. When "in lock" the inputs to the phase detector have zero phase error. The input frequency is referenced to $f_0/4$.

A PLL follows classic servo theory and equations. In the following discussion a working knowledge of a PLL is assumed. For more background and applications information on PLL, the user is directed to Motorola Application Note AN535.





 $\varnothing_{\mathsf{G}}(\mathsf{s}) = (\ 1\ /\ [\ 1 + \mathsf{G}(\mathsf{s})\ \mathsf{H}(\mathsf{s})]\)\ \varnothing_{\mathsf{j}}(\mathsf{s}) \ \varnothing_{\mathsf{O}}(\mathsf{s}) = (\ \mathsf{G}(\mathsf{s})\ /\ [\ \mathsf{G}(\mathsf{s})\ \mathsf{H}(\mathsf{s})]\)\ \varnothing_{\mathsf{j}}(\mathsf{s}) \ \mathsf{where:}$

 $G(s) = K_p K_f K_0$

H(s) = Kn

n Kn = 1 / N = 1/4

Reference: Motorola App Note AN535

Figure 5-4. PLL Elements and Loop Equations

5.3.1 Phase Detector (PD)

The phase detector produces a voltage proportional to the phase difference between $\mathcal{O}_i(s)$ and $\mathcal{O}_0(s)/4$. This voltage after filtering is used as the control signal for the VCM. The PD has pump—up UP* and pump—down DOWN* outputs with a typical 800 mV logic swing. UP* produces a low level pulse equal in width to the amount of time the positive edge of \mathcal{O}_i (REF CLOCK) leads the positive edge of $\mathcal{O}_0/4$ (VCM/4). DOWN* produces a low level pulse equal in width to the amount of time the positive edge of $\mathcal{O}_1/4$ lags $\mathcal{O}_0/4$. Both pulses will not occur on the same clock cycle as $\mathcal{O}_0/4$ must either lead or lag \mathcal{O}_i when the PLL is out of lock. When in–lock, both outputs produce a very narrow pulse or negative spike.

The gain of the phase detector is equal to (reference Motorola app note AN532A):

 $K_D = (\text{Logic swing})/2\pi = 800 \text{ mV}/2\pi = 0.127 \text{ V/radian}$

5.3.2 Voltage Controlled Multivibrator (VCM)

The operating frequency range of the VCM is determined by the capacitor tied to pins VCM-C1 and VCM-C2. The capacitor should be selected to put the desired operating frequency in the center of the VCM tuning range.

The transfer function of the VCM is given by:

$$K_0 = K_V/s$$

where K_V is the sensitivity in radians per second per volt. K_V is found by:

$$K_V = \frac{\text{[(Upper frequency limit)} - \text{(Lower frequency limit)}]2\pi}{\text{(Control voltage tuning range)}}$$

= $2\pi (\Delta f)/\Delta V_{CX}$ rad/s/V

then

 $K_0 = 2\pi (\Delta f)/(\Delta V_{CX})s \text{ rad/s/V}$

5.3.3 Loop Filter

Since a Type 2 system is required (phase coherent output, see reference AN535), the loop transfer function of Figure 5–4 takes the form:

$$G(s) H(s) = [K (s+a)] / s^2$$

Writing the loop transfer function (from Figure 5-4) and relating it to the above form:

$$G(s) H(s) = [K_p K_v K_n K_f] / s = [K (s+a)] / s^2$$

Having determined K_p , K_0 , and that $K_n = 1/4$ then K_f (filter transfer function) must take the form:

$$K_f = (s+a) / s$$

An active filter of the form shown in Figure 5–5A gives the desired results, where:

$$K_f = (R2 C s+1) / R1 C s (for large A)$$

The active filter can also be implemented as shown in Figure 5–5B using an alternate approach of a charge pump. The advantage of the charge pump design is that it can be implemented using only a single 5.0 volt supply. Its transfer function is:

$$K_f = (RC s + 1) / C s$$




Figure 5-5A. Active Filter Using Op Amp




Figure 5-5B. Charge Pump/Filter

5.3.4 Loop Characteristics

If an active filter as shown with an op amp is used, the general PLL loop transfer function now becomes:

$$\begin{aligned} \mathsf{G}(\mathsf{s}) \; \mathsf{H}(\mathsf{s}) &= \mathsf{K}_\mathsf{p} \; \mathsf{K}_\mathsf{f} \; \mathsf{K}_\mathsf{0} \; \mathsf{K}_\mathsf{n} \\ &= \mathsf{K}_\mathsf{p} \; [(\mathsf{R2} \; \mathsf{C} \; \mathsf{s} \! + \! \mathsf{1}) \; / \; \mathsf{R1} \; \mathsf{C} \; \mathsf{s}] \; (\mathsf{K}_\mathsf{V} \! / \! \mathsf{s}) \; (\mathsf{1} \; / \; \mathsf{N}) \end{aligned}$$

Its characteristic equation is set to the form:

C.E. =
$$1 + G(s) H(s) = 0$$

= $s^2 + (K_D K_V R2) s / (R1 N) + K_D K_V) / (R1 C N)$

Relating to the standard form ($s^2 + 2\xi\omega_n s + \omega_n 2$) and solving:

$$\omega_{n}{}^{2} = \left(\mathsf{K}_{p} \; \mathsf{K}_{v}\right) / \; \mathsf{R1} \; \mathsf{C} \; \mathsf{N} \quad 2 \xi \omega_{n} = \left(\mathsf{K}_{p} \; \mathsf{K}_{v} \mathsf{R2}\right) / \; \mathsf{R1} \; \mathsf{N}$$

where

 ω_n = Natural frequency ξ = damping factor.

If a change pump loop filter is used, the general PLL loop transfer function alternately becomes:

$$\begin{split} G(s) \; H(s) &= K_p \; K_f \; K_0 \; K_n \\ &= K_p [(R \; C \; s + 1) \; / \; C \; s] \; (K_V \; / \; s) \; (1 \; / \; N) \end{split}$$

Its characteristics equation is set to the form:

C.E. = 1 + (Gs) (Hs) = 0
=
$$s^2$$
 + (K_p K_v R) s / (N) + (K_p K_v) / (C N)


Relating to the standard form (s2 + $2\xi\omega_n$ s + ω_n ²) and solving:

$$\omega_{\rm n}^2 = (K_{\rm D} K_{\rm V}) / C N 2\xi \omega_{\rm n} = (K_{\rm D} K_{\rm V} R) / N$$

SECTION 6 DATA RECOVERY

6.1 OVERVIEW

The RXOUT signal from the receive amplifier and clocks generated by the clock recovery logic are used by the data recovery logic. The MC68194 recovers the data from the encoded receive signal by opening sampling windows around the 1/4 and 3/4 bit time positions and looking for edges in the received signal (refer to Figure 6–1 for the encoded data representations). A data ONE has transitions only at the 0 and 1/2 bit time positions. A data ZERO has transitions at the 0,






Figure 6-1. Encoded Data Representation



transitions at the 0, 1/4, and 1/2 bit time positions (ND1) or at the 0, 1/2, and 3/4 bit time positions (ND2). NON–DATA symbols should always occur in pairs; each pair is made up of one of each type of NON–DATA encoded symbols as shown in Figure 6–2 (ND1 followed by ND2).

ONEs, ZEROs, and NON-DATA pairs can be easily decoded by keeping track of the 1/4 and 3/4 bit time position transitions. The ONEs, ZEROs, and NON-DATA pairs are then reported on the RXSYMX pins as described in the serial interface discussion. Two other conditions can also be reported while receiving in MAC mode — BAD SIGNAL and SILENCE. BAD SIGNAL is reported when a ND1 symbol is not followed immediately by a ND2 symbol or when a ND2 symbol is received and not immediately preceded by a ND1 symbol.

SILENCE is reported when one of four conditions occurs:

- When the amplitude of the received signal is not large enough to trigger the on-chip carrier detect circuit. Reporting SILENCE when the carrier detect signal is not asserted prevents the chip from responding to low level noise.
- When in internal loopback mode and SILENCE is being requested on the TXSYMX pins, SILENCE will be reported on the RXSYMX pins. An internal digital carrier detect is used during loopback and this signal is negated when SILENCE is requested on the request channel.
- During the PLL training period at the beginning of a transmission. When an incoming signal first triggers the carrier detect in the amplifier, the PLL must lock to the new reference clock (generated from the data stream). During the lockup time, recovered data may not be valid. The data recovery logic forces SILENCE for a fixed period of time (17–18 bit times).
- During end-of-transmission blanking. See Section 6.2.

The PAD–IDLE at the beginning of a transmission is used as a training signal as described in the clock recovery section. After the PLL has achieved lock, the recovered clock at this point may be in phase or 180° out of phase with the bit time clock at the sending end. This creates a problem for RXCLK and the data recovery logic because symbols would be decoded as the wrong combination of 1/2 bit time transitions.

Logic in the data recovery circuitry corrects for this situation. If the clock is 180° out of phase, the PAD-IDLE sequence (ONE, ZERO, ONE, ZERO, ONE, ...) will be decoded as a sequence of NON-DATA symbols. Refer to Figure 6-2. In normal data reception, NON-DATA symbols occur only in pairs; there are never three or more in a row. Therefore, three or more NON-DATA symbols occurring in a row indicate that the bit time clock is 180° out of phase and the bit time clock




Figure 6.2 Training Sequence Decoded With In-Phase and Out-Of Phase Clocks




Figure 6–3. Clock Slip To Bring In Phase With Data Stream

(RXCLK) must be slipped as shown in Figure 6–3. The clock frequency and phase have now been recovered and symbol decode proceeds as described above.

6.2 RECEIVER END-OF-TRANSMISSION BLANKING

The IEEE 802.4 requires that the physical layer recognize the end of a transmission and report silence to the MAC for a period thereafter. This period of silence is referred to as blanking and must meet the following conditions:

- Blanking must begin no later than 4 MAC-symbol times after the last MAC-symbol of the End Delimiter (i.e., the last End Delimiter of the transmission).
- Blanking must continue to a point at least 24 MAC-symbol times but not more than 32 MAC-symbol times from the last MAC-symbol of the End Delimiter.

The MC68194 provides this function by recognizing the last End Delimiter of a transmission (I Bit = 0, see Section 1.3). The CBM reports silence for 32 symbols after the last symbol of the End Delimiter.

The blanking function can be disabled for test purposes or non–IEEE 802.4 applications via the EOTDIS* input.



SECTION 7 SERIAL INTERFACE

7.1 OVERVIEW

The serial interface is composed of the Physical Data Request Channel and the Physical Data Indication Channel. The serial interface is used to pass commands and data frames to and from the CBM.

7.2 PHYSICAL DATA REQUEST CHANNEL

Five signals comprise the physical data request channel. Three of these signals (TXSYM2, TXSYM1 and TXSYM0) are multiplexed and have different meanings depending on the mode of SMREQ*. When SMREQ* is equal to one, the MAC mode is selected. When SMREQ* is equal to zero, the physical layer management mode is selected.

7.2.1 TXCLK - Transmit Clock

The transmit clock can be from 1.0 to 10 MHz. TXSYM2, TXSYM1, TXSYM0 and SMREQ* are synchronized to TXCLK. The IEEE 802.4 standard for carrier band allows for 5.0 or 10 MHz clocks.

7.2.2 SMREQ* - Station Management Request

SMREQ* directs the physical layer to be in MAC or physical layer management mode. In MAC mode SMREQ* = 1 and in management mode SMREQ* = 0.

7.2.3 TXSYM0, TXSYM1, and TXSYM2 — Transmit Symbols

In physical layer management mode TXSYM2, TXSYM1 and TXSYM0 have the meanings shown in Figure 7–1.

| State | TXSYM2 | TXSYM1 | TXSYM0 |
|---------------------|--------|--------|--------|
| RESET | 1 | 1 | 1 |
| DISABLE LOOPBACK | 1 | 0 | 1 |
| ENABLE TRANSMITTER | 0 | 1 | 1 |
| SERIAL SM DATA/IDLE | 0 | 0 | 0/1 |

Figure 7–1. Request Channel Encoding for Physical Management Mode (SMREQ* = 0)

The CBM supports only four station management commands (RESET, LOOPBACK DISABLE, ENABLE TRANSMITTER and IDLE) encoded on lines TXSYM2, TXSYM1 and TXSYM0. The CBM does not support the SMDATA commands, but responds with a "NACK". In MAC mode, the encoding for TXSYM2, TXSYM1, and TXSYM0 are shown in Figure 7–2.

| Symbol | TXSYM2 | TXSYM1 | TXSYM0 |
|----------|--------|--------|--------|
| ZERO | 0 | 0 | 0 |
| ONE | 0 | 0 | 1 |
| NON-DATA | 1 | 0 | X |
| PAD-IDLE | 0 | 1 | X |
| SILENCE | 1 | 1 1 | X |

Where:

ZERO is binary zero.

ONE is binary one.

NON-DATA is a delimiter flag and is always present in pairs.

PAD-IDLE is one symbol of preamble/interframe idle.

SILENCE is silence or no signal.

Figure 7–2. Request Channel Encoding For MAC Mode (SMREQ* = 1)

7.3 PHYSICAL DATA INDICATION CHANNEL

Five signals comprise the physical data indication channel. Three of these signals (RXSYM2, RXSYM1 and RXSYM0) are multiplexed and have different meanings depending on the state of SMIND*. When SMIND* is equal to one, the physical layer is in MAC mode and when SMIND* is equal to zero, the physical layer is in management mode or an error has occurred.

7.3.1 RCXLK - Receive Clock

The receive clock can be from 1.0 to 10 MHz. RXSYM2, RXSYM1, RXSYM0, and SMIND* are synchronized to RXCLK. The IEEE 802.4 standard for carrier band networks allows 5.0 or 10 MHz clocks.

7.3.2 SMIND* — Station Management Indication

SMIND* indicates whether the physical layer is in MAC mode (SMIND* = 1) or management mode (SMIND* = 0) of operation. When in MAC mode of operation, the physical layer has RXSYM2, RXSYM1, and RXSYM0 encoded indicating data reception. When in management mode of operation, the physical layer RXSYM2, RXSYM1 and RXSYM0 are encoded to confirm response to received commands or to indicate a physical error (jabber inhibit).

7.3.3 RXSYM0, RXSYM1 and RXSYM2 — Receive Symbols

The encoding for RXSYM2, RXSYM1, and RXSYM0 in physical management mode is shown in Figure 7–3:

| State | RXSYM2 | RXSYM1 | RXSYM0 |
|----------------------------|--------|--------|--------|
| NACK (non-acknowledgement) | 1 | 0 | * |
| ACK (acknowledgement) | 0 | 1 | * |
| IDLE | 0 | 0 | 1 |
| Physical Layer Error | 1 | 1 | 1 |

*Indicates RXSYM0 contains the SM RX data when responding to a serial data command.

Figure 7–3. Indication Channel Encoding For Physical Management Mode (SMIND* = 0)

The encoding of RXSYM2, RXSYM1, and RXSYM0 in MAC mode is shown in Figure 7–4.

| Symbol | RXSYM2 | RXSYM1 | RXSYM0 |
|------------|--------|--------|--------|
| ZERO | 0 | 0 | 0 |
| ONE |) o |) o | 1 |
| NON-DATA | 1 | 0 | × |
| SILENCE | 1 1 | 1 | l x |
| BAD SIGNAL | 0 | 1 | Х |

Where:

ZERO is the received data zero.

ONE is the received data one.

NON-DATA is a delimiter flag and is always present in pairs.

SILENCE is silence or no signal.

BAD SIGNAL is received bad signal.

X = Don't care.

Figure 7–4. Indication Channel Encoding For MAC Mode (SMIND* = 1)

SECTION 8 PHYSICAL MANAGEMENT

8.1 OVERVIEW

The MC68194 supports four physical management commands on the request channel: RESET, DISABLE LOOPBACK, ENABLE TRANSMITTER, and IDLE. The serial data station management commands are not implemented in the MC68194. These unimplemented commands are typically used to set up and read registers or control bits within a more complex modem. The CBM does not have registers and does not require the SMDATA commands. Upon reception of a SMDATA command, the CBM will respond with a NONACKNOWLEDGEMENT (NACK) and a response byte in accordance with the IEEE DTE—DCE Interface Standard. The data in the response byte is all ZEROs. Receipt of a RESET, DISABLE LOOPBACK, or ENABLE TRANSMITTER command will abort the SMDATA response.

8.2 RESET

The RESET command performs the same function as the RESET pin; the internal loopback mode is enabled, the transmitter outputs are disabled and TXDIS is enabled, and the jabber inhibit timeout is cleared. In addition the RESET command will generate an ACKNOWLEDGEMENT response (ACK) on the RXSYMx pins.

The RESET pin is an asynchronous function. When taken high it resets the CBM as described above leaving the CBM ready to respond to the physical data request channel.

NOTE: For the MC68194 to respond properly to commands after a hardware reset, the request channel must either be in MAC mode upon exiting the hardware reset or the request channel must go to MAC mode briefly before going to management mode. If the MC68194 is in management mode upon exiting the hardware reset, it remains reset and does not recognize the command because it is waiting for a MAC mode to management mode transition. This situation can be corrected by either exiting hardware reset with the request channel in MAC mode or putting the request channel in MAC mode or putting the request channel in MAC mode briefly before issuing any management commands. See Section 8.6 for command response timing.

8.3 INTERNAL LOOPBACK

The internal loopback mode is provided for testing the CBM. In this mode a multiplexer selects the internal transmitter signal to drive the clock recovery and data recovery portions of the receive circuitry. This transmit signal is taken just prior to the output buffer stages of the transmitter circuit.

The loopback mode can only be selected via RESET (management command or external pin). Loopback mode is exited upon receipt of the management command DISABLE LOOPBACK. The CBM will respond with ACK to this command.

A normal sequence of events to test the CBM then would be:

 Initialize the CBM via a RESET command or hardware reset.

- Return to MAC mode and send test data. The CBM is full duplex.
- In management mode, send DISABLE LOOPBACK command to exit loopback.

Following the test the modern can be setup for standard operation.

8.4 STANDARD OPERATION

Standard operation requires that the transmitter be enabled as well as disabling loopback. The transmitter is automatically disabled on RESET. Three things must happen after a RESET before transmissions can begin:

- Loopback mode must be exited with the DISABLE LOOPBACK command. The MC68194 responds to this command with the ACK management response.
- The transmitter must be activated with the ENABLE TRANSMITTER command. The MC68194 responds to this command with the ACK management response.
- The MC68194 must exit the management mode and enter the MAC data mode.

The CBM is now ready to send and receive data, i.e., the CBM is in MAC or data mode, loopback is disabled, and the transmitter is enabled.

8.5 IDLE

The CBM provides the IDLE response when an IDLE management command is received. In addition, the IDLE response is returned for all invalid, as opposed to unimple-mented (SMDATA) commands.

8.6 COMMAND RESPONSE TIMING

The MC68194's management command/response operation is:

- ACK response to RESET, DISABLE LOOPBACK, and ENABLE TRANSMITTER within 2 clock periods. As shown in Figure 8–1, the precise response time depends on the relative phase of the TXCLK and the RXCLK signals. If they are in phase, the response will be available at the RXSYMx pins 1.5 clocks after the command is latched. If the clocks are 180° out of phase, the delay will be 2 clocks. The command should be held on the TXSYMX pins until the response is received on the RXSYMX pins.
- The IDLE command and all invalid commands will produce the IDLE response with the same delay as described above.
- 3. The SMDATA command response timing is shown in Figure 8–2. The NACK response to the SMDATA command is available on the RXSYMX pins in 2.5 or 3 clock periods depending on the relative phases of the TXCLK and RXCLK signals. When NACK becomes valid, RXSYM0 is low creating a start bit for the response byte. NACK is held for 9 clock periods with RXSYM0 low (start bit plus 8 ZERO data bits). NACK is held for one additional clock with RXSYM0 high. This is the stop bit and mark the end of the SMDATA response byte. 12.5 or 13 clock periods after receiving



the SMDATA command the NACK response is removed.

In management mode, RXCLK is always locked to TXCLK. These clocks may be in phase or 180° out of phase as discussed above. This uncertainty exists because the clock recovery PLL can lock to either phase of the local clock. The response delays relative to TXCLK may therefore differ by 1/2 clock period. The MC68194 must leave management mode, enter MAC mode, and return to management mode for a phase change to occur. The relative phase of the two clocks will not change while in management mode.

Because the clock recovery PLL requires a training period when first entering management mode, the PLL must have sufficient time to lock to the new clock source (TXCLK) before being required to provide a response. To provide enough time

for the PLL to lock up, the MC68194 delays 16.5 to 17 clock periods before entering station management mode (SMIND* = 0) after the station management mode is selected (SMREQ* = 0). Refer to Figure 8–3 for the timing diagram. During this delay, the MAC mode SILENCE response will be present on the RXSYMX pins.

Users must be aware that when first requesting management mode there will be this added delay before the mode is entered and a response is available. If a management command is sent along with the station management mode request (SMREQ* = 0) and held on the TXSYMX pins until the CBM enters station management mode, the proper response will be available on the RXSYMX pins immediately except in the case of SMDATA commands. SMDATA commands must not be requested on the TXSYMX pins until after SMIND* indicates that station management mode has been entered.




Figure 8-1. Parallel Command Response Time




Figure 8–2. SMDATA Command Response Time




Figure 8–3. Station Management Request Response Time

SECTION 9 MC68194 CARRIER BAND MODEM **ELECTRICAL SPECIFICATIONS**

MAXIMUM RATINGS (Limits Beyond Which Device Life May Be Impaired)

| Characteristic | Symbol | Value | Unit |
|---|------------------|-------------|------|
| Supply Voltage | Vcc | 0 to +7.0 | Vdc |
| TTL Input Voltage | VIN | 0 to +5.5 | Vdc |
| TTL Output Voltage (Applied to output HIGH) | Vout | 0 to +5.5 | Vdc |
| ECL Output Source Current | lout | 50 | mAdc |
| Storage Temperature Cerquad | T _{stg} | -55 to +165 | °C |
| Junction Temperature Cerquad | TJ | 165 | °C |

GUARANTEED OPERATING RANGES

| | | | Value | | |
|--|--------|------|-------|------|------|
| Characteristic | Symbol | Min | Тур | Max | Unit |
| Supply Voltage | Vcc | 4.75 | 5.0 | 5.25 | Vdc |
| Operating Temperature (Cerquad in still air) | TA | 0 | 25 | 70 | °C |

DC ELECTRICAL CHARACTERISTICS

| | | | Limits | | | | |
|--|-----------------|----------------|--------|------|------|--|--|
| Characteristic | Symbol | Symbol Min Typ | | Max | Unit | Test Conditions | |
| L INPUTS (TXSYM0-TXSYM2, $^{\circ}$ $_{\Lambda}$ = 0-70°C, $^{\circ}$ C _C = 5.0 Vdc \pm 5% | | DIS)† | | | | | |
| Input HIGH Voltage | VIH | 2.0 | | | Vdc | | |
| Input LOW Voltage | V _{IL} | | | 0.8 | Vdc | | |
| Input HIGH Current | ΊΗ | | | 20 | μА | V _{CC} = MAX, V _{IN} = 2.7 Vdc | |
| Input LOW Current | ΙL | | | -0.7 | mA | V _{CC} = MAX, V _{IN} = 0.4 Vdc | |

TTL OUTPUTS (TXCLK, RXSYM0-RXSYM2, SMIND*, RXCLK, JAB)

$(T_A = 0-70^{\circ}C, V_{CC} = 5.0 \text{ Vdc } \pm 5\%)$

| Output HIGH Voltage | VOH | 2.7 | | Vdc | $V_{CC} = MIN, I_{OH} = MAX$ |
|---------------------|-----------------|-----|------|-----|--|
| Output LOW Voltage | V _{OL} | | 0.5 | Vdc | V _{CC} = MIN, I _{OL} = MAX |
| Output HIGH Current | lон | | -0.4 | mA | |
| Output LOW Current | loL | | 8.0 | mA | |

ECL OUTPUTS (TXOUT, TXOUT*)

$(T_A = 25^{\circ}C, V_{CC} = 5.0 \text{ Vdc})$

| Output HIGH Voltage | Voн | 4.10 | Vdc | R _{pulldown} = 220 Ω |
|---------------------|-----------------|------|-----|-------------------------------|
| Output LOW Voltage | V _{OL} | 3.28 | Vdc | R _{pulldown} = 220 Ω |

OPEN COLLECTOR OUTPUT (TXDIS)

$(T_A = 25^{\circ}C, V_{CC} = 5.0 \text{ Vdc})$

| Output LOW Current | loL | 450 | 550 | μА | V _{OL} = 3.0 Vdc |
|-----------------------------|-----|-----|-----|----|---------------------------|
| Output HIGH Leakage Current | ЮН | | 50 | μΑ | V _{OH} = 5.0 Vdc |



DC ELECTRICAL CHARACTERISTICS — continued

OTHER PARAMETERS (T_A = 25°C, V_{CC} = 5.0 Vdc)

POWER SUPPLY DRAIN CURRENT

| | | | Limits | | | |
|--|--------------------|----------|--------|-----|------|---|
| Characteristic | Symbol | Min | Тур | Max | Unit | Test Conditions |
| Power Supply Drain Current | lcc | | 220 | 270 | mA | No outputs loaded, TTL inputs open. |
| RECEIVER (SINGLE-ENDED OPERATION | N) | | | | | |
| GAIN Output Voltage HIGH | GVOH | | 4.2 | | Vdc | I _{OH} = 5.0 mA |
| GAIN Output Voltage LOW | G _{VOL} | | 3.6 | | Vdc | I _{OL} = 5.0 mA |
| Input Signal (for limiting) | RVIN | | +17 | | dBmV | GAIN output = 600 mV |
| Detected Threshold | V _{thres} | | +18 | | dBmV | R _{THRES} = 120 kΩ to V _{CC} |
| PHASE DETECTOR OUTPUTS (UP*, DOV | VN*) | | | | | |
| Phase Detector Output Voltage HIGH | PDVOH | | 4.0 | | Vdc | I _{OH} = 10 mA |
| Phase Detector Output Voltage LOW | PDVOL | | 3.3 | | Vdc | I _{OL} = 10 mA |
| VCM | | | | | | |
| VCM Oscillator | F _{osc1} | | 40 | | MHz | C _{VCM} = 24 pF, RXCLK = 5.0 MHz, VCX = 3.6 Vdc |
| Frequency | F _{osc2} | | 20 | | MHz | C _{VCM} = 68 pF, RXCLK = 10 MHz, VCX = 3.6 Vdc |
| VCM Tuning Ratio | TR | | 4.0 | | | |
| VCX Tuning Range | V _{CX} | 2.6 | | 4.6 | Vdc | |
| ONE-SHOT | | | | | | |
| SET-PW Output Voltage HIGH | PWVOH | | 4.2 | | Vdc | I _{OH} = 5.0 mA |
| SET-PW Output Voltage LOW | PW _{VOL} | | 3.6 | | Vdc | I _{OL} = 5.0 mA |
| Timing Current | IT | | 0.8 | 4.0 | mA | |
| Internal Resistor | Rint | | 300 | | Ohms | |
| Timing Reference Voltage (measured at RPW pin) | V _{ref} | 1.2 | 1.3 | 1.4 | Vdc | IT = 0.8 mA |
| External Timing Resistor | REXT | | 1.5 | | kΩ | For 5.0 Mb/s data rate. |
| External Timing Capacitor | C _{EXT} | | 33 | | pF | For 5.0 Mb/s data rate. |
| JABBER TIMER | | | | • | | |
| RC Threshold High | JABVIH | 1 | 4.25 | | Vdc | I _{IN} = 5.0 μΑ Max |
| RC Output V _{OL} | JABVOL | T | 0.4 | | Vdc | I _{OL} = 10 mA |
| Jabber Resistor | RJAB | | 120 | 125 | kΩ | For 0.5 sec timing |
| Jabber Capacitor | C _{JAB} | <u> </u> | 2.2 | | μF | For 0.5 sec timing |
| CRYSTAL OSCILLATOR | | | | | | · |
| Input HIGH Voltage | VIH | 3.0 | | | Vdc | XTAL1 & XTAL2 tied together |
| Input LOW Voltage | VIL | | | 2.0 | Vdc | XTAL1 & XTAL2 tied together |


AC ELECTRICAL CHARACTERISTICS††

 $(T_A = 0-70^{\circ}C, V_{CC} = 5.0 \text{ Vdc } \pm 5\%)$


| | | | Limits | | | |
|--------------------------------------|--------------------------|-----|--------|-----|------|---|
| Characteristic | Symbol | Min | Тур | Max | Unit | Test Conditions |
| TXCLK Period | tTXperiod | 180 | 200 | 220 | | @ 5.0 MHz, Figure 9-1A. |
| RXCLK Period | ^t RXperiod | 180 | 200 | 220 | | @ 5.0 MHz, PLL locked to TXCLK, Figure 9–1B. |
| TTL Rise/Fall Time | t _{TTL±} | | 4.0 | | ns | Figure 9–1A. |
| TXSYMX, SMREQ* Setup Time (to TXCLK) | ^t setup | | 15 | 25 | ns | Figure 9–1A. |
| TXSYMX, SMREQ* Hold Time (to TXCLK) | ^t hold | | -9.0 | 0 | ns | Figure 9–1A. |
| RXSYMX, SMIND* Delay Time (to RXCLK) | ^t RXSYM delay | 0 | 2.5 | 5.0 | ns | Figure 9–1B. |
| XTAL1,2 to TXCLK Delay | [†] TXCLK delay | | 18 | | ns | Figure 9–1C. XTAL1 and XTAL2 tied together and driven with external source. |
| TXOUT, TXOUT* Rise/Fall Time | tTXOUT± | | 1.5 | | ns | R _{pulldown} = 500 Ω |
| UP*, DOWN* Rise/Fall Time | t _{PD±} | | 1.5 | | ns | R _{pulldown} = 500 Ω |
| TXDIS Rise/Fall Time | tTXDIS± | | 35 | | ns | 2.0 kΩ pullup to V _{CC} . Do not use Figure 9–2 test load. |

^{††} See Figure 9–2 for AC test load.






(A) TXSYMX, SMREQ* Setup and Hold Timing to TXCLK



(B) RXSYMX, SMIND* Delay Timing to RXCLK



(C) TXCLK Delay Timing to XTAL1, XTAL2

Figure 9-1. AC Test Waveforms




Figure 9–2. TTL, TXOUT, TXOUT*, Up* & Down* AC Test Load




Figure 9-3. One Shot Pulse Width versus Rext/Cext




Figure 9–4. VCM Frequency versus Control Voltage (V_{CC} = 5.0 Vdc & C = 68 pF)




Figure 9-5. VCM Frequency versus Capacitance




Figure 9-6. Detected Threshold versus Threshold Resistor

MECL Data

DL122 --- Rev 6





Figure 9-7. Jabber Time Constant versus Capacitance




Ordering Information



MECL Family Device Nomenclatures

MECL 10K, MECL 10H/100H




MC XXXX Y Package Type P for Plastic L for Ceramic D for Narrow SOIC FN for PLCC Function Type




Case Outlines

A letter suffix to the MECL logic function part number is used to specify the package style (see drawings below). See appropriate selector guide for specific packaging available for a given device type.


8-Pin Package




14-Pin Packages




14-Pin Packages (continued)




16-Pin Packages





16-Pin Packages (continued)






20-Pin Packages









20-Pin Packages (continued)




24-Pin Packages





28-Pin Package



MECL Logic Surface Mount

WHY SURFACE MOUNT?

Surface Mount Technology is now being utilized to offer answers to many problems that have been created in the use of insertion technology.

Limitations have been reached with insertion packages and PC board technology. Surface Mount Technology offers the opportunity to continue to advance the State-of-the-Art designs that cannot be accomplished with Insertion Technology.

Surface Mount Packages allow more optimum device performance with the smaller Surface Mount configuration. Internal lead lengths, parasitic capacitance and inductance that placed limitations on chip performance have been reduced.

The lower profile of Surface Mount Packages allows more boards to be utilized in a given amount of space. They are stacked closer together and utilize less total volume than insertion populated PC boards.

Printed circuit costs are lowered with the reduction of the number of board layers required. The elimination or reduction of the number of plated through holes in the board, contribute significantly to lower PC board prices.

Surface Mount assembly does not require the preparation of components that are common on insertion technology lines. Surface Mount components are sent directly to the assembly line, eliminating an intermediate step.

Automatic placement equipment is available that can place Surface Mount components at the rate of a few thousand per hour to hundreds of thousands of components per hour.

Surface Mount Technology is cost effective, allowing the manufacturer the opportunity to produce smaller units and offer increased functions with the same size product.

MECL AVAILABILITY IN SURFACE MOUNT

Motorola is now offering MECL 10K and MECL 10H in the PLCC (Plastic Leaded Chip Carrier) packages.

MECL in PLCC may be ordered in conventional plastic rails or on Tape and Reel. Refer to the Tape and Reel section for ordering details.

TAPE AND REEL

Motorola has now added the convenience of Tape and Reel packaging for our growing family of standard Integrated Circuit products. The packaging fully conforms to the latest EIA


RS-481A specification. The antistatic embossed tape provides a secure cavity sealed with a peel-back cover tape.

GENERAL INFORMATION

Reel Size 13 inch (330 mm) Suffix: R2

Tape Width 16 mmUnits/Reel 1000

MECHANICAL POLARIZATION



ORDERING INFORMATION

- Minimum Lot Size/Device Type = 3000 Pieces.
- No Partial Reel Counts Available.
- To order devices which are to be delivered in Tape and Reel, add the appropriate suffix to the device number being ordered.

EXAMPLE:

| ORDERING CODE | SHIPMENT METHOD |
|---------------|-----------------------|
| MC10101FN | Magazines (Rails) |
| MC10101FNR2 | 13 inch Tape and Reel |
| MC10H101FN | Magazines (Rails) |
| MC10H101FNR2 | 13 inch Tape and Reel |
| MC12015D | Magazines (Rails) |
| MC12015DR2 | 13 inch Tape and Reel |
| | |

DUAL-IN-LINE PACKAGE TO PLCC PIN CONVERSION DATA

The following tables give the equivalent I/O pinouts of Dual-In-Line (DIL) packages and Plastic Leaded Chip Carrier (PLCC) packages.



Pin Conversion Tables

8-Pin DIL to 20-Pin PLCC

| 8 PIN DIL | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
|-------------|---|---|---|----|----|----|----|----|
| 20 PIN PLCC | 2 | 5 | 7 | 10 | 12 | 15 | 17 | 20 |

14-Pin DIL to 20-Pin PLCC

| | | | | | | | | | | | | | | 14 | |
|-------------|---|---|---|---|---|---|----|----|----|----|----|----|----|----|---|
| 20 PIN PLCC | 2 | 3 | 4 | 6 | 8 | 9 | 10 | 12 | 13 | 14 | 16 | 18 | 19 | 20 | ļ |

16-Pin DIL to 20-Pin PLCC

| | | | | | | | | | | | | | | | | 16 |
|-------------|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|
| 20 PIN PLCC | 2 | 3 | 4 | 5 | 7 | 8 | 9 | 10 | 12 | 13 | 14 | 15 | 17 | 18 | 19 | 20 |

20-Pin DIL to 20-Pin PLCC

| 20 PIN DIL | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | ١ |
|-------------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|---|
| 20 PIN PLCC | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | l |

24-Pin DIL to 28-Pin PLCC

| 24 PIN DIL | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | |
|-------------|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--|
| 28 PIN PLCC | 2 | 3 | 4 | 5 | 6 | 7 | 9 | 10 | 11 | 12 | 13 | 14 | 16 | 17 | 18 | 19 | 20 | 21 | 23 | 24 | 25 | 26 | 27 | 28 | |

MOTOROLA AUTHORIZED DISTRIBUTOR & WORLDWIDE SALES OFFICES NORTH AMERICAN DISTRIBUTORS

| INITED OTATEO | F41 (400)404 0000 | 050004 |
|--|--|--|
| UNITED STATES | FAI | GEORGIA Atlanta |
| ALABAMA | Santa Clara | FAI |
| Huntsville | Wyle Electronics (408)727–2500 | Time Electronics 1–800–789–TIME |
| Arrow/Schweber Electronics (205)837–6955 FAI (205)837–9209 | Sierra Madre | Wyle Electronics (404)441–9045 |
| Future Electronics (205)830–2322 | PENSTOCK (818)355–6775 | Duluth (10 hours of the standard of the standa |
| Hamilton/Hallmark (205)837–8700 | Sunnyvale Hamilton/Hallmark (408)435–3500 | Arrow/Schweber Electronics (404)497–1300 Hamilton/Hallmark (404)623–4400 |
| Newark (205)837-9091 | PENSTOCK (408)730–0300 | Norcross |
| Time Electronics 1–800–789–TIME | Time Electronics | Future Electronics (770)441–7676 |
| Wyle Electronics (205)830–1119 | Thousand Oaks | Newark |
| ARIZONA Phoenix | Newark (805)449–1480 | PENSTOCK (770)734-9990 |
| FAI (602)731–4661 | Torrance Time Electronics 1–800–789–TIME | Wyle Electronics (770)441–9045 |
| Future Electronics (602)968–7140 | Tustin | IDAHO Boise |
| Hamilton/Hallmark (602)414–3000 | Time Electronics 1–800–789–TIME | FAI (208)376–8080 |
| Wyle Electronics (602)804–7000 | Woodland Hills | ILLINOIS |
| Scottsdale Alliance Electronics (602)483–9400 | Hamilton/Hallmark (818)594-0404 | Addison |
| Tempe | COLORADO | Wyle Laboratories (708)620–0969 |
| Arrow/Schweber Electronics (602)431–0030 | Lakewood FAI (303)237–1400 | Bensenville (700)707, 7000 |
| Newark (602)966–6340 | Future Electronics (303)232–2008 | Hamilton/Hallmark (708)797–7322 |
| PENSTOCK (602)967–1620 | Denver | Chicago FAI (708)843–0034 |
| Time Electronics 1–800–789–TIME | Newark (303)373–4540 | Newark Electronics Corp (312)784–5100 |
| CALIFORNIA | Englewood | Hoffman Estates |
| Agoura Hills | Arrow/Schweber Electronics (303)799–0258 | Future Electronics (708)882–1255 |
| Future Electronics (818)865–0040 Time Electronics Corporate 1–800–789–TIME | Hamilton/Hallmark (303)790–1662 PENSTOCK (303)799–7845 | Itasca Arrow/Schweber Electronics (708)250–0500 |
| Calabassas | Time Electronics | Palatine |
| Arrow/Schweber Electronics (818)880–9686 | Thornton | PENSTOCK (708)934–3700 |
| Wyle Electronics (818)880–9000 | Wyle Electronics (303)457–9953 | Schaumburg |
| Chatsworth | CONNECTICUT | Newark (708)310–8980 |
| Time Electronics 1–800–789–TIME | Bloomfield Newark (203)243–1731 | Time Electronics 1–800–789–TIME |
| Costa Mesa Hamilton/Hallmark (714)789–4100 | Cheshire | INDIANA Indianapolis |
| Culver City | FAI (203)250–1319 | Arrow/Schweber Electronics (317)299–2071 |
| Hamilton/Hallmark (310)558-2000 | Future Electronics (203)250–0083 | Bailey's Electronics (317)848-9958 |
| Garden Grove | Hamilton/Hallmark (203)271–2844 | Hamilton/Hallmark (317)575-3500 |
| Newark | Southbury Time Electronics 1–800–789–TIME | FAI (317)469–0441 |
| Irvine Arrow/Schweber Electronics (714)587–0404 | Wallingfort | Future Electronics |
| FAI (714)753–4778 | Arrow/Schweber Electronics (203)265–7741 | Newark |
| Future Electronics (714)453–1515 | FLORIDA | Ft. Wayne |
| Wyle Laboratories Corporate (714)753–9953 | Altamonte Springs | Newark (219)484-0766 |
| Wyle Electronics (714)863–9953 | Future Electronics (407)865–7900 | PENSTOCK (219)432–1277 |
| Los Angeles FAI (818)879–1234 | Clearwater FAI (813)530–1665 | IOWA |
| Wyle Electronics (818)880–9000 | Future Electronics (813)530–1003 | Cedar Rapids Newark (319)393–3800 |
| Manhattan Beach | Deerfield Beach | Time Electronics 1–800–789–TIME |
| PENSTOCK (310)546-8953 | Arrow/Schweber Electronics (305)429-8200 | KANSAS |
| Newberry Park | Wyle Electronics (305)420–0500 | Kansas City |
| PENSTÓCK (805)375–6680 | Ft. Lauderdale | FAI(913)381–6800 |
| Palo Alto Newark | FAI | Lenexa Arrow/Schweber Electronics (913)541–9542 |
| Riverside | Hamilton/Hallmark (305)484–5482 | Hamilton/Hallmark (913)663–7900 |
| Newark (909)784-1101 | Newark (305)486–1151 | Olathe |
| Rocklin | Time Electronics 1–800–789–TIME | PENSTOCK (913)829-9330 |
| Hamilton/Hallmark (916)632–4500 Sacramento | Lake Mary | Overland Park Future Electronics (913)649–1531 |
| FAI (916)782–7882 | Arrow/Schweber Electronics (407)333–9300 Largo/Tampa/St. Petersburg | Newark (913)677–0727 |
| Newark (916)565–1760 | Hamilton/Hallmark (813)547–5000 | Time Electronics 1–800–789–TIME |
| Wyle Electronics (916)638–5282 | Newark (813)287–1578 | MARYLAND |
| San Diego | Wyle Electronics (813)576–3004 | Baltimore |
| Arrow/Schweber Electronics (619)565–4800 FAI (619)623–2888 | Time Electronics 1–800–789–TIME | FAI (410)312–0833 |
| Future Electronics | Orlando FAI | Columbia Arrow/Schweber Electronics (301)596–7800 |
| Hamilton/Hallmark (619)571–7540 | Tallahassee | Future Electronics |
| Newark | FAI (904)668–7772 | Hamilton/Hallmark (410)720-3400 |
| PENSTOCK (619)623–9100 | Tampa | Time Electronics 1–800–789–TIME |
| Wyle Electronics (619)565–9171 | PENSTOCK (813)247–7556 | PENSTOCK (410)290–3746 |
| San Jose Arrow/Schweber Electronics (408)441–9700 | Winter Park Hamilton/Hallmark (407)657–3300 | Wyle Electronics (410)312–4844 Hanover |
| Arrow/Schweber Electronics (408)441–9700 Arrow/Schweber Electronics (408)428–6400 | PENSTOCK (407)657–3300 | Newark |
| | | 110/12 0022 |

AUTHORIZED DISTRIBUTORS - continued

| UNITED STATES - continued | NEW YORK | PENNSYLVANIA |
|---|--|--|
| MASSACHUSETTS | Bohemia Newark (516)567–4200 | Coatesville PENSTOCK(610)383–9536 |
| Boston | Hauppauge | Ft. Washington |
| Arrow/Schweber Electronics (508)658–0900 FAI (508)779–3111 | Arrow/Schweber Electronics (516)231–1000 | Newark (215)654–1434 |
| Bolton | Future Electronics (516)234–4000 Hamilton/Hallmark (516)434–7400 | Mt. Laurel Wyle Electronics (609)439–9110 |
| Future Corporate (508)779–3000 Burlington | PENSTOCK (516)724-9580 | Philadelphia |
| PENSTOCK (617)229-9100 | Konkoma Hamilton/Hallmark (516)737–0600 | Time Electronics |
| Wyle Electronics (617)271–9953 | Long Island | Pittsburgh |
| Peabody Time Electronics 1–800–789–TIME | FAI (516)348–3700 Melville | Arrow/Schweber Electronics (412)963–6807 Newark (412)788–4790 |
| Hamilton/Hallmark (508)532–9893 | Wyle Laboratories (516)293–8446 | Time Electronics |
| Woburn Newark (617)935–8350 | Pittsford Newark (716)381–4244 | TENNESSEE Knoxville |
| MICHIGAN | Rochester | Newark (615)588–6493 |
| Detroit FAI (313)513–0015 | Arrow/Schweber Electronics (716)427–0300 Future Electronics (716)387–9550 | TEXAS Austin |
| Future Electronics (616)698–6800 | FAI (716)387–9530 | Arrow/Schweber Electronics (512)835–4180 |
| Grand Rapids Newark | Hamilton/Hallmark (716)272-2740 | Future Electronics (512)502–0991 |
| Livonia | Time Electronics 1–800–789–TIME Syracuse | FAI(512)346–6426 Hamilton/Hallmark(512)219–3700 |
| Arrow/Schweber Electronics (810)455–0850 | FAI (315)451–4405 | Newark (512)338-0287 |
| Future Electronics (313)261–5270 Hamilton/Hallmark (313)416–5800 | Future Electronics (315)451–2371 | PENSTOCK (512)346–9762 |
| Time Electronics 1–800–789–TIME | Newark | Time Electronics |
| Troy Newark | NORTH CAROLINA | Benbrook |
| MINNESOTA | Charlotte FAI | PENSTOCK (817)249–0442 |
| Bloomington Wyle Electronics (612)853–2280 | Future Electronics (704)547–1107 | Carollton Arrow/Schweber Electronics (214)380–6464 |
| Burnsville | Raleigh | Dallas (014)004 7105 |
| PENSTOCK (612)882–7630 | Arrow/Schweber Electronics (919)876–3132 FAI (919)876–0088 | FAI |
| Eden Prairie Arrow/Schweber Electronics (612)941–5280 | Future Electronics (919)790–7111 | Hamilton/Hallmark (214)553-4300 |
| FAI (612)947–0909 | Hamilton/Hallmark (919)872–0712 | Newark (214)458–2528 Time Electronics 1–800–789–TIME |
| Future Electronics (612)944–2200 | Newark (919)781–7677 Time Electronics 1–800–789–TIME | Wyle Electronics (214)235–9953 |
| Hamilton/Hallmark (612)881–2600 Time Electronics 1–800–789–TIME | OHIO | El Paso |
| Minneapolis | Centerville Arrow/Schweber Electronics (513)435–5563 | FAI (915)577–9531 Ft. Worth |
| Newark | Cleveland | Allied Electronics (817)336–5401 |
| Hamilton/Hallmark (314)291–5350 | FAI | Houston Arrow/Schweber Electronics (713)647–6868 |
| MISSOURI St. Louis | Time Electronics 1–800–789–TIME | FAI |
| Arrow/Schweber Electronics (314)567–6888 | Columbus | Future Electronics (713)785–1155 |
| Future Electronics (314)469–6805 | Newark | Hamilton/Hallmark (713)781-6100 Newark (713)894-9334 |
| FAI | Dayton | Time Electronics 1–800–789–TIME |
| Time Electronics 1-800-789-TIME | FÅI | Wyle Electronics |
| NEW JERSEY Bridgewater | Hamilton/Hallmark (513)439–6735 | PENSTOCK (214)479–9215 |
| PENSTOCK (908)575–9490 | Newark | San Antonio |
| Cherry Hill Hamilton/Hallmark (609)424–0110 | Time Electronics 1–800–789–TIME Mayfield Heights | FAI (210)738–3330 UTAH |
| East Brunswick | Future Electronics (216)449–6996 | Salt Lake City |
| Newark (908)937–6600 | Solon Arrow/Schweber Electronics (216)248–3990 | Arrow/Schweber Electronics (801)973–6913 FAI (801)467–9696 |
| Fairfield (201)331–1133 | Hamilton/Hallmark (216)498–1100 | Future Electronics (801)467–4448 |
| Marlton | Worthington | Hamilton/Hallmark (801)266–2022 |
| Arrow/Schweber Electronics (609)596–8000 FAI (609)988–1500 | Hamilton/Hallmark (614)888–3313 OKLAHOMA | Newark (801)261–5660 Wyle Electronics (801)974–9953 |
| Future Electronics (609)596–1500 | Tulsa | West Valley City |
| Pinebrook | FAI | Time Electronics |
| Arrow/Schweber Electronics (201)227–7880 Wyle Electronics | Newark (918)252–5070 | WASHINGTON (601)974-9953 |
| Parsippany | OREGON | Bellevue |
| Future Electronics (201)299–0400 Hamilton/Hallmark (201)515–1641 | Beaverton Arrow/Almac Electronics Corp (503)629–8090 | Almac Electronics Corp (206)643–9992 Newark (206)641–9800 |
| Wavne | Future Electronics (503)645–9454 | PENSTOCK (206)454–2371 |
| Time Electronics 1–800–789–TIME | Hamilton/Hallmark (503)526–6200 Wyle Electronics (503)643–7900 | Bothell Future Electronics (206)489–3400 |
| NEW MEXICO Albuquerque | Portland | Redmond |
| Hamilton/Hallmark (505)828-1058 | FAI | Hamilton/Hallmark (206)882–7000 Time Electronics |
| Newark (505)828–1878 | PENSTOCK (503)297–1984 | Wyle Electronics 1–800–789–11ME Wyle Electronics |
| | Time Electronics 1–800–789–TIME | Seattle |
| | | FAI |
| | | , = = = = = = = = = = = = = = = = = |

AUTHORIZED DISTRIBUTORS - continued

| UNITED STATES - continued | Edmonton | Ottawa |
|---|--|--|
| | FAI (403)438–5888 | Arrow Electronics (613)226–6903 |
| MICCONCIN | Future Electronics (403)438–2858 | Electro Sonic Inc (613)728–8333 |
| WISCONSIN Brookfield | Hamilton/Hallmark (800)663–5500 | FAI |
| Arrow/Schweber Electronics (414)792–0150 | Saskatchewan | Future Electronics (613)727–1800 |
| Future Electronics (414)879–0244 | Hamilton/Hallmark (800)663–5500 | Hamilton/Hallmark (613)226–1700 |
| Wyle Electronics (414)521–9333 | Vancouver Arrow Electronics (604)421–2333 | Toronto Arrow Electronics (905)670–7769 |
| Milwaukee | Electro Sonic Inc | Electro Sonic Inc |
| FAI | FAI (604)654–1050 | FAI |
| Time Electronics 1–800–789–TIME | Future Electronics (604)294–1166 | Future Electronics (905)612–9200 |
| New Berlin | Hamilton/Hallmark (604)420-4101 | Hamilton/Hallmark (905)564–6060 |
| Hamilton/Hallmark (414)780–7200 | MANITOBA | Newark (905)670–2888 |
| Wauwatosa Newark | Winnipeg | QUEBEC |
| CANADA | Electro Sonic Inc (204)783–3105 | Montreal |
| | FAI (204)786–3075 | Arrow Electronics (514)421–7411 |
| ALBERTA | Future Electronics (204)944–1446 | FAI (514)694–8157 |
| Calgary Electro Sonic Inc (403)255–9550 | Hamilton/Hallmark (800)663-5500 | Future Electronics (514)694–7710 |
| FAI | ONTARIO | Hamilton/Hallmark (514)335-1000 |
| | Kanata | Quebec City Arrow Electronics (418)687–4231 |
| BRITISH COLUMBIA Future Electronics (403)250–5550 | PENSTOCK (613)592–6088 | FAI(418)682–5775 |
| Hamilton/Hallmark (800)663–5500 | Mississauga PENSTOCK (905)403-0724 | Future Electronics (418)877–6666 |
| Transition in failtean | 1 ENGTOOK (903)405-0724 | 1 didie Electronics |
| | | _ |
| IN | ITERNATIONAL DISTRIBUTOR | S |
| AUSTRALIA | GREECE | ROMANIA |
| AVNET VSI Electronics (Aust.) (61)2 9878–1299 | EBV Elektronik(30) 13414300 | Macro Group(401) 6343129 |
| Veltek Australia Pty Ltd (61)3 9574-9300 | HOLLAND | RUSSIA |
| AUSTRIA | EBV Elektronik (31) 3465 623 53 | Macro Group(781) 25311476 |
| EBV Elektronik | Spoerle Electronic | SCOTLAND EBV Elektronik (44) 161 4993434 |
| Spoerle Electronic | SEI/Rodelco B.V (31) 7657 227 00 HONG KONG | SINGAPORE |
| BELGIUM | AVNET WKK Components Ltd (852)2 357–8888 | Future Electronics (65) 479–1300 |
| Spoerle Electronic (32) 2 725 4660 | Nanshing Clr. & Chem. Co. Ltd (852)2 333-5121 | Strong Pte. Ltd (65) 276–3996 |
| EBV Elektronik (32) 2 716 0010 | INDIA | Uraco Technologies Pte Ltd (65) 545-7811 |
| SEI/Rodelco B.V (32) 2 460 0560 | Canyon Products Ltd (91) 80 558–7758 | SLOVAKIA |
| BULGARIA | INDONESIA | Macro Group(42) 89634181 |
| Macro Group | P.T. Ometraco (62) 21 619–6166 | SLOVENIA SEI/Elbatex |
| CZECH REPUBLIC Spoerle Electronic | IRELAND Arrow (353) 14595540 | SPAIN |
| SEI/Elbatex(42) 24763707 | Future Electronics | Amitron Arrow (34) 1 304 30 40 |
| Macro Group(42) 23412182 | Macro Group (353) 16766904 | EBV Elektronik (34) 1 804 32 56 |
| CHINA | ITALY | SEI/Selco S.A (34) 1 637 10 11 |
| Advanced Electronics Ltd (852)2 305–3633 | AVNET EMG SRL (39) 2 381901 | SWEDEN |
| AVNET WKK Components Ltd (852)2 357–8888 | EBV Elektronik (39) 2 660961 | Arrow–Th:s (46) 8 362970 |
| China El. App. Corp. XiaMan Co (86)10 6818-9750 | Future Electronics (39) 2 660941 | Avnet Nortec AB (46) 8 629 14 00 |
| Nanco Electronics Supply Ltd (852) 2 765–3025 | Silverstar Ltd. SpA (39) 2 66 12 51 | SWITZERLAND EBV Elektronik (41) 1 7456161 |
| or (852) 2 333–5121 | JAPAN AMSC Co., Ltd 81–422–54–6800 | SEI/Elbatex AG (41) 56 4375111 |
| Qing Cheng Enterprises Ltd (852) 2 493–4202 | Fuji Electronics Co., Ltd 81–3–3814–1411 | Spoerle Electronic |
| DENMARK Arrow Exatec | Marubun Corporation 81–3–3639–8951 | S. AFRICA |
| Avnet Nortec A/S | Nippon Motorola Micro Elec 81–3–3280–7300 | Advanced (27) 11 4442333 |
| EBV Elektronik(45) 39690511 | OMRON Corporation 81–3–3779–9053 | Reuthec Components (27) 11 8233357 |
| ESTONIA | Tokyo Electron Ltd 81–3–5561–7254 | THAILAND |
| Arrow Field Eesti (372) 6503288 | KOREA | Shapiphat Ltd (66)2221–0432 or 2221–5384 |
| Avnet Baltronic(372) 6397000 | Jung Kwang Sa (82)2278–5333 | TAIWAN Avnet-Mercuries Co., Ltd (886)2 516-7303 |
| FINLAND Arrow Field OY (35) 807 775 71 | Lite-On Korea Ltd (82)2858–3853 | Solomon Technology Corp (886)2 788–8989 |
| Avnet Nortec OY (35) 807 775 71 | Nasco Co. Ltd (82)23772–6800 LATVIA | Strong Electronics Co. Ltd (886)2 917–9917 |
| FRANCE | Avnet | UNITED KINGDOM |
| Arrow Electronique (33) 1 49 78 49 78 | LITHUANIA | Arrow Electronics (UK) Ltd (44) 1 234 270027 |
| Avnet Components (33) 1 49 65 25 00 | Macro Group (370) 7751487 | Avnet/Access (44) 1 462 488500 |
| EBV Elektronik (33) 1 64 68 86 00 | NEW ZEALAND | EBV Elektronik (44) 1 628 783688 |
| Future Electronics (33)1 69821111 | AVNET VSI (NZ) Ltd (64)9 636–7801 | Future Electronics Ltd (44) 1 753 763000 |
| Newark | NORWAY Arrow Tahonic A/S(47)2237 8440 | Macro Group (44) 1 628 60600 |
| SEI/Scaib (33) 1 69 19 89 00 | Arrow Tanonic A/S (47)2237 8440 Avnet Nortec A/S Norway (47) 66 846210 | Newark (44) 1 420 543333 |
| GERMANY Avnet E2000(49) 89 4511001 | PHILIPPINES | |
| EBV Elektronik GmbH (49) 89 99114–0 | Alexan Commercial (63) 2241–9493 | |
| Future Electronics GmbH (49) 89–957 270 | POLAND | |
| SEI/Jermyn GmbH (49) 6431–5080 | Macro Group (48) 22 224337 | |
| Newark | SEI/Elbatex (48) 22 6254877 | |
| Sasco Semiconductor (49) 89-46110 | Spoerle Electronic (48) 22 6060447 | |
| Spoerle Electronic (49) 6103–304–0 | PORTUGAL Amitron Arrow (35) 114714806 | |
| | AIIIIIIII AIII W(35) 114/14806 | |

MOTOROLA WORLDWIDE SALES OFFICES

| UNITED OTATEO | TENNESSEE | LADAN |
|--|--|--|
| UNITED STATES | TENNESSEE Knoxville | JAPAN Kyusyu |
| ALABAMA (005) 404, 0000 | TEXAS | Gotanda |
| Huntsville | Austin (512)502–2100 | Nagova |
| ALASKA (800)635–8291 ARIZONA | Houston | Osaka |
| Tempe (602)302–8056 | Plano (214)516–5100 | Sendai |
| CALIFORNIA | VIRGINIA | Takamatsu 81–878–37–9972 |
| Calabasas (818)878–6800 | Richmond (804)285–2100 | Tokyo 81–3–3440–3311 |
| Irvine | UTAH | KOREA |
| Los Angeles (818)878–6800 | CSI Inc (801)572–4010 | Pusan 82(51)4635–035 |
| San Diego (619)541–2163 | WASHINGTON | Seoul |
| Sunnyvale (408)749-0510 | Bellevue (206)454–4160 | MALAYSIA |
| COLORADO | Seattle Access | Penang 60(4)228–2514 |
| Denver | Milwaukee/Brookfield (414)792–0122 | MEXICO |
| CONNECTICUT | , , | Mexico City |
| Wallingford (203)949–4100 FLORIDA | Field Applications Engineering Available | Zapopan Jalisco |
| Clearwater (813)524–4177 | Through All Sales Offices | Marketing |
| Maitland | | Customer Service 52(36)669–9160 |
| Pompano Beach/Ft. Lauderdale (954)351–6040 | CANADA | NETHERLANDS |
| GEORGIA | | Best (31)4998 612 11 |
| Atlanta (770)729–7100 | BRITISH COLUMBIA Vancouver (604)293–7650 | PHILIPPINES |
| IDAHO | ONTARIO | Manila |
| Boise (208)323–9413 | Ottawa (613)226–3491 | PUERTO RICO |
| ILLINOIS | Toronto (416)497–8181 | San Juan (809)282–2300 |
| Chicago/Schaumburg (847)413–2500 | QUEBEC | SINGAPORE (65)4818188 |
| INDIANA Indianapolis (317)571–0400 | Montreal (514)333–3300 | SPAIN Madrid |
| Kokomo | | or |
| IOWA | | SWEDEN |
| Cedar Rapids (319)378–0383 | INTERNATIONAL | Solna |
| KANSAS | INTERNATIONAL | SWITZERLAND |
| | | |
| Kansas City/Mission (913)451–8555 | AUSTRALIA | Geneva 41(22)799 11 11 |
| Kansas City/Mission (913)451–8555 MARYLAND | Melbourne (61–3)98870711 | Zurich 41(1)730–4074 |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia | Melbourne | Zurich |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS | Melbourne | Zurich |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Marlborough (508)357–8200 | Melbourne (61–3)98870711 Sydney (61–2)99661071 BRAZIL Sao Paulo 55(11)815–4200 | Zurich 41(1)730–4074 TAIWAN Taipei 886(2)717–7089 THAILAND |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Marlborough (508)357–8200 Woburn (617)932–9700 | Melbourne (61–3)98870711 Sydney (61–2)99661071 BRAZIL Sao Paulo 55(11)815–4200 CHINA | Zurich 41(1)730–4074 TAIWAN Taipei 886(2)717–7089 THAILAND Bangkok 66(2)254–4910 |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Marlborough (508)357–8200 Woburn (617)932–9700 MICHIGAN | Melbourne (61–3)98870711 Sydney (61–2)99661071 BRAZIL Sao Paulo 55(11)815–4200 | Zurich |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Marlborough (508)357–8200 Woburn (617)932–9700 | Melbourne (61–3)98870711 Sydney (61–2)99661071 BRAZIL Sao Paulo 555(11)815–4200 CHINA Beijing 86–10–68437222 | Zurich 41(1)730–4074 TAIWAN Taipei 886(2)717–7089 THAILAND Bangkok 66(2)254–4910 |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Marlborough (508)357–8200 Woburn (617)932–9700 MICHIGAN Detroit (810)347–6800 Literature (800)392–2016 MINNESOTA | Melbourne (61-3)98870711 Sydney (61-2)99661071 BRAZIL Sao Paulo 555(11)815-4200 CHINA Beijing 86-10-68437222 Guangzhou 86-20-87537888 Shanghai 86-21-63747668 Tianjin 86-22-525072 | Zurich |
| Kansas City/Mission (913)451–8555 MARYLAND (410)381–1570 MASSACHUSETTS Marlborough (508)357–8200 Woburn (617)932–9700 MICHIGAN Detroit (810)347–6800 Literature (800)392–2016 MINNESOTA Minnetonka (612)932–1500 | Melbourne (61–3)98870711 Sydney (61–2)99661071 BRAZIL Sao Paulo 55(11)815–4200 CHINA Beijing 86–10–68437222 Guangzhou 86–20–87537888 Shanghai 86–21–63747668 Tianjin 86–22–5325072 DENMARK | Zurich |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Mariborough (508)357–8200 Woburn (617)932–9700 MICHIGAN Detroit (800)392–2016 MINNESOTA Minnetonka (612)932–1500 MISSOURI | Melbourne (61–3)98870711 Sydney (61–2)99661071 BRAZIL Sao Paulo 55(11)815–4200 CHINA Beijing 86–10–68437222 Guangzhou 86–20–87537888 Shanghai 86–21–63747668 Tianjin 86–22–5325072 DENMARK Denmark (45) 43488393 | Zurich |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Marlborough (517)932–9700 MICHIGAN Detroit (800)392–2016 MINNESOTA Minnetonka (612)932–1500 MISSOURI St. Louis (914)275–7380 | Melbourne (61–3)98870711 Sydney (61–2)99661071 BRAZIL Sao Paulo 55(11)815–4200 CHINA Beijing 86–10–68437222 Guangzhou 86–20–37537888 Shanghai 86–21–63747668 Tianjin 86–22–5325072 DENMARK Denmark (45) 43488393 FINLAND | Zurich 41(1)730–4074 TAIWAN Taipei 886(2)717–7089 THAILAND Bangkok 66(2)254–4910 UNITED KINGDOM Aylesbury 44 † (296)395252 FULL LINE REPRESENTATIVES |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Marlborough (508)357–8200 Woburn (617)932–9700 MICHIGAN Detroit (810)347–6800 Literature (800)392–2016 MINNESOTA Minnetonka (612)932–1500 MISSOURI St. Louis (314)275–7380 NEW JERSEY | Melbourne (61–3)98870711 Sydney (61–2)99661071 BRAZIL Sao Paulo 55(11)815–4200 CHINA Beijing 86–10–68437222 Guangzhou 86–20–87537888 Shanghai 86–21–63747668 Tianjin 86–22–5325072 DENMARK Denmark (45) 43488393 FINLAND Helsinki 358–0–351 61191 | Zurich 41(1)730–4074 TAIWAN Taipei 886(2)717–7089 THAILAND Bangkok 66(2)254–4910 UNITED KINGDOM Aylesbury 44 1 (296)395252 FULL LINE REPRESENTATIVES CALIFORNIA, Loomis |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Marlborough (508)357–8200 Woburn (617)932–9700 MICHIGAN Detroit (810)347–6800 Literature (800)392–2016 MINNESOTA Minnetonka (612)932–1500 MISSOURI St. Louis (314)275–7380 NEW JERSEY Fairfield (201)808–2400 | Melbourne (61–3)98670711 Sydney (61–2)99661071 BRAZIL Sao Paulo 55(11)815–4200 CHINA Beijing 86–10–68437222 Guangzhou 86–20–87537888 Shanghai 86–21–63747668 Tianjin 86–22–5325072 DENMARK Denmark (45) 43488393 FINLAND Helsinki 358–0–351 61191 car phone 358(49)211501 | Zurich |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Marlborough (508)357–8200 Woburn (617)932–9700 MICHIGAN Detroit (810)347–6800 Literature (800)392–2016 MINNESOTA Minnetonka (612)932–1500 MISSOURI St. Louis (314)275–7380 NEW JERSEY | Melbourne (61–3)98870711 Sydney (61–2)99661071 BRAZIL Sao Paulo 55(11)815–4200 CHINA Beijing 86–10–68437222 Guangzhou 86–20–87537888 Shanghai 86–21–63747668 Tianjin 86–22–5325072 DENMARK Denmark (45) 43488393 FINLAND Helsinki 358–0–351 61191 | Zurich 41(1)730–4074 TAIWAN Taipei 886(2)717–7089 THAILAND Bangkok 66(2)254–4910 UNITED KINGDOM Aylesbury 44 1 (296)395252 FULL LINE REPRESENTATIVES CALIFORNIA, Loomis |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Marlborough (517)932–9700 MICHIGAN Detroit (800)392–2016 MINNESOTA Minnetonka (612)932–1500 MISSOURI St. Louis (314)275–7380 NEW JERSEY Fairfield (201)808–2400 NEW YORK | Melbourne (61-3)98870711 Sydney (61-2)99661071 BRAZIL Sao Paulo 555(11)815-4200 CHINA Beijing 86-10-68437222 Guangzhou 86-20-97537888 Shanghai 86-21-63747668 Tianjin 86-22-5325072 DENMARK Denmark (45) 43488993 FINLAND Helsinki 358-0-351 61191 car phone 358(49)211501 FRANCE | Zurich |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Marlborough (508)357–8200 Woburn (617)932–9700 MICHIGAN Detroit (810)347–6800 Literature (800)392–2016 MINNESOTA Minnetonka (612)932–1500 MISSOURI St. Louis (314)275–7380 NEW JERSEY Fairfield (201)808–2400 NEW YORK Fäirport (716)425–4000 | Melbourne (61-3)98870711 Sydney (61-2)99661071 BRAZIL Sao Paulo 555(11)815-4200 CHINA Beijing 86-10-68437222 Guangzhou 86-20-97537888 Shanghai 86-21-63747668 Tianjin 86-22-5325072 DENMARK Denmark (45) 43488393 FINLAND Helsinki 358-0-351 61191 car phone 358(49)211501 FRANCE Paris 33134 635900 GERMANY Langenhagen/Hanover 49(511)786880 | Zurich |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Marlborough (517)932–9700 MICHIGAN Detroit (810)347–6800 Literature (800)392–2016 MINNESOTA Minnetonka (612)932–1500 MISSOURI St. Louis (314)275–7380 NEW JERSEY Fairfield (201)808–2400 NEW YORK Fairport (716)425–4000 Fishkill (914)896–0511 Hauppauge (516)361–7000 NORTH CAROLINA | Melbourne (61–3)98670711 Sydney (61–2)99661071 BRAZIL Sao Paulo 55(11)815–4200 CHINA Beijing 86–10–68437222 Guangzhou 86–20–87537888 Shanghai 86–21–63747668 Tianjin 86–22–5325072 DENMARK Denmark (45) 43488393 FINLAND Helsinki 358–0–351 61191 car phone 358(49)211501 FRANCE Paris 33134 635900 GERMANY Langenhagen/Hanover 49(511)786880 Munich 49 89 92103–0 | Zurich |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Marlborough (517)932–9700 MICHIGAN Detroit (810)347–6800 Literature (800)392–2016 MINNESOTA Minnetonka (612)932–1500 MISSOURI St. Louis (314)275–7380 NEW JERSEY Fairfield (201)808–2400 NEW YORK Fairport (716)425–4000 Fishkill (914)896–0511 Hauppauge (516)361–7000 NORTH CAROLINA Raleigh (919)870–4355 | Melbourne (61–3)98670711 Sydney (61–2)99661071 BRAZIL Sao Paulo 55(11)815–4200 CHINA Beijing 86–10–68437222 Guangzhou 86–20–87537888 Shanghai 86–21–63747668 Tianjin 86–22–5325072 DENMARK Denmark (45) 43488393 FINLAND Helsinki 358–0–351 61191 car phone 358(49)211501 FRANCE Paris 33134 635900 GERMANY Langenhagen/Hanover 49 (511)786880 Munich 49 89 92103–0 Nuremberg 49 911 96–3190 | Zurich |
| Kansas City/Mission (913)451–8555 MARYLAND (410)381–1570 MASSACHUSETTS Marlborough (508)357–8200 Woburn (617)932–9700 MICHIGAN Detroit (800)392–2016 MINNESOTA Minnetonka (612)932–1500 MISSOURI St. Louis (314)275–7380 NEW JERSEY Fairfield (201)808–2400 NEW YORK Fairport (716)425–4000 Fishkill (914)898–0511 Hauppauge (516)361–7000 NORTH CAROLINA Raleigh (919)870–4355 OHIO | Melbourne (61-3)98870711 Sydney (61-2)99661071 BRAZIL Sao Paulo 55(11)815-4200 CHINA Beijing 86-10-68437222 Guangzhou 86-20-87537888 Shanghai 86-21-63747668 Tianjin 86-22-5325072 DENMARK Denmark (45) 43488933 FINLAND Helsinki 358-0-351 61191 car phone 358(49)211501 FRANCE Paris 33134 635900 GERMANY Langenhagen/Hanover 49(511)786880 Munich 49 89 92103-0 Nuremberg 49 911 96-3190 Sindelfingen 49 7031 79 710 | Zurich |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Marlborough (508)357–8200 Woburn (617)932–9700 MICHIGAN Detroit (810)347–6800 Literature (800)392–2016 MINNESOTA Minnetonka (612)932–1500 MISSOURI St. Louis (314)275–7380 NEW JERSEY Fairfield (201)808–2400 NEW YORK Fairport (716)425–4000 Fishkill (914)896–0511 Hauppauge (516)361–7000 NORTH CAROLINA Raleigh (919)870–4355 OHIO Cleveland (410)381–1700 | Melbourne (61–3)98670711 Sydney (61–2)99661071 BRAZIL Sao Paulo 55(11)815–4200 CHINA Beijing 86–10–68437222 Guangzhou 86–20–87537888 Shanghai 86–21–63747668 Tianjin 86–22–5325072 DENMARK Denmark (45) 43488393 FINLAND Helsinki 358–0–351 61191 car phone 358(49)211501 FRANCE Paris 33134 635900 GERMANY Langenhagen/Hanover 49(511)786880 Munich 49 98 92103–0 Nuremberg 49 911 96–3190 Sindelfingen 49 7031 79 710 Wiesbaden 49 611 973050 | Zurich |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Marlborough (508)357–8200 Woburn (617)932–9700 MICHIGAN Detroit (810)347–6800 Literature (800)392–2016 MINNESOTA Minnetonka (612)932–1500 MISSOURI St. Louis (314)275–7380 NEW JERSEY Fairfield (201)808–2400 NEW YORK Fairport (716)425–4000 Fishkill (914)896–0511 Hauppauge (516)361–7000 NORTH CAROLINA Raleigh (919)870–4355 OHIO Cleveland (216)349–3100 Columbus/Worthington (614)431–8492 | Melbourne (61-3)98870711 Sydney (61-2)99661071 BRAZIL Sao Paulo 55(11)815-4200 CHINA Beijing 86-10-68437222 Guangzhou 86-20-97537888 Shanghai 86-21-63747668 Tianjin 86-22-5325072 DENMARK Denmark (45) 43488393 FINLAND Helsinki 358-0-351 61191 car phone 358(49)211501 FRANCE Paris 33134 635900 GERMANY Langenhagen/Hanover 49(511)786880 Munich 49 89 92103-0 Nuremberg 49 911 96-3190 Sindelfingen 49 7031 79 710 Wiesbaden 49 611 973050 HONG KONG | Zurich |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Marlborough (508)357–8200 Woburn (617)932–9700 MICHIGAN Detroit (810)347–6800 Literature (800)392–2016 MINNESOTA Minnetonka (612)932–1500 MISSOURI St. Louis (314)275–7380 NEW JERSEY Fairfield (201)808–2400 NEW YORK Fairport (716)425–4000 Fishkill (914)896–0511 Hauppauge (516)361–7000 NORTH CAROLINA Raleigh (919)870–4355 OHIO Cleveland (410)381–1700 | Melbourne (61–3)98670711 Sydney (61–2)99661071 BRAZIL Sao Paulo 55(11)815–4200 CHINA Beijing 86–10–68437222 Guangzhou 86–20–87537888 Shanghai 86–21–63747668 Tianjin 86–22–5325072 DENMARK Denmark (45) 43488393 FINLAND Helsinki 358–0–351 61191 car phone 358(49)211501 FRANCE Paris 33134 635900 GERMANY Langenhagen/Hanover 49(511)786880 Munich 49 98 92103–0 Nuremberg 49 911 96–3190 Sindelfingen 49 7031 79 710 Wiesbaden 49 611 973050 | Zurich |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Marlborough (508)357–8200 Woburn (617)932–9700 MICHIGAN Detroit (810)347–6800 Literature (800)392–2016 MINNESOTA Minnetonka (612)932–1500 MISSOURI St. Louis (314)275–7380 NEW JERSEY Fairfield (201)808–2400 NEW YORK Fairport (716)425–4000 Fishkill (914)896–0511 Hauppauge (516)361–7000 NORTH CAROLINA Raleigh (919)870–4355 OHIO Cleveland (216)349–3100 Columbus/Worthington (614)431–8492 Dayton (513)438–6800 OKLAHOMA Tulsa (918)459–4565 | Melbourne (61-3)98870711 Sydney (61-2)99661071 BRAZIL Sao Paulo 55(11)815-4200 CHINA Beijing 86-10-68437222 Guangzhou 86-20-87537888 Shanghai 86-21-63747668 Tianjin 86-22-5325072 DENMARK Denmark (45) 43488393 FINLAND Helsinki 358-0-351 61191 car phone 358(49)211501 FRANCE Paris 33134 635900 GERMANY Langenhagen/Hanover 49(511)786880 Munich 49 89 92103-0 Nuremberg 49 911 96-3190 Sindelfingen 49 7031 79 710 Wiesbaden 49 611 973050 HONG KONG Kwai Fong 852-2-610-6888 Tai Po 852-2-666-8333 INDIA | Zurich |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Mariborough (508)357–8200 Woburn (617)932–9700 MICHIGAN Detroit (810)347–6800 Literature (800)392–2016 MINNESOTA Minnetonka (612)932–1500 MISSOURI St. Louis (314)275–7380 NEW JERSEY Fairfield (201)808–2400 NEW YORK Fairport (716)425–4000 Fishkill (914)896–0511 Hauppauge (516)361–7000 NORTH CAROLINA Raleigh (919)870–4355 OHIO Cleveland (216)349–3100 Columbus/Worthington (614)431–8492 Dayton (513)438–6800 OKLAHOMA Tulsa (918)459–4565 OREGON | Melbourne (61-3)98670711 Sydney (61-2)99661071 BRAZIL Sao Paulo 555(11)815-4200 CHINA Beijing 86-10-68437222 Guangzhou 86-20-97537888 Shanghai 86-21-63747668 Tianjin 86-22-5325072 DENMARK Denmark (45) 43488933 FINLAND Helsinki 358-0-351 61191 car phone 358(49)211501 FRANCE Paris 33134 635900 GERMANY Langenhagen/Hanover 49(511)786880 Munich 49 89 92103-0 Nuremberg 49 911 96-3190 Sindelfingen 49 7031 79 710 Wiesbaden 49 611 973050 HONG KONG Kwai Fong 852-2-610-6888 Tai Po 852-2-666-8333 INDIA Bangalore 91-80-5598615 | Zurich |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Marlborough (508)357–8200 Woburn (617)932–9700 MICHIGAN Detroit (810)347–6800 Literature (800)392–2016 MINNESOTA Minnetonka (612)932–1500 MISSOURI St. Louis (314)275–7380 NEW JERSEY Fairfield (201)808–2400 NEW YORK Fairport (716)425–4000 Fishkill (914)896–0511 Hauppauge (516)361–7000 NORTH CAROLINA Raleigh (919)870–4355 OHIO Cleveland (216)349–3100 Columbus/Worthington (614)431–8492 Dayton (513)438–6800 OKLAHOMA Tulsa (918)459–4565 OREGON Portland (503)641–3681 | Melbourne (61-3)98870711 Sydney (61-2)99661071 BRAZIL Sao Paulo 55(11)815-4200 CHINA Beijing 86-10-68437222 Guangzhou 86-20-87537888 Shanghai 86-21-63747668 Tianjin 86-22-5325072 DENMARK Denmark (45) 43488393 FINLAND Helsinki 358-0-351 61191 car phone 358(49)211501 FRANCE Paris 3134 635900 GERMANY Langenhagen/Hanover 49(511)786880 Munich 49 89 92103-0 Nuremberg 49 911 96-3190 Sindelfingen 49 7031 79 710 Wiesbaden 49 611 973050 HONG KONG Kwai Fong 852-2-610-6888 Tai Po 852-2-666-8333 INDIA Bangalore 91-80-5598615 | Zurich |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Marborough (508)357–8200 Woburn (617)932–9700 MICHIGAN Detroit (810)347–6800 Literature (800)392–2016 MINNESOTA Minnetonka (612)932–1500 MISSOURI St. Louis (314)275–7380 NEW JERSEY Fairfield (201)808–2400 NEW JORK Fairport (716)425–4000 Fishkill (914)896–0511 Hauppauge (516)361–7000 NORTH CAROLINA Raleigh (919)870–4355 OHIO Cleveland (216)349–3100 Columbus/Worthington (513)438–6800 OKLAHOMA Tulsa (918)459–4565 OREGON Portland (503)641–3681 PENNSYLVANIA | Melbourne (61-3)98670711 Sydney (61-2)99661071 BRAZIL Sao Paulo 55(11)815-4200 CHINA Beijing 86-10-68437222 Guangzhou 86-20-87537888 Shanghai 86-21-63747668 Tianjin 86-22-5325072 DENMARK Denmark (45) 43488393 FINLAND Helsinki 358-0-351 61191 car phone 358(49)211501 FRANCE Paris 33134 635900 GERMANY Langenhagen/Hanover 49(511)786880 Munich 49 89 92103-0 Nuremberg 49 911 96-3190 Sindelfingen 49 7031 79 710 Wiesbaden 49 611 973050 HONG KONG Kwai Fong 852-2-610-6888 Tai Po 852-2-666-8333 INDIA Bangalore 91-80-5598615 ISRAEL Herzlia 972-9-590222 | Zurich |
| Kansas City/Mission (913)451–8555 MARYLAND Columbia (410)381–1570 MASSACHUSETTS Marlborough (508)357–8200 Woburn (617)932–9700 MICHIGAN Detroit (810)347–6800 Literature (800)392–2016 MINNESOTA Minnetonka (612)932–1500 MISSOURI St. Louis (314)275–7380 NEW JERSEY Fairfield (201)808–2400 NEW YORK Fairport (716)425–4000 Fishkill (914)896–0511 Hauppauge (516)361–7000 NORTH CAROLINA Raleigh (919)870–4355 OHIO Cleveland (216)349–3100 Columbus/Worthington (614)431–8492 Dayton (513)438–6800 OKLAHOMA Tulsa (918)459–4565 OREGON Portland (503)641–3681 | Melbourne (61-3)98870711 Sydney (61-2)99661071 BRAZIL Sao Paulo 55(11)815-4200 CHINA Beijing 86-10-68437222 Guangzhou 86-20-87537888 Shanghai 86-21-63747668 Tianjin 86-22-5325072 DENMARK Denmark (45) 43488393 FINLAND Helsinki 358-0-351 61191 car phone 358(49)211501 FRANCE Paris 3134 635900 GERMANY Langenhagen/Hanover 49(511)786880 Munich 49 89 92103-0 Nuremberg 49 911 96-3190 Sindelfingen 49 7031 79 710 Wiesbaden 49 611 973050 HONG KONG Kwai Fong 852-2-610-6888 Tai Po 852-2-666-8333 INDIA Bangalore 91-80-5598615 | Zurich |



How to reach us: USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303–675–2140 or 1–800–441–2447

 $\label{eq:mfax} \begin{tabular}{ll} Mfax^{TM}: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 \\ INTERNET: http://Design-NET.com \end{tabular}$

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 81-3-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298