

General Purpose
Controller/Processor
GPC/P

INTRODUCTION TO THE MICROPROGRAM
FOR
IMPLEMENTATION OF IMP-16 MACROINSTRUCTION SET

Application Note

1.0 INTRODUCTION

This document provides an introduction to the microprogram that implements the IMP-16 instruction set. It is assumed that the reader is familiar with the material contained in Pub. No. 4200005, GPC/P Product Description. Additional reference material that would be useful to the reader who needs a more thorough understanding of microprogramming the GPC/P may be found in Pub. No. 4200001, GPC/P Microsymbolic Assembler and Pub. No. 4200007, GPC/P Microcoding Manual.

2.0 FLOWCHART DESCRIPTION

An overview of the microprogram for the IMP-16 instruction set is provided by the flowchart shown in figure 2-1. This figure delineates the major operations performed by the microprogram. A more detailed definition of these operations is presented in Section 3.0 of this publication.

2.1 Fetching a Macroinstruction

Consider first the manner in which a macroinstruction is fetched and executed. The instruction fetch routine consists of two microprogram steps. As a result of the first step, the main memory location whose address is contained in the Program Counter (PC) is read, the nine most-significant bits of the memory data are stored in the CROM Instruction Register (CIR), and the least-significant byte of the memory data (with the sign of this byte extended into the most-significant byte) is stored in the Memory Data Register (MDR). On the second step of the instruction fetch routine, the PC is incremented.

2.2 Instruction Address Formation and Execution

The macroinstruction step that follows the instruction fetch routine depends upon the class of macroinstruction that is to be executed. If the instruction class is a type that does not use the common memory address formation routine (as specified by bit 9 of the Address Control ROM output), then the next microinstruction executed is specified by the macroinstruction's op code, and there is a branch to the "entry point" of the microprogram for that macroinstruction. The microinstruction(s) that perform the macroinstruction's function are then executed. Following this, there is jump back to the first step of the instruction fetch routine.




Figure 2-1. Flowchart of Basic Microprogram

If there is no interrupt and the instruction class does use the common memory address formation routine (determined by bit 9 of the Address Control ROM output), then two additional microprogram steps are executed before branching to the "macro entry point." The first step consists of forming the memory address and storing it in the MAR. In the second step, memory is read and stored in the MDR. Then, there is the jump to the macro entry point.

2.3 Interrupt Processing

Consider now the response of the microprogram to an interrupt. On the first step of the instruction fetch routine, the condition of the INTRPT input to the jump condition multiplexer is tested. If the line is active, the microprogram jumps to the interrupt routine (INTR). On the first step of this routine, the CPINT input to the jump condition multiplexer is tested; when a control panel interrupt is requested, both the interrupt (INTRPT) and control panel interrupt (CPINT) inputs to the multiplexer are active. See figure 2-2 for the logic associated with the interrupt. Assume first that INTRPT is active as a result of INT REQ (an interrupt request from an I/O device controller), and that CP INTR is not active (see figure 2-2). Then, the next microprogram step executed turns off the interrupt enable flip-flop (INT EN becomes a "0," thus inhibiting further interrupts) and the program counter (PC) is saved on the stack. On the following step, the PC is set to a value of 1, and the microprogram branches to the instruction fetch routine at location 1. This causes the execution of the macroinstruction stored in location 1 of the main memory, and thus provides entry to the macro-level interrupt service routine.

Now, assume that INTRPT is active as a result of the CPINTR line being active. Then, following the first step of the interrupt routine, the microprogram branches to the control panel service routine. The first step of this routine causes the CPINP flag to be pulsed, and loads the CROM Instruction Register (CIR) and Memory Data Register (MDR) with the




Figure 2-2. Interrupt Logic Circuitry

3.0 SYMBOLIC DESCRIPTION OF MICROPROGRAM

A detailed description of the microprogram is provided by the listing of the symbolic code given in table 3-1. In order to fully understand the program, the reader should be familiar with the material presented in the manuals referred to in 1.0, Introduction.

A few of the major features of the listing are explained below.

- The first two pages of the listing define mnemonics used by the assembler (EQU statements).
- The first two fields of data on the left side of the page give the address and content in hexadecimal code. The 23-bit content is represented by 6 hexadecimal characters with the data right-hand justified: ROM bit 22 corresponds to the least-significant bit of the right-most hexadecimal character.
- A leading asterisk in the label field of the symbolic code denotes a comment statement.
- The prefix X' before a string of characters indicates that the characters are interpreted as a value in hexadecimal code.
- Arithmetic instructions have the following format (brackets indicate an optional field):

[label]	operation, A-Bus, B-Bus, R-Bus	auxiliary operations	comments
-----------	--------------------------------	----------------------	----------
- Branch instructions have the following format:

[label]	operation	[, condition]	address	auxiliary operations	comments
-----------	-----------	-----------------	---------	----------------------	----------

- Flag operations have a format similar to the format for arithmetic instructions except the operation field is replaced by a flag operation field followed by a flag designation.
- The ORG statement is a directive to the assembler and is used to control the ROM address where the microinstructions are located.

The first word of the instruction fetch routine is at location 180. (Note that all references to addresses in the following text are expressed in hexadecimal code.) The first word is not expressed in symbolic code, because the coding of this ROM word has been chosen to provide multiple functions for many of the ROM bits and thus make the instruction fetch routine efficient.

The ensuing operations performed are indicated in the comment statement that follows this step.

Note that the flag address of the Read Memory Flag (RDFF) is chosen to be the same as the jump condition multiplexer address for the interrupt line (INTRPT).

Coding of the ROM word is chosen so the microprogram jumps to location 1E5 if an interrupt is active.

Table 3-1. Symbolic Code Listing

```

000 000000 *****
000 000000 *****
000 000000 ***** DEFINE A SET OF MACROLOGICS FOR USE BY PROGRAM *****
000 000000 ***** *****
000 000000 * *****
000 000000 *
000 000000 * DEFINE ARITHMETIC INSTRUCTIONS
000 000000 *
000 000100 XOR EQU X'100,1 EXCLUSIVE OR
000 000200 OR EQU X'200,1 INCLUSIVE OR
000 000300 AND EQU 0,1 LOGICAL AND
000 000300 ADD EQU X'300,1 ARITHMETIC ADD
000 000000 *
000 000000 * DEFINE TRANSFER INSTRUCTIONS
000 000000 *
000 200004 JMP EQU X'200004,2 JUMP (CONDITION OPTIONAL)
000 200004 B EQU JMP,2 BRANCH
000 500004 JSR EQU X'500004,2 JUMP TO SUBROUTINE
000 500004 BSR EQU JSR,2 BRANCH TO SUBROUTINE
000 600000 RET EQU X'600000,4 RETURN (UNCOND)
000 000008 JFETCH EQU 8,4 JUMP TO FETCH (UNCOND)
000 400000 JINST EQU X'400000,4 JUMP TO INST (CIR TO PAR)
000 000000 * DEFINE JUMP CONDITIONS
000 000000 INTRPT EQU 0 INTERRUPT REQUEST TRUE
000 000001 REQ0 EQU 1 R BUS EQUAL TO ZERO (PREV INST)
000 000002 PSIGN EQU 2 F BUS BIT IS FALSE (PREV INST)
000 000003 BIT0 EQU 3 R BUS BIT 0 TRUE (PREV INST)
000 000004 BIT1 EQU 4 R BUS BIT 1 TRUE (PREV INST)
000 000005 NREQ0 EQU 5 R BUS NOT ZERO (PREV INST)
000 000006 CPINT EQU 6 CONTROL PANEL INTERRUPT REQUEST TRUE
000 000007 START EQU 7 START BUTTON DEPRESSED
000 000008 STKFUL EQU 8 STACK FULL
000 000009 INEN EQU 9 INTERRUPT ENABLE FLAG TRUE
000 00000A CYOV EQU 10 CYOVI OUTPUT FROM RALU TRUE
000 00000B RLTEG EQU 11 F BUS LESS THAN OR EQUAL TO ZERO (PREV INST)
000 00000E FAILC EQU 14 DIAGNOSTIC FAIL JUMP COND
000 000010 GJC EQU 16 GATED JUMP COND (CIR BITS 0-3)
000 000000 * GJC ALSO CAUSES A ROM ENABLE
000 000000 *
000 000000 * DEFINE FLAG INSTRUCTIONS
000 000000 *
000 000030 PFLG EQU X'00,3 PULSE FLAG
000 000010 RFLG EQU X'10,3 RESET FLAG
000 000020 SFLG EQU X'20,3 SET FLAG
000 000000 * DEFINE FLAGS
000 000000 R0FF EQU 0 READ MEMORY
000 000001 W0FF EQU 1 WRITE MEMORY
000 000002 I0FF EQU 2 INPUT DATA FROM PERIPHERAL
000 000003 O0FF EQU 3 OUTPUT DATA TO PERIPHERAL
000 000004 CPINP EQU 4 CONTROL PANEL COMMAND INPUT REQUEST
000 000005 SVRST EQU 5 SAVE OR RESTORE STATUS FLAGS
000 000006 LDARFF EQU 6 LOAD ADDRESS REGISTER
000 000007 HALTFF EQU 7 SET BY HALT INSTRUCTION
000 000008 FAILFF EQU 8 SET BY DIAGNOSTICS ON A FAILURE
000 000009 INENFF EQU 9 ENABLE INTERRUPTS
000 00000A SELFF EQU 10 SELECT (USED BY STATUS FLAGS)
000 000010 GFLG EQU 16 GATED FLAG ADDRESS (CIR BITS 0-3)
000 000000 * GFLG ALSO CAUSES A ROM ENABLE
000 000000 *

```


Table 3-1. Symbolic Code Listing (Continued)

```

000 000000 *
000 000900 * INITIALIZE BRANCH TO IFETCH
1F9 000000 ORG X'189
1F9 000000 * NOTE THE 1ST STEP OF INITIALIZE ROUTINE IS EXECUTED 3 TIMES(LOC 188)
1F7 000000 * SET PC TO FFFF
1B9 000000 OR,0,0,PC CMPA,IF,SHL
1BA 000000 * COMPARE SKIP ROUTINE
1BA 00274E SKIP ADD,PC,,FC CIN,IF
1BB 000000 *
1B3 000000 * CONTROL PANEL INTERRUPT SERVICE ROUTINE
1EA 000000 ORG X'1EA
1EA 200132 CPINTR PFLC,CPINP,,,0 RDI
1EB 400200 OR,0,0,0 JINST
1EC 000000 * CPINP FLAG LETS CONTROL PANEL LOGIC KNOW THAT CONTROL PANEL INTERRUPT IS
1EC 000000 * BEING SERVICED. SERVICE ROUTINE MAY BE EITHER MACRO PROGRAM OR
1EC 000000 * MICROPROGRAM STORED IN ANOTHER CROM.
1EC 000000 *
1EC 000000 * INSTR FETCH ROUTINE
180 000000 ORG X'180
180 2F2836 IFETCH DATA X'2F2836
181 000000 * JMP TO INTR IF INTPT,PULSE POFF, R-BUS TO MDR, READI
181 402740 ADD,PC,,PC CIN,JINST AUTO JMP TO MACRO ENTRY PT IF ACR-9= 0
182 000000 * NOTE RE IS USED IN STEP FOLLOWING LOCAP
182 122F01 ADD,GXR,MDR,MAP RE MEMORY ADDRESS FORMATION
183 000000 * NOTE RE IS USED, ALL MEM REF INSTRUCTIONS MUST BE IN MASTER CROM
183 406634 PFLG,RDFF,MAP,MDR DAIN,JINST READ MEMORY
184 000000 * AUTOMATIC JUMP TO ENTRY POINT OF MACROINSTRUCTION HERE
1E5 000000 ORG X'1E5
1E5 000000 * INTERRUPT ROUTINE FOLLOWS
1F5 2F5184 INTR RCPINT CPINTR TEST FOR CONTROL PANEL INTERRUPT
1E6 092250 RFLG,INENFF,PC,,STK 0 TURN OFF INTERRUPT ENABLE AND SAVE PC
1E7 000000 * NOTE INENFF HAS ADDRESS WHICH CAUSES 'OR'
1E7 000748 ADD,0,0,PC CIN,IF EXECUTE INSTR IN LOC 1 OF MAIN MEMORY
1E8 000000 * LOAD
0B0 000000 ORG X'180
0B0 0A4209 OR,MDR,,GS IF,PE MOVE MDR TO GATED REGISTER
0B1 000000 * LOAD INDIRECT (SINGLE LEVEL)
090 000000 ORG X'190
090 0A403D PFLG,RDFF,MDR,,GS DAIN,IF,RE RD MEM, LOAD INTO SOURCE REG
091 000000 * STORE
0A0 000000 ORG X'1A0
0A0 000000 * TWO FOLLOWING LOCS COULD BE SAVED IF COMMON MEM ADR FORM USED
0A0 122F01 ADD,GXR,MDR,MAP RE MEMORY ADDRESS
0A1 006180 PFLG,LDARFF,MAP,,0 0
0A2 0C0A00 STOR OR,0,GS,MDR 0
0A3 004078 PFLG,RDFF,MDR,,0 IF WRITE MEMORY WITH (GS),
0A4 000000 * STORE INDIRECT (SINGLE LEVEL)
0B0 000000 ORG X'1B0
0B0 004181 PFLG,LDARFF,MDR,,0 RE LOAD AR WITH ADDRESS
0B1 251404 R STOR
0E2 000000 * ADD
0C0 000000 ORG X'1C0
0C0 0E430B ADD,MDR,GS,GS IF,RE,ENCOV
0C1 000000 * SUB
0C0 000000 ORG X'1C0
0C0 0E430B ADD,MDR,GS,GS CMPA,CIN,IF,RE,ENCOV 2'S COMPLEMENT OF MDR + SR
0D1 000000 * SKG
0E0 000000 ORG X'1E0
0E0 0C4581 ADD,MDR,GS,MDR RE,CMPA SUE (MDR+1) FROM SP
0E1 2C508C B,PSIGN SKIP,IF
0E2 000000 * SKME
0F0 000000 ORG X'1F0
0F0 0C4901 XOR,MDR,GS,MDR PE
0F1 2C514C B,INREGU SKIP,IF
0F2 000000 * ANDI

```

Table 3-1. Symbolic Code Listing (Continued)

	X'60	MDR,GS,GS	IF,RE
	X'68	MDR,ACO,ACO	-IF,RE
	X'6C	MDR,AC1,AC1	IF,RE
	X'70	MDR,MDR,GS,MDR	RE
			SKIP,IF
* ISZ	X'78	MDR,MDR	CIN,RE
			INCREMENT
			RESTORE IN MEMORY
* NOTE			MUST HAVE MDR CONTENTS FOR PROPER TEST, 2 MS BITS OF WRF
* MUSE			AND FUNCTION).
			SKIP,IF
* USZ			SKIP IF ZERO, ELSE IFETCH
	X'7C	MDR,MDR,MDR	CMPA,RE
			SUB ONE
	X'79		GO TO ISZ+1
* PUSH	X'40	MDR,STK	RE,IF
			LOCATION 41 USED BY REG-REG INSTRUCTIONS
			CHANGE THIS SINCE R-BUS ADDRESS CAN BE ARBITRARY)
* PULL	X'44	STK,GD	RE,IF
			SKIP IF ZERO
* AIS	X'48	MDR,MDR,GD	RE,ENCOV
			SKIP,IF
* LI	X'4C	MDR,GD	RE,IF
			N TO 1'S COMPLEMENT OF D (2'S COMPLEMENT FOR N=1)
* CAI	X'50	MDR,MDR,GD	RE,CMPA,IF
			OF CROM, ADDR (8) IS DECODED AS 'DON'T CARE' FOR CAI
	X'150	MDR,MDR,GD	RE,CMPA,IF
* SHL			(LEFT OPEN N PLACES)
	X'56	MDR,MDR,GD	SHL
			NOT FOLLOWS
* ENT		MDR,MDR,MDR	CMPA,RE
			SUBTRACT 1 FROM N (ENTRY POINT)
			SIGN \$-2,IF
* RCF			IF RESULT NON-NEGATIVE GO TO SHIFT, ELSE IF
			ATE LEFT (SHIFT CIRCULAR)
	X'57	MDR,MDR,GD	ROL
			NOT FOLLOWS
* ENT		MDR,MDR,MDR	CMPA,RE
			SIGN \$-2,IF
* SHR			SHIFT RIGHT
	X'153	MDR,MDR,GD	SHR
			IS INITIALLY A NEGATIVE NO.
* ENT			NOT FOLLOWS

Table 3-1. Symbolic Code Listing (Continued)

```

060. 000000      ORG X'60
060 0E4009      AND,DR,GS,GS      IF,RE
061 000000      * OR0
068 000000      ORG X'68
068 045209      OR,DR,ACO,ACO      - IF,RE
069 000000      * OR1

06C 000000      ORG X'6C
06C 058009      OR,DR,AC1,AC1      IF,RE
06D 000000      * SKAZI
070 000000      ORG X'70
070 0C4801      AND,DR,GS,DR      RE
071 2C504C      B,REG0      SKIP,IF
072 000000      * ISZ
078 000000      ORG X'78
078 004041      ADD,DR,DR      CTR,RE      INCREMENT
079 024E70      FLO,DRFF,DR,DR,DR      0      RESTORE IN MEMORY
07A 000000      * NOTE F-BUS MUST HAVE WR CONTENTS FOR PROPER TEST, 2 MS BITS OF WRFF
07A 000000      * MUST BE ZEROS (AND FUNCTION).
07A 2C504C      B,REG0      SKIP,IF      SKIP IF ZERO, ELSE IFETCH
07B 000000      * LSZ
07C 000000      ORG X'7C
07C 020881      ADD,0,DR,DR      CMPA,RE      SUB ONE
07D 23CC04      B X'79      GO TO ISZ+1
07E 000000      * PUSH
080 000000      ORG X'80
080 194209      OR,DR,STK      RE,IF
081 000000      *
081 000000      * NOTE LOCATION 41 USED BY REG-REG INSTRUCTIONS
081 000000      * (COULD CHANGE THIS SINCE R-BUS ADDRESS CAN BE ARBITRARY)
081 000000      * PULL
084 000000      ORG X'84
084 198209      OR,STK,DR      RE,IF
085 000000      * A15z
085 000000      ADD N, SKIP IF ZERO
088 000000      ORG X'88
088 ADD,DR,DR,DR      RE,ENCOV
089 2C504C      B,REG0      SKIP,IF
08A 000000      * LI
08C 000000      ORG X'8C
08C 128209      OR,0,DR,DR      RE,IF
08D 000000      * CAI
08D 000000      ADD N TO 1'S COMPLEMENT OF D (2'S COMPLEMENT FOR N=1)
090 000000      ORG X'90
090 12C389      ADD,DR,DR,DR      RE,CMPA,IF
091 000000      *
091 000000      * NOTE IN ROM OF CROM, ADDR(8) IS DECODED AS 'DON'T CARE' FOR CAI
091 000000      *
150 000000      ORG X'150
150 12C389      ADD,DR,DR,DR      RE,CMPA,IF
151 000000      *
151 000000      *
151 000000      * SHL (SHIFT LEFT OPEN N PLACES)
055 000000      ORG X'55
055 30C230      OR,DR,DR      SHL
05C 000000      * ENTRY POINT FOLLOWS
05C 020881      ADD,0,DR,DR      CMPA,RE      SUBTRACT 1 FROM N (ENTRY POINT)
05D 22088C      B,PSIGN 5-2,IF      IF RESULT NON-NEGATIVE GO TO SHIFT, ELSE IF
05E 000000      * RCL ROTATE LEFT (SHIFT CIRCULAR)
057 000000      ORG X'57
057 30C220      OR,DR,DR      ROL
058 000000      * ENTRY POINT FOLLOWS
058 0208A1      ADD,0,DR,DR      CMPA,RE
059 22088C      B,PSIGN 5-2,IF
05A 000000      * SHR SHIFT RIGHT
158 000000      ORG X'158
158 30C210      OR,DR,DR      SHR
15C 000000      * NOTE N IS INITIALLY A NEGATIVE NO.
15C 000000      * ENTRY POINT FOLLOWS

```

Table 3-1. Symbolic Code Listing (Continued)

```

15C 020B41      ADD,0,ADR,MDR      CIN,RE
15D 2ADACC      B,PLTEG 0 5-2,IF
15E 000000 * ROR          ROTATE RIGHT
157 000000      ORG X'157
157 30C2J0      OR,GD,,GD          ROR
158 000000 * ENTRY POINT FOLLOWS
158 020B41      ADD,0,ADR,MDR      CIN,RE
159 2ADACC      B,PLTEG 0 5-2,IF
15A 000000 * XCHRS EXCHANGE REGISTER AND STACK
054 000000      ORG X'154
054 090E01      CR,STK,,MADR      RE (PULL STACK TO WIPE OUT OLD DATA)
055 194200      CR,GD,,STK        0 (PUSH NEW DATA ONTO STACK)
056 133208      CR,0,MADR,GL      IF
057 000000 *
057 000000 * REC-REG INSTRUCTIONS
057 000000 * RADL
030 000000      ORG X'030
030 1CC303      ADD,C7,GS,GD          IF,RE,EMCOV
031 000000 * RAND MICROPROGRAM BRANCHES TO THIS POINT AFTER AUGMENT DECODE
031 1CC008      RANDL ALL,GD,GS,GD   IF
032 000000 * RXCR MICROPROGRAM BRANCHES TO THIS POINT AFTER AUGMENT DECODE
032 1CC108      RXORL XOR,GD,GS,GD   IF
033 000000 *
033 000000 * ENTRY POINT FOR RXCH,RCPY,RXOR,RAND
033 000000 * DECODE AUGMENT FIELD (REG-REG INSTR'S)
130 000000      ORG X'130
130 024A01      CR,ADR,MADR,MADR   RE TEST BIT 0
131 2206C4      B,BIT0 X'41          GO TO TEST RCPY OR RAND IF TRUE
132 000000 * NOTE THE ABOVE INSTRUCTION HAS THE EFFECT OF GATING MDR ONTO THE
132 000000 * BUS TO PERMIT TEST FOR BIT 1.
132 000000 * (SAME AS AND,G,ADR,MDR CMPA)
132 219104      B,BIT1 RXORL
133 000000 * RXCH
133 104A01      OR,GD,0,MDR        RE TEMP STORE
134 1C8200      CR,0,GS,GD         0 LOAD GD
135 0A4208      CR,ADR,0,GS        IF LOAD GS
136 000000 * .TEST FOR RCPY OR RAND
041 000000      ORG X'41
041 218904      B,BIT1 RANDL
042 000000 * RCPY
042 1C8208      OR,0,GS,GD         IF
043 000000 * JMP
020 000000      ORG X'120
020 122709      ADD,GXR,MDR,PC     IF,RE FORM ADDRESS STORE IN PC
021 000000 * JMP INDIRECT
024 000000      ORG X'124
024 004009      CR,MDR,,PC        IF,RE MOVE MDR TO PC
025 000000 * JSR (JUMP TO SUBROUTINE)
028 000000      ORG X'128
028 092201      CR,PC,,STK        RE PUSH PC ONTO STACK
029 122708      ADD,GXR,MDR,PC     IF FORM ADDRESS STORE IN PC
02A 000000 * JSR INDIRECT
02C 000000      ORG X'12C
02C 092201      CR,PC,,STK        RE PUSH PC ONTO STACK
02D 004008      CR,MDR,,PC        IF
02E 000000 * SET FLAG
008 000000      ORG X'008
008 0041B1      PFLG,LDR,ADR,MDR,,0 RE LOAD AD WITH DEVICE ADDR
009 200029      SFLG,GFLG          IF SET GATED FLAG

```

Table 3-1. Symbolic Code Listing (Continued)

```

00A 000000 * PULSE FLAG
108 000000      ORG X'10E
108 004101      PFLG,LDARFF,MDR,0  RE
109 200039      PFLG,SFLG      IF
10A 000000 * BOC
010 000000      ORG X'10
010 009201      OR,ACO,ACC  RE
011 209000      B,GJC  S+1,IF  GO TO IFFTCH IF CONDITION NOT SATISFIED
012 014708      ADD,MDR,PC,PC  IF  OTHERWISE ADD DISPLACEMENT TO PC
013 000000 * HALT
1FE 000000      ORG X'1FE
1FE 2FF10C      CKREL  B,START  S,IF,PFLG  CLEARS HALT FF
1FF 000000 * NOTE THAT ROM ADDRESS "WRAPS AROUND" FROM 1FF
1FF 2FF1E4      CKST  B,START  CKREL,SFLG  SETS HALTFF
000 000000      ORG X'00
000 000000 * NOTE RE CAUSES GATE JC (OK SINCE HALT HAS OP CODE OF ALL 0'S)
000 2FFC05      B  CKST,RE
001 000000 * RII (RETURN FROM INTERRUPT)
001 000000      ORG X'01
001 000261      SFLG,INENFF  RE
002 000000 *RTS (RETURN FROM SR)
002 000000      ORG X'02
002 090601      RTSUB  OR,STK,PC  RE  POP STACK
003 022708      ADD,PC,MDR,PC  IF  ADD DISPL
004 000000 * PUSHF  PUSH FLAGS ONTO STACK
100 000000      ORG X'100
100 000171      PFLG,SVSTF  RE  PULSE SVRSTF
101 090208      CR,0,0,STK  IF  PUSH FLAGS ONTO STACK
102 000000 * PULLF  PULL STACK STORE IN FLAGS
102 000000      ORG X'102
102 090971      PFLG,SVRSTF,STK,0,MDR  RE  PULL STACK INTO MDR(SVRST ADDRESS MUST BE 5)
103 004208      OR,MDR,0,0  IF  PUT MDR INTO FLAGS
104 000000 *
104 000000 * RII
004 000000      ORG X'04
004 0CC405      ESR  X'198,RE  LOADS ADDR REG
005 00100C      PFLG,IDFF,0,0,ACO  DATAIN,IF  DATA IN TO ACO
006 000000 * RQUT
006 000000      ORG X'06
006 0CC405      PSR  X'198,RE  LOADS ADDR REG
007 0060F8      PFLG,ODFF,ACO,0,0  IF  DATA OUT
008 000000 * LOAD ADDR REG SUBROUTINE
198 000000      ORG X'198
198 000000 * BLANK MOST SIGNIFICANT BYTE
198 024A02      OR,MDR,MDR,MDR  BLB
199 074E00      ADD,MDR,AC3,MDR  0  ADD DISPL TO AC3
19A 604160      PFLG,LDARFF,MDR,0,0  RET  LOAD AR
19B 000000      END

```

4.0 ADDRESS CONTROL ROM PROGRAMMING

The programming of the Address Control ROM (ACR) is shown in table 4-1. The address programming establishes the classes of instructions that result in the various masks generated by the ACR output. From 1 to 12 different masks are possible. An X denotes a "don't care" term.

The reader is referred to the GPC/P Microcoding Manual for a more complete discussion of the function of the Address Control ROM.

Table 4-1. Address Control ROM Programming

ADDRESS	DATA	
876543210	0123456789	
X1XXXXXX	0000111101	ARITH-REG XFER 12-15, FORM MEMADR
X1010XXXX	0000111100	STORE DOES NOT USE COMMON MEM ADR FORMATION
X011X1XXX	0011111101	ORI, ISZ, DSZ XFER 10-15, FORM MEMADR
X011X0XXX	0000111101	ANDI, SKAZI XFER 12-15
X0100XXXX	0011111100	SINGLE-REG XFER 10-15
X0101XXXX	0011111110	SHIFTS, CAI, AND STACK COPY XFER 10-15,7
X0011XXXX	0000111110	REG-REG XFER 12-15,7
X0010X0XX	0011111100	JMP, JSR XFER 10-15, (NO COMMON MEM ADR FORM)
X0010X1XX	0011111101	JMP*JSR* XFER 10-15, FORM MEM ADR
X00001XXX	0001111110	FLAG XFER 11-15,7
X0001XXXX	0000111100	COND JMP XFER 12-15
X00000XXX	1111111110	I/O, MISC XFER 8-15,7