Texas Instruments

## 9900

## Family Systems Design

and Data Book

## MICROPROCESSOR SERIES'

Basic Decisions in System DesignProduct Selection Guide ..... 24
A First Encounter: ..... 3
Getting Your Hands on a 9900
Hardware Design:
Architecture and Interfacing Techniques
Software Design: ..... 5
Programming Methods and Techniques
Instruction Set6
Program Development: Software Commands- Descriptions and Formats
Product Data Book8
Applications ..... 9
Glossary, Appendix

## 9900 Family Products

PRODUCT AND AVAILABILITY INFORMATION:

- Contact a TI Sales Office or authorized Distributor.

Additional copies of the 9900 Family System Design Book LCC4400:

- Contact an authorized distributor, or send purchase order to:
Texas Instruments Incorporated
P.O. Box 225012 M/S 54

Dallas, Texas 75265

Complete worldwide listing of TI Sales Offices and Distributors in the appendix on pages A-15 and A-16.

## 9900

## Family Systems Design and Data Book

## FIRST EDITION

By:
William D. Simpson, MSEE, Staff Consultant
Gerald Luecke, MSEE, Manager of Technical
Product Development
Don L. Cannon, PhD., Staff Consultant
David H. Clemens, Staff Consultant
Texas Instruments Learning Center
and
The Engineering Staff of Texas Instruments Incorporated


Texas Instruments
incorporated
P.O. Box 1443 M/S 6404

Houston, Texas 77001

## Acknowledgement:

Many members of the engineering and marketing staff of Texas Instruments Incorporated have contributed previously authored materials for the content of this book. The contributions, which are significant but are too numerous to identify individually, have been edited and combined with original authored material into the present book written by the Texas Instruments Learning Center and its staff consultants.

A final review and edit was done by the 9900 Family marketing and engineering staffs.

Design and artwork by:
Schenck, Plunk \& Deason

ISBN 0-89512-026-7
Library of Congress Catalog Number: 78-058005

## IMPORTANT

Texas Instruments makes no warranty, either express or implied, including but not limited to any implied warranties of merchantability and fitness for a particular purpose, regarding these materials and makes such materials available solely on an "as-is" basis.

In no event shall Texas Instruments be liable to anyone for special, collateral, incidental, or consequential damages in connection with or arising out of the purchase or use of these materials and the sole and exclusive liability to Texas Instruments, regardless of the form of action, shall not exceed the purchase price of this book.

Copyright © 1978 Texas Instruments Incorporated. All rights reserved.
Unless otherwise noted, this publication, or parts thereof, may not be reproduced in any form by photographic, electrostatic, mechanical, or any other method, for any use, including information storage and retrieval.

For condition of use and permission to use materials contained herein for publication in other than the English language, apply to Texas Instruments Incorporated.
For permissions and other rights under this copyright, please write Texas Instruments Learning Center, P.O. Box 225012 MS-54, Dallas, Texas 75265.
Chapter 1. Basic Decisions in System Design ..... 1-1
Introduction ..... 1-2
The Impact of Semiconductors ..... 1-3
Applications of Programmable Semiconductors ..... 1-11
Single-Chip Microcomputer Applications ..... 1-12
Multi-Chip Microcomputer Applications ..... 1-13
Building a Microprocessor Based System ..... 1-15
Basic Hardware Components ..... 1-15
Programming for Microcomputers ..... 1-17
Which Microprocessor or Microcomputer to Use ..... 1-20
Evolution of Memory-to-Memory Architecture ..... 1-22
Getting up to Speed on Microprocessors ..... 1-30
Bibliography ..... 1-31
Books. ..... 1-31
Articles ..... 1-32
List of Periodicals to be Monitored ..... 1-32
Chapter 2. Product Selection Guide ..... 2-1
The 9900 Family - What Is It? ..... 2-2
Family Overview ..... 2-2
The Hardware Family ..... 2-2
The Software and Development Systems Support ..... 2-2
Typical Applications ..... 2-8
Hardware Selection ..... 2-9
The Component Route: CPU ..... 2-10
CPU Selection ..... 2-12
Flexible I/O ..... 2-14
Family Members Fitted to the Application ..... 2-15
Interrupt Flexibility ..... 2-15
Advantages of 9900 Family CPUs ..... 2-15
True Compatibility ..... 2-15
Lower Costs ..... 2-15
Instruction Set ..... 2-16
Memory-to-Memory Architecture ..... 2-16
The Component Route: Peripherals ..... 2-17
Interface Techniques ..... 2-18
Serial I/O for Data Communications ..... 2-18
Parallel I/O ..... 2-18
Clock and Support Logic. ..... 2-21
Cost Effectiveness of NMOS LSI ..... 2-22
CRU Interface. ..... 2-23
The Component Route: Memory ..... 2-23
The Component Route: Miscellaneous Components ..... 2-28
The Modular Route: Microcomputer Modules ..... 2-29
The Minicomputer Route ..... 2-34

## TABLE OF CONTENTS

9900 Family Software and Development Systems ..... 2-36
Importance of Software ..... 2-36
Software Development Systems ..... 2-37
Support Software and Firmware ..... 2-46
Chapter 3. A First Encounter:
Getting Your Hands on a 9900 ..... 3-1
Purpose. ..... 3-2
Where to Begin ..... 3-2
What You Have ..... 3-3
Getting It Together ..... 3-5
Unpacking and Checking the Microcomputer (TM 990/100M-1) ..... 3-13
Connecting the Microterminal TM 990/301 ..... 3-15
Operating the Microcomputer ..... 3-15
Telling the Microcomputer What to Do ..... 3-18
How Was It Done? ..... 3-24
Back to Basics ..... 3-25
Registers ..... 3-26
Workspace ..... 3-28
SBZ and SBO Instructions ..... 3-30
I/O Selection ..... 3-32
TB Instruction. ..... 3-34
Idea to Flowchart ..... 3-35
Flow Charts ..... 3-36
WAIT Subroutine ..... 3-38
Subroutine Jump ..... 3-39
A Loop Within the WAIT Subroutine ..... 3-41
Loading a Register for the Time Delay ..... 3-42
Where Does the Program Start? ..... 3-43
Writing the Program ..... 3-45
WAIT Subroutine Call. ..... 3-46
Return from WAIT Subroutine. ..... 3-47
Writing the Machine Code ..... 3-52
Immediate Instructions ..... 3-52
Instructions SBO, SBZ ..... 3-54
Instruction BL. ..... 3-55
Miscellaneous Instructions ..... 3-55
Jump Instructions ..... 3-56
Summary ..... 3-59
Assembly Language Program: Table 3-2 ..... 3-60
Chapter 4. Hardware Design:
Architecture and Interfacing Techniques ..... 4-1
Introduction ..... 4-2
Architecture ..... 4-5
Basic Microprocessor Chip ..... 4-5
Microprocessor Registers ..... 4-5
Memory-to-Memory Architecture ..... 4-9
Context Switching ..... 4-11
Memory ..... 4-12
Memory Organization ..... 4-13
Memory Control Signals ..... 4-15
Static Memory. ..... 4-23
Dynamic Memory ..... 4-25
Buffered Memory ..... 4-28
Memory Parity ..... 4-28
Memory Layout ..... 4-30
Instruction Execution ..... 4-32
Timing ..... 4-32
Cyclic Operation ..... 4-35
Input/Output ..... 4-42
Direct Memory Access ..... 4-42
Memory Mapped I/O ..... 4-43
Communications Register Unit (CRU). ..... 4-45
CRU Interface. ..... 4-46
CRU Interface Logic ..... 4-46
Expanding CRU I/O ..... 4-47
CRU Machine Cycles ..... 4-47
CRU Data Transfer. ..... 4-51
CRU Paper Tape Reader Interface ..... 4-54
Burroughs SELF-SCAN Display Interface ..... 4-57
Interrupts ..... 4-59
Reset ..... 4-60
Load ..... 4-61
Basic Machine Cycle ..... 4-63
Maskable Interrupts ..... 4-64
Interrupt Service ..... 4-64
Interrupt Signals ..... 4-66
Interrupt Masking ..... 4-67
Interrupt Processing Example. ..... 4-70
Electrical Requirements ..... 4-71
Understanding the Electrical Specifications ..... 4-71
Detailed Electrical Interface Specifications (TMS 9900) ..... 4-75
TMS 9900 Clock Generation ..... 4-75
TMS 9900 Signal Interfacing ..... 4-78
TMS 9940 Microcomputer ..... 4-82
Pin Assignments and Functional Control ..... 4-83
Interrupts ..... 4-83
Decrementer ..... 4.86
CRU Implementation. ..... 4-86
Multiprocessor System Interface (MPSI) ..... 4-87
Summary ..... 4-88

## TABLE OF CONTENTS

Complete Listing of Machine Cycles ..... 4-89
Machine Cycles ..... 4-89
9900 Machine Cycle Sequences ..... 4-90
Terms and Definitions ..... 4-90
Data Derivation Sequences ..... 4-91
Workspace Register ..... 4-91
Workspace Register Indirect ..... 4-91
Workspace Register Indirect Auto-Increment (Byte Operand) ..... 4-91
Workspace Register Indirect Auto-Increment (Word Operand) ..... 4-91
Symbolic ..... 4-92
Indexed ..... 4-92
Instruction Execution Sequences ..... 4-92
A, AB, C, CB, S, SB, SOC, SOCB, SZC, SZCB, MOV, MOVB, COC, CZC, XOR ..... 4-92
MPY (multiply) ..... 4-93
DIV (divide) ..... 4-94
XOP ..... 4-94
CLR, SETO, INV, NEG, INC, INCT, DEC, DECT, SWPB ..... 4-95
ABS ..... 4-95
X ..... 4-96
B. ..... 4-96
BL. ..... 4-96
BLWP ..... 4-97
LDCR ..... 4-97
STCR. ..... 4-98
SBZ, SBO ..... 4-99
TB ..... 4-99
JEQ, JGT, JH, JHE, JL, JLE, JLT, JMP, JNC, JNE, JNO, JOC, JOP ..... 4-99
SRA, SLA, SRL, SRC ..... 4-100
AI, ANDI, ORI ..... 4-100
CI ..... 4-101
LI ..... 4-101
LWPI ..... 4-101
LIMI ..... 4-101
STWP, STST ..... 4-102
CKON, CKOF, LREX, RSET ..... 4-102
IDLE ..... 4-102
RTWP ..... 4-103
Machine-Cycle Sequences in Response to External Stimuli ..... 4-103
RESET ..... 4-103
LOAD ..... 4-104
Interrupts ..... 4-105
Timing ..... 4-105
Chapter 5. Software Design: Programming Methods and Techniques ..... 5-1
9900 Architecture ..... 5-2
Instruction Register and Cycle ..... 5-4
Program Counter (PC) ..... 5-6
Status Register (ST) ..... 5-7
Workspace Pointer (WP) ..... 5-8
Program Environment or Context ..... 5-9
Memory Organization ..... 5-10
ROM/RAM Partitioning ..... 5-11
Reserved Memory ..... 5-11
Workspace Utilization ..... 5-12
The Workspace Concept and Uses ..... 5-12
Dedicated Areas of Workspaces ..... 5-15
Workspace Location ..... 5-17
Subroutine Techniques ..... 5-19
Types of Subroutines ..... 5-19
Parameter Passing ..... 5-25
Multiple Level Shared Workspace Subroutines ..... 5-28
Shared Workspace Mapping ..... 5-28
Re-entrant Programming ..... 5-30
Programming Tasks ..... 5-33
Initialization ..... 5-33
Masking and Testing ..... 5-35
Arithmetic Operations ..... 5-38
Input/Output ..... 5-43
Memory Mapped Input/Output ..... 5-43
CRU Input/Output ..... 5-44
Input/Output Methods ..... 5-45
Chapter 6. Instruction Set ..... 6-1
Software Features of the 9900 ..... 6-2
Processor Registers and System Memory ..... 6-2
Program Counter ..... 6-3
Workspace ..... 6-3
Status Register ..... 6-4
Addressing Modes ..... 6-6
Workspace Register Addressing ..... 6-6
Workspace Register Indirect Addressing ..... 6-6
Workspace Register Indirect Addressing with Autoincrement ..... 6-6
Symbolic or Direct Addressing ..... 6-7
Indexed Addressing. ..... 6-8
Special Addressing Modes ..... 6-8
Assembly Language Programming Information ..... 6-10
Assembly Language Formats ..... 6-10
Terms and Symbols ..... 6-11
Survey of the 9900 Instruction Set ..... 6-13

## TABLE OF CONTENTS

Instruction Descriptions ..... 6-16
Data Transfer Instructions ..... 6-18
LI Load Immediate ..... 6-18
LIMI Load Interrupt Mask Immediate ..... 6-18
LWPI Load Workspace Pointer Immediate ..... 6-19
MOV Move Word ..... 6-19
MOVB Move Byte ..... 6-20
SWPB Swap Bytes ..... 6-21
STST Store Status ..... 6-21
STWP Store Workspace Pointer ..... 6-22
Arithmetic Instructions ..... 6-23
A Add Words ..... 6-23
AB Add Bytes ..... 6-24
AI Add Immediate ..... 6-25
S Subtract Words ..... 6-25
SB Subtract Bytes ..... 6-26
INC Increment ..... 6-27
INCT Increment by Two ..... 6-27
DEC Decrement ..... 6-28
DECT Decrement by Two ..... 6-28
NEG Negate ..... 6-29
ABS Absolute Value ..... 6-29
MPY Multiply ..... 6-30
DIV Divide. ..... 6-31
Comparison Instructions ..... 6-32
C Compare Words ..... 6-32
CB Compare Bytes ..... 6-33
CI Compare Immediate ..... 6-34
COC Compare Ones Corresponding ..... 6-34
CZC Compare Zeroes Corresponding ..... 6-35
Logic Instructions. ..... 6-36
ANDI AND Immediate ..... 6-36
ORI OR Immediate ..... 6-37
XOR Exclusive OR ..... 6-38
INV Invert ..... 6-38
CLR Clear ..... 6-39
SETO Set to One ..... 6-39
SOC Set Ones Corresponding ..... 6-40
SOCB Set Ones Corresponding, Byte ..... 6-40
SZC Set to Zeroes Corresponding ..... 6.41
SZCB Set to Zeroes Corresponding, Bytes ..... 6-42
Shift Instructions ..... 6-43
SRA Shift Right Arithmetic ..... 6-43
SLA Shift Left Arithmetic .....  6-44
SRL Shift Right Logical .....  6-45
SRC Shift Right Circular ..... 6-45
Unconditional Branch Instructions ..... 6-46
B Branch ..... 6-46
BL Branch and Link ..... 6-47
BLWP Branch and Load Workspace Pointer ..... 6-48
XOP Extended Operation ..... 6-49
RTWP Return with Workspace Pointer ..... 6-50
JMP Unconditional Jump ..... 6-50
X Execute ..... 6-51
Conditional Jump Instructions. ..... 6-52
JH, JL, JHE, JLE, JGT, JLT, JEQ, JNE, JOC, JNC, JNO, JOP ..... 6-52
CRU Instructions ..... 6-53
SBO Set Bit to Logic One ..... 6-53
SBZ Set Bit to Logic Zero ..... 6-54
TB Test Bit ..... 6-54
LDCR Load CRU ..... 6-55
STCR Store CRU ..... 6-57
Control Instructions ..... 6-58
LREX, CKOF, CKON, RSET, IDLE, ..... 6-58
Special Features of the 9940 ..... 6-59
LIIM Load Immediate Interrupt Mask ..... 6-59
XOP Extended Operation ..... 6-60
DCA Decimal Correct Addition ..... 6-61
DCS Decimal Correct Subtraction ..... 6-62
Chapter 7. Program Development: Software Commands - Descriptions and Formats ..... 7-1
Introduction ..... 7-2
Assembly Language Programming: Formats and Directives ..... 7-3
Assembly Language Application ..... 7-4
Assembly Language Formats ..... 7-4
Terms and Symbols ..... 7-6
Assembler Directives. ..... 7-8
Program Linkable Directives ..... 7-15
Assembler Output ..... 7-15
9900 Reference Data ..... 7-17
TM990/402 Line-by-Line Assembler User's Guide ..... 7-25
General ..... $7-26$
Installation ..... $7-26$
Operation ..... 7-27
Setup ..... 7-27
Inputs to Assembler ..... 7-27
Exiting to the Monitor ..... 7.32
Pseudo-Instructions ..... 7-32
TIBUG Monitor ..... 7-33
TM990/302 Software Development Board ..... 7-37
TXDS Commands for FS990 Software Development System ..... 7-43
AMPL Reference Data ..... 7-50
POWER BASIC MP 307 ..... $7-66$
Cross Support ..... $7-76$

## TABLE OF CONTENTS

Chapter 8. Product Data Book ..... 8-1
Introduction ..... 8-2
Family Description ..... 8-2
Common Key Features ..... 8-3
Key Features of Specific Devices ..... 8-4
Organization of CPU Data Manuals and Instruction Set ..... 8-5
TMS 9900 ..... 8-6
Architecture ..... 8-7
TMS 9900 Electrical Specifications ..... 8-24
TMS 9900-40 Electrical Specifications ..... 8-28
SBP 9900A ..... 8-30
Architecture ..... 8-31
Interfacing ..... 8-47
Power Source ..... 8-50
Electrical Specifications ..... 8-52
TMS 9980A/TMS 9981 ..... 8-56
Architecture ..... 8-58
Electrical Specifications ..... 8-82
TMS 9940 ..... 8-85
Architecture ..... 8-87
Instruction Set ..... 8-103
EPROM Programming ..... 8-106
Test Function ..... 8-109
Electrical Specifications ..... 8-109
Design Support ..... 8-111
TMS 9985 - A Summary ..... 8-113
9900 Instruction Set ..... 8-125
Peripheral and Interface Circuits ..... 8-137
TMS 9901 Programmable Systems Interface ..... 8-138
TMS 9902 Asynchronous Communications Controller ..... 8-160
TMS 9903 Synchronous Communications Controller ..... 8-194
TIM 9904 Four-Phase Clock Generator Driver ..... 8-249
TIM 9905 Data Selectors/Multiplexers ..... 8-263
TIM 9906 8-Bit Addressable Latches ..... 8-266
TIM 9907 8-Line-to-3-Line Priority Encoder ..... 8-269
TIM 9908 8-Line-to-3-Line Priority Encoder ..... 8-274
TMS 9909 Floppy Disk Controller. ..... 8-277
TMS 9911 Direct Memory Access Controller ..... 8-282
TMS 9914 General Purpose Interface Bus Adapter ..... 8-288
TMS 9915 Memory Timing (and Refresh) Controller Chip Set ..... 8-296
TMS 9927 Video Timer/Controller ..... 8-297
TMS 9932 Combination ROM/RAM Memory ..... 8-302
TMS 3064 65,536-Bit CCD Memory ..... 8-307
TMS 6011 Asynchronous Data Interface (UART) ..... 8-307
SBP 9960 I/O Expander ..... 8-308
SBP 9961 Interrupt Controller/Timer ..... 8-316
SBP 9964 Timing Controller for the SBP 9900A ..... 8-329
SBP 9965 Peripheral Interface Adapter ..... 8-330
TM 990 Series Microcomputer Modules ..... 8-331
TM 990/100M Microcomputer ..... 8-338
TM 990/101 Microcomputer ..... 8-342
TM 990/180 Microcomputer ..... 8-346
TM 990/201 Memory Expansion Board ..... 8-351
TM 990/206 Expansion Memory Board ..... 8-356
TM 990/310 I/O Expansion Module ..... 8-360
TM 990/301 Microterminal ..... 8-364
TM990/401 TIBUG ..... 8-368
TM 990/402 Line-by-Line Assembler ..... 8-369
TM 990/500 Accessories ..... 8-370
TM 990/189 University Microcomputer Board ..... 8-373
Memory ..... 8-375
Dynamic Random-Access Memory (RAM) ..... 8-376
Static Random-Access Memory (RAM) ..... 8-380
Read-Only Memory (ROM) ..... 8-384
Programmable ROM ..... 8-387
Eraseable Programmable ROM ..... 8-389
Mechanical Data ..... 8-391
Software ..... 8-397
TMSW 101MT Transportable Cross-Support ..... 8-398
TM 990/302 Software Development Board ..... 8-400
TM 990/40DS Design Aid for TMS 9940 Microcomputer ..... 8-406
TM 990/450, 451, 452, TMSW201F POWER BASIC Family ..... 8-409
Chapter 9. Applications ..... 9-1
A Simulated Industrial Control Application (With TM990/100M Microcomputer and 5MT I/O Modules) ..... 9-3
A Low Cost Data Terminal ..... 9-75
TMS 9900 Floppy Disk Controller ..... 9-89
Glossary ..... G-1
Appendix ..... A-1

## CHAPTER 1 <br> Basic Decisions In System Design

## INTRODUCTION

Texas Instruments has developed and is manufacturing a family of microprocessor products and systems based on the architecture of its 990 minicomputer. The purpose of this book is to present enough factual information about the 9900 and the family of devices and systems surrounding it to serve not only as a guide for deciding to use the 9900 in an application, but also as the primary reference for design and programming activities. The book is much more than a data book or a collection of application notes. It contains basic concepts, presents methods and techniques, and most important of all, shows how the architecture of the 9900 , substantially superior to other microprocessor architectures, can be translated into cost effective applications.

The time investment you make in learning how to use the 9900 will inevitably produce substantial benefits because your designs will be advanced well beyond other microprocessor systems; they will be expandable, flexible, easily upgraded and will not be obsolescent. The capital investment in programming systems will bring powerful computing equipment and software tools to your design team that will have them outdistancing the competition in a very short time.

In reading this book, you will see the 9900 product as more than a single microprocessor. You will find a family of processors, peripherals, boards, minicomputers and systems all based on a single architectural concept called memory-to-memory architecture. It is this basic principle which, when fully understood at the fundamental level, will help you understand why and how the 9900 can be used to implement outstanding products. In addition, you will see why Texas Instruments has made the commitment to the continued support of the 9900 family in both hardware and software. New microprocessors and peripheral devices will retain and complement the basic architectural features-the 16 -bit word length, the instruction set, the I/O techniques. etc. Texas Instruments software support goes beyond the standard assembler, editor, linker and PROM programmer software. New design tools such as POWER BASIC and PASCAL are now available. These powerful software products bring structured programming disciplines into focus and help you to attain an advanced programming capability.

All in all, the book is a collection of useful factual material which should be of substantial benefit to anyone considering designing with microprocessors. For those who have very limited exposure to designing with semiconductor products, the next few sections will be helpful because the theme of "more functions at lower cost" is demonstrated. These ideas lead to the basic philosophy that designing with standard hardware - semiconductor LSI products which are programmable - is the most economical procedure, and should be carefully considered for every new electronic product.

## THE IMPACT OF SEMICONDUCTORS

In the short thirty years since the invention of the transistor (the first semiconductor device to exhibit amplification), there have been more inventions and more scientific and engineering accomplishments than in all time previous. The field of digital electronics (especially computers) has been the greatest contributor of new products for these accomplishments and, therefore, has become one of the most rapidly growing industries. Manufacturers of semiconductor components (transistors, integrated circuits, microprocessors and memories) have been providing the building blocks, and the equipment manufacturers have been taking advantage of the opportunity by developing the most sophisticated systems that are economically feasible.

In his keynote address to the 1977 National Computer Conference, Mark Shepherd, Chairman of the Board of Texas Instruments, made the following points:
"Until 1971, the semiconductor industry was in the circuits business. Semiconductor circuits, complex though they were, constituted only a fraction of an entire system. The one-chip calculator developed in 1971 was the first significant complete system. Since then many calculators and watches have been developed where the entire system function is accomplished by one or a few semiconductor chips. These were custom chips because the technology did now allow any reserve computing power for other applications.
"The semiconductor industry has now entered an era where the entire system function of an end product can be accomplished by a few semiconductor chips, or a single chip, with enough versatility to permit adaptation to many different applications through programming.
"This change carries enormous implications for the system designer. 1) The lead time for system implementation is shortened because no special chip development is required. 2) The development cost will be low because it will be limited to software (which may be executed in hardware). 3) The required degree of electronic sophistication on the part of the user is much less. To achieve these advantages the system designer must be prepared to use standard products produced in large volume rather than custom devices.
"The functional equivalent of a medium-scale computer (Figure 1-1) cost $\$ 30,000$ in the early 1960s. Its cost equivalent has now dropped to $\$ 4,000$ and is projected to be at less than $\$ 100$ by 1985 , penetrating the personal cost threshold. As this is accomplished, greater challenges will be encountered in the cost of sales, service, and maintenance, requiring that we learn to incorporate self-diagnostic and selfrepair functions into our systems."


Figure 1-I. Cost of Medium Scale Computer (M. Shepherd, 1977 NCC)

The cost of the hardware components for a typical digital system has been decreasing with time because new and more powerful semiconductor devices have been developed. Equally important is the fact that the development cost for the typical digital system hardware has also been decreasing. Figure 1-2 illustrates how impressive this cost reduction has been. Contrast the figures of 7-8 million dollars in the early fifties with 8-9 thousand dollars in the late seventies; digital system development cost has been reduced by a factor of one thousand in a period of 25 years! An extension of this trend indicates that typical system hardware development cost will be approximately $\$ 1,000$ by 1985.


Figure 1-2. Typical Digital System Hardware Development Cost at OEM Manufacturer

How has this been accomplished? Figure 1-3 shows what has been happening. As the number of components per chip of silicon increases, the development cost for each chip also increases. For a semiconductor manufacturer, volume production is required to offset the development cost. Semiconductor devices are therefore being batched fabricated - a few hundred, a few thousand per chip - and this means lower cost per active element group or AEG. (An AEG is defined as a logic gate, flip-flop, or a memory cell.)


Figure 1-3. Evolution of Semiconductor Technology
Figure 1-4 shows the chronology of semiconductor device development. An AEG in the early 1950's consisted of one or two transistors, several resistors, a capacitor or two, and some area of a printed circuit board to hold the parts together as an assembly. Early integrated circuits contained about 10 AEG's. Then medium scale integration achieved up to 100 AEG's per chip and large scale integration reached 1,000 AEG's per chip.

At this point (the late 1960's), the semiconductor technologists had apparently reached an impasse. If they continued to increase the number of AEG's per chip the high degree of specialization would preclude volume production, and the benefits of LSI would be lost. In fact, the only area in which LSI appeared to be feasible was in memories primarily read/write memories now called RAM's. Read only memories (ROM's) and programmable read only memories (PROM's) were not required until later (as you will see). But the semiconductor technologists continued their thrust toward greater numbers of AEG's per chip, focusing primarily on memory products.

There was one other product which appeared to be feasible (in 1970) - a single-chip calculator. Here was an opportunity to stretch the imagination to greater degrees of achievement. At the producibility level of about 1,000 AEG's per chip, all of the functions of a microcomputer could be built on one chip - and the application certainly had the required volume potential. So custom LSI found a niche in the form of the handheld calculator.


Figure 1-4. Stages in Evolution of Digital Semiconductor Circuitry. (G. McWhorter, Understanding Digital Electronics, Texas Instruments Inc., Dallas, Texas, 1978)

From the very beginning the designers of the single chip microcomputer envisioned new and varied applications of this device, so it was made with a ROM for instructions and RAM for data. It was programmable, at least it was "mask programmable." And as we witness the growth of this segment of the semiconductor market, we see a host of dedicated applications for single chip microcomputers such as controllers for microwave ovens, sewing machines, and other appliances.

By designing a "standard" chip that could be programmed to do a variety of jobs, semiconductor technologists repeated the step taken by the inventors of the first programmable machine - the first computer - in the late 1940's. The first digital computer was a stored program digital calculating machine. Programming provided versatility and variety of applications. Similarly, programmable single chip, LSI semiconductor devices - microcomputers - gave LSI variety of applicability.

The next logical step in the evolution of LSI was the design of the general purpose microprocessor, a computer CPU on a chip. By interfacing the microprocessor to a memory - a set of chips arranged to provide as much storage as needed - one can build larger, more powerful microcomputers which can replace special purpose hardwired logic. In fact, general purpose hardware that is programmable provides multichip applicability of LSI technology.

With this breakthrough in the concept of LSI application, the semiconductor technologists have been motivated to continue to increase the number of AEG's per device. Figure 1-5 projects the growth of AEG's per chip to over $10^{6}$ by 1985 - a level sufficient for a single chip 32-bit microcomputer. The 16 -bit microprocessor and 4 K RAM require about 50,000 AEG's. RAM's of 16 K and 64 K bits requiring up to 100,000 AEG's are not unrealistic extensions of the trends; they are real products rapidly moving into the marketplace. New advances are being made in semiconductor process technology to achieve the packing densities needed for the future. As Figure 1-5 indicates, optical techniques for defining regions and interconnections reach a resolution limit at about $10^{5}$ AEG's. E-beam and X-ray technology will be required to further increase component density.


Figure 1-5. Semiconductor Chip Complexity
(M. Shepherd, 1977 NCC)

The impact of programmable semiconductor devices is shown in Figure 1-6. Prior to 1972, semiconductor devices were designed as circuits. Now they are being designed as systems or at least subsystems. As the number of AEG's/chip continues its rise, driving down the cost of CPU and memory devices, unlimited opportunity is being created for an unbelievable variety of new products.

Figure 1-7 shows that a dramatic change is anticipated in the rate of AEG cost reduction with time due to the impact of microprocessors. Functions (AEG's) costing $\$ 1.00$ in 1966 were obtained for around 5 cents in 1976. In fact, the cost per AEG is projected to be less than a tenth of a cent by 1985.


Figure 1-6. Distributed Semiconductor Power (M. Shepherd, 1977 NCC)


Figure 1-7. Cost Per AEG for TTL and Microprocessor

## Basic Decisions

THE IMPACT OF SEMICONDUCTORS

Memory costs (on a per bit basis) are diminishing, too. Following the projected trends for the cost of AEG's, RAM cost is forecast to be less than .05 cents per bit by 1982 (Figure 1-8). The need for various memory types has now been established. Programs for microcomputers are stored in non-volatile memories such as ROM's, PROM's and EPROM's. ROM's are mask programmable by the manufacturer and are best suited for high volume applications. PROM's are programmable after the devices are completely packaged. Either the manufacturer, the distributor or the user may store the desired program (or data) in a PROM. PROM's are suited for medium volume to low volume applications. EPROM's are erasable and so find use during prototyping and development cycles. They are also used in applications where software must be periodically changed, upgraded, or modified in any way. Other memory technologies such as CCD's (charge coupled device) and bubbles will be used for mass storage requirements where speed is not critical.


Figure 1-8. Memory Cost Comparison
(M. Shepherd, 1977 NCC)

The effect of modern semiconductor technology has been to alter the roles of the component manufacturer and the OEM (original equipment manufacturer). Component manufacturers are continuing to produce batch-fabricated semiconductor products. But the economic benefit - the low cost per AEG - of batch fabricated semiconductor devices with high functional density cannot be realized except through applications which are program controlled. The component manufacturer must therefore provide programming support via PDS's (program development systems) and software products to enable the OEM to develop applications programs. Thus increased development cost of high functional density devices is found not only in improved process technology and in the design of LSI masks, but also in the attendant software support products. And volume production is required to offset these costs.

The role of the OEM is undergoing a corresponding shift. Component costs and the assembly cost of hardware have been sharply reduced. Table 1-1 demonstrates the evolutionary steps in hardware costs. The cost improvement ratio of each step as compared with the previous step is dramatic: overall, it is $600: 1$.

Table 1-1. System Cost Reduction

| EVOLUTIONARY STEP | COMPONENTS TO ASSEMBLE | TOTAL COST |  |
| :---: | :---: | :---: | :---: |
|  |  | COMPONENTS + ASSEMBLY COST | COST IMPROVEMENT RATIO |
| DISCRETES | 20000-30000 | 6000-9000 | - |
| IC'S (GATES \& FLIP FLOPS) | 350-500 | 600-900 | 10:1 |
| IC'S + MSI | 125-150 | 250-450 | 2,5:1 |
| MICROPROCESSORS | 7-10 | 120-190 | 2:1 |
| MICROCOMPUTERS | 1 | 6-12 | 12:1 |

While hardware costs are decreasing, the software costs, as a percentage of the overall design effort, are increasing. Figure 1-9 illustrates the relationship of hardware to software costs in product development and the change in emphasis. In the 1950's computers were only used in large-scale business and scientific applications. OEM's had no opportunity to use computing power in their systems. When minicomputers were introduced in the 1960's, OEM's found applications in process control and small business EDP functions, and therefore had to provide some special programs for their use. With the advent of microprocessors in the 1970's, the software component of the development cost increased further, and this trend can easily be forecast into the 1980's - less than $25 \%$ of the development cost of most products will be for hardware.


Figure 1-9. Increasing \% of Software Development Cost
Development costs are changing - becoming more software oriented - and this has a strong impact on overall product cost. In any product design, the development cost is amortized over some production quantity, and this affects the price of the product. But developing software to achieve any design goal is less expensive than developing hardware to do the same thing. Therefore, the total development cost for "equivalent systems" is decreasing (perhaps by as much as $15-20 \%$ per year).

The development of programmable semiconductors has been a major accomplishment equivalent in importance to the inventions of the transistor, the integrated circuit, and the stored program computer.

The trends appear to be well established. The number of AEG's per chip will be increasing by at least $75 \%$ per year for at least another two decades. As a result, AEG cost will decline by about $50 \%$ per year and RAM cost per bit will decline by about $20 \%$ per year. The computing power of LSI devices will increase while the price will continue to decrease. The impact will be felt in all walks of life.

## APPLICATIONS OF PROGRAMMABLE SEMICONDUCTORS

The application of programmable semiconductors can be considered as an extension of the application of computers. All applications of LSI semiconductor devices are as computers because microprocessors, microcomputers and programmable LSI peripheral chips are programmed to perform the special functions required for each application. All the elements of a computer - ALU, control, memory and I/O - are present.

As the price of computing power decreases, the number of applications increases. The number of computers of any given type being applied is inversely proportional to the cost (Figure 1-10). As of 1976 there were relatively few systems in the $\$ 100-\$ 10000$ range. But microcomputers are changing this. Applications are being found in new designs of digital electronic systems, in products previously using electro-mechanical devices, and in new products which previously were not economically feasible.

UNITS


Figure 1-10. U.S. Installed Computer Base-1976
(M. Shepherd, 1977 NCC)

While some people may feel that the number of computers cannot exceed the number of "programmers" (approximately one million according to Figure 1-10), it is evident that all designers of products which use microcomputers will acquire the necessary programming skills to achieve the desired end product results.

## Single Chip Microcomputer Applications

Single chip microcomputers are being used in the small, dedicated, high volume applications such as calculators, microwave ovens, and general appliance controllers. As the computing power of single chip devices increases, the range of applications will obviously expand. Early devices contained about 1 K bytes of memory. New devices with 2 K bytes of ROM for instructions and small amounts ( 256 bytes) of RAM for data have been built and designed into more complex applications. One example is a terminal controller using the TMS 9940 microcomputer with one support chip; this is described in Chapter 9.

## APPLICATIONS OF <br> PROGRAMMABLE SEMICONDUCTORS

## Multi-Chip Microcomputer Applications

The application areas which involve the greatest number of designers and programmers by far are those using a multi-chip approach - a microprocessor, memory sized to the application, and peripheral interface devices. Limitations are much less in multi-chip systems than for single chip microcomputers. Designs can be accomplished using the general purpose microcomputer boards which have been designed to be applied to a variety of end products. Or the designer can start with individual LSI devices and build a special microcomputer for each application.

The list of applications for microprocessors is long and continues to grow. But a few of the representative areas are these:

Instrumentation<br>Test Equipment<br>Industrial Process Control<br>Point-of-sale Terminals<br>Cash Registers<br>Typewriter/Word Processing Equipment<br>CRT Terminals<br>Vending Machines<br>TV Games<br>Automobile Engine Ignition Controllers<br>General Automotive Products<br>CB Equipment<br>Communications Controllers<br>Educational Toys<br>Personal Computers<br>Special Dedicated EDP Functions

In each application standard programmable semiconductor LSI devices are used to sense input information, process the information according to special procedures (algorithms), and send information to external devices for display, printing, physical control devices, etc. Obviously the need for interface circuits is great. They cover specific functions such as A/D converters, D/A converters, transducers, and special display drivers, etc., as well as standard digital circuits for buffering, multiplexing, latching, etc. Figure 1-11 shows conceptually how the elements of the microcomputer are arranged for any application.


Figure 1-11. Microprocessor Applications in Process Control Systems

## BUILDING A MICROPROCESSOR BASED SYSTEM

Given an application idea, how does one proceed toward designing a product in which a microprocessor is the central control device? The design steps may be diagrammed in great detail, but the most important steps are these.

1. System Specifications - The system requirements include electrical specifications for each input and output, timing details, and overall performance logic.
2. Division into small subsystems - By defining small, easily managed tasks, the hardware and software requirements can be measured, and design can be scheduled.
3. Decisions for hardware and software - This is the appropriate design point at which the tradeoff between hardware and software solutions for each task is evaluated. For economy, the best solution may appear to be software, but there may be a penalty in performance.
4. Hardware and software design - Here the two design activities may be carried out in parallel. The microcomputer parts are assembled on one or more breadboards and tested for signal flow. Software is developed using a software development system (a computer with appropriate peripherals and programs). Software testing may be done to provide algorithm functionality.
5. System integration - Ultimately, the hardware must be tested under program control. At this point the programs must be loaded into the system memory (usually PROM or EPROM) for testing. Often special logic analyzers and other computer based diagnostic tools are needed to debug the complete system (see the description of the AMPL system in Chapters 2 and 7).

It is clear from the foregoing list of steps that a thorough understanding of the hardware components and a knowledge of programming is required to design with microprocessors and microcomputers. But this is not difficult to acquire. By learning the names of standard building blocks and software packages, you will have taken a major step toward understanding what you read about them.

## Basic Hardware Components

Since the hardware for digital systems is being standardized, the basic elements and their functions can easily be studied. Comparisons of similar devices from various manufacturers must be made and design tradeoffs evaluated. Here are the basic building blocks, what they do, and how they are used.

## Microprocessor or CPU

This fundamental chip contains the Arithmetic and Logic Unit (ALU) which basically performs addition and comparisons between two numbers. Temporary storage registers are available to hold numbers (called operands) and addresses (memory location numbers) which identify or point to instructions and data. Sometimes the ALU is used to calculate addresses by arithmetic operations on certain register contents. The microprocessor must also contain timing and control circuitry to direct all activities in an orderly step-by-step procedure. The actual control functions are determined by decoding and executing instructions. Instruction execution is a special type of operation on information which comes from memory. The memory stores numerical values which may be interpreted by the processor in one of two ways. Either the number is an instruction, which will direct the sequence of operations over the next few clock cycles, or it is data to be operated upon either arithmetically or logically.

## Memory

The main memory of a microcomputer holds the program and data for the system. Because semiconductor RAM devices are volatile (that is, all data is lost when power is removed), it is desirable to use ROM devices (Real Only Memory or non-volatile memory) for the program and RAM for data. ROM devices are programmed (information stored in the cells) by means of a metalization pattern or mask at the time of chip fabrication. Programmable read only memories (PROM's) may be programmed by the manufacturer or the user because information is stored by burning small metalic fuse links via the application of electric current. Programming is performed on the device after it has been packaged. EPROM's are non-volatile read-only memories which may be erased, usually via the application of ultraviolet light. These devices are especially useful in prototyping and system development during which program changes are frequent.

Memory devices are designed for cascading so that any size memory may be obtained by adding more devices. Capacities of 4 K bits per chip are common; devices with 64 K bits per chip are not far away.

## Input/Output

For the input and output function - interfacing the microprocessor-memory combination to the "outside world" - usually consists of a variety of devices including programmable LSI devices. Examples of interface requirements are as follows:

1. For communication of digital information over a pair of wires, conversion from 8-bit bytes (parallel) to single bits sent in sequence (serial) is required. The I/O device must receive a number of bits, hold them in a register and then shift them serially to a transmission line. The reverse procedure, serial to parallel conversion, must be performed for receiving information from the transmission line. Since the clock rates,

## BUILDING A

MICROPROCESSOR BASED SYSTEM
start and stop characters, and "handshaking" requirements can be complex in communications networks, the protocol is designed into the TMS 9902 and TMS 9903 programmable communications controllers (see Chapter 8 for details).
2. Man-machine interfacing may consist of arrays of switches and indicators or may be performed via a terminal such as a teletype (TTY) or a video display terminal (VDT). Arrays of switches are connected to microcomputers via multiplexers. The address bus may be used to select one of the switches for sampling at any given moment. Addressable latches are useful in supplying on-off data to arrays of indicators. The address bus is again used to select one specific display device (a single lamp) to be turned on (or off) in a given computer cycle. Terminal interfacing can be accomplished via a serial data interface such as the TMS 9902 (see Chapter 9 - example using the TM 990/100M board).
3. The broad category of analog (continuously variable) inputs and outputs requires converters (A/D and D/A) to obtain digital information on the computer side of the interface. Input signals from transducers or output signals to actuators (positioners) require this type of conversion.

Connecting the I/O devices to the CPU and addressing them may present problems in some microcomputer systems. The 9900 solves the problem by providing two types of general purpose I/O. Memory mapped I/O allows a set of memory addresses to identify the I/O devices (as though they were words of memory), while the communications register unit (CRU) provides a separate I/O port specially designed to interface single bit devices, communications devices, standard computer peripherals, etc. Unique to the 9900 architecture, the CRU interface is a powerful and versatile I/O technique; it is easily utilized via the special LSI peripheral supports circuits (such as the TMS 9901, 2, and 3, and the TIM 9905 and 6).

The rules for interconnecting the various elements of the microcomputer include loading specifications and signal level limitations. In observing these rules the designer will occasionally use a few standard devices to reduce loading or perform level shifting. Generally, the addition of such devices is an insignificant part of the overall design. (Details for hardware interfacing are given in Chapter 4.)

## Programming for Microcomputers

The writing of programs - often called software development - is the companion activity to hardware breadboarding and testing in computer systems. But software is substantially more flexible than hardware because it consists primarily of ideas, documented in strings of characters on a page, or in 1's and 0's in a memory. In fact, until a program is actually loaded into a memory, it is truly a set of ideas on paper, hence the contrasting name, software.

In developing the individual hardware components of a microcomputer, designers usually subdivide the activities into small, easily managed tasks. These tasks are performed sequentially by one designer or simultaneously by several members of a design team. The same is true of software design. Small, easily defined and understood sub-programs are given as individual assignments to the programmers on the design team.

The disciplines for programming are set up so that each sub-program stands alone, yet couples to the other sub-programs in a harmonious manner. But the overall plan begins at the top (a program to handle all sub-programs) and expands to several lower levels (a "Christmas tree" of programs). This is known as "top-down programming", and it is a form of structured programming.

The term structured programming means that discipline in programming in which each program module implements an algorithm with a single entry point, a single exit point and a definitive result for each possible input. Each module must contain its own buffer area so that it cannot alter procedures or data of other modules. (In some cases common buffers are allowed, but complex rules for their use are needed.)

How is programming done? What equipment is needed? And what support can you get from a microcomputer manufacturer? First, there is a preparation phase in which the designer and/or programmer must become familiar with the instruction set and the architectural elements of the microcomputer selected for the design. The second phase involves writing selected short program segments to gain insight into the memory requirements and the execution speed of various sub-programs. Then the main body of the program may be developed.

Writing programs means writing code; writing program steps which must be executed in sequence. Usually these steps are written in a mnemonic language which uses one to four letters as operation codes, and strings of other characters to designate the operand (the number to be operated upon). These program steps must be translated and "assembled" into a set of 1's and 0's - the machine language executable by the microcomputer - by a special program development computer.

The programmer writes the program on paper. Then he enters the program steps via a keyboard into the program development system (PDS), and directs the PDS to "assemble" the instruction into machine code. The output from the PDS is a set of numbers which represent the program steps, and a listing of the input and output codes.

Obviously the PDS uses some special programs (software) for performing the tasks outlined. The programmer writes source code statements, submits them to the PDS via a program called the editor, then uses the assembler program to produce object code - the machine code used by the microcomputer. Errors in the program statements are printed along with the object code listing. Errors are corrected by editing the source code (via the editor) and resubmitting it to the assembler.

After a number of program modules are complete, a set of two or more may be "linked" together as a single program. This is done by submitting object code programs to the linker. The output from the linker is a single program which may be loaded into the microcomputer.

The list of support software is just beginning.
The following outline of software products describes the program development cycle further.

Program development software
Editor - for entering and changing source code
Assembler - for conversion from symbols and mnemonics into machine code
Linker - for connecting several programs into one
PROM programmer - for loading numbers (programs) into PROMs
Program testing software
Debug routines - for testing programs
AMPL system software - for testing programs and the interaction with the hardware

Software available for use with user programs
Monitor - for checking status of all program modules
Executive - for overall control
Operating system - for operating peripheral devices
Library (utility) programs - for performing special mathematical conversions and calculations
High level language software for program development PASCAL - for structured programming POWER-BASIC - for ease of programming in BASIC language FORTRAN - for general computer problem solving

This partial list of software is intended as a categorical outline which should indicate the level of support one finds in the areas of software development. To comprehend the value of any or all of these software products, you must work with them and develop a few programs for microcomputers.

The obvious difficulty with software evaluation is that few designers can afford the capital investment for a large PDS to properly evaluate each of the alternative paths for software development. But Texas Instruments has developed a variety of program development systems. Some of these are very economical and readily available. They were designed specifically for product and programming evaluation and for initial design.

You will find descriptions and approximate prices for each PDS in Chapter 2.

## BUILDING A MICROPROCESSOR BASED SYSTEM

## Which Microprocessor or Microcomputer to Use

You may be convinced that designing with programmable semiconductors is the best design philosophy, and you may be attempting to evaluate the various products on the market. But a significant decision point has been reached: "which microprocessor or microcomputer is best for my application?" The selection of the proper device is based on many factors, some of which are not related to architecture or instruction execution speed.

Selection of a microcomputer or microprocessor usually means selection of one primary vendor (and sometimes one or more second sources) who manufactures the product and the compatible peripheral devices. It also means the purchase of a program development system designed especially for the specific microprocessor. Selection of one device means a commitment to using that device for future designs. Changing to another microprocessor is costly both in hardware and in the development of programming skills.

Selection criteria for a microprocessor may be summarized as follows:

1. The microprocessor must be versatile so that it can be used in many applications.
2. The vendor must provide a comprehensive set of support and peripheral circuits.
3. One PDS should serve the programming activity for a significant period of time.
4. The cost of the devices and the PDS must be economically attractive.
5. The performance of the microprocessor must be sufficient to meet the design goals.

Texas Instruments 9900 family of components and software systems clearly meets these selection criteria. Careful evaluation of the price/performance tradeoffs between the various microprocessor products on the market will reveal superior adaptability of the 9900 family to any product design. The selection criteria applied to the 9900 family may be summarized thus.

1. Versatility has been achieved by providing a family of processors using one basic 16 -bit architecture. Both 16 - and 8 -bit versions are available as well as a single chip microcomputer. Instead of trying to apply a single microcomputer to a broad scope of applications, the designer may select from the 9900 family the most appropriate microprocessor for each application. Programming and software support is the same for all.
2. Numerous support devices are available from Texas Instruments, and new products are introduced regularly. Chapter 8 contains detailed data sheets for many of them.
3. A single PDS from Texas Instruments can provide programming support for all of the processors in the 9900 family. The powerful support software streamlines program development. And programs written for one microcomputer may be used on another. Software compatibility of the processor family is one of the primary benefits of designing with the 9900 .
4. Product pricing of the microprocessors, peripheral devices and PDS's is economically attractive. Designing multiple applications from the same components and using the same development tools means even greater economic benefit.
5. The 16 -bit architecture - especially the bus width and the register size - enables the 9900 family of processors to achieve outstanding performance. Performance is measured by throughput and computing power, not by clock speed alone.

A complete evaluation of the 9900 in each of the above categories is not possible in so few words. But one specific feature of the product family should be included as a part of the evaluation. Memory-to-memory architecture, a unique computer concept developed by Texas Instruments for the 9900 minicomputer, is an outstanding feature because it enables the 9900 to achieve the most cost effective product development. The story of the evolution of this architecture will help you understand its importance.

## EVOLUTION OF MEMORY-TO-MEMORY ARCHITECTURE

All things change with time, and computers are no exception. An evolutionary process has been at work in computer design since the beginning. Early machines were designed around a single accumulator which served as the focal point of most of the instructions. Steps such as load the accumulator (LDA), add to the accumulator (ADD), and store the accumulator (STA) were common in programs written for such machines. (The instruction mnemonics used here are simply illustrative and are not intended to be identified with any specific computer or microprocessor.) But there was a fundamental limitation-the bottleneck effect of forcing all transactions to be performed via a single accumulator (Figure 1-12).


Figure 1-12. Single Accumulator Architecture

## EVOLUTION OF <br> MEMORY-TO-MEMORY ARCHITECTURE

As circuit elements became less expensive, especially through the introduction of integrated circuits, multiple accumulator architectures emerged (Figure 1-13). A and B accumulators were the focal points of expanded instruction sets which allowed loading either accumulator (LDA, LDB), adding to either accumulator (ADA, ADB), and storing either accumulator (STA, STB). With this design came the increased use of an accumulator for holding the address of an operand, adding flexibility and power to the instruction set and to the architecture.

It should be clear at this point that the instructions, the dictionary of words used by a computer to implement the ideas of the programmer, are as much a part of the architectural fabric as the registers, the control unit or the bus structure. In fact, by implementing instructions as strings of microinstructions stored in an on-chip control ROM, microprocessor designers have created the opportunity for increasing instruction set power through microprogramming.


Figure 1-13. Multiple Accumulator Architecture
The next major step in the architectural evolution was the design of machines based on a set of general registers which could be used as accumulators for numerical operations or for storage of operand addresses (Figure 1-14). The expanded capabilities allowed increased flexibility not only in arithmetic functions but also, and more importantly, in the generation of operand addresses via indirect addressing, and indexed addressing.


Figure 1-14. General Register Architecture
Perhaps it is well to digress for a moment and explain these terms. Indirect addressing allows a register to serve as a pointer to identify specific elements in a table or an array of data (Figure 1-15). Instructions for an arithmetic operation may be used over and over, with the pointer (or pointers) being adjusted to access different values for each pass. In indexed addressing, the instruction contains a base value while an index register holds the displacement value (Figure 1-16). The base value locates the table, and the index register contains the number of the element in the table (one, two, three, etc.). The base value must be added to the contents of the index register to obtain the actual memory address.


Registers $D$ and $E$ contain the addresses of operands $X 1$ and $Y 1$. D and $E$ may be incremented to address sequential elements in tables.

Figure 1-15. Indirect Addressing


X0 is the address of the first element in the table.
$X 1$ is obtained by adding $X 0$ to the 1 in the index register.
The index register may be incremented to address sequential entries in the table.
Figure 1-16. Indexed Addressing
The general register architectures were made economically feasible by the expanded capabilities of integrated circuits through the technological advancements of Medium scale integration (MSI) and large scale integration (LSI) (Figure 1-17). As more and more circuits were implemented on a chip, it became feasible to expand from two accumulators, to a general register file, to the general register file on a single LSI microprocessor chip.

In discussing LSI, one must not fail to recognize that the single most important impact of LSI is in the development of memories. More bits per unit area of silicon means higher capacity and lower cost, generally without sacrificing speed. The advent of microprocessors was the natural evolutionary step in the utilization of memory for a greater variety of logic and control applications.


Figure 1-17. LSI Microprocessor

In looking toward the future of memories and microprocessors, the technologists see the implementation of an ever increasing number of memory cells and microprocessor calculation and control functions on an ever-shrinking area of silicon (Figure 1-18). Registers and memory cells are virtually identical in their implementation at this point, so the words register and memory no longer connote high speed and low speed storage. In fact, memory speed is rapidly approaching register speed (Figure 1-19).


Figure 1-18. Trend in Gates per Chip
In view of this convergence of memory speed and register speed, the architects of the 990 minicomputer (from which the 9900 is derived) envisioned an architecture in which the instructions are written with respect to memory words rather than registers. The architectural concept, called memory-to-memory architecture, was the basis for a new computer design in which all memory reference instructions operate on one or two words of memory and store the result before going on to the next instruction.

There were actually two major reasons for developing such an architecture. First, since all instructions would reference words of memory and complete their cycles by placing results in memory, there would be no requirement for register-save operations in a multitask or interrupt processing environment. Second, while this approach might at first be slightly slower in some cases, the architects envisioned that the technological evolution would continue to narrow the gap between register speed and memory speed, and in the long run this minor disadvantage would vanish.

EVOLUTION OF<br>MEMORY-TO-MEMORY ARCHITECTURE



Figure 1-19. Ratio of Memory Speed to Register Speed
Another important advantage of this new architecture, often overlooked, appears to be an even stronger and more important justification for the development of this radical departure from conventional computer architectures. When one instruction can identify two memory words or operands, perform an operation, and store the result in memory, it will replace common sequences such as LDA, ADA, STA found in the instruction sequences of all accumulator-based machines. Furthermore, a single instruction can access additional memory words for use in addressing operands and can even increment pointers and employ index registers all as a part of its execution sequence. If a single instruction can do all this, then the writing of instruction sequences, programming, must be substantially easier. Fewer lines of code are required. (In data manipulation and address computation sequences, the reduction is typically 3:1.) Support software, such as monitors, executives, and operating systems can be smaller, easier to use and understand, and will consume less memory.

For these reasons, benchmarks written to compare the 9900 architecture with conventional register file based microprocessors show the advantage of the 9900's memory-to-memory architecture in three important categories: the number of bytes of memory required, execution speed, and the number of instructions written to accomplish a given task (Figure 1-20). The 9900 comes out ahead in all three categories.

|  | Program memoryrequirements (bytes) |  |  |  | Assembler statements |  |  |  | Execution time (microseconds) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 9900 | A | B | C | 9900 | A | B | C | 9900 | A | B | C |
| Input/output handler | 24 | 38 | 28 | 17 | 9 | 14 | 17 | 7 | 71 | 154 | 79 | 49 |
| Character search | 22 | 24 | 20 | 18 | 8 | 10 | 9 | 8 | 661 | 1636 | 760 | 808 |
| Computer go to | 12 | 12 | 17 | 14 | 5 | 5 | 11 | 8 | 98 | 352 | 145 | 145 |
| Vector addition: $A_{N}-B_{N}=C_{N}(16)$ | 20 | 30 | 29 | 46 | 5 | 14 | 20 | 22 | 537 | 2098 | 1098 | 1866 |
| Vector addition: $A_{N} \rightarrow B_{N}=C_{N}(8)$ | 20 | 32 | 23 | 40 | 5 | 15 | 14 | 22 | 537 | 2108 | 738 | 936 |
| Shift right 5 bits | 10 | 6 | 19 | 20 | 3 | 3 | 12 | 9 | 22 | 56 | 137 | 81 |
| Move block | 14 | 18 | 16 | 34 | 4 | 9 | 9 | 16 | 537 | 1750 | 1262 | 2246 |
| Totals | 122 | 160 | 152 | 189 | 39 | 70 | 92 | 92 | 2464 | 8154 | 4219 | 6131 |

Figure 1-20. Benchmark Comparison of 9900 vs. Other Microprocessors

One final note about architecture. Memory-to-memory architecture and instructions in the 9900 do not sacrifice the concept of "registers" as they are conceived in the architectures with general register organizations. The general "register file" is conceptually retained as a block of sixteen words of memory (Figure 1-21). Over two thirds of the instructions in the 9900 refer in one way or another to this "register file" in much the same way as prior architectures referenced the general register file in the CPU. Thus, base addresses, subroutine linkage and interrupt save operations can all be accomplished via the "register-file-in-memory" concept.

By using memory for the register file, the advanced memory-to-memory architecture allows new programming flexibility. There is a way to identify multiple register files in 9900 based systems (Figure 1-22). Each basic process can have its own set of "registers." There is no limit (except memory size) to the number of "registers" available for use in programming the functions of a particular application.

The memory-to-memory architecture of the 990 and 9900 products is clearly revolutionary and innovative. Programming effort for the 9900 is typically less than half that for any other microprocessor currently available because the instructions operate on words of memory and store results automatically. This means not only that programs consume less memory, but execution speed (for the 16-bit processors) is faster than that of other processors.


Figure 1-21. Register File in Memory


Figure 1-22. Multiple Register Files in Memory

## GETTING UP TO SPEED ON MICROPROCESSORS

By now you may be convinced that this book contains a great amount of information about microprocessors and microcomputers, but you may feel that you are not as well prepared to understand it as you would like to be. This section has the answer. Here are the steps you should take to learn about microprocessors and microcomputers. The knowledge gained will help you in all new designs and will be especially helpful in designing with the 9900 family of processors and peripherals.

Few people have had the opportunity to learn about microcomputers in college. In fact, schools and colleges exist primarily to teach you how to learn, and not to teach you everything you need to know to do a particular job. Your effectiveness in performing any job is directly related to your willingness to acquire new specialized knowledge in your particular field. This book will serve as one source of specialized knowledge in the field of microcomputers, but it is focused on the 9900 family. And you may require additional education in this field before achieving a full understanding of the material presented.

It may be that knowledge of MOS and $I^{2} L$ technologies is needed for a clearer understanding of interfacing techniques. Basic computer fundamentals, such as storage of data and programs and the sequential operations may be an area you would like to study. It could be that you feel a need to improve your understanding of programming and the concepts of building programs via the modular approach. The list of specialized areas within the field of microcomputer technology can be quite long.

Technology advances so rapidly today that it seems virtually impossible to keep up, much less catch up. But you can do both, and without spending an inordinate amount of time. To acquire specialized knowledge in any field, you should devote 30 minutes a day to reading books or periodicals which contain the information you need. Advising you on the implementation of such a program is not the intent of this section. You know where you are and where you are going. What you need is a clear path or plan of action to achieve the goal: the acquisition of specialized knowledge about microprocessors and microcomputers.

The first step is to find authoritative texts on the various subjects in the field. This chapter contains a bibliography of texts and periodicals from which to begin your search for new information. Get your hands on these books and articles. Review them for general content and readability, then decide which ones are best suited to your needs. Set up a plan to read one or more of these books in a definite period of time, devoting a scheduled, uninterrupted period of 30 minutes a day to this program. Take notes while you are reading and (if the book belongs to you) underline the information which is especially important to you.

As you are getting up to speed, you will become aware of certain periodicals that contain articles most directly suited to your background and experience. Subscribe to one or more of these or be sure to obtain each issue as it is published so that you are not only reading about fundamentals, but current topics, the latest improvements in devices and systems.

Set up the goal, the plan of action; and then, above all, form the habit of reading for 30 minutes a day. Few people can set up such a plan, and fewer still can continue to execute it for long periods of time. But if you persist, you can learn, not just one, but all facets of design with microprocessors and microcomputers, and in time you will achieve the success you desire.

## BIBLIOGRAPHY

## Books

Altman, L., Microprocessors, Electronics Book Series, McGraw-Hill, 1975
Bartree, T. C., I. L. Lebow, and I. S. Reed, Theory and Design of Digital Machines, McGraw-Hill, 1969

Bibbero, R., Microprocessors in Instruments and Control, John Wiley, 1977
Blakeslee, Thomas R., Digital Design with Standard MSI and LSI, John Wiley, 1973
Gear, C. William, Computer Organization and Programming, McGraw-Hill, 1969
Greenfield, Joseph D., Practical Digital Design Using IC's, John Wiley, 1977
Hansen, P.B., The Architecture of Concurrent Programs, Prentice-Hall, Inc., 1977
Hansen, P.B., Operating System Principles, Prentice-Hall, Inc., 1973
Knuth, D. E. The Art of Computer Programming, VOL I, Fundamental Algorithms, 2nd Edition, Addison-Wesley, 1973.
Knuth, D.E. The Art of Computer Programming, VOL II, Semi-Numerical Algorithms, Addison-Wesley, 1969
Knuth, D.E. The Art of Computer Programming, VOL III, Sorting and Searching, Addison-Wesley, 1973.

Luecke, G., J. Mize, W. Carr, Semiconductor Memory Design and Application, McGrawHill, 1973

Malrino, A., Digital Computer Electronics, McGraw-Hill, 1977
McWhorter, G., Understanding Digital Electronics, Texas Instruments Learning Center, 1976

Morris, R. L., J. D. Miller, Designing with TTL Intergrated Circuits, McGraw-Hill, 1971

Norris, B., Power Transmission and TTL Integrated-Circuit Applications, McGraw-Hill, 1977

Silver, G., Computer Algorithms and Flowcharting, McGraw-Hill, 1975
Sloan, M.E., Computer Hardware and Organization, Science Research Associates, Inc., 1976

Solomon, L., Getting Involved with Your Own Computer; A Guide for Beginners, Ridley Enslow Publishing, 1977

Soucek, B., Microprocessors and Microcomputers, John Wiley, 1976
Torrero, E., Microprocessors, New Directions for Designers, Electronic Design, Hayden, 1975

Wester, John G. and William D. Simpson, Software Design for Microprocessors, Texas Instruments Learning Center, 1976

Williams, Gerald E., Digital Technology, Science Research Associates, Inc., 1977
Zaks, R., Microprocessors: From Chips to Systems, Sybex, 1977
Staff of the Texas Instruments Learning Center, Understanding Solid-State Electronics, 3rd Edition, Texas Instruments Learning Center, 1978

## Articles

Barna, Arpad, and Dan I. Porat, "Integrated Circuits in Digital Electronics", John Wiley, 1973

Reid-Green, K.S., "A Short History of Computing", Byte, Vol. 3, No. 7, July 1978
Special Issue on Microelectronics, "Scientific American', Vol. 237, No. 3, September 1977

Electronic Business, "New Rules in an Old Game", Vol. 18, No. 6, June 1978
List of Periodicals to be Monitored
ACM Computing Surveys, The Survey and Tutorial Journal of the Association for Computing Machinery, ACM, Inc., Mt. Royal and Guilford Avenues, Baltimore, MD 21202
EDN, Cahners Publishing Co., 270 St. Paul St., Denver, Colorado 80206
Electronics, McGraw-Hill Inc., 1221 Avenue of the Americas, New York, N.Y. 10020 Electronics Design, Hayden Publishing Co., 50 Essex St., Rochelle Park, N.J. 07662

IEEE Spectrum, The Institute of Electrical and Electronics Engineers, Inc., 345 East 47
Street, New York, N.Y. 10017
Interface Age, McPheters, Wolfe \& Jones, 16704 Marquardt Avenue, Cerritos, CA 90701

CHAPTER 2
Product Selection Guide

## THE 9900 FAMILYWHAT IS IT?

## THE 9900 FAMILY - WHAT IS IT?

The 9900 Family is a compatible set of microprocessors, microcomputers, microcomputer modules, and minicomputers. It is supported with peripheral devices, development systems, and software. It provides a designer with a system solution having built-in protection against technological obsolescence. The family features true software compatibility, I/O bus compatibility and price/performance ratios which encompass a wide range of applications. The family is designed with a unique flexible architecture to allow technological changes to be easily incorporated while minimizing the impact these changes have on an overall system design.

## FAMILY OVERVIEW

The Hardware Family
Figure 2-1 is a diagram of the 9900 Family members. The spectrum of microprocessors and microcomputer products available in a variety of formats is shown in Figures 2-2 and 2-3. In the first part of Figure 2-1, the microprocessors or microcomputers are combined with microcomputer support components (Figure 2-3) to form systems. These systems also include I/O interface, read-only and random access memory, and additional support components such as timing circuits and expanded memory decode .

The family also includes microcomputer board modules containing the 9900 microprocessors and peripheral components (Figure 2-4). As shown in the second part of Figure 2-1, these modules can be used for product evaluation, combined for system development or applied directly as end equipment components.

When applications require minicomputers, completely assembled units can be purchased and installed. The software will be fully compatible with any associated microprocessor and microcomputer system. Figure 2-5 gives a brief overview of the minicomputers.

These three levels of compatible hardware - the TMS9900 family parts, the TM990 microcomputer modules, and the 990 minicomputers - provide the flexibility to obtain an optimum match with the user's system application.

## The Software and Development Systems Support

New products cannot be made without design, development, test and debug. Development support for all of the levels is shown in Figure 2-1, including:
A. Product documentation
B. Software (or firmware)
C. Software development systems
D. Prototyping systems.

Software and development and prototyping systems are outlined in Figure 2-6.


Figure 2-2. 9900 Family CPUs

|  | CPU's |
| :---: | :--- |
| TMS9900 | NMOS 16-Bit Microprocessor, 64 Pins |
| TMS9900-40 | Higher Frequency Version 9900 |
| SBP9900A | RL Extended Temperature Range 9900 |
| TMS9980A/ | 40-Pin, NMOS 16-Bit Microprocessor with 8-Bit Data Bus. 9981 has |
| 9981 | XTAL Oscillator |
| TMS9985 | 40-Pin, NMOS 16-Bit Microprocessor with Single 5V Supply and |
|  | 256-Bits of RAM |
| TMS9940E | 40-Pin, NMOS Single Chip Microcomputer, EPROM Version |
| TMS9940M | 40-Pin, NMOS Single Chip Microcomputer, Mask Version |


| PERIPHERAL DEVICES |  |  |  |
| :--- | :--- | :--- | :--- |
| TMS9901 | Programmable Systems Interface | TMS9914 | GPIB Adapter |
| TMS9901-40 | Higher Frequency Version of 9901 | TMS9915 | Dynamic RAM Controller Chip Set |
| TMS9902 | Asynchronous Communications Controller | TMS9916 | 92K Magnetic Bubble Memory Controller |
| TMS9902-40 | Higher Frequency Version of 9902 | TMS9922 | 250K Magnetic Bubble Controller |
| TMS9903 | Synchronous Communications Controller | TMS9923 | 250K Magnetic Bubble Controller |
| TMS9904 | 4-Phase Clock Driver | TMS99927 | Video Timer/Controller |
| TMS9905 | 8 to 1 Multiplexer | TMS9932 | Combination ROM/RAM Memory |
| TMS9906 | 8-Bit Latch | SBP9960 | I/O Expander |
| TMS9907 | 8 to 3 Priority Encoder | SBP9961 | Interrupt-Controller/Timer |
| TMS9908 | 8 to 3 Priority Encoder w/Tri-State Outputs | SBP9964 | SBP9900A Timing Generator |
| TMS9909 | Fioppy Disk Controller | SBP9965 | Peripheral Interface Adapter |
| TMS9911 | Direct Memory Access Controller |  |  |


| ADD-ON MEMORY |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| ROMS | EPROMS |  | DYNAMIC |  |
| TMS4700-1024 $\times 8$ | TMS2508 | $-1024 \times 8$ | TMS4027 |  |
| *TMS4710-1024 X 8 | TMS2708 | $-1024 \times 8$ | TMS4050 |  |
| TMS4732-4096 $\times 8$ | TMS27L08 | $-1024 \times 8$ | TMS4051 |  |
| SBP8316-2048 $\times 8$ | TMS2516 | $-2048 \times 8$ | TMS4060 |  |
| SBP9818-2048 $\times 8$ | TMS2716 | $-2048 \times 8$ | TMS4116 | $\times 1$ |
|  | TMS2532 | $-4096 \times 8$ | TMS4164 | $6 \times 1$ |
| *Character Generator-ASCII |  |  |  |  |
| **PROMS | STATIC RAMS |  |  |  |
| SN74S287-256×4 | TMS4008 | $-1024 \times 8$ | TMS4043-2 | $-256 \times 4$ |
| SN74S471-256×8 | TMS4016 | $-2048 \times 8$ | TMS4044 | $-4096 \times 1$ |
| SN74S472-512 $\times 8$ | TMS4033 | $-1024 \times 1$ | TMS40L44 | $-4096 \times 1$ |
| SN74S474-512 $\times 8$ | TMS4034 | $-1024 \times 1$ | TMS4045 | $-1024 \times 4$ |
| SN74S476-1024 ${ }^{\text {S }}$ | TMS4035 | $-1024 \times 1$ | TMS40L45 | $-1024 \times 4$ |
| SN74S478-1024 $\times 8 \triangle$ | TMS4036-2 | - $64 \times 8$ | TMS4046 | $-4096 \times 1$ |
|  | TMS4039-2 | $-256 \times 4$ | TMS40L46 | $-4096 \times 1$ |
| $\triangle$ Equivalent to | TMS4042-2 | $-256 \times 4$ | TMS4047 | $-1024 \times 4$ |
| SN74S2708 |  |  | TMS40L47 | $-1024 \times 4$ |
| **Also available in 54 series |  |  |  |  |

Figure 2-3. Microcomputer Support Components

*FIRMWARE
Figure 2-4. TM990 Board Modules and Software Support

Software is provided in EPROM (firmware) to operate with the assembled microcomputer modules. It is provided on either "floppy" diskette or on disk pack for use with the minicomputers, and is distributed on magnetic tape for use on in-house computing equipment.

In addition to the development systems available directly from Texas Instruments, a Fortran-IV cross-support package with assembler and simulator is provided by TI for those desiring to use in-house computing equipment. GE, National-CSS and Tymeshare provide similar capabilities on a timeshared basis.

POWER BASIC and PASCAL software systems have just been introduced and will continue to be expanded in the future.

Hardware and software for development and production use is available in appropriate system sizes to support individual designers as well as large design teams.

## CS990/4 • A 990/4 Minicomputer with 4K words of RAM

- Expanded memory controller with 4K words of RAM
- 733 ASR ROM Loader
- 733 ASR Data Terminal
- Necessary chassis, power supply, and packaging

FS990/4 - Model 990/4 Minicomputer with 48K bytes of parity memory in a 13-slot chassis with programmer panel and floppy disk loader/self-test ROM

- Model 911 Video Display Terminal (1920 character) with dual port controller
- Dual FD800 floppy disk drives
- Attractive, office-style single-bay desk enclosure
- Licensed TX990/TXDS Terminal Executive Development System Software with one-year software subscription service

FS990/10 • Model 990/10 Minicomputer with 64K bytes of error-correcting memory and mapping in a 13-slot chassis with programmer panel and floppy disk loader/self-test ROM

- Model 911 Video Display Terminal (1920 character) with dual port controller
- Dual FD800 floppy disk drives
- Attractive, office-style single-bay desk enclosure
- Licensed TX990/TXDS Terminal Executive Development System Software with one-year software subscription service


## DS990/10 • Model 990/10 Minicomputer with mapping, 128K bytes of error-correcting memory in a 13-slot chassis with programmer panel and disk loader ROM <br> - Model 911 Video Display Terminal (1920 character) with dual-port controller <br> - Licensed copy of DX10 Operating System on compatible disk media, with one-year software subscription service <br> - DS10 disk drive featuring 9.4 M bytes of formatted mass storage, partitioned into one 4.7M-byte fixed disc and a 5440-type removable 4.7M-byte top-loading disk cartridge <br> Options: <br> One additional DS10 disk drive with 9.4 M bytes of formatted mass storage, in deskmount, rackmount, or quietized pedestal version

Figure 2-5. 990 Minicomputers

| PRODUCT DOCUMENTATION |
| :--- |
| 9900 Family Systems Design and |
| Data Book |
| 9900 Software Design Handbook |
| TM990 System Design Handbook |
| 990 Computer Family Systems Handbook |
| Product Data Manuals |
| Product User's Guides |
| Product Brochures |
| Application Notes |
| Application Sheets |


|  | SOFTWARE AND FIRMWARE |
| :--- | :--- |
| TM990/401 | TIBUG Monitor in EPROM |
| TM990/402 | Line-by-Line Assembler in EPROM |
| TMSW101MT | ANSI-Fortran Cross-Support Assembler, Simulator and |
|  | ROM Utility |
| TM990/450 | Evaluation POWER BASIC - 8K Bytes in EPROM |
| TM990/451 | Development POWER BASIC - 12K Bytes in EPROM |
| TM990/452 | Development POWER BASIC Software Enhancement |
| TMSW201F/D | Package - 4K Bytes in EPROM |
| Configurable POWER BASIC in FS990 Diskette |  |
| TMSW301F/D | TIPMX - TI PASCAL Executive Components Library |


| SOFTWARE DEVELOPMENT |  | SUPPORT SOFTWARE |
| :---: | :---: | :---: |
| TM990/302 | Software Development Module | Edit, Assembler, Load, Debug, PROM Programming |
| TM990/40DS | Software Development system for TMS9940 Microcomputer | Assembler, Debug Monitor, Trial-in-System Emulator, PROM Programmer |
| CS990/4 | Single User Software Development System (Cassette Based), uses PX990 software. | Text Editor, Assembler, Linking Loader, Debug Monitor, PROM Programmer |
| FS990/4 | Software Development system (Floppy Disk) | Source Editor, Assembler, Link Editor, PROM Programmer |
| FS990/10 | Software Development System (Floppy Disk) | Same as 990/4, expandable to DS System |
| DS990/10 | Disk Based 990/10 with Macro Assembler | Source Editor, Link Editor, Debug, Librarian, and High-Level Language such as FORTRAN, BASIC, PASCAL, and COBOL |

## MICROPROCESSOR PROTOTYPING LAB FOR DESIGN AND DEVELOPMENT

AMPL FS990 with video display and dual floppy diskettes includes TX990/TXDS system software - Text Editor, Assembler, and Link Utility - and has an in-circuit Emulator Module and a Logic-State Trace Module for proposed system emulation and analysis.

| TIMESHARE SYSTEMS |  |
| :---: | :---: |
| GE, NCSS, <br> Tymeshare | Assembler, Simulator, ROM Utilities |

Figure 2-6. The 9900 Family Software and Development Systems

## Typical Applications

The range of applications for microprocessors and microcomputers expands each day; Figure 2-7 provides a broad scope of the applications extending from those that can be satisfied with single-chip microcomputers to those requiring high performance multichip systems. The market tends to be characterized by lower performance, high volume single-chip systems, and higher performance, low volume multichip systems.

As shown in Figure 2-7, the spectrum of applications is satisfied throughout by 9900 Family members. The single-chip 16-bit microcomputer, the TMS 9940, is used where there is large volume, because it has the lowest cost, yet achieves outstanding performance. At the other end are the system with the 16-bit TMS 9900 and SBP 9900A CPUs, the specially designed family peripherals, and add-on memory. For maximum system performance, the bit slice SN74S481 units are available. For in-between performance limits there are the 16 -bit CPUs using 8 -bit data buses. The TMS 9980A/81 has lower cost, and the TMS 9985 will accommodate larger memory for extended applications. Both processors use the more economical 40-pin package. Applications in the low and medium performance range include simple instruments, computer peripherals, cash registers and controls for manufacturing.

At the higher performance end, a myriad of products that are emulating many computer-like functions - data terminals, point-of-sale terminals, data acquisition systems, process control systems, military systems - are all gaining performance at lower cost by using microprocessor multichip systems.


Figure 2-7. Application Spectrum

Figure 2-8 details further the applications for single-chip and multiple-chip systems.

## SINGLE-CHIP MICROCOMPUTER

Gas Pump Control
Alarm Systems
Paging Systems
Sorters
Vending Machines
Microwave Ovens
Appliance Control
Power Tools
Utility Meter Monitoring
Environmental Controls
Automotive
Games
Cryptography
Process Controls
Navigation Equipment
Metering Controls

## MULTIPLE-CHIP SYSTEMS

Video Controllers CPU's-Microcomputer<br>Telephone Switching<br>Word Processing Equipment<br>Manufacturing Material Handlers<br>Electronic Musical Instruments<br>Small Business/Financial Systems<br>Factory Automation<br>Instrumentation<br>Data Acquisition<br>Machine Controls<br>Medical Equipment<br>Security Systems<br>Machine Tool Controls

Figure 2-8. Applications

## HARDWARE SELECTION

To reduce the range of detail which must be considered in a given system design, it is often possible to make a definite choice between the three hardware design levels; designing with individual components, designing with prefabricated modules, and designing with minicomputer subsystems. The criteria upon which this choice is based include the number of units to be manufactured per design, complexity of design, performance requirements, special feature requirements, microprocessor system design expertise available, and the importance placed on product introduction - the time to the market place. General tendencies of these decisions are known although the particular choice may be skewed by other considerations. Here are a number of examples.

In terms of production volume, users tend to incorporate minicomputers in their designs up to a volume of 50 to 100 identical systems per year. They tend to use prefabricated modules if the volume is below 500 to 2000 systems per year, and for higher volume, they tend to develop from the component level right from the start. Simple systems may not be able to stand the cost of a minicomputer at any volume, while even at much higher volumes, performance requirements may force the utilization of a disk-based minicomputer. When system specifications require special features, this often forces the use of modules even at low volumes. However, the need for maintenance capability may force the use of minicomputers or prefabricated modules for system construction at extremely large volumes. A firm with expert microprocessor design teams would tend to maximize its value-added by designing from the component level, while a firm without hardware designers would look for completely prefabricated systems.

Finally, product introduction priorities often call for a compromise approach because of an urgent need to get a product to market ahead of competition. It is often ideal to enter the market with prefabricated systems and switch to in-house fabrication as the system is accepted and sales volume builds.

## The Component Route: CPU

In the beginning your product selection decisions are tied entirely to the central processor. A very real danger at this point is choosing a processor which is not optimum for the design. Either the cost will be greater than desired, or the processor will not quite meet the required performance. In the TMS9900 Family, each processor is uniquely tuned to its applications environment while maintaining a common architecture, input/output system and instruction set. This commonality allows a simple move up or down the performance scale with a minimum of redesign (See Figure 2-9).

The single packaged CPUs divide into microprocessors and a microcomputer. The TMS 9940 microcomputer is available either with EPROM or with mask programmable ROM.

## Microprocessors

TMS9900 TMS9980A/81
TMS9900-40 TMS9985
SBP9900A

Microcomputer
TMS9940 E/M

The basic architecture of each is shown in Figure 2-10.

| CRITERIA | SYSTEM CHOICE | FAMILY PRODUCTS USED |
| :---: | :---: | :---: |
| HIGHEST <br> PERFORMANCE | MULTIPACKAGE | 1. TMS9900, SBP9900A <br> 2. Microcomputer peripherals for $1 / 0$ <br> 3. TIM9904 for clock <br> 4. ROM, EPROM <br> 5. RAM |
| TRADEOFF FOR BEST COST AT PERFORMANCE REQUIRED | A. MINIMUM PACKAGES | 1. TMS9980A/81 (with clock) <br> 2. Microcomputer peripherals for I/O <br> 3. Combined ROM \& RAM |
|  | B. MINIMUM PACKAGES | 1. TMS9985 (with clock and RAM) <br> 2. Microcomputer peripherals for I/O <br> 3. ROM |
| LOWEST COST | SINGLE PACKAGE | 1. TMS9940 Microcomputer with on board I/O, Clock, ROM \& RAM, Timer |

Figure 2-9. Cost/Performance Trade-off


Figure 2-10. Basic Architecture of 9900 Family

## CPU Selection

Selecting a CPU for an application requires a study of the CPU characteristics to see which one fits best. Figure 2-11 provides key characteristics of the 9900 Family CPUs as well as a bit-slice version (SN54/74S481) for the ultimate in performance.

|  | SN54S481 <br> SN74S481 <br> Note 1 | SBP9900A | TMS9900/ <br> TMS9900-40 | TMS9980A/ <br> TMS9981 | TMS9985 | TMS9940E/M |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Number of bytes addressable | 65K | 65K | 65K | 16K | 65 K <br> 256 on chip | $\begin{gathered} \text { 2K EPROM/128 RAM } \\ 2 \mathrm{~K}, 128 \mathrm{RAM} / 128 \text { RAM } \end{gathered}$ |
| Number of Interrupts | 16 | 16 | 16 | 5 | 5 | 4 |
| Number of Pins | 48/chip | 64 | 64 | 40 | 40 | 40 |
| Power Supply Requirements | +5 | Resistor Programmable Note 2 | +12, $\pm 5$ | +12, $\pm 5$ | +5 | +5 |
| Technology | Schottky TL | 12 L | NMOS | NMOS | NMOS | NMOS |
| Environmental (Temperature, ${ }^{\circ} \mathrm{C}$ ) | -55 to 125 | -55 to 125 | 0 to 70 | 0 to 70 | 0 to 70 | 0 to 70 |
| Clock Rate | 10 MHz | 3 MHz | $3.3 \mathrm{MHz} / 4 \mathrm{MHz}$ | 10 MHz | 5 MHz | 5 MHz |
| Relative Thruput | 6 | 0.9 | 1.0/1.3 | 0.6 | $\begin{gathered} 0.65-0.8 \\ \text { Note } 3 \end{gathered}$ | 1.2 |
| Number of Address Bus Lines | 15 | 15 | 15 | 14 | 16 | Note 4 |
| Number of Data Bus Lines | 16 | 16 | 16 | 8 | 8 | Note 4 |
| Clock | SN54S124 | SN54LS124 | TIM9904 | On Chip | On Chip | On Chip |

Note 1: Based on four slices microcoded to duplicate TMS9900.
Note 2: Voltage for the SBP9900A is 1.5 to 30 volts with a series resistor.
Note 3: Relative thruput is 0.65 with off-chip RAM and 0.8 with on-chip RAM.
Note 4: No external memory or data bus. 32 general purpose I/0 pins 10 of which provide 256 bit CRU I/O expansion if desired.

Figure 2-11. Key Characteristics of 9900 Family CPUs

Figure 2-12 provides, in a "quick look" format, four specifications of the family members that are usually important to all applications - the directly addressable memory, the data bus length, the operating temperature, and the package size.
Figure 2-13 plots the relative thruput of the 9900 Family microprocessors and microcomputers. The thruput, estimated by calculating execution times for a given benchmark program, is plotted relative to the performance of the TMS $9900.30 \%$ more thruput is obtained using the TMS9900-40. The thruput of the SBP9900A is $90 \%$ of the TMS9900. Both of these processors operate with a full 16 -bit data bus and are in 64-pin packages. As mentioned previously, ultimate performance is obtained by using a bit-slice microprocessor. A relative thruput of six is shown for four SN54/74S481 bit-slice packages microcoded to duplicate a TMS9900.


Figure 2-12: "Quick Look" at 9900 Family CPU's


Figure 2-13. Thruput of 9900 Family CPU'S
Cost reduction can be realized via 40 -pin packaging. This is accomplished by changing the external operating configuration to an 8 -bit format even though the internal processor is a 16-bit processor. This causes a reduction in thruput - the thruput of the 9980A/81 and 9985 is reduced to $60 \%$ to $80 \%$ of the TMS9900 - because a byte organized memory is required and the number of memory accesses will obviously be increased. The advantage, of course, is that family software can be used even though the 8 -bit configuration is used. Note that the 9940 microcomputer thruput is $20 \%$ greater than the TMS9900. Excellent performance is obtained from this single-chip microcomputer.
The 9980A/81 is designed for the lowest system cost for full family performance while the 9985 spans the link between microprocessor and microcomputer by offering RAM memory on board.

## Flexible I/O

The TMS9900 provides non-multiplexed parallel I/O and memory control for maximum performance when needed, with full 16 -bit address and data bus. It also has a separate serial bus to allow use of minimum cost, maximum funtionality peripherals for relatively slow I/O processes which will tolerate the reduced speed. This is the Communications Register Unit, CRU.

## Family Members Fitted to the Application

The TMS9980A/81 and the TMS9985 multiplex the data bus for reduced cost and package size at some sacrifice in performance. The TMS9940 is the least expensive approach for those applications which will tolerate the limitations of a single-chip. It provides full computer capabilities, albeit of a limited range, on a single integrated circuit. By not taking the address and data bus off-chip, buffer time delays are eliminated resulting in higher performance within a limited memory range ( 2 K EPROM/ROM, 128 bytes RAM). For those applications requiring better temperature or reliability performance than that available from NMOS processors, the SBP9900A provides the same sophisticated processor functions as the TMS9900 over military and industrial temperature and specification ranges.

Interrupt Flexibility
The 9900 Family provides fully prioritized, vectored interrupts as well as software vectored interrupts for maximum flexibility.

## Advantages of 9900 Family CPUs

True Compatibility
The greatest advantage of using the 9900 Family as mentioned earlier, is the fact that it is a truly compatible family. Many so-called families of CPUs are not truly compatible in instruction set, in I/O interfacing, or in architecture. The 9900 Family attains compatibility in all three areas. It is difficult and expensive to move from the use of one microcomputer family to the use of another. Of equal importance, in non-compatible families, it is often just as expensive to move from one member to another. When faced with such a move, serious consideration should be given the 9900 family, because doing so can eliminate most of the trauma of future moves, and quite possibly ease the present one.

## Lower Costs

As seen in Chapter 1, while system costs are dropping at a $15 \%$ to $20 \%$ yearly rate, software costs are actually rising. Thus, a family that provides the same and more capabilities with less programming saves software costs. The sophisticated memory-to-memory instruction set of the 9900 Family eases assembly language programming, at the same time reducing the memory storage requirement and increasing execution speed.

## Instruction Set

Instruction sets are inherently difficult to compare. Figure 2-14 is a relatively simple way. It gives three numbers for each of three representative microprocessor families. The second number is the number of instructions used by manufacturers when advertising their product. In many cases it has little to do with the power of the instruction set. The first number is the number of distinct functions included in the instruction set. It represents to a certain extent the uniqueness of the instruction set. In the 8080 and 6800 families, instructions which take care of redundant actions solved automatically by the 9900 Family are not included. The third number represents combinations. Many advertised instructions are obtained by giving a separate name to particular combinations of the basic functions and addressing modes. Many of these are possible. The last set of numbers shows the result of taking the third number to its extreme and listing all possible combinations for each of the families. 62,235 are possible for the 9900 Family. The number of possible combinations is derived from the fact that certain instructions leave several bits unspecified to allow for a variety of addressing modes. In the 9900, 12 instructions (Add, Subtract, etc.) leave 12 bits unspecified, so there are $4096\left(2^{12}\right)$ variations of each, times 12 , or 49,152 combinations. Eight-bit instruction sets simply do not allow this degree of flexibility.

|  | PROCESSOR |  |  |
| :--- | ---: | ---: | ---: |
| INSTRUCTIONS | 8080 | 6800 | 9900 |
| DISTINCT | 27 | 26 | 36 |
| ADVERTISED | 78 | 72 | 69 |
| COMBINATIONS | 237 | 169 | 62,235 |

Figure 2-14. Instruction Set Comparison

## Memory-to-Memory Architecture

Memory-to-memory architecture means high speed context switching in interrupt processing and in subroutine processing. All processors must save the contents of the CPU registers as a prerequisite to processing an interrupt service routine. The register contents to be saved include the PC (program counter), ST (Status register), and one or more general registers. For the 9900, the registers to be saved are only the PC, ST and WP (workspace pointer).

## The Component Route: Peripherals

Microcomputer component peripherals perform functions that assist the CPU in a microprocessor or microcomputer system. Data communications through serial data links in a synchronous or asynchronous mode; parallel input and output interfaces for general purpose I/O, instrument communications, direct memory access or mass storage control; and display control and memory expansion and control are some of the present peripheral functions provided as shown below.
FAMILY UNITS-INTERFACING TECHNIQUES
Serial I/O for Data Communications
Asynchronous Communications Controller TMS9902
4 MHz Version
Synchronous Communications Controller
TMS9902-40
TMS9903
Parallel I/O
General Purpose
Programmable Systems Interface TMS9901
4 MHz Version TMS 9901-40
I/O Expander SBP9960
Interrupt-Controller/Timer SBP9961
Instrument Communications General Purpose Interface Bus Adapter TMS9914
Direct Memory Access
Direct Memory Access Controller TMS9911
Mass Storage
Floppy Disk Controller TMS9909
CRT Display (Memory Mapped I/O)
Video Timer/Controller TMS9927
Memory
Combination ROM/RAM Memory
TMS9932
Memory Control
Dynamic RAM Controller Chip Set
Refresh Timing Controller
TIM9915A
Memory 'Timing Controller
TIM9915B
Multiplexer/Latch
TIM9915C
FAMILY UNITS--SUPPORT LOGIC

| Four-Phase Clock Driver | TIM9904 |
| :--- | :---: |
| 8 to 1 Multiplexer | TIM9905 |
| 8-Bit Latch | TIM9906 |
| 8 to 3 Priority Encoder | TIM9907 |
| 8 to 3 Priority Encoder W/Three State Outputs | TIM9908 |

Significant progress has been made in implementing these important functions in high-functional-density designs for the 9900 Family. This integration will continue in the future. It provides cost-effective package substitutions for multiple standard TTL units. The result is reduced assembly costs and materials, increased reliability, and shorter time from design to production.

As the key features of the microcomputer component peripherals are reviewed, note these points: (1) Many of the peripherals units are as complex or even more complex than the CPUs they support; (2) Many of the peripheral units are designed to be programmable providing outstanding flexibility to vary their use in system applications. Such design trends reinforce the systems concept of the future-that standard hardware will be used but varied in use by software; (3) Family units will drive two TTL loads, allowing direct interface to low-power Schottky, standard TTL, and even standard Schottky circuits, eliminating the need for many special purpose peripherals which do little else than provide this interface.

## Interface Techniques

A computer must be controlled by a person or another machine to be useful. It must be programmed to accept inputs, process data, and give results as outputs. It will do only what it is programmed to do (barring malfunction). Output results must be acted upon otherwise the computer manipulations are worthless. Peripheral components form the required systematic interface between the computer and the outside world and range in functional capability from the general purpose to highly specialized units.

The interface of a microcomputer or microprocessor system to external inputs and outputs is by serial or parallel data lines. Two parallel and two serial techniques are used. The parallel techniques include direct memory access and CPU controlled I/O. The serial techniques include asynchronous and synchronous serial I/O. A final technique called interrupt is used to alert the processor of a change in external conditions.

## Serial I/O for Data Communications

Serial I/O for data communications is handled through the TMS9902 and TMS9903. The TMS9902 and TMS9902-40 are for asynchronous serial data that is established around the RS232C protocol and the TMS9903 is for synchronous data, designed for any high-speed communications protocol. CPU control of these devices, as show in Figure 2-15 via the Communications Register Unit, allows their construction in small, plug-compatible packages.

## Parallel I/O

## GENERAL PURPOSE

General purpose parallel I/O and interrupt control along with an on-chip timer are provided by the TMS9901 and TMS9901-40, as shown in Figure 2-15. The same functions are served in $\mathrm{I}^{2} \mathrm{~L}$ for extended temperature range operation by the SBP9960 and SBP9961.


Figure 2-15. Microcomputer Component Peripherals for I/O Interface
A significant advantage of the 9900/9901 parallel I/O interface through the CRU is the ability to transfer fields of from 1 to 16 bits of data as inputs or outputs under the command of one instruction and to modify this structure from instruction to instruction. Additionally, use of the CRU allows implementation of multiple functions in the TMS9901.

## MEMORY-MAPPED

Since the CRU is essentially a time-division multiplexed serial port, speed critical applications may require a faster parallel technique. Memory-mapping, the treatment of a parallel I/O port as if it were a memory location, provides this technique. With the memory-to-memory architecture of the 9900 Family; direct manipulation of such an I/O port is practical. The dual-TTL drive of the 9900 Family allows economical construction of memory-mapped I/O ports using standard TTL or LS (Low-Power Schottky) components.

GPIB-GENERAL PURPOSE INTERFACE BUS
In 1975 the IEEE defined a very precise electrical and mechanical protocol designated the IEEE 488 Interface Bus, or commonly known as a General Purpose Interface Bus (GPIB). This protocol allows direct connection of instruments and processors supplied by various manufacturers. The TMS9914 General Purpose Interface Bus Adapter either directly, or under software control, adapts all the capabilities of the GPIB to a microprocessor bus including talker, listener, controller and control passer. This is a general purpose component and will work quite well with any microprocessor, although it is complemented by the speed and power of the 9900 Family.

## DMA—DIRECT MEMORY ACCESS

Many I/O devices can be made more effective if transfer rates can be increased beyond the 8 microseconds required for a typical memory-mapped transfer. The GPIB mentioned above, for instance, allows data transfers at rates up to a million bytes per second. The TMS9911 Direct Memory Access Controller allows low cost implementation of two such super high speed ports. The TMS9911 itself is controlled by the CPU via the CRU bus, until one of the DMA channels takes control long enough to process a DMA transfer (either single or block) between I/O port and memory.

## FLOPPY DISK

For those applications requiring more storage space than is convenient or economical in a microcomputer, a mass storage device is needed. Floppy disk units provide the benefits of fast access, reliable mass storage using a portable, easily stored media. Interfacing these units to microprocessors is greatly simplified by the TMS9909 Floppy Disk Controller. This device will control up to four floppy disk units using standard or minifloppies, single, double, or triple density, hard or soft sectors. It is also capable of full IBM compatibility (including double-sided, double density at the same time). This is a general purpose component and will work quite well with any microprocessor. It is a memory-mapped device and will also interface easily to a DMA controller such as the TMS9911. The TMS9909 can be programmed for:

1. Data encoding formats
2. Number and type of diskette drives
3. Stepper motor control rates
4. Number of sectors and tracks

It can perform the following functions:

1. Step to any track on the diskette
2. Format tracks (set initial conditions on diskette)
3. Read and write diskette data
4. Send status to the host system

## CRT CONTROL

The TMS9927 video timer/controller is a memory-mapped device which contains all of the logic necessary to generate all the timing signals for display of video data on CRT monitors, standard or not, and interlaced or not.

This video timer/controller has nine 8-bit registers used for programming; seven for horizontal and vertical formatting and two for the cursor character and address. All the functions for generating the timing signals for video data display are programmable:

1. Characters per row
2. Data rows per frame
3. Raster scans per data row
4. Raster scans per frame

All timing functions are implemented on the chip except the dot generation and dot counting which operate at video frequency. A character generator and shift register are used to shift out video data. The control registers can be loaded by the microprocessor or from PROM. This is a general purpose part for use with any microprocessor.

## MEMORY

Contained in the microcomputer component peripherals is a unit for memory expansion, the TMS9932, a combination ROM/RAM memory unit with 1920 bytes of ROM and 128 bytes of RAM. It contains the same key features that characterize the 9900 Family support memory.

## MEMORY CONTROL

The TIM9915 chip set consists of 3 packages, a 16-pin Refresh Timing Controller (TIM9915A), a 16-pin Memory Timing Control (TIM9915B), and a 28-pin Multiplexer/ Latch with tri-state outputs (TIM9915C). This chip set becomes the complete packaged set for $4 K$ to $64 K$ of dynamic RAM memory, and provides all the timing and control signals necessary to interface dynamic RAM memory and make it appear as static RAM.

Clock and Support Logic

## Four-Phase Clock Generator / Driver

Microprocessor and microcomputer systems require clock generators and drivers for the timing control of the system. The TMS9904 is such a unit. An oscillator which can be crystal or inductance controlled provides the basic timing source. Four high-level clock phases provide the 9900 microprocessor timing. Four additional TTL-level clocks can be used to time memory or other control functions in a 9900 system.

## Support Logic

Common TTL MSI peripherals included in the 9900 Family of microcomputer components are:

TIM9905 8 to 1 Multiplexer
TIM9906 8-Bit Latch
TIM9907 8 to 3 Priority Encoder
TIM9908 8 to 3 Priority Encoder w/Tri-State Outputs
The reason, of course, is that they are standard units for accomplishing the following tasks:

1. Parallel-to-Serial Conversion
2. Multiplexing from N -lines to one line
3. Providing multiple data selectors
4. Providing bus interface from multiple sources
5. Encoding 10 line decimal to 4 line BCD
6. Encoding 8 lines to 3 lines

All units are fabricated using standard low-power Schottky TTL technology in 16-pin packages. They have tri-state output drivers to interface directly with a system bus and are fully compatible with all TTL interfaces.

## Cost Effectiveness of NMOS LSI Peripherals

Figure 2-16 clearly demonstrates the cost effectiveness of the specially designed CRU microcomputer component peripherals. The replacement of large numbers of less complex packages provides a significant reduction in cost due to simplified design, layout, assembly and testing, besides the reduced material costs.
In addition, there are major contributions to improving the reliability of the system just by reducing the number of packages and the associated solder connections and assembly connections external to the IC.

| FUNCTION | UNIT USED | SSI AND MSI <br> PACKAGES REPLACED |
| :--- | :---: | :---: |
| INTERRUPTS <br> AND I/O | TMS9901 | 23 |
| ASYNCHRONOUS <br> SERIAL COMMUNICATIONS | TMS9902 | 45 |
| SYNCHRONOUS <br> SERIAL COMMUNICATIONS | TMS9903 | 100 |

Figure 2-16. System Package Reduction Using Microcomputer Component Peripherals

## CRU Interface

In the features for the 9900 Family, the Communications Register Unit interface provides:

1. The most cost effective I/O for low and medium speed peripherals via the instruction driven serial data link.
2. Completely separate address space.
3. A choice of transferring fields of 1 to 16 bits per instruction.

The CRU serial data link is an effective mechanism for operation-per-instruction I/O. The CRU interface is simpler and therefore less expensive than memory-mapped I/O. In applications where there are many I/O transfers of one or two bits, the CRU serial data link provides execution times that are better than for memory-mapped I/O, which always transfers 8 or 16 bits at a time.

One way of demonstrating the cost effectiveness of the CRU is shown in Figure 2-17. Package pins per function are less using the CRU interface and the 9900 Family units. Thus, costs are saved over memory-mapping in implementing the example I/O functions shown.

|  | CRU <br> FINS | MEMORY MAPPED <br> PINS |
| :--- | :--- | :--- |
| 8-Bit Output | 16 (TIM9906) | 24 |
| UART | 18 (TMS9902) | $24-40$ |
| USRT | $20($ TMS9903 $)$ | $24-40$ |

Figure 2-17. CRU vs Memory Mapped I/O - Package Pins Required Per Function

## The Component Route: Memory

Semiconductor memory is the most natural storage media to add to a 9900 system. It has fast access times, an interface that is completely compatible with the microprocessor or microcomputer, and high-density storage per package. Texas Instruments offers a broad spectrum of storage media products in support of the 9900 Family as shown in Figure 2-18, 2-19 and 2-20. These products encompass dynamic and static random access memory, mask programmable read-only memory, fused-link programmable read-only memory, and eraseable programmable read-only memory.

Product
Selection Guide

| WORDS |  | BITS PER WORD |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 1 | 2 | 4 | 8 |
| 16 |  |  | RAMS <br> SN54/74S189 <br> SN54/74S289 |  |
| 32 |  |  |  |  |
| 64 |  | $128$ |  | RAM <br> TMS 4036 <br> PROM <br> SN54/74186 |
| 128 |  |  |  |  |
| 256 | $\frac{\text { RAMs }}{\text { SN10144 }}$ SN54/74S201 SN54/745301 | 5 | RAMS TMS 4039, TMS 4042, TMS 4043 SN74S207 SN74S208 ROMS SN54/74187 $\quad$ SROMS | ROMS PROMS <br> SNS4/74S271 SNS4474S470 <br> SN54/74S371 SN54/74S471 |
| 512 |  | $102 \mathrm{~A}$ | $\begin{aligned} & \frac{\text { ROMs }}{\text { SN54/74S270 }} \\ & \text { SN54/74SS7 } \end{aligned}$ | PROMS <br> SN54/74S472 <br> SN54/74S473 <br> SN54/74S474 <br> SN54/74S475 |
| 1024 |   <br> RAMS  <br> TMS 1103 TMS 4033 SN74SLS LS214 <br> TMS 4034 TMS 4035 SN74LS215 <br> TMS 4062 TMS 4063 SN74S,LS314 <br> SN74S209 SN74S309 SN74LS315 | $2048$ |   <br> RAMS PROMS <br> TMS 4045 SN74476 <br> TM S0L45 SN744477 <br> TMS 047  <br> TMS 40L47   |  |
| 2048 |  |  | PROM <br> SN74S454 | RAM ROMS <br> TMS 4016 TMS 400 <br> EPROMS SBP 8316 <br> TMS 2516 SBP 9818 <br> TMS 2716 PROM <br>  SN745452 |
| 4096 |  | $8192$ | ROM <br> TMS 4800 | $\begin{aligned} & \text { ROM } \\ & \text { TMS 4732 } \\ & \text { EPROM } \\ & \text { TMS 2532 } \end{aligned}$ |
| 8192 |  |  |  |  |
| 16384 |  |  |  |  |
| 32768 |  |  |  |  |
| 65536 | RAM <br> TMS 4164 <br> CCD <br> TMS 3064 | Figure 2-18. Matrix | of Memory Products |  |

DYNAMIC RAMS

| TYPE | ORGAN. | TECH | PINS | ACCESS TIME-ns |  <br> *PKG. <br> Po-mW | POWER | TEMP |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| TMS4027 | $4096 \times 1$ | NMOS | 16 | $150-200$ | 460 | $+5 \mathrm{~V},-5 \mathrm{~V},+12 \mathrm{~V}$ | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS4050 | $4096 \times 1$ | NMOS | 18 | $200-300$ | 420 | $+5 \mathrm{~V},-5 \mathrm{~V},+12 \mathrm{~V}$ | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS4051 | $4096 \times 1$ | NMOS | 18 | $250-300$ | 460 | $+5 \mathrm{~V},-5 \mathrm{~V},+12 \mathrm{~V}$ | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS4060 | $4096 \times 1$ | NMOS | 22 | $150-300$ | 400 | $+5 \mathrm{~V},-5 \mathrm{~V},+12 \mathrm{~V}$ | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS4116 | $16,384 \times 1$ | NMOS | 16 | $100-200$ | 462 | $+5 \mathrm{~V},-5 \mathrm{~V},+12 \mathrm{~V}$ | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS4164 | $65,536 \times 1$ | NMOS | 16 | $100-150$ | 200 | +5 V | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |

*MAXIMUM

## STATIC RAMS

| TYPE | ORGAN. | TECH. | PINS | ACCESS <br> TIME-ns | *PKG. <br> Po-mW | POWER | TEMP. |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMS4008 | $1024 \times 8$ | NMOS | 24 | $150-450$ | 450 | +5 V | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS4016 | $2048 \times 8$ | NMOS | 24 | $150-450$ | 495 | +5 V | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS4033 | $1024 \times 1$ | NMOS | 16 | 450 | 368 | +5 V | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS4034, 35 | $1024 \times 1$ | NMOS | 16 | $650-1000$ | 368 | +5 V | $0^{\circ}{ }^{\circ}-70^{\circ} \mathrm{C}$ |
| TMS4036-2 | $64 \times 8$ | NMOS | 20 | $450-1000$ | 450 | +5 V | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS4039-2 | $256 \times 4$ | NMOS | 22 | $450-1000$ | 368 | +5 V | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS4042-2 | $256 \times 4$ | NMOS | 18 | $450-1000$ | 368 | +5 V | $0^{\circ} 0^{\circ}-70^{\circ} \mathrm{C}$ |
| TMS4043-2 | $256 \times 4$ | NMOS | 16 | $450-1000$ | 368 | +5 V | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS4044 | $4096 \times 1$ | NMOS | 18 | $150-450$ | 440 | +5 V | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS40L44 | $4096 \times 1$ | NMOS | 18 | $200-450$ | 275 | +5 V | $0^{\circ} 0^{\circ}-70^{\circ} \mathrm{C}$ |
| TMS4045 | $1024 \times 4$ | NMOS | 18 | $200-450$ | 495 | +5 V | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS40L45 | $1024 \times 4$ | NMOS | 18 | $200-450$ | 300 | +5 V | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS4046 | $4096 \times 1$ | NMOS | 20 | $150-450$ | 440 | +5 V | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS40L46 | $4096 \times 1$ | NMOS | 20 | $200-450$ | 275 | +5 V | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS4047 | $1024 \times 4$ | NMOS | 20 | $150-450$ | 495 | +5 V | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS40L47 | $1024 \times 4$ | NMOS | 20 | $200-450$ | 300 | +5 V | $0^{\circ}-70^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |

*MAXIMUM

Figure 2-19. Dynamic and Static RAM in Support of 9900 Family

## READ ONLY MEMORIES

ROM

|  |  |  |  | PKG. |  |  |  |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TYPE | ORGAN. | TECH. | PINS | ACCESS TIME-ns | Po-mW | POWER | TEMP. |
| TMS4700 | $1024 \times 8$ | NMOS | 24 | 450 | $* 580$ | $+5 \mathrm{~V},-5 \mathrm{~V},+12 \mathrm{~V}$ | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| $\triangle$ TMS4710 | $1024 \times 8$ | NMOS | 24 | 450 | $* 580$ | $+5 \mathrm{~V},-5 \mathrm{~V},+12 \mathrm{~V}$ | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS4732 | $4096 \times 8$ | NMOS | 24 | 450 | $* 788$ | +5 V | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| SBP8316 | $2048 \times 8$ | $I^{2} \mathrm{~L}$ | 24 | 650 | 500 | +5 V | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| SBP9818 | $2048 \times 8$ | I $^{2} \mathrm{~L}$ | 24 | 200 | 500 | $(1.5 \mathrm{~V}-30 \mathrm{~V})$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |

$\Delta$ Character Generator
*MAXIMUM

PROMS

| TYPE | ORGAN. | TECH. | PINS | ACCESS TIME-ns | $\begin{aligned} & \text { PKG. } \\ & \text { Po-mW } \end{aligned}$ | POWER | TEMP. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN54/74S287 | $256 \times 4$ | TTL(s) | 16 | 42 | *708 | $+5 \mathrm{~V}$ | SN54: $\quad 0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| SN54/74S471 | $256 \times 8$ | TTL(s) | 20 | 50 | *814 | +5V | SN74: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| SN54/74S472 | $512 \times 8$ | TTL(s) | 20 | 55 | *814 | $+5 \mathrm{~V}$ | " |
| SN54/74S474 | $512 \times 8$ | TTL(s) | 24 | 55 | *814 | +5V | " |
| SN54/74S476 | $1024 \times 4$ | TTL(s) | 18 | 35 | *735 | +5V | " |
| SN54/74S478 | $1024 \times 8$ | TTL(s) | 24 | 45 | 600 | +5V | " |
| SN54/74S2708 | $1024 \times 8$ | TTL(s) | 24 | 45 | 600 | +5V | " |

*MAXIMUM
EPROMS

| TYPE | ORGAN. | TECH. | PIN | ACCESS TIME-ns | *PKG. <br> Po-mW | POWER | TEMP. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMS2508 | $1024 \times 8$ | NMOS | 24 | 350 | 500 | +5V | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS2708 | $1024 \times 8$ | NMOS | 24 | 350-450 | 800 | $+5 \mathrm{~V},-5 \mathrm{~V},+12 \mathrm{~V}$ | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS27L08 | $1024 \times 8$ | NMOS | 24 | 450 | 475 | $+5 \mathrm{~V},-5 \mathrm{~V},+12 \mathrm{~V}$ | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS2516 | $2048 \times 8$ | NMOS | 24 | 450 | 525 | +5V | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS2716 | $2048 \times 8$ | NMOS | 24 | 450 | 595 | $+5 \mathrm{~V},-5 \mathrm{~V},+12 \mathrm{~V}$ | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |
| TMS2532 | 4096 X 8 | NMOS | 24 | 450 | 840 | +5V | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ |

*MAXIMUM
Figure 2-20. Read Only Memory in Support of 9900 Family

Standard Memory and Compatibility
A very important characteristic of the 9900 Family is that it uses standard semiconductor memory not memory that depends on a custom multiplexed or latched bus. The full range of MOS, TTL, I ${ }^{2} \mathrm{~L}$ and ECL memories are shown in Figure 2-18. Many of these units that support the 9900 Family are pin-compatible for ease in conversion from development systems to production systems.

As an example, during development, package flexibility is provided. Initially, a static RAM is used; then EPROM's can be substituted as the system design stabilizes, and when the system is proven and in volume
 production, mask ROM can be substituted.

Here is an example of the socket compatibility:

| MEMORY SIZE | SRAM | EPROM | PROM | ROM |
| :---: | :---: | :---: | :---: | :---: |
| $1 \mathrm{~K} \times 8$ | 4008 | 2508 | SN74S2708/478 |  |
| $1 \mathrm{~K} \times 8$ |  | 2708 | SN74S2708/478 | 4700 |
| $2 \mathrm{~K} \times 8$ | 4016 | 2516 |  | SBP8316, SBP9818 |
| $4 \mathrm{~K} \times 8$ |  | 2532 |  | 4732 |
| (All of these devices can fit a single socket.) |  |  |  |  |

Even if the memory units are not completely compatible, due to power supplies or control pins, simple jumpers can be used to maintain socket compatibility.

## Read-Only Memory: Costs and Flexibility

Figure 2-21 shows the characteristics of read-only memories and their cost per bit vs. design flexibility. Mask programmable read-only memory is lowest cost per bit but also has no flexibility. It is used for high volume production after a design is proved to be correct and no changes are expected. PROMs have excellent performance and have more flexibility because programming is done after they are manufactured. However, once programmed they cannot be changed. PROMs cost somewhat more than ROMs because they use more real estate. EPROM has much more flexibility because design changes are done quickly and because it is reuseable, but EPROM costs more to manufacture than ROM or PROM because it is eraseable. EAROM is also indicated in Figure 2-21. This is really "read mostly" memory, because it can be erased in a relatively short period of time (microseconds), but once programmed again, it acts like fixed storage. EAROMs as a practical product are still a bit in the future. The flexibility of EPROMs is well worth the added cost. This is especially true when used as a prototyping tool.
A. READ-ONLY MEMORY CHARACTERISTICS

|  | ROM | PROM | EPROM | EAROM |
| :--- | :---: | :---: | :---: | :---: |
| COST (RANK) | 1 | 2 | 3 | 4 |
| PROGRAM TIME | WEEKS | MINUTES | MINUTES | MICROSECONDS |
| SETUP CHARGE | YES | NO | NO | NO |
| REUSABILITY | NO | NO | YES | YES |
| SPEED | FAST | VERY FAST | MEDIUM | SLOW |

B. READ-ONLY MEMORY COST/BIT VS FLEXIBILITY


Figure 2-21. Read-Only Memory Overview

## The Component Route: Miscellaneous Components

Included in the full support of the 9900 Family is the large array of SSI, MSI and linear integrated circuits. Information on all components manufactured by Texas Instruments may be found in the following data books:

| Power Data Book | LCC4041 |
| :--- | :--- |
| TTL Data Book (Second Edition) | LCC4112 |
| TTL Data Book (2nd Edition Supplement) | LCC4162 |
| Transistor and Diode Data Book | LCC4131 |
| Semiconductor Memories Data Book | LCC4200 |
| Optoelectronics Data Book (Fourth Edition) | LCC4230 |
| Optoelectronics Data Book (Fifth Edition) | LCC4410 |
| Linear Control Circuits Data Book | LCC4241 |
| Bipolar Microcomputer Components Data Book | LCC4270 |
| Interface Circuits Data Book | LCC4330 |
| Electro Optical Components | LCC4340 |
| Voltage Regulator Handbook | LCC4350 |
| MOS Memory - 1978 | LCC4380 |
| 9900 Family Systems Design Book | LCC4400 |

Correspondence and inquiries about these books should be directed to:
Texas Instruments Incorporated
P.O. Box 225012, M/S 54

Dallas, Texas 75265
(214) 238-3894

Most of the above are concerned with SSI and MSI integrated circuits. The following is a list of additional guides to discrete components.

Optoelectronics Master Selection Guide
CL-346 1978
Discrete Semiconductor Master Selection Guide
CL-347 1978
Correspondence and inquiries about these units should be directed to:
Texas Instruments Incorporated
P.O. Box 225012, M/S 308

Dallas, Texas 75265
(214) 238-2011

## The Modular Route: Microcomputer Modules

TM990 microcomputer modules are preassembled, pre-tested, ready-to-use combinations of 9900 Family components which are available to meet the needs of the microprocessor and microcomputer systems designers.

An overview of the TM990 microcomputer module product line, divided into the product series, is shown in Figure 2-22. A summary of key parameters are given in Tables 2-1, 2-2 and 2-3. The series ranges from microcomputers to expansion boards for memory and I/O, to software support in read-only memory (EPROM), to the accessories required to interconnect the modules. An I/O microterminal, TM990/301, is a low-cost terminal for system development included in the 300 series. A module of I/O and memory for software development, the TM990/302, is included in the 300 series and will be discussed further in the software support section.

The additional software products, TIBUG Monitor (TM990/401), Line-by-Line Assembler (TM990/402), and the POWER BASIC units (TM990/450, 451, and 452) will also be discussed in the software support section.


Figure 2-22. TM990 Microcomputer Module Series

## The Application

Microcomputer modules are for the system designer who wants to:

1. Apply and evaluate a 9900 Family microcomputer without taking the time for all the engineering, planning, assembly and testing needed to design and assemble the equivalent microcomputer system.
2. Free himself from design details to concentrate on speeding an end product to market.
3. Expand memory of an existing 9900 Family system.
4. Assemble a low-cost software development system to edit, assemble, load and debug programs for PROMs.
5. Expand a university course with low-cost hands-on hardware.
6. Evaluate POWER BASIC programs and apply them to microcomputer systems.
A Special Product
A special product in the microcomputer module series is the TM990/189 University Board. It is designed primarily as a learning tool for the engineer, student or hobbyist. It aids in the instruction of microcomputer fundamentals, machine and assembly language programming and microcomputer interfacing. A tutorial text and a list of assembly procedures are included. More information is found in Chapter 8.

## 

TM990/100 SERIES-MICROCOMPUTER MODULES


TM 990/200 Series-MEMORY EXPANSION

| PRODUCT | MEMORY TYPE | MEMORY SIZE (BYTES) |
| :--- | :--- | ---: |
| TM990/201-41 | EPROM/Static RAM | 8 K EPROM, 4K RAM |
| TM990/201-42 | EPROM/Static RAM | 16 K EPROM, 8K RAM |
| TM990/201-43 | EPROM/Static RAM | 32K EPROM, 16K RAM |
| TM990/206-41 | Static RAM | 8 K RAM |
| TM $990 / 206-42$ | Static RAM | 16 K RAM |
| TM $990 / 203 A^{*}$ | Dynamic RAM | $16 / 32 / 64 \mathrm{~K}$ RAM |

*Available second quarter 1979
Table 2-1. Key Parameters of TM9901100 and 200 Series

## Table 2-2. Key Parameters of TM 990/ 300 Series Modules

## TM 990/300 Series-I/O, I/O-MEMORY EXPANSION

1/O

| PRODUCT | DESCRIPTION | FEATURES |
| :--- | :--- | :--- |
| TM990/301 | Microterminal | Displays Data and Address |
| I/O, MEMORY (For Software Development) |  |  |
| PRODUCT | DESCRIPTION | Software development module used in conjunction <br> with TM990/100M or TM990/101M for software <br> development system | |  | Dual audio cassette interface, 2K X 16 RAM, 4K X 16 |
| :--- | :--- |
| EPROM, and EPROM programming |  |

I/O EXPANSION

| PRODUCT | PROGRAMMABLE $/ / 0$, INTERRUPT LINES | DEDICATED INTERRUPTS | TIMERS |
| :--- | :--- | :---: | :---: |
| TM990/310 | 48 lines programmable as inputs, outputs or up to 27 unlatched interrupts | six $(3+, 3-)$ edge <br> detect latches | 3 |

Table 2-3. Key Parameters of TM990/400 and 500 Series
TM 990/400 SERIES-ROM BASED FIRMWARE

| Product | Description | Medium | Utilized in |
| :---: | :---: | :---: | :---: |
| TM990/401-1 | TIBUG Monitor | 2708 (2) | TM990/100M-X |
|  |  |  | TM990/101M-X |
| TM990/401-2 | TIBUG Monitor | 2708 (2) | TM990/180M-X |
| TM990/402-1 | Line by Line Assembler | 2708 (2) | TM990/100M-X |
|  |  |  | TM990/101M-X |
| TM990/402-2 | Line by Line Assembler | 2708 (1) | TM990/180M-X |
| TM990/450 | 8 K Byte Evaluation BASIC | 2716 (4) | TM990/100M-X |
|  |  |  | TM990/101M-X |
| TM990/451 | 12K Byte Development BASIC | 2716 (6) | TM990/100M-X (Four 2716's on TM990/100, two 2716's on Memory Expansion Board (TM990/201-XX) or Software Development Board (TM990/302) |
|  |  |  | TM990/101M-X (Four 2716's on TM990/101, two 2716's on Memory Expansion Board (TM990/201-XX) or Software Development Board (TM990/302) |
| TM990/452 | 4K Byte Enhancements to Development BASIC | 2716 (2) | TM990/302 |

TM 990/500 SERIES-ACCESSORIES Card cage

| Product | No. of slots | Slot spacing | $1^{\prime \prime}$ |
| :---: | :---: | :---: | :---: |
| TM990/510 | 4 | $.75^{\prime \prime}$ | $5^{\prime \prime} \mathrm{H}, 12.5^{\prime \prime} \mathrm{W}, 8^{\prime \prime} \mathrm{D}$ |
| TM990/520 | 8 | $8.25^{\prime \prime} \mathrm{H}, 12.5^{\prime \prime} \mathrm{W}, 8^{\prime \prime} \mathrm{D}$ |  |

Power supply

| Product | Input Requirements |  | Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Frequency | Voltage | +5V | $+12 \mathrm{~V}$ | -12V | +45V (EPROM progr |
| TM990/518 | $57-63 \mathrm{~Hz}$ | 115/230 $\pm 10 \%$ | 6.0A | 0.9A | 0.9A | 0.1 A |
| TM990/519 | 57.63 Hz | 102/132V | 2 A | 250 mA | 180 mA |  |
| Universal prototyping boards |  |  |  |  |  |  |
| Product | Description |  |  | Capacity |  |  |
| TM990/512 | Unpopulated board for use with wirewr ap or solder sockets. |  |  |  | 16 pai accept | of 50 pin columns that 3 or 4 centers |
| TM990/513 | Wire-wrap board populated with gold plated pins |  |  |  | 16 pair <br> accept | of 50 pin columns that or 4 centers |

## Analog I/O expansion

To aid in providing the interface between analog and digital signals several companies are supplying products that complement the 9900 microcomputer components family. Key parameters of a number of these products are shown in Table 2-4.

## $A / D$ and $D / A$ Converters

| Product | Resolution |  | Input Voltage Range | Input <br> Current <br> Range | Throughput Rates | Programmable Gain | D/A <br> Output Channels | Voltage Output Range | Current Loop <br> Outputs | $+5 \mathrm{~V}$ <br> Requirements | Codes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RT1-1240-S | 12 Bits | 16SE, 8 Diff Expandable to 32SE, 16 Diff | $\begin{aligned} & +5 \mathrm{~V},+10 \mathrm{~V} \\ & \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{aligned}$ | $0-50 \mathrm{~mA}$ | 40K Chan/sec | 1,2,4,8 | 0 | - |  | 1.4 A | Binary, Offset Binary, Two's complement |
| 1240-R | " | " | " | " | " | 1-1000 | 0 | - |  | " | " |
| 1241-S | " | " | " | " | " | 1,2,4,8 | 2 | $\begin{gathered} +5 \mathrm{~V},+10 \mathrm{~V} \\ \pm 2.5 \mathrm{~V}, \pm 5 \mathrm{~V} \\ \pm 10 \mathrm{~V} \\ \hline \end{gathered}$ | 4-20mA | " | " |
| 1241-R | " | " | " | " | " | 1-1000 | 2 | " | 4-20 mA | " | \% |
| RT 1242 | " | 0 | - | - | $10 \mu$ sec Setting | - | 4 | " | - | " | " |
| RT 1243 | " | 0 | - | - | " | - | 8 | " | - | " | " |

Analog Devices-Route 1 Industrial Park, P.O. Box 280, Norwood, Massachusetts 02062, (617) 329-4700

| Product | Resolution |  | Input <br> Voltage <br> Range | Input <br> Current <br> Range | Throughput Rates | Programmable Gain | D/A <br> Output Channels | Voltage <br> Output <br> Range | Current Loop Outputs | $+5 \mathrm{~V}$ <br> Requirements | Codes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANDS 1001 | 12 | 16SE/8 Diff Expandable to 64SE/32 Dift | $\begin{aligned} & +5 \mathrm{~V},+10 \mathrm{~V} \\ & \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{aligned}$ | 0-50 mA | 30K Chan/sec | - | 0 | - | - | 700 mA | Binary, Offset Binary, Two's complement |
| ANDS 1002 | $\begin{gathered} 15 \text { Bit } \\ + \text { Sign Bit } \end{gathered}$ | 1-4 | $\begin{gathered} \pm 20 \mathrm{mv}, \pm 40 \mathrm{mv} \\ \pm 80 \mathrm{mv} \text { thermo- } \\ \text { couples } \end{gathered}$ | - | $\begin{aligned} & 10 \text { samples/ } \\ & \mathrm{sec} \end{aligned}$ | - | 0 | - | - | - | " |
| ANDS 2001 | 12 | 0 | - | - | $\begin{aligned} & 10 \mu \mathrm{sec} \\ & \text { Setting } \end{aligned}$ | - | 1-4 | $\begin{aligned} & +5 \mathrm{~V},+10 \mathrm{~V} \\ & \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{aligned}$ | $4-20 \mathrm{~mA}$ | - | " |
| ANDS 3001 | 12 | 16SE/8 Diff | $\begin{aligned} & +5 \mathrm{~V},+10 \mathrm{~V} \\ & \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V} \end{aligned}$ | 0-50 mA | 30K Chan/sec | - | 2 | " | 4-20 mA | - | " |

Analogic-Audubon Road, Wakefield, Massachusetts 01880, (617) 246-0300
Table 2-4. Key Parameters for Analog conversion units for I/O Expansion

## The Minicomputer Route

For large system applications in which the computer system is a small portion of total system costs, use of prepackaged OEM minicomputers as system components provides a number of advantages. A full complement of system and applications software is readily available for immediate use on the machine, including assemblers, linkers, editors, operating systems, high level languages, a variety of utility packages, many applications packages, and much, much more.

Texas Instruments Digital Systems Group manufactures two minicomputers which are compatible with the TMS9900. The first is the 990/4 minicomputer which uses the TMS9900 as its central processing unit. It utilizes the CRU for control of peripheral devices making this system directly compatible with the 9900 Family. The second minicomputer implements the CPU in TTL, maintaining upward compatibility with the 9900 Family. This unit, the 990/10 uses a DMA peripheral device interface called TILINE" for control of high speed peripherals such as magnetic tape units and moving head disk drives, and provides extended addressing capability.

A complete discussion of the use of these systems as OEM system components is beyond the scope of this book, but further information may be obtained by writing:

Texas Instruments Incorporated
Digital Systems Group
P.O. Box 1444

Houston, Texas 77001
Attention: Market Communications M/S 784
or contact your local TI sales office or distributor system center listed in the appendix.
The 990 Computer Family Systems Handbook, the 1978 Catalog of the 990 Computer Family, and the 990 Computer Family Price List provide detailed information on the use of 990 computers as OEM system components.

## A Selection Process

Criteria for selecting a microprocessor, microcomputer, microcomputer component peripheral, or a minicomputer for a system application are listed in Figure 2-23. System performance, cost, reliability, and delivery may also depend on the vendor that designs and supports the products used.

## MPU ARCHITECTURE

Word Size
Number of Instructions
Address Bus Length
Data Bus Length
1/O Bus Length
Clock Rate
Benchmark Performance
(Selected Functions)
Arithmetic Capability
Multiply
Divide
I/O CAPABILITY AND PERIPHERAL CIRCUITS
Parallel l/O
How Many Bits
Data Rate
Programmability
Drive Required
Serial I/O
Asynchronous
Synchronous
Baud Rate
EIA
Current Loop
Timers and Event Counters
Interval
Max Count
Interrupts
Number
Masking
DMA
Channels
Chaining Required
Other Interfaces
Floppy Disk
Analog
Keyboard
CRT
Tape

MPU (other specifications)
Package
Temperature Range
Supply Voltages
Power Consumption
Special Reliability
Unit Costs (Selected Volumes)

System Environmental
Supply Voltages
Temperature Range
Power Consumption
Special Reliability
Special Size
Support
Technical Documentation
Hardware Development Support
Emulators
Testers
Evaluation Modules
Software
Assemblers
Text Editors
Simulators
Utilities
Application Libraries
High-level language
Software Development
Systems
Cross-Support
Dedicated

Figure 2-23. Selection Criteria for Microprocessor, Microcomputer Systems

Vendor Selection
One way of evaluating a vendor is to make a list of items similar to the selection criteria for system components. Some of the same items from this list, especially in the support area, can be included. Additional items for consideration are shown in Figure 2-24.

DOCUMENTATION
Product
Support Systems
Applications
MANUFACTURING CAPABILITY
Facilities
Product Levels
Backlog

## CREDIBILITY

Reputation
Investment
Financial Status

## CUSTOMER SUPPORT

Application Engineers
Distribution
Hot Lines

Figure 2-24. Vendor Criteria

Setting weights for each item and summing these for individual vendors allows a direct comparison. The total number accumulated for each vendor establishes a vendor rating.

## 9900 FAMILY SOFTWARE AND DEVELOPMENT SYSTEMS

Importance of Software
As described in Chapter 1 (Figure 1-9), the term software is used to describe the programs and documented ideas which allow small amounts of general purpose hardware (microprocessors, memory, peripherals) to replace large amounts of special purpose hardware. The costs for software are becoming a much larger percentage of the total system development cost. These costs are primarily incurred prior to production of a system. For large volume systems the share of these one-time costs attributed to each unit is small since the total software costs are divided by a very large number. Correspondingly, when the volume of units produced is low, the software cost per unit will be quite high. This factor, coupled with a lack of familiarity, has led many users to underestimate software development costs.

Since software now commands $80 \%$ of the design effort of complete systems, and since many software tasks are common to the industry, the level of software support from a vendor can have tremendous impact on total system design cost. Perhaps more importantly, availability of a wide variety of system and application software packages can drastically shorten design time and speed the product to market.

## Software Development Systems

Development of software requires equipment - program or software development systems. As a system designer makes a decision to use a microprocessor or microcompriter, all design avenues seem to focus on software development. Questions naturally arise, "How can I do software 'breadboarding' and program testing?", "How can I arrive at a final program and be assured that it is correct?" and "Can it be done economically"?

Figure 2-25 illustrates cost versus capability for each of the program development systems that support the 9900 Family. Lower cost systems tend to have lower capability. The choice of a program development system depends on many factors. Some examples are:
(1) Capital Status - capital availability determines whether a firm can consider the sophisticated emulator systems which boost designer productivity. (2) Equipment on Hand - availability of a terminal, line printer, or EPROM programmer or other useable equipment would likely reduce the required level of investment. (3) Equipment Longevity - How long the equipment will be used may allow division of the cost of the equipment over several projects. (4) System Complexity - Highly complex applications often require the best development tools possible; therefore, the most sophisticated system is required or the job can't be done. (5) Production quantities - High volume applications can more easily bear the cost of top-of-the-line development equipment; the corresponding increase in productivity made possible by this equipment, increases design efficiency. (6) In-House Computer Capability - Availability of in-house computer support makes development via cross-support an efficient alternative.

A brief description of the program development systems follows:

## Program Development Systems

1. TM990/189- University Board. (Price: less than $\$ 350$ ) This board provides an inexpensive means of evaluating the 9900 Family and learning about microprocessors in general. It comes with a debug monitor and assembler. Key features include full alphanumeric keyboard; display via 10 seven-segment digits; 16-bit parallel, RS232, TTY, and audio cassette interface; and a tutorial text and hardware reference manual. (See Chapter 8.)

## 2. TM990/100M- Microcomputer with line-by-line assembler TM990/301- Microterminal for programming (combined price: less than $\$ 500$ )

(Figure 2-26). These components are described ia detail in Chapters 3 and 8. Basic program benchmarks may be written and tested with the 9900 microcomputer. A terminal such as a 743 KSR may be connected to the board and additional development software used. (This technique is described in Chapter 9.)


Figure 2-25. Cost vs. System Capability for 9900 Family Program Development Systems

9900 FAMILY SOFTWARE AND DEVELOPMENT SYSTEMS


9900 FAMILY SOFTWARE<br>AND DEVELOPMENT SYSTEMS

3. TM990/302- Microcomputer board (price: less than \$600)

Software is on the board in the form of EPROM devices for editor, assembler, linker, debugger, and EPROM programmer functions. A terminal and one or two cassette recorders are needed to complete a very powerful, yet very low cost program development system. The /302 is a companion to (or extension of) the TM990/100M or $/ 101 \mathrm{M}$ board. (Figure 2-27).
4. TM990/40DS— TMS9940 development system (price: less than $\$ 2800$ ) containing an EPROM programmer for the TMS9940E, Debug Monitor, Assembler and Trial In-System Emulation; the /40DS provides development capability and emulation of most of the TMS9940's operations (Figure 2-28).
5. CS990/4- 990/4 minicomputer with a 733 ASR dual cassette terminal (price: less than \$6000) (Figure 2-29).
Program development software is available on cassettes to perform every task outlined previously.
6. FS990/4- 990/4 minicomputer, terminal, and dual floppy disk storage unit (price: less than $\$ 12,000$ ) (Figure 2-30).
Complete program development system with peripheral add-on capacity.
7. FS990/AMPL- Same as FS990 but with AMPL hardware and software added (price: less than $\$ 20,000$ ) (Figure 2-31).

The primary advantage of the AMPL system is the complete hardware debugging capability via the AMPL software and 9900 emulator and trace functions.
8. FS990/10- 990/10 minicomputer (Figure 2-32), terminal, and dual floppy disk storage unit (base system starts at $\$ 15,000$ ).

Complete program development system which can be upgraded to include moving-head disk mass storage. AMPL is available as an option.
9. DS990/10- 990/10 minicomputer (Figure 2-33), terminal, moving head-disk mass storage with complete multi-user system software (base system starts at $\$ 25,000$ ). Supports Macro-Assembler, FORTRAN, BASIC, PASCAL and COBOL.


Figure 2-27. TM990/302 Program Development System


Figure 2-28. TM9901 40DS cables and card chassis


Figure 2-29. CS 99014 Software System


Figure 2-30. FS990 Software Development System
(with optional printer)

| Product |  |
| :--- | :--- |
| Selection Guide | 9900 FAMILY SOFTWARE |
|  | AND DEVELOPMENT SYSTEMS |



Figure 2-31. Typical AMPL Microprocessor Prototyping Laboratory


Figure 2-32. FS990/10 Minicomputer System


Figure 2-33. DS990/10 Minicomputer System

## Which Program Development System to Use

The choice of a program development system requires evaluation of an application's specific requirements. The lowest cost system (TM 990/100M board and /301 microterminal) will allow a very basic level of programming, and is suitable for writing short routines to test algorithms or evaluate execution speed. Since labels are not allowed and there is no editing program to help add or delete program steps, programming is relatively difficult.

By adding the TM990/302 Software Development Module (with the TM990/100M or 101 M ) programming becomes much easier. An editor program helps you modify the program steps, the assembler allows labels, and the other elements-debug, EPROM programmer, relocating loader, and I/O handlers-add substantial programming flexibility. A programmer might well evaluate this system as being an order of magnitude better than the $/ 100 \mathrm{M}$ board alone. It is best suited for one designer working on a single prototype.

But there are limitations to the $/ 302$. The system depends on cassette recorders for storage of development software and user programs. And cassettes are slow. The number of times per day that a programmer can make a change in his program, process it through the system, and test the results is generally in the range of three to five.

The number of program change cycles per day can be increased by purchasing a CS990 system. This digital cassette based software development system, being more versatile, can increase daily program iterations to about ten. Two or three programmers can use a single system comfortably.

The FS990/4 system uses floppy disk storage to further improve flexibility. Daily program iterations can be over 20. Because program turnaround is fast, a single FS990 system is often used by several programmers.

By adding AMPL hardware and software the FS990 system can be upgraded to an AMPL prototyping system. Hardware testing may be performed under program control.

The chart shown in Figure 2-34 shows the different levels of sophistication of program development systems that can be used with each 9900 CPU .

| SELECTED PROCESSOR | TMS9900/ <br> SBP9900A | TMS9980A/ <br> TMS9981 | TMS9985 . | TMS9940 |
| :--- | :--- | :--- | :--- | :--- |
| MINIMUM SYSTEM | TM990/100M <br> TM990/101M <br> TM990/302 | TM990/189 <br> TM990/180 | TM990/185 | TM990/140 |
| MEDIUM SYSTEM | CS990/4 | CS990/4 | CS990/4 | TM990/40DS |
| LARGE SYSTEM | FS990/4 | FS990/4 | FS990/4 | FS990/4 |
|  | AMPL | AMPL | AMPL |  |
|  | FS990/10 | FS990/10 | FS990/10 | AMPL |
|  | FS990/10 |  |  |  |
| MAXIMUM CAPABILITY | DS990/10 | DS990/10 | DS990/10 | DS990/10 |
| TIMESHARE |  |  |  |  |
| TMSW101MT | X | X | X |  |
| GE, NCSS, Tymeshare | X |  | X | X |

Figure 2-34. Program Development Systems for Each 9900 Family CPU

## Timeshare

Timeshare users approach software development in one of two ways. Either they purchase and install the TMSW 101MT cross-support package on an in-house computer, or they lease access to a similar package on a commercial timeshare system such as GE TERMINET, NCSS, and TYMSHARE. Both approaches provide a 9900 cross-assembler compatible with the FS990 prototype development system. Both also provide a simulator and ROM utility. In-house users often interface the ROM utility directly to EPROM programmers. Otherwise several printout formats are available to match standard ROM and PROM order techniques.

The timeshare approach provides high-level development capability at minimum initial cost. It does, however, incur large operating costs, especially when using commercial systems.

## Support Software and Firmware

The program development systems and the 9900 Family of components are supported by a full line of software. The chart shown in Figure 2-35 summarizes the capability of the program development system software.

|  | TEP | CROSSSUPPORT TMSW101MT | TM990 /302 | TM990/40DS | PX990 | TX990 | FS990 AMPL | $\left\|\begin{array}{c} \text { DX990 } \\ \text { W/AMPL } \end{array}\right\|$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EDIT |  | X | X |  | X | X | X | X |
| ASSEMBLE |  | X | X | X | X | X | X | MACRO |
| LINK |  | X |  |  | X | X | X | X |
| LOAD |  | CREATES LOAD MODULE | X | X | X | X | X | X |
| DEBUG |  | X | X | X | X | X | X | X |
| EMULATOP |  |  |  | X |  |  | $X$ | $X$ |
| LOGIC TRA | CE |  |  |  |  |  | X | X |
| SIMULATOR |  | $X$ |  |  |  |  |  |  |
| READ-ONLY MEMORY | ROM | X |  |  |  | X | X | X |
| PROGRAMMING | PROM | X | X | X | X | X | X | X |

Figure 2-35. 9900 Family Software Development System Capabilities
Additional software and firmware are as follows:

## TM990/401 - TIBUG Monitor

The TMS990/401 TIBUG Monitor is a comprehensive, interactive debug monitor in EPROM included in the basic price of the TM990 CPU modules. TIBUG includes 13 user commands plus six user accessible utilities and operates with 110, 300, 1200 and 2400 baud terminals. The basic TIBUG functions include:

1. Inspect/change the following: CRU, memory locations, program counter, workspace pointer, status register, workspace registers.
2. Execute user programs under breakpoint in single or multiple steps.

## TM990/402 - Line-by-Line Assembler (LBLA)

TM990/402 is a line-by-line assembler which is supplied pre-programmed in EPROM for immediate system use. By allowing the entry of instructions in mnemonic form and performing simple address resolution calculations with a displacement range of +254 to -256 bytes, the assembler is an extremely powerful tool for assembly language input of short programs or easy patching of long programs.

POWER BASIC High-Level Language
POWER BASIC, an easy-to-use extension of the original BASIC language, is highly suitable for the majority of industrial control applications. It greatly simplifies the solution of complex system problems and eliminates unnecessary design details.

## 9900 FAMILY SOFTWARE AND DEVELOPMENT SYSTEMS

POWER BASIC can be used for a general system implementation language as well as for information processing. It is also versatile enough to solve problems in real-time control of events while improving programmer efficiency in implementing complex algorithms.

The performance of POWER BASIC is outstanding -2 to 3 times faster than any existing 8 -bit microcomputer-oriented BASIC. In effect, you get minicomputer performance at microcomputer cost.

Other advantages of POWER BASIC include:
Full string processing capability
Multidimensional arrays
13-digit arithmetic accuracy
Automatic minimum memory configuration
POWER BASIC language interpreters are available in economical yet versatile packages shown in Table 2-5.

Table 2-5. POWER BASIC Firmware

| PART NO. | MEDIA | NAME | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| TM990/450 | EPROM device kit | Evaluation POWER BASIC | Reduced memory version (8K byte) designed to offer evaluation tools for exploring POWER BASIC applications. |
| TM990/101M-10 | *TM990/101M |  | ROM kit executes standalone on TM990/ $100 \mathrm{M}, 101 \mathrm{M}$ modules. |
| TM990/451 | EPROM device <br> kit | Development POWER BASIC | Expanded memory version (12K byte) providing capability for design, development, and debug of POWER BASIC programs. Executes on TM990/201 or 302 module interfaced with TM990/100M, 101M CPU modules. |
| TM990/452 | EPROM device <br> kit | Enhancement of Development POWER BASIC Software Package | Provides EPROM programming, dual audio cassette handling, and I/O utilities for TMS990/302. |
| TMSW201F | FS990 diskette | Configurable POWER BASIC | Fully expanded version including complete diskette file support and a configurator program which reduces the size of POWER BASIC programs for execution. |
| *Contained in TM990/101M Module |  |  |  |

```
Product
Selection Guide
```


## PASCAL High-Level Language

## TIPMX Executive Components Library in PASCAL

TIPMX is a configuration of software processes that provides executive functions such as multitask priority scheduling, interrupt servicing, and inter-process communication. It relieves the programmer of the necessity to develop these processes. TIPMX also supports, but is not limited by, PASCAL data structures and program structures.

A tailored TIPMX is configured by selecting desired processes from a library of system and run-time support modules. These processes are link-edited to form a supervisory nucleus which is loaded into EPROM memory to enhance its speed, efficiency and reliability.

PASCAL, FORTRAN or Assembly Language processes then execute under the auspices of this tailored TIPMX executive.

CHAPTER 3
A First Encounter:
Getting Your Hands on a 9900

## PURPOSE

Remember the common saying, "What you've always wanted to know about subject X, but were always afraid to try." The same applies, and probably especially so, to persons who have contact with the world of digital electronics; who have heard about computers and minicomputers and even operated them; who have seen and experienced the advances made in the functional capabilities and low cost of digital integrated circuits by owning and operating handheld calculators; who have worked around and even built electronic equipment; who have heard about microprocessors and their amazing capabilities - but have not tried them.

If you are one of these people, this chapter is for you, for in it we want to help you try out a microprocessor, work it together, operate it, have success with it. In this way we hope to demonstrate that microprocessor systems are not that difficult to use. That, even though they require an understanding of a new side of electronic system design "software" - if a base of understanding is established, and if an engineering approach is followed, there is no need to fear getting involved.
So that's the purpose of this first encounter - to get your hands on a 9900 microprocessor system and operate it.

## WHERE TO BEGIN

It would be very easy to be satisfied with a paper example for a first encounter, however, it has been demonstrated that a great deal more is learned by actually having the physical equipment and doing something with it. Therefore, this first encounter example requires that specific pieces of equipment be purchased.

However, the purchase is not to be in vain. The first encounter has been chosen so that is may be followed with more extensive applications described in Chapter 9.
Applications that will help to bring understanding of the 9900 microprocessor system to the point that actual control applications, akin to automating an assembly line, can be implemented. Outputting control of ac and dc voltage for motors or solenoids and producing controlled logic level signals are examples. In this way, useful outcomes are being accomplished, the equipment is being expanded, and problem solutions are demonstrated. At all times, of course, the base foundation of knowledge about microprocessor systems is growing.

To get underway then, purchase the following items from your industrial electronics distributor that handles Texas Instruments Incorporated products.

| Quantity | Part \# | Description |
| :---: | :--- | :--- |
| 1 | TM990/100M-1 <br> (Assembly No. <br> 999211-0001) <br> (see Figure 3-1) | TMS9900 microcomputer module with TIBUG <br> monitor in two TMS 2708 EPROM's and EIA <br> or TTY serial I/O jumpers option. |
| 1 | TM990/301 <br> (see Figure 3-2) | Microterminal |
| 1 | TIH431121-50 or <br> Amphenol 225-804-50 <br> or <br> Viking 3VH50/9N05 <br> or Elco <br> $00-6064-100-061-001 ~$ | 100 pin, 0.125" c-c, wire-wrap PCB edge <br> connector (or equivalent solder terminal <br> unit) |
|  |  |  |

1 TIH421121-20 or 40 pin, $0.1^{\prime \prime}$ c-c, wire-wrap PCB edge connector Viking 3VH20/1JND5 (or equivalent solder terminal unit)

In addition, some small electronic parts to interconnect the light emitting diode displays that will be used will be needed. These are listed later on so you may want to continue to read further before purchasing the module and microterminal so that all necessary parts can be obtained at the same time.

## WHAT YOU HAVE

In Figure 3-3 is shown a generalized computer system, it has a CPU (central processing unit) which contains an arithmetic and logic unit (ALU), all the control and timing circuits, and interface circuits to the other major parts. It has a memory unit. It has some peripheral units for inputting data such as tape machines, disk memories, terminals and keyboards. It has output units such as printers, CRT screens, tape machines, disk memories.

The TM990/100M-1 microcomputer shown in Figure 3-1 is a miniature version of this computer system as shown in Figure 3-4. It has a CPU centered around the TMS9900 microprocessor, a memory unit - in this case a random access memory (RAM) and a read only memory (ROM). It does not have the input/output units indicated in Figure 3-3 but it does have circuitry (TMS9901, 9902) for interface to such units. The TMS9901 will handle parallel input/output data and single bit addressed data as will be shown in this first encounter. The TMS9902 handles serial input/output data interface either through an EIA RS232 interface or a TTY interface. A more complete interconnection of the components of the microcomputer is shown in the block diagram of Figure 3-5. The physical position of these units on the board is identified in Figure 3-1.


Figure 3-1. TM 990/100M-1 Microcomputer


Figure 3-2. TM 990/301 Microterminal
Just think, a complete microcomputer with: 1) 256 16-bit words of random access memory to hold program steps and program data, expandable to 512 words; 2) 1024 16bit words of read only memory which contains pre-programmed routines (TIBUG Monitor) that provides the steps necessary for the TM990/100M-1 microcomputer to accept input instructions and data and to provide output data. This ROM capability can be expanded to 4096 words to provide program flexibility; 3) input/output interface that can handle 16 parallel lines expandable to 4096 and an interface for serial characters of 5-8 bits at a programmable data rate; 4) an input terminal to input the sequence of steps to solve a problem - the program.

## GETTING IT TOGETHER

Of course, in order to operate the microprocessor system, it must be put together. It must be interconnected.

What function will it perform? The first encounter application is shown in Figure 3-6. The microcomputer will be used to provide basic logic level outputs to turn on and off, in sequence, light emitting diode segments of a 7 segment numeric display element, the TIL303. This will demonstrate the "software" techniques used to provide dc logic levels at the I/O interface which through proper drivers can later be used to control solenoids, motors, relays, lights, etc.

In the first encounter application, the microterminal shown in Figure 3-2 will be used to input the instructions and data required to perform the function.

## GETTING IT TOGETHER

Recall that a light emitting diode (LED) is made of semiconductor material and emits light when a current is passed through it in the correct direction. Each segment of the 7 -segment display is a separate LED. Four segments of the display will turn on in the sequence $\mathrm{f}, \mathrm{b}, \mathrm{e}, \mathrm{c}$ at a slow or a fast rate depending on the position of a switch, as shown in Figure 3-6. Each segment will first be turned on, then a short delay, then off, then a short delay. The sequence is continued with the next segment; proceeding around through 4 segments and then starting over again. The rate is varied by changing the delay in the sequence. The switch position controls the delay.
A 7 -segment display is used because of its ready availability and its dual-in-line package. Only 4 of the segments will be programmed into the sequence although driver capability will be provided for 6 segments. This allows flexibility for the person doing the first encounter to experiment on their own to include the remaining 2 segments. A next step would be to provide an additional driver. In this way all 7 segments of the display can be included.

Here's what's required to provide the segment display. Figure 3-7 shows the integrated circuit driver package for the LED segments, the SN74H05N. The physical package and a schematic are shown. It contains 6 open collector inverters, each capable of "sinking" 20 ma . A 14 - or 16 -pin dual-in-line socket is required. A wire-wrap one is shown. However, it could be a solder terminal unit just as well.
Figure $3-8$ shows the 7 -segment display physical package and schematic and a 14 - or 16 -pin DIP socket for interconnection. 100 ohm resistors for limiting current through the LEDs are also required.


Figure 3-3. Generalized Computer


Figure 3-4. Miniature Computer System on TM 990/ 100M-1 Module


Figure 3-5. TM 990/100M-1 Block Diagram


Figure 3-6. The First Encounter Task

All of the components of Figure 3-7 and 3-8 are wired together on a separate printed circuit board as shown in Figure 3-9. The Radio Shack \#276-152 board provides individual plated surfaces around holes to make it easy to anchor components and to interconnect all components with wire-wrap. J4, the 40 pin wire-wrap PCB edge connector accepts the edge connections of P4 on the TM990/100M-1 board shown in Figure 3-1. After wiring this connector, put a piece of tape across the top of this connector so that it is correctly oriented before the board is plugged in; or the same can be done here as for $\mathrm{P}_{1}$ discussed a little later. Note also on Figure 3-1 that there is an area on the $990 / 100 \mathrm{M}-1$ board for prototyping. The components of Figure 3-9 may be wired in this area rather than using a separate printed circuit board. Using a separate board allows this area to be used for more permanent components for a specific dedicated application of the $990 / 100 \mathrm{M}$ module.
A. SN74H05N

SIX INVERTER

B. 14-16 PIN DIP SOCKET
(WIRE-WRAP OR SOLDER TERMINALS)


COMPONENT PARTS
1 - SN 74H05N HEX DRIVER
(EACH DRIVER CAPABLE OF SINKING 20 MA .)
1-14 OR 16 PIN DIP SOCKET
(RADIO SHACK \#276-1993, 94)
(TI \# 811604 M\&C - 16 PIN WIRE-WRAP)

Figure 3-7. LED Driver Parts


Figure 3-8. Segment Display Parts


Figure 3-9. The Output Board

Following is a complete list of the parts, tools and supplies required. This is the list that was referred to earlier. Check carefully that all necessary parts are purchased.

## PARTS LIST

A. Microcomputer

1 - TM990/100M-1
TMS9900 Microcomputer module with TIBUG monitor in two TMS 2708 EPROM's and EIA or TTY serial I/O jumper option.
B. Terminal

1 - TM990/301
Microterminal

## C. Output

1 - Hex LED Driver
1-7 Segment Display
2-14 or 16 Pin Dip Sockets

## SN74H05N

TIL303
TI wire-wrap; 16 Pin - C-811604 M\&C;
Radio Shack wire-wrap; 14 Pin 276-1993;
16 Pin 276-1994
6-100 ohm Resistors, $1 / 4$ W
1 - Switch, Toggle or Slide, SPST or DPST
1 - J4, 40 pin, $0.1^{\prime \prime} \mathrm{c}-\mathrm{c}$, wire-wrap PCB Edge Connector (or equiv. solder terminal unit)
1 - Printed Circuit Board
TIH421121-20
Viking 3VH20/1JND5

Radio Shack \#276-152
D. Bus Connector (Use for Power in First Encounter)

$$
\begin{aligned}
& 1 \text { - J1, 100-pin, } 0.125^{\prime \prime} \text { c-c, } \\
& \text { wire-wrap } \\
& \text { PCB Edge Connector } \\
& \text { (or equiv. solder } \\
& \text { terminal unit) } \\
& \text { TIH431121-50 } \\
& \text { AMPHENOL 225-804-50 } \\
& \text { Viking 3VH50/9N05 } \\
& \text { Elco 00-6064-100-061-001 }
\end{aligned}
$$

E. Power Supplies - Regulated

| Voltage | Regulation | Current |
| :--- | :---: | :---: |
| +5 V | $\pm 3 \%$ | 1.3 A |
| +12 V | $\pm 3 \%$ | 0.2 A |
| -12 V | $\pm 3 \%$ | 0.1 A |

F. Tools

Wire-wrap connector tool
Wire-wrap disconnecting tool
Wire stripper ( 30 G )

Soldering Iron
Long-nose pliers
Diagonal cutter VOM, DVM, DMM
G. General Supplies

Wire (30 G Kynar)
Solder
Plugs and jacks for power supply connections
Note the power supplies required, the voltages, currents, and regulation. Assure that there is a common ground between all units.
(Electronic shops or laboratories might have available individual LEDs, therefore, Figure 3-10 is provided in case this alternate method of display is chosen. The necessary drivers and resistors are identified. The necessary substitutions can be made on Figure 3-9.)

After wiring the output board, what remains is to supply power to the board. This is accomplished through P1 on the $990 / 100 \mathrm{M}-1$ board. Figure 3-11 shows how the edge connector is wired to supply power. Be careful to use the correct pins as numbered on P1 on the board; these pin numbers may not correspond to the number on the particular edge connector used. Label the top side of the edge connector "TOP" and the bottom "TURN OVER." This will prevent incorrect connection of power to board. Wire the connector pins so that the top and bottom connections on the board are used to supply power, e.g., $1 \& 2$ for ground; $3 \& 4$ for $+5 \mathrm{~V} ; 73 \& 74$ for -12 V ; and $75 \& 76$ for +12 V . Plugs or jacks may be placed on the end of the power supply wires to make easy interface. With both the P1 and P4 connectors and the output board wired, the total system is ready for interconnection.


Figure 3-10. Alternative LED Output Display

## UNPACKING AND CHECKING THE MICROCOMPUTER (TM990/100M-1)

It is very important to realize that the microcomputer module has MOS (metal-oxide-semiconductor) integrated circuits on it. These circuits are particularly sensitive to static charge and can be damaged permanently if such charge is discharged through their internal circuitry. Therefore, make sure to ground out all body static charge to workbench, table, desk or the like before handling the microcomputer board or any components that go onto it.

After unpacking the TM990/100M-1 module from its carton and examining it for any damage due to shipping, compare it to Figure 3-12 to determine the correct location of all parts. Additional detail is available in the user's guide shipped with the board. Make sure that EPROM TIBUG Monitor (TM990/401-1) units are in the U42 and U44 positions on the board. Make sure that the RAM integrated circuits are in the U32, 34, 36, and 38 positions.

*ON BOARD, ODD-NUMBERED PADS ARE DIRECTLY BENEATH EVEN-NUMBERED PADS.
Figure 3-11. Power Supply Hookup for 990/100M-1 Microcomputer
CAUTION: Before connecting the power supply to PI, use a volt-ohmmeter to verify that correct voltages are present as shown in Figure 3-11.


Figure 3-12. TM 990/100M-1 Module as Shipped

## CONNECTING THE MICROTERMINAL/ OPERATING THE MICROCOMPUTER

Compare the board to Figure 3-12 E 3-13. Make sure that the jumpers are in the following positions:

| Jumper | Position | Jumper | Position |
| :--- | :--- | :--- | :--- |
| J1 | P1-18 | J4 | 08,08 |
| J2 | 2708 | J7 | EIA |
| J3 | 08,08 | J11 | OPEN |

They assure that memory locations are identified correctly and that the microterminal interfaces correctly.

## CONNECTING THE MICROTERMINAL TM990/301

The microterminal (Figure 3-2) should be examined to verify there is no damage due to shipment. It will be connected to the microcomputer through P2 on Figure 3-12. Jumpers J13, J14, and J15 must be installed on the TM990/100M-1 board in order to supply power to the microterminal. Using the extra jumpers provided, short pins on the board at J13, J14, and J15 (Figure 3-13). Attach the plug on the microterminal cable to the P2 connector on the board.

## OPERATING THE MICROCOMPUTER

Check once more that all wiring is correct for the output board (Figure 3-9), the power connector (Figure 3-11) and the jumpers, then follow these steps:

Step 1 Begin with connectors to P1 or P4 disconnected
Step 2 Turn on power supplies and verify that all voltages are correct at the connector for P1. Turn off power supplies.

Step 3 Connect the power supply connector to P1. Make sure edge connector has the word "TOP" showing. Turn on -12 V supply first, then +12 V , then +5 V .
Step $4 \quad$ Verify the voltages of $+5 \mathrm{~V},-12 \mathrm{~V}$, and +12 V on the board printed wiring connections near the edge of the board between P2 and P3. Adjust power supplies or verify trouble if these are not correct.
Step 5 Verify the voltages of these terminals:

| J 13 | +5 V |
| :--- | :--- |
| J 14 | +12 V |
| J 15 | -12 V |

If these are incorrect, correct the problem.
Step 6 Turn off power supplies. With the top edge of connector for P4 in correct position, connect output board to P 4 , turn on power supplies in same sequence as before, $-12 \mathrm{~V},+12 \mathrm{~V},+5 \mathrm{~V}$.

The total setup should now look like Figure 3-14 and the microcomputer is now ready to perform the task; all that's required is to tell it what to do.


Figure 3-13. Jumpers used on TM 990/100M-1 Board for Option Selection

CONNECTING THE MICROTERMINAL/ OPERATING THE MICROCOMPUTER


Figure 3-14. Total System Connected

# TELLING THE MICROCOMPUTER WHAT TO DO 

## TELLING THE MICROCOMPUTER WHAT TO DO

The microcomputer is told what to do through the microterminal keyboard. This is shown in Figure 3-15. Initial conditions are necessary so Step 7 starts everything at an initial point.

Step 7 Figure 3-1 and Figure 3-12 identify the RESET switch. Switch it all the way to the right (facing the toggle). Now depress the CLR (clear) key on the microterminal. Nothing will be on the display but to verify that it is working, press several of the number keys. The numbers pressed will appear in the display. Now press the CLR key again on the microterminal.

As we depress selected keys on the microterminal, the microcomputer is being given instructions - a step by step sequence of things to do to perform the first encounter task. The microcomputer is being programmed to do a job.

In order for the microcomputer to do its task according to the instructions given, it must also do many things dictated by other instructions that are stored in sequence in the TIBUG Monitor read-only memory (ROM). The program that performs the first encounter task is stored in the random access memory of the microcomputer and used in sequence. As a result, as the microcomputer accomplishes the task for which it is programmed, it performs each of the steps dictated by the "main program" in the RAM and by TIBUG in ROM.

There are only a few keys used on the microterminal for the first encounter. Identify these on Figure 3-15 and on the microterminal. Three of these are: EMA (enter memory address) is used to display a specific memory address and give the user the ability to change the contents of that location. EMD (enter memory data) changes the contents of the memory location and EMOI (enter memory data and increment) changes the contents of the memory location and advances the address by two.

Note that Figure 3-15 identifies the information given by the display. There are two banks of 4 digits each that are displayed. The left 4 digits display the address register (memory address) and the right 4 digits display the data in the data register (data to be stored in memory, being read from memory, or being operated on by the microcomputer). It is of no concern at the moment but both of these 4 digit registers are identifying the value of their data in hexadecimal code. Suffice it to say at this time that each hexadecimal digit represents 4 bits of data for a number that has a value represented by 16 bits. Each hexadecimal digit can have at any one time an alphanumeric value of any one of the following: $0,1,2,3,4,5,6,7,8,9, A, B, C, D, E, F$. The decimal value of these numbers are shown in Figure 3-16 as they occur in the place value position of the 4 bit display. Hexadecimal numbers will be identified with a subscript of 16 in the text, e.g., $02 \mathrm{E} 0_{16}$ or $0100_{16}$ whenever there is need to avoid confusion.


Figure 3-15. Microterminal Keyboard and Display

Every program starts at a particular place in the RAM memory. The first encounter program will start at memory location identified by the hexadecimal address FE00. This is a 16 bit address which in machine code looks like this: 1111111000000000 ( $\mathrm{F}=15 ; \mathrm{E}=14 ; 0=0 ; 0=0$ ) and from Figure 3-16 has a decimal value of $61,440+3584+0+0=65,024$. The program starts at memory location 65,024 .

To start the sequence of instruction steps for out first encounter, the starting address is entered and the EMA (enter memory address) key is depressed on the microterminal. This is program Step 2 in Step 8. To help verify the steps the display data is also recorded.


## Display

Address Data
FE00
FE00
FE00

XXXX ( $\mathrm{X}=$ Don't care)
02E0

## TELLING THE MICROCOMPUTER WHAT TO DO

This keystroke at Step 3 is a hexadecimal code - an instruction - that is telling the microcomputer to load a register with data. The data, however, is at the next address location. Therefore, with the next keystroke EMOD (enter memory data and increment), the instruction 02E0 is stored at address location FE00 and the next memory address for an instruction is brought into the display by incrementing (advancing) the FE00 address by 2 (the reason for advancing by 2 will become clear as more is learned about the 9900 microprocessor).

Step 9

Keystroke
4. EMOU

Address
FE02

Data
XXXX

MSB
LSB

| BITS | $16^{3}$ |  | $16^{2}$ |  | $16^{1}$ |  | $16^{0}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 01 | 23 | 45 | 67 | 89 | 1011 | 1213 | $14 \quad 15$ |
|  | HEX | DEC | HEX | DEC | HEX DEC |  | HEX | DEC |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | 1 | 4096 | 1 | 256 | 1 | 16 | 1 | 1 |
|  | 2 | 8192 | 2 | 512 | 2 | 32 | 2 | 2 |
|  | 3 | 12288 | 3 | 768 | 3 | 48 | 3 | 3 |
|  | 4 | 16384 | 4 | 1024 | 4 | 64 | 4 | 4 |
|  | 5 | 20480 | 5 | 1280 | 5 | 80 | 5 | 5 |
|  | 6 | 24576 | 6 | 1536 | 6 | 96 | 6 | 6 |
|  | 7 | 28672 | 7 | 1792 | 7 | 112 | 7 | 7 |
|  | 8 | 32768 | 8 | 2048 | 8 | 128 | 8 | 8 |
|  | 9 | 36864 | 9 | 2304 | 9 | 144 | 9 | 9 |
|  | A | 40960 | A | 2560 | A | 160 | A | 10 |
|  | B | 45056 | B | 2816 | B | 176 | B | 11 |
|  | C | 49152 | C | 3072 | C | 192 | C | 12 |
|  | D | 53248 | D | 3328 | D | 208 | D | 13 |
|  | E | 57344 | E | 3584 | E | 224 | E | 14 |
|  | F | 61440 | F | 3840 | F | 240 | F | 15 |

To convert a number from hexadecimal, add the decimal equivalents for each hexadecimal digit. For example, $7 \mathrm{~A} 82_{16}$ would equal in decimal $28,672+2,560+128+2$. To convert decimal to hexadecimal find the nearest number in the above table less than or equal to the number being converted. Set down the hexadecimal equivalent then subtract its decimal number from the original decimal number. Using the remainder(s), repeat this process. For example:

$$
\begin{array}{rlr}
31,362_{10} & =7000_{16}+2690_{10} & 7000 \\
2,690_{10} & =A 000_{16}+130_{10} & \text { AOO } \\
130_{10} & =80_{16}+2_{10} & 80 \\
2_{10} & =2_{16} & \frac{2}{7 A 82_{16}}
\end{array}
$$

Figure 3-16. Place Value of Hexadecimal Digits in Significant Bit Positions

## TELLING THE MICROCOMPUTER WHAT TO DO

Program Step 4 of operating Step 9 shows this. Memory location identified by address FE02 is now ready for the data that will be put into the register identified by the instruction 02E0 at location FE00. The data is FF20.
5. $F$ F 2
FE02
FE04
FF20
6. EMOI
XXXX

Program Step 6 has now advanced to the next memory location which is awaiting the next instruction which is keystroked in by program Step 7.
7. 0 2 0
FE04
0201

Step 10
Continue now to program steps through the end of the program. Note how the address memory location advances by 2 each time [Emol is pressed. This is how the program will be followed when it is run. The starting address FE00 will be loaded into the program counter. The program counter will then count by 2 and advance the microcomputer through each program step as the instructions are completed.

| Keystroke | Address | Data |
| :---: | :---: | :---: |
| 8. EmO | FE06 | XXXX |
| 9. $F E x$ E | FE06 | FE2E |
| 10. EmO | FE08 | XXXX |
| 11. 0 2 0 c | FE08 | 020C |
| 12. Emol | FE0A | XXXX |
| 13. $0 \square 0$ | FE0A | 0120 |
| 14. Emol | FE0C | Xxxx |
| 15. 1 D 0 - 0 | FE0C | *1d00 |
| 16. Emol | FE0E | XXXX |
| 17. 0 -6 [1 | FE0E | 0691 |
| 18. EmOl | FE10 | XXXX |
| 19. $1 \times E \square 0$ | FE10 | 1E00 |
| 20. Emol | FE12 | XXXX |
| 21. 0 - 9 - | FE12 | 0691 |
| 22. Emoll | FE14 | XXXX |
| 23. 1 D 0 - | FE14 | *1d01 |
| 24. Emol | FE16 | XXXX |
| 25. 0 - $9 \square 1$ | FE16 | 0691 |
| 26. Emo | FE18 | XXXX |
| 27. 1 E 0 [ | FE18 | 1 E 01 |
| 28. Emol | FE1A | XXXX |
| 29. 0 - $9 \square$ | FE1A | 0691 |
| 30. Emol | FE1C | XXXX |
| 31. 1 D 0 | FE1C | *1d02 |

## TELLING THE MICROCOMPUTER WHAT TO DO

| Keystroke | Address | Data |
| :---: | :---: | :---: |
| 32. EMOI | FE1E | XXXX |
| 33. 0 6 6 | FE1E | 0691 |
| 34. EmOI | FE20 | XXXX |
| 35. 1 E 0 | FE20 | 1E02 |
| 36. EMOI | FE22 | XXXX |
| 37. 0 6 9 1 | FE22 | 0691 |
| 38. EMOI | FE24 | XXXX |
| 39. 1 D 0 ] | FE24 | *1d03 |
| 40. EMOI | FE26 | XXXX |
| 41. 0 6 9 | FE26 | 0691 |
| 42. EMOI | FE28 | XXXX |
| 43. $\square \mathrm{E}$ - 0 | FE28 | 1E03 |
| 44. EMOI | FE2A | XXXX |
| 45. 069 | FE2A | 0691 |
| 46. EMOI | FE2C | XXXX |
| 47. 1 D E F | FE2C | 10EF |
| 48. EmOI | FE2E | XXXX |
| 49. D F 0 - | FE2E | 1F04 |
| 50. EmO | FE30 | XXXX |
| 51. 1 3 0 5 | FE30 | 1305 |
| 52. EmOI | FE32 | XXXX |
| 53. 0 2 0 | FE32 | 0203 |
| 54. EMOI | FE34 | XXXX |
| 55. $F$ F $F$ F $F$ | FE34 | FFFF |
| 56. EMO | FE36 | XXXX |
| 57. 0 6 0 , | FE36 | 0603 |
| 58. EMOI | FE38 | XXXX |
| 59. T 6 F E | FE38 | 16FE |
| 60. EmOI | FE3A | XXXX |
| 61. 0 - 4 5 | FE3A | *045b |
| 62. EmP | FE3C | XXXX |
| 63. 0 2 0 , | FE3C | 0203 |
| 64. EMOI | FE3E | XXXX |
| 65. 3 F $F$ F | FE3E | 3 FFF |
| 66. Emol | FE40 | XXXX |
| 67. 0 6 0 | FE40 | 0603 |
| 68. Emol | FE42 | XXXX |
| 69. B 6 F E | FE42 | 16 FE |
| 70. EmOI | FE44 | XXXX |
| 71. 0 - 5 B | FE44 | *045b |
| 72. Emm | FE46 | XXXX |

Step 11
All the program steps are now entered. It remains to run the program, that is, send the microcomputer through its sequenced steps to determine if it will accomplish the task.

Recall, that the system must be set to the initial conditions and to the starting point.
This means that the system must start at memory address FE00 because that is where the first instruction is located.

Inside the microcomputer there is a register (a temporary storage location for 16 bits) that always contains the address of an instruction. It was previously noted that as the memory location of instructions was incremented by 2 as the program was entered, so also will the program counter be incremented by 2 by the microcomputer to go to the next instruction. Therefore, the initial conditions are accomplished by loading the program counter with the address location FE 00 . This is accomplished by an EFC $^{\text {EP }}$ key on the microterminal. The ${ }^{[\mathrm{EPC}}$ (enter program counter) key changes the value of the program counter. It will enter into the program counter the value that is in the data register of the microterminal display.
The DPC (display program counter) key on the microterminal is depressed to determine if the correct value has been entered into the program counter because it displays the current value of the program counter.

The RUN key is depressed to begin execution of the program starting with the address in the program counter.

To run the program, go through Steps $I$ thru 5.

Keystroke

1. CLR
2. $F T \square \square 0$
3. ${ }^{\mathrm{EPC}}$
4. DPC
5. RUN

Address
-
-
-
-
-

Data
-
FE00
FE00
FE00
run

## VOILA!

The first encounter task is being accomplished. Switching the toggle switch will change the rate of the segment display.

Under program control output logic levels on a set of output lines have been set to a " 1 ", held for a time, set to a " 0 ", held for a time, etc. in a particular sequence. The delay between " 1 s " and " 0 s " also is under program control. Such output levels then have been interfaced to driver circuits to accomplish a given task - in this case lighting LED segments of a display.

Step 12
To stop the program, depress $\overline{H / S}$. The RESET switch on the microcomputer could also be pressed. (However, in doing so, to return to the program, go through the initial five steps of running the program at the end of operating Step 10.) The program may be started again by depressing RUN after it was halted by H/S

## Step 13

If for some reason the first encounter task is not being accomplished after completing Step 10, the program can be checked by entering FE00, the beginning address and depress EMA . The contents of memory and the instruction at FE00 will be displayed. Each memory location can then be examined by depressing Emol and reading the display. In this manner, the program can be examined for an error. When the error is located, the correct data can be entered as it was in the original program and EMD is pressed. The program can then be run by returning to the initial sequence of operating Step 11.

The program may be entered at any valid address by entering the address and pressing EMA and then proceeding step by step with EMOI. There is no need to go back to the beginning address each time.

## HOW WAS IT DONE?

The question naturally arises - how was this task accomplished by the microcomputer, and more importantly, how was the task taken from idea to the actual program? How does one know what to tell the microcomputer to do?

Of course, this will take a great deal of study of this book and much operation of systems, starting with the TM990/100M-1 microcomputer. The way the idea is turned into a program for the first encounter is covered in the remaining part of this chapter. This is a good foundation for building knowledge of the 9900 microprocessor, applying the $990 / 100 \mathrm{M}$ microcomputer to many other tasks, and understanding the use of the 9900 in solving other types of problems.

## BACK TO BASICS

The process of understanding how the task was taken from idea to instructions for the microcomputer begins by returning to some basic concepts to assure that these are understood.

Recall that Figure 3-4 identified the functional blocks of our microcomputer. The central processing unit includes the 9900 microprocessor. Examining Figure 3-5 further and the functional block diagram of Figure 3-17 shows that the $990 / 100 \mathrm{M}$ microcomputer is bus oriented. Recall that a bus is one or more conductors running in parallel which are used for sending information. The 9900 microprocessor sends an address to memory, to identify data required, on the 15 -bit address bus. It receives data from memory on a 16 -bit data bus. It should be noted that the same 15 -bit address bus goes to the input/output interface units. The address bus is used either to send an address to memory or an address to input/output, not both at the same time. When the signal MEMEN is a logic low, the address bus is for memory. If the address bus is not for memory then it can be used by I/O. When the address is for I/O, the selection of which lines will be inputs or outputs is under control of the 9900 .


Figure 3-17. Functional Diagram of TM 990/100M-1 Microcomputer

Therefore, lines to accept data as input, or to deliver output data are selected by address bits in the same fashion that address bits locate data in a memory.

Examination of the architecture of the 9900 microcomputer in Figure 3-18 reveals, as in Figure 3-17, the address bus, the data bus, signals for the CRU (the Communications Register Unit is an I/O interface for the 9900 architecture), signals for interrupt, control signals and master timing signals. Each of these are external signals. Further examination of internal parts is required to expand on more basic concepts, with emphasis on the ones that are used for the first encounter task.

## Registers

Recall that a register is a temporary storage unit for digital information. Inside the 9900 there are these types of registers: a memory address register, a source data register (data register), an instruction register, an interrupt register, some auxiliary registers like $\mathrm{T}_{1}$ and $T_{2}$, and the registers that will be most applicable to the first encounter - the program counter, the workspace register, the status register and a shift register used as part of the hardware to select the input and output terminals. Additional parts include: 1) the ALU - it is the arithmetic and logic unit that performs arithmetic functions, logic and comparisons. 2) Multiplexers that direct the data over the correct path as a result of signals from the control ROM and control circuitry. 3) Timing circuits so that all operations are synchronized by the master timing.

Every time a piece of information is required to be stored in memory or retrieved (fetched) from memory, the memory must be told where the data is located or to be located. The memory address register holds the address to be put on the address bus for this purpose.

Data fetched from memory is received either by the source data register and distributed by the 9900 microprocessor as required, or by the instruction register when it is an instruction. The instruction is decoded and transmitted to the control ROM which sequences through microinstructions previously programmed into the control ROM to execute the instruction. The instruction might be "Increment register 1 by two". Instruction steps take the data from register 1 to the ALU which adds " 2 " and returns the data to register 1.


Figure 3-18. Architecture of 9900 Microprocessor

Two registers of significant concern for the first encounter task are the status register and the workspace register. The status register is just what the name implies. The 9900 microprocessor continually checks on how things are going (the status) by following instructions that command it to check various bits of the status register. Figure 3-19 shows the bits of the status register.


Figure 3-19. Status Register
Each bit of the first 7 bits is concerned with identifying that a particular operation or event has or has not occurred as shown here.

| Bit | Purpose | Bit | Purpose |
| :--- | :--- | :--- | :--- |
| 0 | Logical Greater Than | 4 | Overflow |
| 1 | Arithmetic Greater Than | 5 | Parity |
| 2 | Equal | 6 | XOP |
| 3 | Carry | $12-15$ | Interrupt Mask |

The last 4 bits are concerned with the interrupt signals and a priority code associated with the interrupts.

The first encounter uses bit 2, the "equals" status bit to change the time delay in the LED sequence.

## Workspace

The workspace register is the same as the other registers, but it is used in a special way. As the 9900 microprocessor and the microcomputer step through program instructions, there is a need to have more registers than those available on the 9900. Instead of providing these registers in the 9900 , a file of registers is set up in memory and a reference to this file saved in the workspace register. One of the rules in setting up this file is that it will always contain 16 registers in 16 contiguous (one following another in sequence) memory words. The workspace register on the 9900 is called the workspace pointer because, as shown in Figure 3-20, it contains the address of the first memory word in the contiguous register file, referred to for the application of the 9900 and in this book as "workspace registers" or just "workspace". The register file can be located anywhere within RAM that seems appropriate. In the total available memory space, there are certain reserved spaces for RAM, others for ROM, and others for special instructions. Therefore, the register file can only be set up in certain portions of memory. So, where $0200_{16}$ to $021 \mathrm{E}_{16}$ are the 16 locations shown in Figure 3-20a, with the workspace pointer being $0200_{16}$, the file could have started at $0300_{16}$ and extended to $031 \mathrm{E}_{16}$ as long as these are allowable locations in the overall memory matrix. The workspace pointer would contain $0300_{16}$ in the second case.


Figure 3-20a. Workspace Registers


Figure 3-20b. Locating Specific Register

To locate a specific register in the workspace file, the 9900 microprocessor adds the register number to the workspace pointer address to obtain the address of the specific register in the file that is required. (It actually adds 2 R , where R is the register number, so that the addresses advance by even numbers. The odd number addresses are used when the word contents are to be processed in 8 -bit bytes.) For example, if register 7 contains the information required by the 9900 microprocessor, then the address 020 E in Figure 3-20a is obtained by adding 14 to the workspace pointer at $0200_{16}$. This is shown in Figure 3-20b. In like fashion, if the workspace pointer contained $0300_{16}$, then adding 14 to $0300_{16}$ gives $030 \mathrm{E}_{16}$ the address of register 7, the 7th register down in the file.

Recall that to accomplish the first encounter task, logic levels on output lines had to be set to a " 1 " or a " 0 " in order for the LED drivers to turn on or turn-off the LED segment respectively. Recall, also, that the particular output lines could be selected. To understand how this is done, refer to Figure 3-21. This figure is divided into three bounded regions; the TMS 9900, Memory, and the TMS 9901. The output line from the 9900 microprocessor that will do the setting is the line "CRUOUT." It is coupled to the TMS 9901, the programmable systems interface.

The TMS 9901 contains more functional parts to handle the interrupt code and interrupt input signals but for now the part that is important is that shown in Figure 3-21. The portion shown is a demultiplexer. The data appearing at CRUOUT is strobed by CRUCLK into latches feeding the output pins. The particular latch and the particular output line is selected by the code that exists on the select bit lines $S_{0}, S_{1}, S_{2}, S_{3}$, and $S_{4}$, which, as shown in Figure 3-21, are the address lines $\mathrm{A}_{10}$ through $\mathrm{A}_{14}$. The code on $\mathrm{S}_{0}$ through $\mathrm{S}_{4}$, and the CRU logic selects the output latch and line that is to be set. The " 1 " or " 0 " on CRUOUT does the setting. The latching occurs when CRUCLK strobes the data in.

## SBZ AND SBO INSTRUCTIONS

Enough basics have now been covered to begin understanding several of the important instructions for the first encounter task. Figure $3-21$ will again be used and will be followed from left to right and top to bottom starting with the upper left corner. At a particular step in the program, controlled by the program counter, the instruction address (the bit contents of the program counter) is sent to memory over the address bus to obtain the instruction. Memory is read and the instruction is received by the 9900 on the data bus and placed in the instruction register. Via the control ROM and the control logic, the instruction is interpreted as an SBO instruction - "set CRU bit to one." The 9900 is designed so that it generates the correct $\mathrm{S}_{0}-\mathrm{S}_{4}$ address for the TMS9901 that selects the output line to be set to a "1" by the instruction. However, as indicated in Figure 3-21, first an ALU operation must occur before the correct address is obtained. The ALU adds the contents of one of the registers in the file, workspace register 12 (WR12), to a portion of the instruction, SBO. This portion of the SBO instruction is identified as DISP
(meaning displacement) in Figure 3-21. It identifies the specific line to be used in the 9901 for the output. Eight bits are used for the signed displacement ( 7 and a sign). Bits 3 through 14 are used from the workspace register 12.

After the ALU operation, the address is sent out on the address bus. Because the MEMEN line is not active, this tells the 9901 that the address is for I/O. All 15 address bits are there; however, only $\mathrm{A}_{3}$ through $\mathrm{A}_{14}$ are used for the effective CRU address. $\mathrm{A}_{10}$ through $\mathrm{A}_{14}$ provide $\mathrm{S}_{0}$ through $\mathrm{S}_{4}$ for the 9901 , while bits $\mathrm{A}_{0}$ through $\mathrm{A}_{9}$ are used for decoding additional I/O as shown in Figure 3-17. $\mathrm{A}_{0}, \mathrm{~A}_{1}$, and $\mathrm{A}_{2}$ are set to zero for all CRU data transfer operations.


Figure 3-21. CRU Concept - Single Bit Output SBO or SBZ on CRUOUT.

## I/O Selection

The codes required on $\mathrm{S}_{0}$ through $\mathrm{S}_{4}$ that select a specific output or input in the 9901 are shown in Figure 3-22. To make it convenient, the $\mathrm{P}_{0}$ line will be used for bit zero of the output or input, $\mathrm{P}_{1}$ for bit one, $\mathrm{P}_{2}$ for bit $2, \mathrm{P}_{3}$ for bit 3 and $\mathrm{P}_{4}$ for bit 4 . Therefore, to select the line for $\mathrm{P}_{0}$, the code on $\mathrm{S}_{0}$ through $\mathrm{S}_{4}$ must be 10000 . Rather than starting at select bit 0 , the output sequence is started at select bit 16 . Adding $32_{10}$ (base ten) to the contents of the file register 12 accomplishes this. This is $10_{16}$ in Hex code times two, to shift it into bits 3 through 14.
What do the contents of register 12 indicate? They identify the particular 9901 used. Referring back to Figure 3-17, it is noted that several I/O units are connected to the address bus of the microcomputer TM990/100M-1. In order for the decoder to activate the correct $\overline{\mathrm{CE}}$ signal to enable the right I/O, a base address is assigned to each I/O unit. The software base address for the 9901 on the microcomputer is $0100_{16}$. The hardware base address is $0080_{16}$.
Figure 3-23 summarizes the ALU operation. Workspace register 12 contains the software base address of the 9901 on board the microcomputer. The signed displacement of $+10_{16}$ is located in the instruction register as part of the SBO instruction. These two pieces are added together by the ALU and the result placed in the address register. Note that the ALU uses only the bits from 3 to 14 of the software base address to get the hardware base address, adds the displacement, and that the effective CRU address is bits 0 through 14. Bit 15 becomes a "don't care" bit.

| $\begin{gathered} \text { SELECT } \\ \text { BIT } \end{gathered}$ | $\mathrm{S}_{0}$ | $\mathbf{S}_{1}$ | $\mathbf{S}_{2}$ | $\mathbf{S}_{3}$ | $\mathbf{S}_{4}$ | INPUTS | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0$ | $0$ | O $\vdots$ $\vdots$ $\vdots$ $\vdots$ $\vdots$ | 0 $\vdots$ $\vdots$ $\vdots$ $\vdots$ | O $\vdots$ $\vdots$ $\vdots$ $\vdots$ $\vdots$ |  |  |  |
| 15 | 0 | 1 | 1 | 1 | 1 |  |  |
| 16 | 1 | 0 | 0 | 0 | 0 | Poin | PoOUT |
| 17 | 1 | 0 | 0 | 0 | 1 | $P_{1} \mathrm{IN}^{1}$ | P,OUT |
| 18 | 1 | 0 | 0 | 1 | 0 | $\mathrm{P}_{2} \mathrm{IN}$ | $\mathrm{P}_{2} \mathrm{OUT}$ |
| 19 | 1 | 0 | 0 | 1 | 1 | $\mathrm{P}_{3} \mathrm{IN}$ | $\mathrm{P}_{3}$ OUT |
| 20 | 1 | 0 | 1 | 0 | 0 | $\mathrm{P}_{4} \mathrm{IN}^{1}$ | $\mathrm{P}_{4}$ OUT |
| 21 | 1 | 0 | 1 | 0 | 1 | $\mathrm{P}_{5} / \mathrm{N}$ | $\mathrm{P}_{5}$ OUT |
| 22 | 1 | 0 | 1 | 1 | 0 | $\mathrm{P}_{6}$ IN | Pbout |
| 23 | 1 | 0 | 1 | 1 | 1 | P, IN | P,OUT |
| 24 | 1 | 1 | 0 | 0 | 0 | $\mathrm{P}_{8} \mathrm{IN}$ | $\mathrm{P}_{8} \mathrm{OUT}$ |
| 25 | 1 | 1 | 0 | 0 | 1 | P gin | PqOUT |
| 26 | 1 | 1 | 0 | 1 | 0 | $\mathrm{P}_{\text {col }} \mathrm{N}$ | $\mathrm{P}_{10} \mathrm{OUT}$ |
| 27 | 1 | 1 | 0 | 1 | 1 | $\mathrm{P}_{1,1} \mathrm{~N}$ | $\mathrm{P}_{11} \mathrm{OUT}$ |
| 28 | 1 | 1 | 1 | 0 | 0 | $\mathrm{P}_{12} \mathrm{~N}$ | $\mathrm{P}_{12} \mathrm{OUT}$ |
| 29 | 1 | 1 | 1 | 0 | 1 | $\mathrm{P}_{13} 1 \mathrm{~N}$ | $\mathrm{P}_{13} \mathrm{OUT}$ |
| 30 | 1 | 1 | 1 | 1 | 0 | $\mathrm{P}_{14} \mathrm{I}$ | $\mathrm{P}_{14} \mathrm{OUT}$ |
| 31 | 1 | 1 | 1 | 1 | 1 | $\mathrm{P}_{15} \mathrm{~N}$ | $\mathrm{P}_{15} \mathrm{OUT}$ |

Figure 3-22. I/O Selection in TMS 9901


Figure 3-23. Generating the Output Line Address for the 9901
Recall that the software base address assigned to the 9901 is $0100_{16}$ but this is to be changed by the added displacement of $10_{16}$. If all of WR 12 were used, the sum would be $0110_{16}$. Because the signed displacement addition occurs with bit 15 neglected, the effective CRU address sent to the 9901 for bits $\mathrm{A}_{0}$ through $\mathrm{A}_{14}$ is $0090_{16}$, the hardware base address of $0080_{16}$ plus the $10_{16}$ displacement. Had bit 15 not been neglected, the sum would appear as shifted over one bit position or $0120_{16}$.

Additional displacement will have to be added to the $10_{16}$ displacement to obtain the correct code for $\mathrm{P}_{1}, \mathrm{P}_{2}$ and $\mathrm{P}_{3}$ shown in Figure 3-22. To be able to add a displacement of " 0 " for the zero bit, 1 for the one bit, 2 for the two bit, $120_{16}$ is used as the software base address in workspace register 12 right from the start.

From the past discussion, it should be quite clear now that one of the 32 outputs or inputs can be selected by including this information with the SBO instruction, and that a particular 9901 (if there were more than one) is selected by programming the correct base address into the workspace register 12.

Referring back to Figure 3-21, a SBZ - "Set CRU bit to Zero" - instruction is the same as the SBO instruction except that the output latch is now set to a " 0 " rather than a " 1 ". Note in particular in both of these instructions that only one bit is set at a time. An instruction must be included for each bit to be set when using SBO and SBZ.

## TB INSTRUCTION

Besides setting logic levels on output pins, an additional system requirement for the first encounter task is to receive an input on an input line. One way of accomplishing this is to have the 9900 microprocessor look at a selected input line, bring the information present at a specified time into the 9900 and then examine the information, or test it, to determine if the information was a " 1 " or a " 0 ". The TB instruction, "Test CRU Bit", accomplishes bringing the information into the 9900 . Subsequent instructions are added to determine if the information was a " 1 " or a " 0 ".


Figure 3-24. CRU Concept-Single Bit TB Input on CRUIN

The selection of the particular line in the I/O unit is the first concern. Figure 3-24 shows that this is done in the same way as just explained for the SBO and SBZ instructions. The same portions of the 9901 are used as for the SBO or SBZ instructions except now these portions are a data selector. Data is selected from one of multiple input lines and sent to the 9900 microprocessor along the CRUIN line. The value of the information on the line is placed in bit 2 position of the status register. As discussed previously for the status register, instructions must follow the TB instruction that will examine bit 2 of the status register to determine what to do if this bit is a " 1 " and what to do if it is a " 0 ". Conditional jump instructions are used to make the decision based on the value of the data. Note again that this is done one bit at a time.
Accomplishing a TB instruction requires that a base address be given for the particular input or output line desired. This hardware base address adjusted to a software base address is placed in workspace register 12. With the TB instruction, a displacement is given that identifies the particular line which needs to be sampled. This again is the same as for SBO. The line selected provides data straight through to the CRUIN line - there are no latches, as with the output data.
Thus, the basic concepts studied have shown the means of getting data to the output and bringing data in from an input - one bit at a time. They have shown how data is located, read, transferred, stored, and operated on arithmetically. With this, it should be possible now to get the first encounter idea into a sequence of steps - a program for the microcomputer to follow.

## IDEA TO FLOWCHART

Bringing the idea from concept to program begins with a concept level diagram as shown in Figure 3-25. It has been decided that the microcomputer is to do the first encounter task; turn on and off 4 lights in sequence, with a time delay between each light activation.


Figure 3-25. Concept Level Diagram

## FLOWCHARTS

The time delay is to be under control of an external switch.
Understanding the basic concepts of the microcomputer led to the discussion that output lines could be selected and set to standard TTL logic levels to control drivers that would light the lights. In like fashion, a standard TTL logic level signal could be brought to the microcomputer as an input and examined. With this information, a decision could be made to vary the time delay. If the input is a " 1, ," the lights would go on and off at a fast sequence. If the input is a " 0 ," the sequence rate would be slow.

Obviously, other mechanical decisions also were made, such as:

1) The lights would be segments of a 7 segment light emitting diode numerical display because of the compatible packaging and ease of availability.
2) The microcomputer output pins, I/O identification and light number to 7 segment display segment were set as follows:

|  | 9901 |  |  |  |
| :--- | :--- | :--- | :---: | :--- |
| $990 / 100 \mathrm{M}$ | I/O | Light No. | Display Segment | Note |
| $\mathrm{P}_{4}$ Connector |  |  |  |  |
| 20 | $\mathrm{P}_{0}$ | 1 | f |  |
| 22 | $\mathrm{P}_{1}$ | 2 | b |  |
| 14 | $\mathrm{P}_{2}$ | 3 | e |  |
| 16 | $\mathrm{P}_{3}$ | 4 | c |  |
| 18 | $\mathrm{P}_{4}$ |  |  | to $\mathrm{S}_{1}$ |

(These pin identifications are obtained from the schematics in the TM990/100M User's Guide and data sheet information on the TIL303.)

The microterminal TM990/301 was selected as the unit to use for communication with the microcomputer because of its low cost and ease of use. Terminals such as a TTY and a 743 KSR can be used and an application shown in Chapter 9 takes up this type interface.

## FLOWCHARTS

The problem solution proceeds from concept to program by constructing a well defined flowchart to follow in an organized fashion while generating the sequence of steps required for the microcomputer to complete the task. Figure 3-26 is such a flowchart of the first encounter task.


Figure 3-26. Flowchart

## FLOWCHARTS

From START, which requires initial conditions, and a signal to begin - INITIATE the task is diagrammed. Each light is turned on, the time delay occurs, the light is turned off, the time delay occurs, the next light is turned on, etc. The sequence continues until all lights have been turned on and off and the program begins again.

## WAIT SUBroutine

Note the time delay is identified as WAIT and it occurs over and over again in the sequence. Because of this, separate steps will be written for this sequence only one time rather than repeating it over and over in the program. In this manner, the main sequence of steps, the main program, can be directed to this identified set of steps, called a subroutine, by an instruction. The main program is then said to branch to the subroutine until it completes the steps in the subroutine, then it returns to the main program.
In simpler terms, the WAIT block of the flowchart requires a given number of program steps, say X. WAIT occurs 8 times in the flowchart. Instead of rewriting the X steps 8 times in the program, the X steps are written once, given the name WAIT, and referred to 8 times.
Because WAIT is a subroutine, a separate flowchart (Figure 3-27) is generated for it. In addition, the time delay is to be varied by the switch $\mathrm{S}_{1}$, therefore, different steps are followed if the switch is "on" with a value of a logical " 1 " or "off" with a value of a logical " 0 ". Note that when the subroutine WAIT is encountered, the first thing that occurs is to find out the position of the switch. Is it a logical " 1 " or a logical " 0 ?" A decision is made on the basis of what is found. "Yes, the switch is on," (logical " 1 ") makes the time delay short and the sequence fast. "No, the switch is off," (logical " 0 ") makes the time delay long and the sequence slow:
There are a number of ways to provide a time delay. This flowchart uses one of the simplest - load a register with a number, keep subtracting one (decrementing) from the number until the number is zero. The number of cycles it takes to get the number to zero times the time for each cycle is the time delay. Larger numbers, longer counts, provide longer delays.
Each arm of the flowchart contains the same type of sequence, loading the number; decrementing; checking for zero; if not zero, jumping back and decrementing again; if zero, returning to the main program. Note that in the flowchart there is a branch decision and a branch decision with a jump back or a loop. The program runs in this loop until it comes to a condition where it can get out of the loop or "exit from the loop."

Subroutine Jump
Special things happen when a subroutine such as WAIT is encountered in the main program. Figure 3-28 diagrams the steps. The main program has executed from Step 1 to Step 5. At Step 6, the computer encounters the instruction telling it to branch to subroutine A and do subroutine A. Therefore, in order to return to the correct location in the main program after executing the subroutine, the branch instruction at Step 6 also tells the computer to remember the address of Step 7.


The subroutine is executed through Step $A-8$. Whereupon the computer encounters an instruction at Step $A-9$ that tells it to return to the Step 7 address which it remembered at Step 6. In this fashion, each subroutine can be executed and program control returned to the main program. Of course, there are branches that can occur from a subroutine to another subroutine but the principle is the same.


Figure 3-28. Branch to Subroutine

The instruction from the TM990/100M microcomputer instruction set that accomplishes the branch to a subroutine is called Branch and Link. This is called a "subroutine jump" instruction and will be identified by the letters BL and some additional information that tells the location of the address of the first instruction of the subroutine. In addition, recall that a register file is to be set up for general registers. Well, register 11 of this file (WR 11) is the storage place used to remember the main program address that is returned to after executing the subroutine.

The return instruction from the subroutine used is called an unconditional branch instruction. It is identified by Branch. Since the contents of register 11 must be returned to the program counter to return from a subroutine, this instruction will be identified as $B^{*} 11$. Note that the file register 11 must be reserved for this use by the programmer, otherwise its contents are likely to be changed at the wrong time and the computer misled into a wrong sequence.

## A Loop Within the WAIT Subroutine

Within the WAIT subroutine is another common reoccurring concept - a loop.
However, before examining this program sequence further, it would be beneficial to clearly understand the meaning of the blocks in the flow charts. The general meaning of the most commonly used blocks is shown in Figure 3-29. There is a symbol for the entry to or exit from a program (or for an off-page connection). This is identified with an appropriate symbol or label - START and STOP in this example. Rectangles identify operations. Inside the rectangle is an appropriate abbreviated statement to describe the operation. Decisions are identified with a diamond. Since programmed logic occurs in sequence, these blocks are relatively simple. A two-state decision answers a question of yes or no, true or false, etc. A three-state decision answers a comparison question of greater than, equal to, or less than (of course, there could be further mixtures of these). So decision blocks have appropriate questions identifying them.
In the WAIT subroutine of Figure 3-27, the first decision is "Is the switch ON?," and the consequences have already been discussed. The second decision has the question "The quantity examined - is it equal to zero?" Within this program sequence, if the quantity is not equal to zero, then the program goes through the same path again.


Figure 3-29. Common Flow Chart Blocks

The program loop is accomplished by a branch instruction from the instruction set called a conditional jump instruction. The conditional jump causes the microcomputer program to branch to a specified program step depending on the condition of certain bits in the status register. Recall in Figure 3-19 that the status bits were identified and that the "equals bit" - bit 2 - was going to be used to change the time delay sequence. Therefore, the decision block in the program is really asking, "Is bit 2 of the status register set to a " 1 "?"
The status bit 2 is set to 1 by the program step before the decision block in Figure 3-27 - the decrement step. An instruction Decrement (by One) causes a named file register to have one subtracted from its contents, comparison of the result to zero and the setting of the appropriate status bits (0-4) of the status register. When the register contents are equal to zero, the "equals" status bit (2) will be set to a " 1 ".

When the status bit 2 is not set to a " 1 ", the program must return to the decrement instruction and subtract one again from the register. JNE (label) is the conditional jump instruction that will be used to accomplish the loop. It is activated by the "equals bit" being " 0 ". The program will jump to a point ahead of the decrement step which will be identified with an appropriate label. In the program this label must be included with the JNE (Jump if not equal) instruction.

A similar type of conditional jump instruction is used to answer the question of the switch in the first decision block of the WAIT subroutine. However, in this case, Jump if Equal (JEQ (label)), with the appropriate label will be used. Now the conditional jump will occur if the equal bit is set to a " 1 ". Recall, this is the type instruction previously referred to that must follow the TB instruction so that the status bit can be examined and a decision made.
The number of steps in the decrement block is now the only remaining portion of the subroutine which has not been discussed.

## LOADING A REGISTER FOR THE TIME DELAY

Assume that the switch is "ON" in the WAIT routine. A logical " 1 " is the input to the microcomputer. The TB instruction identifies the logical " 1 " and it sets the equals bit 2 of the status register to a " 1 " as previously described. The JEQ instruction jumps to a selected (labeled) instruction which loads a selected file register with a number, $3 \mathrm{FFF}_{16}$. As a 16 bit binary number, it is 0011111111111111 . No jump occurs in the program if the switch is inputting a logical " 0 ". The program just proceeds to the next step.

Well, how does the data get loaded into the selected file register? Simply enough with a load instruction which is one of the data transfer instructions. Load Immediate (file register number), $3 \mathrm{FFF}_{16}$ will tell the microcomputer to load the hexadecimal number $3 \mathrm{FFF}_{16}$ into the selected register. What actually happens is that two memory words must be used for this instruction. The first word provides the operation code and register number and the second word the operand or data to be operated on. For the addressing mode used for the Load Immediate instruction, the word following the instruction LI 3, will contain the data to be put into register $3,3 \mathrm{FFF}_{16}$. The programmer must remember that a memory word location ( $\mathrm{PC}+2$ ) is used for the $3 \mathrm{FFF}_{16}$ data when the instruction is located at PC.

Following on then, new data is placed into the same register by a new Load Immediate instruction. For example, for a longer time delay, the file register R3 is loaded with $\mathrm{FFFF}_{16}$. The instruction LI 3, $\mathrm{FFFF}_{16}$ accomplishes this.

## WHERE DOES THE PROGRAM START?

Most of the information is now in hand to write the program. The question is, "Where does the program start'? Recall that when the program was entered into the microcomputer through the microterminal, $\mathrm{FE} 00_{16}$ was chosen as the starting memory location. How was this decided?

The first step in the decision is to determine what words are available in memory what addresses can be used.

Figure 3-30 is reproduced from the TM $990 / 100 \mathrm{M}$ Users Guide. There are address locations from $0000_{16}$ to $\mathrm{FFFE}_{16}$ for 65,536 bytes ( 8 -bit pieces), or 32,76816 -bit word locations. This is commonly called the address space. Word address locations move by an increment of 2 , byte locations by 1 . The incrementing of the program counter by 2 was previously noted. This is the reason.

Recall that the TM $990 / 100 \mathrm{M}$ microcomputer has 256 16-bit words of RAM into which the program is going to be placed and it also has 1024 16-bit words of ROM, or EPROM in this case. The EPROM is the TIBUG monitor that provides the necessary pre-programmed instructions that were referred to for accepting input and output data.

The 256 words of RAM occupy address space from $\mathrm{FE} 00_{16}$ to $\mathrm{FFFE}_{16}$ as shown in Figure 3-30. The EPROM address space is from $0000_{16}$ through $07 \mathrm{FE}_{16}$ which is address space that is dedicated for this purpose and not available for change by the first encounter program. Notice that within this space are interrupt and XOP vectors. These are of no concern at this time.

Since not all the available memory sockets are filled, address space from $0800_{16}$ through $\mathrm{FDFE}_{16}$ does not have memory cells - it is unpopulated.

## WHERE DOES THE PROGRAM START?

It would seem that all the address spaces in RAM from $\mathrm{FE} 00_{16}$ to $\mathrm{FFFE}_{16}$ are available. However, as shown in Figure 3-30, 40 words of RAM must be reserved for use by the TIBUG monitor and additional space is necessary for interrupts. Thus, the available space is from $\mathrm{FE} 00_{16}$ to $\mathrm{FF} 66_{16}$.

Obviously, some analysis of the possible length of the program in number of steps must be made, as well as some estimate of the number of file register blocks of 16 (workspaces) that will be used. This will determine whether adequate address space is available or whether additional memory space must be populated.

The first encounter assumptions are as follows:

1. The program will be less than 96 steps long -96 words or 192 bytes.
2. Only one workspace will be required. (16 contiguous words)


Figure 3-30. Memory Map

On this basis, the starting address of the program is chosen as $\mathrm{FE} 00_{16}$. The workspace file register could have been chosen to start at 16 words away from FF66 ${ }_{16}$. However, since there is plenty of space, it is placed at $\mathrm{FF} 20_{16}$, leaving the room from $\mathrm{FE} 00_{16}$ to $\mathrm{FF} 1 \mathrm{E}_{16}$ as the space for the program ( 144 words):

## WRITING THE PROGRAM

Refer now to the flowchart in Figure 3-26 as the basis for writing the program. To help in the organization of the program, a form shown in Table 3-1 will be used. Note that it has a column for addresses, for machine code, for a label, for the assembly language statement and for comments. Each of these columns will be filled in as needed as the program is developed. Not all columns will have an entry when the program is complete. The machine code will be the last column completed. Of particular importance, especially for later references, or reference by another programmer, will be the comments column. Keep referring to Table 3-1 after each program step to note the comments and see the program develop.

Figure 3-26 indicates that the first step in the program is to be an initializing statement. The location of the file register (workspace) used must be identified by loading the workspace pointer with the address $\mathrm{FF} 20_{16}$. The program must at all times know where the file registers are in memory for it will use these registers for obtaining data or addresses.

Reference to Chapter 5 and 6 shows there is a load instruction for the workspace pointer, LWPI, Load Workspace Pointer Immediate. Recall that the immediate addressing requires two words. Therefore, Step 1 of the program at address FE00 $0_{16}$ is shown as:

$$
\frac{\text { Step }}{1} \quad \frac{A}{\mathrm{FE} 00} \quad \underline{M C} \quad \underline{L} \quad \frac{A S S Y L A N G .}{\text { LWPI }>\mathrm{FF} 20}
$$

and Step 2 has the operand to be loaded. The greater than $(>)$ sign identifies the data as hexadecimal.

The program must be able to branch to the subroutine WAIT when that routine is called by the program. Therefore, the starting address of the WAIT subroutine must be loaded into a file register which then will be referenced when the address is needed. Step 3 of the program accomplishes this with a Load Immediate instruction and register 1 is chosen to hold the address. Note that the program address is incrementing by two. Step 3 is:

$$
\frac{\text { Step }}{3} \quad \frac{A}{\text { FE04 }} \quad l \quad l \quad L \quad \frac{L}{\text { LI } 1,>\mathrm{XXXX}}
$$

Note that the specific address cannot be put in at this time - not until the location is known. Step 4 is the step for loading the operand.

Recall that a reference needs to be established for the particular $9901 \mathrm{I} / \mathrm{O}$ interface unit to be used by the microcomputer. This was referred to as the CRU base address for the chosen 9901 . Register 12 of the file register is the one that must contain the CRU base address, therefore, it must be loaded with $0120_{16}$, the software base address of the 9901 in the TM990/100M microcomputer. Step 5 of the program is for this purpose.

$$
\frac{\text { Step }}{5} \quad \frac{A}{\text { FE08 }} \quad \underline{L} \quad \underline{L} \quad \frac{\text { Assy. Lang. }}{\text { LI 12, }>0120}
$$

Again Step 6 must be added because of the immediate addressing.
All initial conditions are now complete and the flowchart now moves to the start of the light sequence. Light \# 1 must be turned on. Recall from Figure 3-25 that light \# 1 is connected to I/O output $0\left(\mathrm{P}_{0}\right)$. Therefore, I/O-0 on the 9901 must be set to a " 1 ". This is accomplished with the SBO instruction of Step 7. Recall, this instruction was previously discussed in detail. Step 7 looks like this:

$$
\frac{\text { Step }}{7} \quad \frac{A}{\text { FE0C }} \quad \begin{aligned}
& M C \\
& \text { BEGIN }
\end{aligned} \frac{L}{\text { SBO } 0}
$$

Note that this instruction is labeled BEGIN. This is done because the program will jump back to this address location after the complete sequence of the first encounter task is completed. The label BEGIN provides an easy reference to this location.

## WAIT SUBROUTINE CALL

The first encounter task as defined now requires the light \#1 be held on for the time delay represented by the subroutine WAIT. Therefore, the program must be directed to the first address of the subroutine. This first address is contained in the file register 1 (workspace register 1) because Step 3 and Step 4 accomplished this.

Recall the discussion on the WAIT subroutine (Figure 3-28). The main program must be directed to the subroutine (the main program "calls" the subroutine) but it must also remember where it is in the main program so it can return to the correct location. The Branch and Link to register 1 of Step 8 accomplishes this.

$$
\frac{\text { Step }}{8} \quad \frac{A}{\text { FE0E }} \quad-\quad L C \quad \frac{L}{\text { BL } * 1}
$$

At the same time the address of the next step in the program, Step 9 is being saved in register 11.

However, note that there is a new symbol in the assembly language instruction. The asterisk $\left({ }^{*}\right)$ means that an indirect addressing mode is used. That means that file register 1 (WR1) does not contain operand information but contains the address of an operand to be used for further processing. That is exactly what has been put into register 1 - the address of the first instruction of the WAIT subroutine. Therefore, an indirect addressing mode is used.

Why is that important? When the machine code for an instruction is constructed a little later (this will be done by hand but normally it would be done by a computer under control of a program called an assembler), an identifying code for the addressing mode must be used in the format for each instruction.

Figure 3-31 shows how the 16 bits of the machine code are arranged for the various types of instructions. Much more discussion of these formats is contained in Chapters 5 and 6. For the purpose here, format 6 is the one of particular interest for the Branch and Link instruction. Note that for format 6 the first 10 bits are for the operation code, bits 10 and 11 are a $\mathrm{T}_{\mathrm{s}}$ field, and bits 12 thru 15 are an S field for identifying the address of the source information. Note that the code for $\mathrm{T}_{\mathrm{s}}$ defines the addressing mode for the instruction. 01 will be entered in this field for bits 10 and 11 for the Branch and Link instruction because this is the code for indirect addressing. 0001 will be the code for the S field because register 1 contains the source address.

## RETURN FROM WAIT SUBROUTINE

The end of the subroutine will return the microcomputer to the main program at Step 9 because this is the address saved in register 11. Step 9 , according to the flowchart of Figure 3-26, must now turn light \# 1 off. The instruction is:

$$
\frac{\text { Step }}{9} \quad \frac{A}{\text { FE10 }} \xrightarrow{M C} \frac{L}{\text { SBZ } 0}
$$

Since I/O port 0 was set to a " 1 " in order to turn the light on, now it is set to a " 0 " to turn the light off.

Time delay subroutine WAIT is called for again for the next step and again the Branch and Link instruction is used. Thus, Step 10 is:

$$
\frac{\text { Step }}{10} \quad \frac{A}{\mathrm{FE} 12} \xrightarrow{M C} \frac{L}{\text { Assy. Lang. }} \frac{\mathrm{BL} * 1}{}
$$

Upon return from the WAIT subroutine light \#2 is turned on, the WAIT routine occurs, light \#2 is turned off, the WAIT routine occurs and the process continues until light \#4 is turned off and the time delay is complete. These steps are shown in Table 3-1 and carry the program through Step 22.

The program will return to Step 23 after the time delay. The flowchart indicates a return to the beginning of the sequence. Recall that this was labeled BEGIN. Therefore, Step 23 is a jump instruction that jumps the program back to the address of the instruction labeled BEGIN. The assembly language instruction is simple enough:

$$
\frac{\text { Step }}{23} \quad \frac{A}{\text { FE2C }} \quad \begin{aligned}
& M C \\
&
\end{aligned} \frac{L}{\text { JMP BEG. Lang. }}
$$

This instruction is called an unconditional jump instruction because there are no decisions involved - just the direction to "go to" a specified place. There is no return instruction address saved in register 11 and no testing of status bits.

All the program steps in the flowchart of Figure 3-26 are now complete. What remains is to define the steps in the subroutine WAIT. Figure 3-27 is used for this purpose.

## WAIT SUBROUTINE

The address at Step 24, FE2E $_{16}$, is the one that must be loaded into register 1 at Step 3 because it is the first instruction of the subroutine. The flowchart identifies this step as a decision block. Is the switch on for a logical " 1 " or is it off for a logical " 0 "? The input line must be tested to determine this. A TB instruction, examining I/O pin $P_{4}$, is used for this purpose. This instruction is Step 24:

$$
\frac{\text { Step }}{24} \quad \frac{A}{\text { FE2E }} \xrightarrow{M C} \xrightarrow{L} \frac{\text { Assy. Lang. }}{\text { TB } 4}
$$

This is the Test Bit instruction discussed previously. Recall that when the input line is tested by the instruction it sets the "equals" bit, bit 2 of the status register to the value of the input.

In order to make the decision called for in the flowchart, an instruction that examines bit 2 of the status register must follow. This will be a conditional jump instruction because if the status bit is a " 1 ", the time delay is to be the shortest and the sequence fast. Correspondingly, the sequence would be slow and the time delay long for a status bit 2 of " 0 ". Chapters 5 and 6 identify the jump instructions. JEQ is the one selected which says that the program will jump to a new location if the "equals" bit is set to a " 1 ", otherwise, the program will continue on to the next step. The instruction is:

$$
\frac{\text { Step }}{25} \quad \frac{A}{\text { FE30 }} \xrightarrow{M C} \frac{L}{\text { JEQ TIME Lang. }}
$$

Convenient labels have been placed on the flowchart of Figure 3-27. The branch jumped to in Step 25 is labeled TIME. This branch will be executed in a moment. For now, assume that the "equals" bit is set to " 0 " and the program continues. The next step is to load a register so that it can be decremented to produce the time delay. In this branch, this must be the largest value for the longest delay and the slowest sequence. Another file register must be selected. Register 3 is chosen and the load instruction is as follows:

$$
\frac{\text { Step }}{26} \quad \frac{A}{\mathrm{FE} 32} \xrightarrow{L C} \frac{L}{\mathrm{LI} 3,>\mathrm{FFFF}}
$$

This is the same as previous Load Immediate instructions and another word must be allowed for the value to be loaded. Thus, Step 27 at FE34.

One must now be subtracted from the value. There is an instruction called Decrement (by one) and, of course, it must tell what value to be decremented. In this case, the contents of R3. Thus, Step 28 is:

$$
\frac{\text { Step }}{28} \quad \frac{A}{\mathrm{FE} 3} \xrightarrow{M C} \frac{L}{\text { TIME1 }} \quad \frac{\text { Assy. Lang. }}{\text { DEC } 3}
$$

The flowchart shows the decrement as an operation. In addition, as mentioned previously, the value in register 3 is compared to zero and the greater than, equal, carry or overflow status bits are set accordingly. This is found in the discussion on the instructions in Chapter 5 and 6.

The decision that follows is made on the basis again of examining the "equals" bit. The flow chart shows that if the "equals" bit is not set, the program will loop back and be decremented again as previously discussed. Therefore, a label, TIME 1 , is placed on the instruction at FE36 to tell the program the location of the jump.

The jump occurs this time if the "equals" bit is not set, using the instruction Jump if Not Equal, and looks like:

$$
\frac{\text { Step }}{29} \quad \frac{A}{\text { FE38 }} \xrightarrow{M C} \frac{L}{\text { JNE TIME } 1}
$$

When the file register has been decremented to zero, the equals bit will be set and the program is ready to return to the main program. Recall that register 11 contains the address (location) for the return. The branch instruction used for the return is Branch and Step 30 is:

$$
\frac{\text { Step }}{30} \quad \frac{A}{\mathrm{FE} 3 \mathrm{~A}} \quad \frac{M C}{L} \frac{\text { Assy. Lang. }}{\mathrm{B}^{*} 11}
$$

Note this again is an indirect addressing mode.

## TIME BRANCH

The only remaining portion of the flowchart that must be programmed is the TIME branch.

In this branch, the time delay is shorter to make the sequence faster. R3, the same register, is loaded with a smaller value, $3 \mathrm{FFF}_{16}$. Again a Load Immediate instruction shown in Step 31 is used.

$$
\frac{\text { Step }}{31} \quad \frac{A}{\text { FE3C }} \quad \frac{M C}{\text { TIME }} \frac{L}{\text { LI } 3,>3 \text { FFF. Lang. }}
$$

This step is labeled with TIME, and will be the location jumped to from Step 25. Step 32 is the extra word required.

The register must again be decremented, therefore, the instruction is the same type as Step 28. However, the label for the location to jump to is now TIME2. Step 33 is:

$$
\frac{\text { Step }}{33} \quad \frac{A}{\text { FE40 }} \quad M C \quad \frac{L}{\text { TIME2 }} \quad \frac{\text { Assy. Lang. }}{\text { DEC } 3}
$$

The same jump instruction is used in this branch as for Step 29 except the label is now TIME 2. Therefore, Step 34 is:

$$
\frac{\text { Step }}{34} \quad \frac{A}{\text { FE42 }} \xrightarrow{M C} \xrightarrow{L} \frac{\text { Assy. Lang. }}{\text { JNE TIME2 }}
$$

When the equals bit is set, the program must return to the main program as with the other branch. The same return instruction as Step 30 is used, as shown in Step 35.

$$
\frac{\text { Step }}{35} \frac{A}{\mathrm{FE} 44} \xrightarrow{M C} \xrightarrow{L} \frac{\text { Assy. Lang. }}{\mathrm{B}} * 11
$$

The total program is now complete in assembly language. It is shown in Table 3-1.

Table 3-1. Assembly Language Program.
(Source Code Statements)

| Step | Hex <br> Address | Hex Machine Code | Label | Op Code | Operand | Comments. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1. | FE00 |  |  | LWPI | >FF20 | Load workspace pointer |
| 2. | FE02 |  |  |  |  | with FF20 ${ }_{16}$ |
| 3. | FE04 |  |  | LI | $1,>F E 2 E$ | Load R1 |
| 4. | FE06 |  |  |  |  | with 1st Address of WAIT |
| 5. | FE08 |  |  | LI | $12,>0102$ | Load R12 |
| 6. | FEOA |  |  |  |  | with base address of 9901, 0120 ${ }_{\text {16 }}$ |
| 7. | FEOC |  | BEGIN | SBO | 0 | Set I/O Po (segment f) equal to one |
| 8. | FEOE |  |  | BL | * 1 | Branch to address in R1 (saves next address in R11) |
| 9. | FE10 |  |  | SBZ | 0 | Set I/O Po (segment f) equal to zero |
| 10. | FE12 |  |  | BL | * 1 | Branch to address in R1 (saves next address in R11) |
| 11. | FE14 |  |  | SBO | 1 | Set I/O P (segment b) equal to one |
| 12. | FE16 |  |  | BL | * 1 | Branch to address in R1 |
| 13. | FE18 |  |  | SBZ | 1 | Set I/O P, equal to zero |
| 14. | FE1A |  |  | BL | * 1 | Branch to address in R1 |
| 15. | FE1C |  |  | SBO | 2 | Set 1/O $\mathrm{P}_{2}$ (segment e) equal to one |
| 16. | FE1E |  |  | BL | * 1 | Branch to address in R1 |
| 17. | FE20 |  |  | SBZ | 2 | Set 1/O P2 equal to zero |
| 18. | FE22 |  |  | BL | * 1 | Branch to address in R1 |
| 19. | FE24 |  |  | SBO | 3 | Set I/O P ${ }_{3}$ (segment c) equal to one |
| 20. | FE26 |  |  | BL | *1 | Branch to address in R1 |
| 21. | FE28 |  |  | SBZ | 3 | Set I/O P $\mathrm{S}_{3}$ to equal to zero |
| 22. | FE2A |  |  | BL | * 1 | Branch to address in R1 |
| 23. | FE2C |  |  | JMP | BEGIN | Jump to BEGIN |
| 24. | FE2E |  | WAIT | TB | 4 | Test 1/O P4 for a " 1 " or a "0" |
| 25. | FE30 |  |  | JEQ | TIME | If equals bit is set ("1'), jump to TIME |
| 26. | FE32 |  |  | LI | $3,>F F F F$ | Load R3 |
| 27. | FE34 |  |  |  |  | with $\mathrm{FFFF}_{16}$ |
| 28. | FE36 |  | TIME1 | DEC | 3 | Decrement R3 |
| 29. | FE38 |  |  | JNE | TIME1 | Jump to TIME 1 if equals bit is not set |
| 30. | FE3A |  |  | B | *11 | Return to main program (by way of R11) |
| 31. | FE3C |  | TIME | LI | $3,>3 F F F$ | Load R3 |
| 32. | FE3E |  |  |  |  | with 3FFF ${ }_{16}$ |
| 33. | FE40 |  | TIME2 | DEC | 3 | Decrement R3 |
| 34. | FE42 |  |  | JNE | TIME2 | Jump to TIME 2 if equals bit is not set |
| 35. | FE44 |  |  | B | * 11 | Return to main program (by way of R11) |

## WRITING <br> THE MACHINE CODE

## WRITING THE MACHINE CODE

Normally the next step in programming (shown in Table 3-2) would be done by a computer as mentioned previously. However, in order to demonstrate what an Assembler Program would do and because the program input to the TM990/100M microcomputer is through the microterminal, which requires the machine code, it will be a good exercise to demonstrate how to develop the machine code. If this is of no interest, this portion of the discussion can be bypassed and a jump made to the summary.

As mentioned previously in Figure 3-31, there is a set format for the 16 bits of machine code that must be generated for each instruction. The formats used for the first encounter task are shown in Figure 3-32 for reference. Each instruction has an operation code (OP CODE) and then additional information is required in the various fields of the format. A complete discussion of the format for each instruction can be found in Chapter 6. Figure 3-33 lists the instructions used in the first encounter.

The same programming form will be used as before which is summarized to this point in Table 3-1. The machine code will be filled in and several other changes made and the result will be the final program of Table 3-2. As before, continue to refer to Table 3-2 as the machine code is developed.

## Immediate Instructions

The coding begins at Step 1. LWPI is an immediate instruction. Therefore, the format 8 of Figure 3-32 is used. There are two words to this instruction; the second one containing the immediate value to be loaded. In the first word, the op code occupies bits 0 through 10; register numbers, where the immediate value is going to be placed, occupy bits 12 thru 15. Bit 11 is not used. The op code is obtained from Figure 3-33 for the LWPI instruction. The filled out instruction would look like this.

|  | $0123\|4567\| 891011 \mid 12131415$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Binary - | $\overline{0000}$ | $0010$ | $111$ | $0$ | $0$ | $0$ |  | 0 |
| Op Code - | 0 | 2 | E |  |  | 0 |  |  |
| Machine - | 0 | 2 | E |  |  | 0 |  |  |

LWPI is a special case of format 8. Bits 11-15 are not used and as such could contain anything. They are don't care conditions. Therefore, the machine code is 02 E 0 . This is entered into Table 3-2 on the same line as LWPI as Step 1. Step 2 is the immediate value FF 20 , therefore, the machine code is $\mathrm{FF} 20_{16}$.


## KEY

$\mathrm{B}=\mathrm{BYTE}$ INDICATOR $\quad \mathrm{S}=$ SOURCE ADDR
( 1 = BYTE, 0 = WORD)
$T_{D}=D$ ADDR. MODIFICATION
D $=$ DESTINATION ADDR,
$T_{s}=$ S ADDR. MODIFICATION
$S=$ SOURCE ADDR.
C $=$ XFR OR SHIFT LENGTH (COUNT)
$W=$ WORKSPACE REGISTER NO.

* $=$ SIGNED DISPLACEMENT OF -128 TO +127 WORDS
$N U=$ NOT USED

Figure 3-31. Instruction Formats

| FORMAT |  |
| :---: | :---: |
| $\stackrel{2}{(J U M P)}$ | - Op Code $\rightarrow$ Signed Displacement $\rightarrow$ |
| $\begin{gathered} 6 \\ \text { (PROGRAM) } \end{gathered}$ | _ Op Code $\longrightarrow$ T $\mathrm{T}_{5}$ |
| $\begin{gathered} 8 \\ \text { (IMMEDIATE) } \end{gathered}$ | $- \text { Op Code } \longrightarrow\|\mathrm{NU}\| \longleftrightarrow \mathrm{W} \longrightarrow \mid$ |

## CODES FOR $\mathbf{T}_{\mathbf{S}}$ FIELD

## NOTES:

$T_{S}=$ SOURCE ADDRESS MODIFICATION
$S=$ SOURCE ADDRESS
$W=$ WORKSPACE (FILE) REGISTER NO.
$N U=$ NOT USED
SIGNED DISPLACEMENT CAN BE
-128 TO +127 WORDS

Figure 3-32. Formats used for First Encounter

In like fashion, the instructions at Step 3 and $\operatorname{Step} 5$ are immediate instructions, use the same format, and are coded with the appropriate register numbers. Step 4 and Step 6 are the immediate values to be loaded.

Note, however, that when the program was first prepared, the first address of the WAIT subroutine was not known. Now, it is known. It is substituted for the XXXX in Table 3-1 at Step 3. Thus, the address of Step 24, FE2E is placed after the "greater than" symbol.

The op code for LI is $0200_{16}$ and since register 1 is used for Step 3 , the machine code is $0201_{16}$ while for Step 5 it is 020 C because register 12 is being loaded. The machine code for Step 4 is the value FE2E ${ }_{16}$ and for Step 6 it is $0120_{16}$.
Instructions SBO, SBZ
The instruction SBO at Step 7 uses a different format. This is format 2 in Figure 3-32. It has the op code in bits 0 through 7 and the signed displacement that was discussed previously when the 9901 I/O unit program was examined. Recall that the CRU base address was arranged so that the bit number is the value that is put in for the signed displacement.

The op code for SBO from Figure 3-33 is $1 \mathrm{D} 00_{16}$ and with the first bit being zero, the machine code is:


| MNEMONIC | $\begin{aligned} & \text { HEX } \\ & \text { OP CODE } \end{aligned}$ | FORMAT | $\begin{aligned} & \text { RESULT COMPARE } \\ & \text { TO ZERO } \end{aligned}$ | INSTRUCTION |
| :---: | :---: | :---: | :---: | :---: |
| LWPI | 02E0 | 8 | N | LOAD IMMEDIATE TO WORKSPACE POINTER |
| LI | 0200 | 8 | N | LOAD IMMEDIATE |
| BL | 0680 | 6 | N | BRANCH AND LINK (WR11) |
| B | 0440 | 6 | N | BRANCH |
| DEC | 0600 | 6 | Y | DECREMENT (BY ONE) |
| SBO | 1 D 00 | 2 | N | SET CRU BIT TO ONE |
| SBZ | 1 EOO | 2 | N | SET CRU BIt TO ZERO |
| TB | $1 F 00$ | 2 | $N$ | TEST CRU BIT |
| JEQ | 1300 | 2 | N | JUMP EQUAL (ST2 = 1) |
| JMP | 1000 | 2 | N | JUMP UNCONDITIONAL |
| JNE | 1600 | 2 | $\begin{aligned} & \mathrm{N} \\ & (\mathrm{ST} 2=0) \end{aligned}$ | JUMP NOT EQUAL ( ST2 $^{\text {a }} 0$ ) |

Figure 3-33. Instructions used for First Encounter.

The other SBO instructions can be machine coded accordingly using the appropriate bit number. Therefore, Step 11 is $1 \mathrm{D} 01_{16}$, Step 15 is $1 \mathrm{D} 02_{16}$ and Step 19 is $1 \mathrm{D} 03_{16}$.

Similarly, using the op code of $1 \mathrm{E} 00_{16}$ for the SBZ instructions and the appropriate bit number, Step 9 is $1 \mathrm{E} 00_{16}$, Step 13 is $1 \mathrm{E} 01_{16}$, Step 17 is $1 \mathrm{E} 02_{16}$, and Step 21 is $1 \mathrm{E} 03_{16}$.

## Instruction BL

Now Step 8 brings in another new format. For the BL instruction, it is format 6 . Bits 0 thru 9 contain the op code. Bits 12 through 15 are the address of the source data. Ts is a field that modifies the source address and it contains the two bits that code the addressing mode that is being used. Recall BL *1 uses indirect addressing. Therefore, from Figure $3-32$ Ts would be 01 for these 2 bits. It's important to remember that this modifies the op code into a different number for the machine code as shown below.


Thus, the machine code is $0691_{16}$ and can be placed in Step 8, 10, 12, 14, 16, 18, 20 and 22 , since register 1 is used in each case.

## Miscellaneous Instructions

Because the jump instructions fall into a class that needs special discussion, the remaining instructions will be coded first.

Step 26 and Step 31 are LI instructions like Step 3 and Step 5 - the code is $0203_{16}$ in this case because register 3 is being used. Don't forget the values of $\mathrm{FFFF}_{16}$ for Step 27 and $3 \mathrm{FFF}_{16}$ for Step 32.

The TB instruction has an op code of $1 \mathrm{~F} 00_{16}$ and a format 2. It is just like the SBO and SBZ so that the bit must be used for the displacement. Bit 4 causes a displacement of 4 , therefore, the machine code is $1 \mathrm{~F} 04_{16}$. This is Step 24.

A branch instruction similar to BL, but does not save the next address in register 11 , is the instruction $B$. It is using the contents of register 11 for a return to the main program. The op code for $B$ is $0440_{16}$. It uses an indirect addressing mode so $\mathrm{T}_{\mathrm{S}}=01$ and $S$ is 1011 for register 11 . The machine code results as follows:


It is entered at Step 30 and 35.
The only remaining instruction besides the jump instructions is the decrement instruction DEC. From Figure 3-33 the op code is $0600_{16}$ and the format is 6 . Register 3 is being used, therefore, S is 0011 . The addressing mode is a register mode so $\mathrm{T}_{\mathrm{S}}$ is 00 and there is no modification of the op code. The machine code is then $0603_{16}$ for Step 28 and 33.

## Jump Instructions

Jump instructions use format 2 of Figure 3-32 which has an op code for bits 0 through 7 and a signed displacement in bits 8 through 15 . The signed displacement means the number of program addresses that the program must move to arrive at the required address. For example, let
$A_{J}=$ present address of jump instruction
$A_{D}=$ destination address of jump instruction
then,
1.) $\mathrm{A}_{J}+2 \mathrm{DISP}=\mathrm{A}_{\mathrm{D}}$
since the program moves by increments of 2 .
However, for the 9900 microprocessor in the TM990/100M microcomputer, the jump instruction signed displacement must be calculated from the address following the address of the jump instruction or $A_{J}+2$. Therefore, equation (1) becomes,
2.) $\left(\mathrm{A}_{J}+2\right)+2 \mathrm{DISP}=\mathrm{A}_{\mathrm{D}}$

Solving for DISP, gives
3.) $\frac{\mathrm{A}_{\mathrm{D}}-\left(\mathrm{A}_{\mathrm{J}}+2\right)}{2}=\mathrm{DISP}$

Recall that in preparing the program of Table 3-1 labels were used for instructions so that easy reference could be made to the desired destination address for a jump instruction. Step 23 at FE2C $_{16}$ is the first jump instruction. The destination is the label BEGIN which is located at address $\mathrm{FE}^{2} \mathrm{C}_{16}$. Applying equation (3) gives (in Hex)
4.) $\quad \mathrm{DISP}=\frac{\mathrm{FE} 0 \mathrm{C}-(\mathrm{FE} 2 \mathrm{C}+2)}{2}$
5.) $\mathrm{DISP}=\frac{\mathrm{FE} 0 \mathrm{C}-\mathrm{FE} 2 \mathrm{E}}{2}$

Now,

$$
\begin{array}{r}
\text { FE0C } \\
- \text { FE2E } \\
- \text { 0022 }_{16}
\end{array}
$$

Therefore,
6.) $\operatorname{DISP}=-\frac{22}{2}=-11_{16}$

This means that in the jump instruction the program moves back $11_{16}$ steps or 17 decimal steps.

Now, since this is a negative number, a two's complement must be used for the code, thus

|  | -0011 |
| :---: | :---: |
| COMPLEMENT | FFEE |
| ADD ONE | +0001 |
| 2'S COMPLEMENT | FFEF |

Now, only the 8 least significant bits are used along with the op code of Figure 3-33. JMP of Step 23 has an op code of $1000_{16}$. Therefore, the machine code is:

|  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Op Code | 1 | 0 | 0 | 0 |
| Displacement - |  |  | E | F |
| Machine Code | 1 | 0 | E | F |

This machine code is entered at Step 23.

Step 25 has a JEQ instruction. $\mathrm{A}_{\mathrm{J}}$ is $\mathrm{FE} 30_{16}$. The instruction says to jump to TIME which has an address of FE3C at Step 31, therefore, A $_{D}=$ FE3C. Applying equation (3) gives, again in hexadecimal;

$$
\mathrm{DISP}=\frac{\mathrm{FE} 3 \mathrm{C}-\mathrm{FE} 32}{2}=\frac{10}{2}=5_{16}
$$

JEQ has an op code of 1300 and the machine code then becomes:
Op Code
Displacement
Machine Code-
M
M

Step 25 then has 1305 as the machine code.
The remaining jump instructions, JNE at Steps 29 and 34 have an op code of $1600_{16}$. Calculating the displacement from Step 29 to Step 28 and from Step 34 to Step 33, obviously is $-02_{16}$. The complement of -02 is FFFD and the twos complement is FFFE. Thus the machine code is:


Even though the labels jumped to for Steps 29 and 34 are different, the displacement is the same and, therefore, the machine code entered at these steps is the same, $16 \mathrm{FE}_{16}$.

TABLE 3-2
Every step is now coded and the program is complete. This is the program that was entered into the microcomputer via the terminal to accomplish the first encounter task.

Only one comment remains. If the Table 3-1 program were run on a computer under the direction of an assembler program, certain symbols used for directives to the assembler would have to be used. The $\$$ symbol could have been used to indicate the fact that a displacement is to be made from the jump instruction address which was identified in equation (3) as $\mathrm{A}_{\mathrm{J}}$. The instruction then would contain the $\$$ symbol followed by the necessary displacement in hexadecimal. For this reason the instructions at Step 23, 25, 29 , and 34 would have looked as follows:

| Step | $A$ | MC | $L$ | Assy. Lang. |
| :---: | :---: | :---: | :---: | :---: |
| 23 | $\overline{\text { FE2C }}$ | 10EF |  | JMP \$-17 |
| 25 | FE30 | 1305 |  | JEQ \$ + 5 |
| 29 | FE38 | 16FE |  | JNE \$ - 2 |
| 34 | FE42 | 16FE |  | JNE \$ - 2 |

## SUMMARY

It has been a long discussion. However, a great deal of material has been covered and many basic concepts developed. The facts and procedures presented should provide a solid foundation for expanding an understanding of the 9900 Family of microprocessors and microcomputer component peripherals and the microcomputers which use it. Hopefully, enough examples have been presented with the first encounter task that with a minimum of effort, new real applications of the TM990/100M board can be implemented. A few simple ones that can be implemented immediately with the present setup would be:
A. Wire-up the necessary drivers and resistors to drive all seven-segments of the display and write a new program to make the numbers $1,2,3,4,5$, $6,7,8,9,0$ come up in sequence.
B. Write a program that uses the 7 segment display numbers so that they spell a word when read up-side down.

Maybe more memory will be required, but that is easy to add to the TM990/100M.
The next step is to implement the logic levels at the output pins into real applications of controlling dc and ac voltages for control applications. An extended application in Chapter 9 using this same TM990/100M board setup shows how this can be done. Persons interested can follow right into this application example to gain more insight into the details of the 9900 family of components explained in detail in the following chapters.

Table 3-2. Assembly Language Program.
(With Machine Code)

| Step | $\begin{array}{\|c\|} \hline \text { Hex } \\ \text { Address } \end{array}$ | $\left\|\begin{array}{c} \text { Mex } \\ \text { Machine } \\ \text { Code } \end{array}\right\|$ | Label | $\begin{gathered} \mathrm{Op} \\ \text { Code } \end{gathered}$ | Operand | Comments. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1. | FE00 | 02E0 |  | LWPI | $>$ FF20 | Load workspace pointer |
| 2. | FE02 | FF20 |  |  |  | with FF20 ${ }_{16}$ |
| 3. | FE04 | 0201 |  | LI | 1, >FE2E | Load R1 |
| 4. | FE06 | FE2E |  |  |  | with 1st address of WAIT |
| 5. | FE08 | 020C |  | LI | 12, >0102 | Load 12 |
| 6. | FEOA | 0120 |  |  |  | with base address of 9901, 0120 ${ }_{16}$ |
| 7. | FEOC | 1 D00 | BEGIN | SBO | 0 | Set l/O Po (segment f) equal to one |
| 8. | FEOE | 0691 |  | BL | *1 | Branch to address in R1, (saves next address in R11) |
| 9. | FE10 | 1 E00 |  | SBZ | 0 | Set I/O Po (segment f) equal to zero |
| 10. | FE12 | 0691 |  | BL | * 1 | Branch to address in R1 (saves next address in R11) |
| 11. | FE14 | 1 D01 |  | SBO | 1 | Set I/O P ( segment b) equal to one |
| 12. | FE16 | 0691 |  | BL | *1 | Branch to address in R1 |
| 13. | FE18 | 1E01 |  | SBZ | 1 | Set I/O P, equal to zero |
| 14. | FE1A | 0691 |  | BL | *1 | Branch to address in R1 |
| 15. | FE1C | 1 D02 |  | SBO | 2 | Set I/O $\mathrm{P}_{2}$ (segment e) to one |
| 16. | FE1E | 0691 |  | BL | * 1 | Branch to address in R1 |
| 17. | FE20 | 1 E02 |  | SBZ | 2 | Set I/O $\mathrm{P}_{2}$ equal to zero |
| 18. | FE22 | 0691 |  | BL | * 1 | Branch to address in R1 |
| 19 | FE24 | 1 D03 |  | SBO | 3 | Set I/O $P_{3}$ (segment c ) equal to one |
| 20. | FE26 | 0691 |  | BL | *1 | Branch to address in R1 |
| 21. | FE28 | 1 E03 |  | SBZ | 3 | Set I/O $P_{3}$ equal to zero |
| 22. | FE2A | 0691 |  | BL | * 1 | Branch to address in R1 |
| 23. | FE2C | 10EF |  | JMP | BEGIN | Jump to BEGIN |
| 24. | FE2E | 1 F04 | WAIT | TB | 4 | Test I/O P4 for a " 1 " or a " 0 " |
| 25. | FE30 | 1305 |  | JEQ | TIME | If equals bit is set ("1"), jump to TIME |
| 26. | FE32 | 0203 |  | LI | 3, >FFFF | Load R3 |
| 27. | FE34 | FFFF |  |  |  | with FFFF ${ }_{16}$ |
| 28. | FE36 | 0603 | TIME 1 | DEC |  | Decrement R3 |
| 29. | FE38 | 16FE |  | JNE | TIME1 | Jump to TIME1 if equals bit is not set |
| 30. | FE3A | 045B |  | B | *11 | Return to main program (by way of 11) |
| 31. | FE3C | 0203 | TIME | LI | $3,>3 F F F$ | Load R3 |
| 32. | FE3E | 3FFF |  |  |  | with 3FFF ${ }_{16}$ |
| 33. | FE40 | 0603 | TIME2 | DEC | 3 | Decrement R3 |
| 34. | FE42 | 16FE |  | JNE | TIME2 | Jump to TIME2 if equals bit is not set |
| 35. | FE44 | 045B |  | B | *11 | Return to main program (by way of R11) |

CHAPTER 4
Hardware Design: Architecture and Interfacing Techniques

## INTRODUCTION

Describing the 9900 system from a hardware standpoint clearly requires detailed descriptions of a large number of design features as well as the interaction between the 9900 and peripheral circuits. In this chapter, material is arranged to develop a 9900 system from the viewpoint of the 9900 microprocessor chip. In the architecture section, the concepts of instruction fetch and decode, the memory-to-microprocessor bus structures, and memory partitioning (the use of volatile and non-volatile memories) are explained. Other topics include descriptions of the registers on the microprocessor chip and the working registers, the concept of memory-to-memory architecture, timing and descriptions of interface signals.

A special section covers memory in detail, especially the controls and timing, multichip memory structure, static and dynamic RAM, and DMA (direct memory access).

Following the architecture and memory sections are sections devoted to the instruction set, design considerations for input/output techniques especially in CRU development, the interrupt structure and electrical requirements.

A special section devoted to the unique features of the single chip microcomputer, the TMS9940, is included at the end of the chapter.

Information in this chapter flows from the most basic fundamentals to an understanding of the more complex design features of the 9900 and the chip family. When very specific and detailed information regarding pin assignments and speed is given, the TMS9900 device specifications are used. These examples will give direction and illustration for interpreting the data sheet information found in Chapter 8.

The 9900 family of 16 -bit microprocessors includes several device types each aimed at a specific market segment. The same basic architecture and instruction set are maintained throughout. Consider first the single-chip microprocessor which consists of an ALU (arithmetic and logic unit), a few registers, and instruction handling circuitry (Figure 4-1). There is no memory on the chip for instructions and data so it must be interfaced to memory devices, usually RAM for data (and instructions which must be modified) and ROM, PROM, or EPROM for instructions (Figure 4-2). It is often desirable to store instructions in a non-volatile memory to eliminate the requirement for loading the program into memory immediately following application of power. This is especially important in dedicated applications where the program is fixed and power off-on cycles are common occurrences.

The microprocessor is connected to memory devices and external input/output (I/O) devices via sets of signals or busses (Figure 4-2). An address bus selects a word of memory. The contents of this word will be transferred to or from the microprocessor via the data bus. Control signals required to effect the transfer of information between the microprocessor and the memory are grouped into a control bus.

## Hardware Design:



Figure 4-1. The 9900 Microprocessor
The interface to external devices (I/O) may be accomplished by using the address, data and control busses. This technique is known as parallel I/O or memory mapped I/O because data is transferred in parallel and the I/O devices occupy locations in the memory address space.


Figure 4-2. 9900 Microprocessor and Memory

The extension of parallel I/O is direct memory access (DMA). External hardware is employed to act as a separate special purpose processor for transferring large blocks of contiguous memory words to or from an external device (such as a disc memory). Once such a transfer is set up (via a string of instructions in the program), the DMA controller automatically synchronizes the transfer of data between the external device and memory, sharing the buses timewise with the microprocessor.

The 9900 architecture includes one other important I/O technique. Designed primarily for single bit I/O transfers, the communications register unit (CRU) provides a powerful alternative to parallel, memory mapped I/O (Figure 4-3). The address bus is used to select one of 4096 individual input or output bits in the CRU address space. During the execution of one of the single bit CRU instructions, the processor transfers one bit in or out. Multiple bit instructions are also available which provide for transfer of up to sixteen bits via a single CRU operation.

While this chapter describes primarily the basic TMS9900 16-bit microprocessor, all of the 9900 family CPU's are covered in detail in the Product Data chapter.


Figure 4-3. 9900 Bus Architecture

An overview is given here to establish design paths for microprocessor systems. Listed below are the processors in the 9900 family.

| Device | Technology | Description |
| :--- | :--- | :--- |
| TMS 9900 | N-MOS | 16-bit CPU 3 MHz |
| TMS 9900-40 | N-MOS | 16-bit CPU 4 MHz |
| SBP 9900A | $\mathrm{I}^{2} \mathrm{~L}$ | 16-bit CPU $-55^{\circ}$ to $125^{\circ} \mathrm{C}$ |
| TMS 9980A/81 | N-MOS | 16-bit CPU 40-pin package |
| TMS 9985 | N-MOS | 16-bit CPU 40-pin package |
| TMS 9940 | N-MOS | 16-bit CPU with 2 k on-chip ROM |

General purpose applications are designed around the TMS9900 device. The same is true for systems with severe environmental specs; however, a transition to the SBP9900A is made after the design is complete and the software completely debugged. The TMS9980A/81 and the TMS9985 are used where the 40-pin package is advantageous and a slightly slower speed is acceptable. The TMS9940 is a single-chip microcomputer for small special purpose controllers.

At the end of this chapter and in the Product Data chapter there is detailed design data for application of the LSI (large scale integration) peripheral support circuits in the 9900 family which are available for use in 9900 microprocessor-based systems. But in order to read and understand the data presented in this chapter and in this book, an understanding of the basic fundamentals of microprocessors is needed.

## ARCHITECTURE

## Basic Microprocessor Chip

The 9900 is an advanced 16 -bit LSI microprocessor with minicomputer-like architecture and instructions. It is easy to understand and easy to use. Consider first the microprocessor device itself (Figure 4-4). Operations are carried out with a set of dedicated registers, an ALU, and instruction handling circuits. As clock signals are applied, the processor will fetch an instruction word from a memory (external to the chip), will execute it, fetch another instruction, execute it and so on. In each case the instruction is saved in an instruction register (IR) on the chip. The decode circuit sets up the appropriate controls based on the content of the instruction register for a multi-step execution phase. A memory address register (MAR) is used to hold address information on the address bus. The ALU and the other registers perform their specified functions during the execute phase of the instruction cycle.

## Microprocessor Registers

There are three registers on the 9900 chip which are the key architectural features of the microprocessor (Figure 4-5). They are the workspace pointer (WP), the program counter (PC), and the status register (ST).


Figure 4-4. 9900 Functional Elements

## Workspace Pointer

The general purpose registers for the 9900 are implemented as blocks of memory called workspaces. A workspace consists of 16 contiguous words of memory, but are general registers to the user. The workspace pointer on the 9900 chip holds the address of the first word in the workspace. After initializing the content of the WP at the beginning of a program (or subprogram), the programmer may concentrate on writing a program using the registers to hold data words or to address data elsewhere in memory.


Figure 4-5. Three Important Registers

## Program Counter

The program counter (PC) in the 9900 is used in the conventional way to locate the next instruction to be executed. As each instruction is executed, the program counter is incremented to the next consecutive word address. Because word addresses are even numbers in the 9900 , the program counter is incremented by two in order to address sequential instructions. If the instruction to be executed occupies two or three memory words, the program counter will be incremented to generate sequential (even) addresses to access the required number of words. At the end of execution the PC is incremented to the next even address which is the location of the next instruction. If the instruction to be executed is a jump or branch instruction, the program counter is loaded with a new address and program execution continues starting with the instruction at that location in memory.

Figure 4-6 shows the program counter pointing to (addressing) instruction words in the program. Starting with location (x) the instructions are performed in sequence until a jump is encountered at (y). Processing resumes sequentially starting at location (z) which was the address specified by the jump instruction to be placed in the program counter.

## Status Register

The status register (ST) is the basis for decision making during program execution. Individual bits of the ST are set as flags as the result of instructions. They may thereafter be tested in the execution of conditional jump instructions. Figure $4-7$ shows the status register and its flag bits.


Figure 4-6. Program Counter Operation

## ARCHITECTURE

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L> | A> | $=$ | C | $\bigcirc$ | P | X |  |  | RESER |  |  | 1 N | ERRU | T M |  |


| Bit | Function |
| :---: | :--- |
| 0 | Logical "Greater Than"' |
| 1 | Arithmetic "Greater Than" |
| 2 | Equal |
| 3 | Carry |
| 4 | Overflow |
| 5 | Parity |
| 6 | XOP Instruction Being Executed |
| $12-15$ | Interrupt Mask |

Figure 4-7. Status Register

The first three bits are set as a result of comparisons. Some instructions identify two operands (numbers) to be compared. If the first is greater than the second, the "greater than" bit should be set. In the 9900 there are two such conditions. First, the logical-greater-than bit considers 16 -bit words as positive integers and the comparison is made accordingly. Second, the arithmetic-greater-than bit is set as the result of a comparison of two numbers which are considered in two's complement form. For example: consider the numbers A and B below as the numbers in the compare instruction $\mathrm{C} \mathrm{A}, \mathrm{B}$ :

| A | 1000 | 1110 | 1100 | 0101 |
| :--- | :--- | :--- | :--- | :--- |
| B | 0110 | 1010 | 1100 | 1101 |

If they are 16 -bit positive integers, it is clear from the most significant bits (MSB) that A is greater than $B$, and the logical-greater-than bit of the status register should be set to one. But as two's complement numbers, A is negative ( $\mathrm{MSB}=1$ ) and B is positive. Therefore the arithmetic-greater-than bit must be made zero ( $A$ is not greater than $B$ ). Since the processor has no way of knowing how the designer has used the memory words for data (integers or two's complement), two status bits must be provided for decision making. The designer can select the appropriate conditional jump instruction (testing status bit 0 or 1 ) because he knows what the data format is.

Status bit 2, the equal bit, is set if the two words compared are equal.
In many instructions, only one number is involved or a new number is determined as the result of an arithmetic operation. For these instructions status bits 0,1 and 2 are set as the result of comparisons against zero; that is, if the single number or answer obtained is greater than zero or equal to zero.

## Memory-to-Memory Architecture

The 9900 family of processors employs memory-to-memory architecture in the execution of instructions. Memory-to-memory architecture is that computer organization and instruction set which enables direct modification of memory data via a single instruction. That is, a single instruction can fetch one or two operands from memory, perform an arithmetic or logical operation, and also store the result in memory. In doing so, some of the on-chip registers are used as temporary buffers in much the same manner as an accumulator is used in other systems. Eut instructions to load an accumulator and store the accumulator are rarely necessary in memory-to-memory architecture. A single 9900 instruction (arithmetic or logical) does the work of two or more instructions in other systems.

Figure 4-8 describes the technique used by the 9900 to locate words in memory as "registers" in the workspace. Additional information is included for reference purposes. Registers 1-15 may be used for indexing (see the description of this addressing mode in Chapter 5 and 6 ). Register 0 may be used for a shift count. Registers 11 and 13-15 are used for subroutine techniques. Register 12 is a base value for CRU instructions. These special uses of the workspace registers are stated here as an initial evaluation of the register set. Program control and CRU instructions make use of the contents of registers 11-15; therefore, programmers and systems designers must be aware that while use of these registers is not restricted to their special functions, they should be used with caution in performing other functions.

The use of these workspaces in an actual application is best described in the Software Design chapter. But the step-by-step execution of the instructions is of concern in hardware design because of the execution speed and the techniques for handling interrupts.

Instruction cycles in the 9900 require memory access not only for the instruction words but also for operand addresses and actual operands (or numbers to be operated upon.) A simple add instruction requires at least four memory cycles: one to fetch the instruction, two to access the two numbers to be added, and one to store the result. As will be explained in detail later in this chapter, the execution of an add instruction may require as many as eight memory cycles (because of the addressing mode.) The execution steps are not the same for all instructions. There is, in fact, substantial variation of execution steps within any one instruction due to addressing. Tables and charts are provided in this chapter to explain the execution time of each instruction.

## REGISTER USE

|  | MEMORY ADDRESS | REGIST |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| WORKSPACE POINTER | WP + 00 | 0 | T |  | O- OPTIONAL SHIFT |
|  | WP + 02 | 1 |  | T | COUNT |
|  | WP + 04 | 2 |  |  |  |
|  | WP + 06 | 3 |  |  |  |
|  | $W P+08$ | 4 |  |  |  |
|  | WP + OA | 5 |  |  |  |
|  | WP + OC | 6 |  |  |  |
|  | WP + OE | 7 | data | INDEX |  |
|  | WP + 10 | 8 | OR | CAPABILITY |  |
|  | WP + 12 | 9 | ADDRESSES | 1 |  |
|  | WP + 14 | 10 |  |  |  |
|  | $W P+16$ | 11 |  |  | 11 - bl Return address |
|  | WP + 18 | 12 |  |  | 12 - CRU BASE ADDRESS |
|  | WP + 1A | 13 |  |  | 13 - SAVED WP |
|  | WP + 1 C | 14 |  |  | 14 - SAVED PC |
|  | $W P+1 E$ | 15 |  |  | 15 - SAVED ST |

Figure 4-8. 9900 Workspace Registers

There is one additional concept regarding microprocessor and memory interfacing to be introduced at this time: it is the way in which data is stored in the memory. Figure 4-9 shows the bit numbering for a general 16-bit data word or instruction. Instructions and 16 -bit data words are always located at even addresses. Since the memory is byte addressable, even and odd bytes are the left and right half words in the 16-bit memory organization and have even or odd addresses respectively. Memories for the TMS9900 and SBP9900A contain 16 bits per word, while the other processors in the family use 8bit memory structures. But all use the same addressing concept: a 16-bit address describing a 64 k -byte address space.


Figure 4-9. Word and Byte Formats

## Context Switching

One of the more important advantages of the workspace architecture of the 9900 is the fact that "register save and restore" operations are greatly simplified. In any interrupt processing system, provisions must be made to perform an orderly transition into a new program segment in response to an interrupt. In other microprocessor systems, the first few instructions of an interrupt service routine perform the steps of saving register contents in memory, and then loading new values into the registers.

In the 9900 , an interrupt cycle starts with a hardware operation to save the contents of the three key registers, the WP, PC and ST. In addition, the WP and PC must be loaded with new numbers. Figures 4-10 and 4-11 show an example of the technique. Prior to the interrupt, the WP locates the workspace (pointing to 0800), the PC locates the current instruction (pointing to 0100), and the ST contains the status as a result of the execution of the current instruction (e.g., 4000). At the end of execution, the processor tests for an interrupt condition and finding it, performs a context switch as follows.

Step 1. The new WP value is fetched from the appropriate interrupt vector location in the first 32 words of memory. This identifies the location of the workspace assigned to the interrupt service routine.

Step 2. The current values of the WP, PC and ST registers are stored in the new workspace - ST in R15, PC in R14, WP in R13 in that order. After this, the new PC value is fetched from memory (the second location of the two-word interrupt vector) and loaded into the PC.


Figure 4-10. Before Context Switch


Figure 4-11. After Context Switch

Step 3. With the context switch completed, processing resumes with the first instruction in the interrupt service routine.

Processing continues in this mode until, at the end of the interrupt routine, an RTWP instruction is encountered. A "reverse" context switch now occurs to return to the previous program. Since R13, 14 and 15 contain the control register contents for the previous program, they are now transferred to the CPU which loads them into the WP, PC and ST. Processing resumes from the point at which the interrupt occurred.

The obvious advantage of context switching is the reduced register-save register-restore operations required by microprocessors in an interrupt environment. The context switch is also used as a subroutine technique. This is described in Chapters 5 and 6, but the important fact is that context switching is, to the designer, a single step, when in fact several steps are performed by the microprocessor.

## MEMORY

The 9900 is easily interfaced to any of the standard types of semiconductor memory devices. Texas Instruments provides masked ROMs, field-programmable ROMs (PROMs), and erasable PROMs (EPROMs) for non-volatile program and data storage. RAMs are available in sizes from a $64 \times 8$ static RAM to the 64 K dynamic RAMs for use as a temporary program and data storage. 9900-compatible memory devices are listed in Chapter 2.

## Memory Organization

The 9900 instructions build a 16-bit address word which describes a $64 \mathrm{~K} \times 8$ bit address space. A memory map for the 9900 is shown in Figure 4-12.


Figure 4-12. TMS 9900 Dedicated Memory Addresses

## RESET Vector

The first two memory words are reserved for storage of the RESET vector. The RESET vector is used to load the new WP and PC whenever the CPU RESET signal occurs. The first word contains the new WP, which is the starting address of the RESET workspace. The second word contains the new PC, which is the starting address of the RESET service routine.

## Interrupt Vectors

The next thirty memory words, $0004_{16}$ through $003 \mathrm{E}_{16}$ are reserved for storage of the interrupt transfer vectors for levels 1 through 15 . Each interrupt level uses a word for the workspace pointer (WP) and a word for the starting address of the service routine (PC). If an interrupt level is not used within a system, then the corresponding two memory words can be used for program or data storage.

## Software Trap Vectors

The next thirty-two memory words, $0040_{16}$ through $007 \mathrm{E}_{16}$, are used for extendedoperation software trap vectors. When the CPU executes one of the 16 extended operations (XOPs), the program traps through the corresponding vector. Two words are reserved for each trap vector, with one word for the WP and one word for the PC. If an XOP instruction is not used, the corresponding vector words can be used for program or data storage.

LOAD Vector
The last two memory words $\mathrm{FFFC}_{16}$ and $\mathrm{FFFE}_{16}$ are reserved for the LOAD vector, with one word for the WP and one word for the PC. The LOAD vector is used whenever the CPU LOAD signal is active (low).

## Transfer Vector Storage

The transfer vectors can be stored either in ROM or RAM, but either the RESET or LOAD vector should be in non-volatile memory and should point to a program in non-volatile storage to ensure proper system start-up. The restart routine should initialize any vector which is in RAM. The program can then manipulate the RAM-based vectors to alter workspace assignments or service routine entry points, while ROM-based vectors are fixed and cannot be altered.

Memory Control Signals
The 9900 uses three signals to control the use of the data bus and address bus during memory read or write cycles. Memory enable (MEMEN) is active low during all memory cycles.

Data bus in (DBIN) is active high during memory read cycles and indicates that the CPU has disabled the output data buffers.
Write enable $\overline{(\mathrm{WE})}$ is active low during memory write cycles and has timing compatible with the read/write ( $\mathrm{R} / \overline{\mathrm{W}}$ ) control signal for many standard RAMs.

## Memory Read Cycle

Figure 4-13 illustrates the timing for a memory read machine cycle with no wait states. At the beginning of the machine cycle, $\overline{\text { MEMEN }}$ and DBIN become active and the valid address is output on A0-A14. D0-D15 output drivers are disabled to avoid conflicts with input data. $\overline{\mathrm{WE}}$ remains high for the entire machine cycle. The READY input is sampled on $\phi 1$ of clock cycle 1 , and must be high if no wait states are desired. Data is sampled on $\phi 1$ of clock cycle 2 , and set-up and hold timing requirements must be observed. A memory-read cycle is never followed by a memory-write cycle, and D0-D15 output drivers remain disabled for at least one additional clock cycle.

## Memory Write Cycle

Figure 4-14 illustrates the timing for a memory write machine cycle with no wait states. MEMEN becomes active, and valid address and data are output at the beginning of the machine cycle. DBIN remains inactive for the complete cycle. $\overline{\mathrm{WE}}$ goes low on $\phi 1$ of clock cycle 1 and goes high on $\phi 1$ of clock cycle 2 , meeting the address and data set-up and hold timing requirements for the static RAMs listed in Chapter 2. For no wait states, READY must be high during $\phi 1$ of clock cycle 1 .

Read/Write Control with DBIN
In some memory systems, particularly with dynamic RAMs, it may be desirable to have READ and WRITE control signals active during the full memory cycle. Figure 4-15 shows how the WRITE signal can be generated. Note that DBIN is high only for READ cycles; therefore, $\overline{M E M E N}$ can be NORed with DBIN to yield a WRITE signal which is high only during memory write operations.
Slow Memory Control
Although most memories operate with the 9900 at the full system speed, some memories cannot properly respond within the minimum access time determined by the system clock. The system clock could be slowed down in order to lengthen the access time but the system through-put would be adversely affected since non-memory and other memory reference cycles would be unnecessarily longer. The READY and WAIT signals are used instead to synchronize the CPU with slow memories. The timing for memory-read and memory-write cycles with wait states is shown in Figures 4-16 and 4-17.


Figure 4-13. Memory-Read Cycle Timing


Figure 4-14. Memory-Write Cycle Timing


Figure 4-15. Read/Write Control Using $\overline{M E M E N}$ and $D B I N$
The READY input is tested on $\phi_{1}$ of clock cycle 1 of memory-read and memory-write cycles. If READY $=1$, no wait states are used and the data transfer is completed on the next clock cycle. If READY $=0$, the processor enters the wait state on the next clock cycle and all memory control, address, and data signals maintain their current levels. The WAIT output goes high on $\phi 3$ to indicate that a wait state has been entered. While in the wait state, the processor continues to sample READY on $\phi 1$, and remains in the wait state until READY $=1$. When READY $=1$ the processor progresses to clock cycle 2 and the data transfer is completed. WAIT goes low on $\phi 3$. It is important to note that READY is only tested during $\phi 1$, of clock cycle 1 of memory-read and memory-write cycles and wait states, and the specified set-up and hold timing requirements must be met; at any other time the READY input may assume any value. The effect of inserting wait states into memory access cycles is to extend the minimum allowable access time by one clock period for each wait state.

## Wait State:Control

Figure 4-18 illustrates the connection of the WAIT output to the READY input to generate one wait state for a selected memory segment. The address decode circuity generates an active low signal $\overline{(S L O M E M}=0)$ whenever the slow memory is addressed. For example, if memory addresses $8000_{16}-$ FFFE $_{16}$ select slow memory, $\overline{\text { SLOMEM }}=\mathrm{A} 0$. If one wait state is required for all memory, WAIT may be connected directly to READY, causing one wait state to be generated on each memory-read or memory-write machine cycle. Referring again to Figures 4-16 and 4-17 note that the WAIT output satisfies all of the timing requirements for the READY input for a single wait state. The address decode signal is active only when a particular set of memory locations has been addressed. Figure 4-19 illustrates the generation of two wait states for selected memory by simply delaying propagation of the WAIT output to the READY input one clock cycle with a D-type flip-flop. The rising edge of $\varnothing 2 T \mathrm{TL}$ is assumed to be coincident with the falling edge of the $\phi 2$ clock input to the TMS 9900.


Figure 4-16. Memory-Read Cycle With One Wait State

| MEMORY | Hardware Design: <br> Architecture and <br> Interfacing Techniques |
| :--- | :--- |



Figure 4-17. Memory-Write Cycle With One Wait State


Figure 4-18. Single Wait State for Slow Memory


Figure 4-19. Double Wait States for Slow Memory

## Memory Access Time Calculation

Maximum allowable memory access time for the TMS 9900 can be determined with the aid of Figure 4-20. Memory control and address signals are output on $\phi 2$ of clock cycle 1, and are stable $20 \mathrm{~ns}\left(\mathrm{t}_{\mathrm{PLH}}, \mathrm{t}_{\mathrm{PHL}}\right)$ afterwards. Data from memory must be valid $40 \mathrm{~ns}\left(\mathrm{t}_{\mathrm{su}}\right)$ before the leading edge of $\phi 1$ during clock cycle 2 . Therefore, memory access time may be expressed by the equation:

$$
\mathrm{t}_{\mathrm{acc}} \leq(1.75+\mathrm{n}) \mathrm{t}_{\mathrm{cy}}-\mathrm{t}_{\mathrm{PLH}}-\mathrm{t}_{\mathrm{r}}-\mathrm{t}_{\mathrm{su}}
$$

where n equals the number of wait states in the memory-read cycle. Assigning worst-case specified values for $t_{\text {pLH }}(20 n s), t_{r}(12 n s)$, and $t_{s u}(40 \mathrm{~ns})$, and assuming 3 MHz operation:

$$
\mathrm{t}_{\mathrm{acc}} \leq \frac{(1.75+\mathrm{n})}{0.003}-72 \mathrm{~ns}
$$

Access time is further reduced by address decoding, control signal gating, and address and data bus buffering, when used. Thus, for a known access time for a given device, the number of required wait states can be determined.

For example, a TMS 4042-2 RAM has a 450 nanosecond access time and does not require any wait states. A TMS 4042 has a 1000 nanosecond access time and requires two wait states. Propagation delays caused by address or data buffers should be added to the nominal device access time in order to determine the effective access time.


Figure 4-20. Memory Access Timing Calculation

## Static Memory

Static RAMs and PROMs are easily interfaced to the 9900 . A 9900 memory system using the TMS 4042-2 256 X 4 static RAM and the TMS 27081 K X 8 EPROM is shown in Figure 4-21.

## Address

The most-significant address bit, A0, is used to select either the EPROMs or the RAMs during memory cycles. When A0 is low, the EPROMs are selected, and when A0 is high, the RAMs are selected. Address lines A1 through A4 are not used since the full address space of the TMS 9900 is not required in the example. The lower address bits select internal RAM or EPROM cells. Other memory systems can fully decode the address word for maximum memory expansion.

## Control Signals

Since DBIN is also used to select the EPROMs during memory-write cycles, the EPROMs cannot inadvertently be selected and placed into output mode while the CPU is also in the output mode on the data bus. $\overline{\text { MEMEN }}$ is used to select the RAMs during either read or write cycles, and $\overline{\mathrm{WE}}$ is used to select the read/write mode. DBIN is also used to control the RAM output bus drivers.

The 9900 outputs $\overline{\mathrm{WE}}$ three clock phases after the address, data, and $\overline{\text { MEMEN }}$ are output. As a result, the address, data, and enable-hold times are easily met. $\overline{\mathrm{WE}}$ is enabled for one clock cycle and satisfies the minimum write pulse width requirement of 300 nanoseconds. Finally, $\overline{\mathrm{WE}}$ is disabled one clock phase before the address, data, and other control signals and meets the TMS 4042-2 50-nanosecond minimum data and address hold time.

## Loading

The loads on the CPU and memory outputs are well below the maximum rated loads. As a result no buffering is required for the memory system in Figure 4-21. The TMS 4042-2 and the TMS 2708 access times are low enough to eliminate the need for wait states, and the CPU READY input is connected to $\mathrm{V}_{\mathrm{CC}}$.

The minimum high-level input voltage of the TMS 2708 is 3 volts while the maximum high-output voltage for the TMS 9900 is 2.4 volts at the maximum specified loading. For the system in Figure 4-21, the loads on the CPU and memory outputs are well below the maximum rated load. At this loading, the TMS9900 output voltage exceeds 3 volts, so pull-up resisters are not needed.

There are many other Texas Instruments static memories compatible with the TMS 9900. Most memory devices do not require wait states when used with the TMS 9900 at 3 MHz .


Figure 4-21. TMS 9900 Static Memory System

## Dynamic Memory

Memory applications requiring large bit storage can use $4 \mathrm{~K}, 16 \mathrm{~K}$ or 64 K dynamic memories for low cost, low power consumption, and high bit density. TMS 9900 systems requiring 4 K words or more of RAM, can economically use the 4096 -bit TMS 4051, the 16,384bit TMS 4116, or any of the other dynamic RAMs covered in Chapter 2.

## Refresh

The dynamic RAMs must be refreshed periodically to avoid the loss of stored data. The RAM data cells are organized into a matrix of rows and columns with on-chip gating to select the addressed bit. Refresh of the 4 K RAM cell matrix is accomplished by performing a memory cycle of each of the 64 row addresses every 2 milliseconds or less. The 16 K RAM has 128 row addresses. Performing a memory cycle at any cell on a row refreshes all cells in the row, thus allowing the use of arbitrary column address during refresh.

## Refresh Modes

There are several dynamic memory refresh techniques which can be used for a TMS 9900 system. If the system periodically accesses at least one cell of each row every 2 milliseconds, then no additional refresh circuitry is required. A CRT controller which periodically refreshes the display, illustrates this concept.
Refresh control logic is included wherever the system cannot otherwise ensure that all rows are refreshed every 2 milliseconds. The dynamic memory in such TMS 9900 systems can be refreshed in the block, cycle stealing, or transparent mode.

## Block Refresh.

The block mode of refresh halts the CPU every 2 milliseconds and sequentially refreshes each of the rows. The block technique halts execution for a $128(4 \mathrm{~K})$ or $256(16 \mathrm{~K})$ clock cycle periods every 2 milliseconds. Some TMS 9900 systems cannot use this technique because of the possibility of slow response to priority interrupts or because of the effect of the delay during critical timing or I/O routines.

## Cycle Stealing.

The cycle stealing mode of refresh "steals" a cycle from the system periodically to refresh one row. The refresh interval is determined by the maximum refresh time and the number of rows to be refreshed. The 4 K dynamic RAMs have 64 rows to be refreshed every 2 milliseconds and thus require a maximum cycle stealing interval of 31.2 microseconds.

A cycle stealing refresh controller for the TMS 40514 K dynamic RAM is shown in Figure 4-22. The refresh timer generates the refresh signal (RFPLS) every 30 microseconds. The refresh request signal (RFREQ) is true until the refresh cycle is completed. The refresh grant signal (RFGNT) goes high during the next CPU clock cycle in which the CPU is not accessing the dynamic memory. The refresh memory cycle takes two clock cycles to complete after RFGNT is true. During the second clock cycle, however, the CPU can attempt to access the dynamic memory since the CPU is not synchronized to the refresh controller. If the CPU does access memory during the last clock cycle of the refresh memory cycle, the refresh controller makes the memory not-ready for the remainder of the refresh memory cycle, and the CPU enters a wait state during this interval. The dynamic memory row address during the refresh memory cycle is the output of a modulo-64 counter. The counter is incremented each refresh cycle in order to refresh the rows sequentially.

The dynamic memory timing controller generates the proper chip enable timing for both CPU and refresh initiated memory cycles. The timing controller can be easily modified to operate with other dynamic RAMs.

Since the TMS 9900 performs no more than three consecutive memory cycles, the refresh request will be granted in a maximum of three memory cycles. Some systems may have block DMA, which uses HOLD. RFREQ can be used in such systems to disable HOLDA temporarily in order to perform a refresh memory cycle if the DMA block transfer is relatively long (greater than 30 microseconds). The cycle stealing mode "steals" clock cycles only when the CPU attempts to access the dynamic memory during the last half of the refresh cycle. Even if this interference occurs during each refresh cycle, a maximum of 64 clock cycles are "stolen" for refresh every 2 milliseconds.

## Transparent Refresh.

The transparent refresh mode eliminates this interference by synchronizing the refresh cycle to the CPU memory cycle. The rising edge of MEMEN marks the end of a memory cycle immediately preceding a non-memory cycle. The $\overline{\text { MEMEN }}$ rising edge can initiate a refresh cycle with no interference with memory cycles. The refresh requirement does not interfere with the system throughput since only non-memory cycles are used for the refresh cycles. The worst-case TMS 9900 instruction execution sequence (all divides) will guarantee the complete refresh of a 4 K or 16 K dynamic RAM within 2 milliseconds.


While the transparent refresh mode eliminates refresh-related system performance degradation, the system power consumption can be higher since the RAMs are refreshed more often than required. As many as one-half of the CPU machine cycles can be refresh cycles, resulting in multiple refresh cycles for each row during the refresh interval. This situation can be corrected by adding a timer to determine the start of the refresh interval and an overflow detector for the refresh row counter. When every row has been refreshed during an interval, the refresh circuit is disabled until the beginning of the next interval. Since each row is refreshed only once, the system power consumption is reduced to a minimum.

Direct memory access using $\overline{\text { HOLD }}$ should guarantee that sufficient non-memory cycles are available for refresh during large block transfers. An additional refresh timer can be used to block HOLDA in order to provide periodic refresh cycles.

## Buffered Memory

The TMS 9900 outputs can drive approximately two standard TTL inputs and 200 picofarads. Higher capacitive loads may be driven, but with increased rise and fall times. Many small memory systems can thus be directly connected to the CPU without buffer circuits. Larger memory systems, however, may require external bipolar buffers to drive the address or data buses because of increased loading. Texas Instruments manufactures a number of buffer circuits compatible with the TMS 9900. The SN74LS241 noninverting-octal buffer with three-state outputs is an example of a buffer circuit.

A TMS 9900 memory system with address and data bus buffering is shown in Figure 423. The system consists of sets of four 256 X 4 memory devices in parallel to provide the 16 -bit data word. The four sets of four devices provide a total of 1024 words of memory. The memory devices can be the TMS 4042-2 NMOS static RAM.

The SN74S412 octal buffer/latch is designed to provide a minimum high-level output voltage of 3.65 V . Buffered TMS 9900 memory systems containing the TMS 4700 ROM or the TMS 2708 EPROM, for example, require input voltages in excess of the output voltages of many buffer circuits. The SN74S412 can be used to buffer the memories without the pull-up resistors needed for buffers.

## Memory Parity

Parity or other error detection/correction schemes are often used to minimize the effects of memory errors. Error detection schemes such as parity are used to indicate the presence of bad data, while error correction schemes correct single or multiple errors.
6でャ NDISHA SW＇ヨLSXS XTINVH 0066



The SN74LS280 parity generator/checker can be used to implement memory parity in a TMS 9900 system. The system in Figure 4-24 uses two SN74LS280 circuits to generate and to check the odd-memory parity. During memory write cycles, the generated parity bit is output to bit D16 of the memory. During memory read cycles, the parity is checked and an interrupt, $\overline{\text { PARERR }}$, is generated if the parity is even.

It should be noted that the faulty memory word will have already been used by the CPU as an op code, address, or data before the interrupt is generated. This can cause trouble in determining the exact location of the error. For example, an error in bit 8 of the CLR op code will cause the CPU to branch unconditionally. When the interrupt is serviced, there would then be no linkage to the part of the program at which the error occurred. A diagnostic routine can often isolate such errors by scanning the memory and checking parity under program control. Such a parity error in the diagnostic itself can be extremely difficult to isolate.

An external address latch clocked at IAQ can be used to retain program linkage under the above circumstances. When the parity error is detected, the address latch is frozen, thus pointing to the address of the instruction during which the parity error occurred.

## Memory Layout

It is generally advantageous to lay out memory devices as arrays in the system. The advantages are twofold. First, positioning the devices in an orderly fashion simplifies identification of a particular memory element when troubleshooting. Second, and most important, layout of memory arrays simplifies layout, shortens interconnections, and generally allows a more compact and efficient utilization of board space. Crosstalk between adjacent lines in memory arrays is minimized by running address and data lines parallel to each other, and by running chip enable signals perpendicular to the address lines.

Memory devices, particularly dynamic RAMs generally require substantially greater supply currents when addressed than otherwise. It is therefore important that all power and ground paths be as wide as possible to memory arrays. Furthermore, in order to avoid spikes in supply voltages, it is advisable to decouple supply voltages with capacitors as close as possible to the pins of the memory devices. As an example, a system containing a $4 \mathrm{~K} \times 16$-bit array of TMS 4051 s should contain one $15 \mu \mathrm{~F}$ and one $0.05 \mu \mathrm{~F}$ capacitor for each set of four memory devices; with the large capacitors decoupling $\mathrm{V}_{\mathrm{DD}}$, and the small capacitors decoupling $V_{B B}$.


Figure 4-24. Memory Parity Generator Checker

## INSTRUCTION EXECUTION

Execution time for an instruction is a function of the clock frequency, the number of clock cycles, the number of memory accesses and the number of wait states if required for slower memories. The following tables list the number of clock cycles required to execute each instruction if no wait states are required. The number of memory accesses is also given so that the extra clock cycles can be calculated for the number of wait states required. A wait state is entered when the ready signal from the memory does not go high within one clock period after initiation of a memory cycle. For example: The clock frequency for the TMS 9900 is 3 MHz . From the calculation of maximum access time for no wait states, the memory access time must be less than 512 ns . One wait state (of 333 ns duration) will be required for memories with access times between 512 ns and 845 ns , two wait states will be required if the access time is between 845 ns and $1.178 \mu$ sec , and so on.

## Timing

From Figure 4-25, the first execution time table, an add instruction (A) using direct register addressing for both operands requires 14 clock cycles if there are no wait states required. For other addressing modes, the number of clock cycles increases to a maximum of 30 . If the memory requires one wait state per access, an additional four clock periods will be required since there are four memory cycles in the execution of an add instruction. For the TMS 9900 running at $3 \mathrm{MHz}, 14$ clock periods will take 4.667 microseconds; 30 clock periods will take 10.0 microseconds. The number of memory cycles is from 4 up to 8 depending upon addressing mode ( 3 to 7 for compare, C). Use the tables in the following manner. Assuming one wait state, a clock frequency of 3 MHz , and an instruction with complex addressing, the tables can be used to determine the execution time for the instruction
A*R1, @LIST
is 26 clock cycles for fetch and execution and 6 clock cycles for wait states, or $32 \times .333$ microseconds which is 10.667 microseconds.

Figures 4-26, 27 and 28 give the rest of the execution time data, always by number of clock cycles (assuming no wait states) and memory cycles.

INSTRUCTIONS A, C $\dagger, S$, SOC, SZC, MOV

|  | Destination Address | Source Address |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | R | *R | *R+ | @LIST | @ TABLE (R) |
| Clock Cycles | $\begin{gathered} R \\ * R \\ \text { "R+ } \\ \text { @LIST } \\ \text { @TABLE (R) } \end{gathered}$ | $\begin{aligned} & 14 \\ & 18 \\ & 22 \\ & 22 \\ & 22 \end{aligned}$ | $\begin{aligned} & 18 \\ & 22 \\ & 26 \\ & 26 \\ & 26 \end{aligned}$ | $\begin{aligned} & 22 \\ & 26 \\ & 30 \\ & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 22 \\ & 26 \\ & 30 \\ & 30 \\ & 30 \end{aligned}$ | $\begin{aligned} & 22 \\ & 26 \\ & 30 \\ & 30 \\ & 30 \end{aligned}$ |
| Memory Cycles | $\begin{gathered} R \\ \text { "R } \\ \text { "R+ } \\ \text { @LIST } \\ \text { @TABLE (R) } \end{gathered}$ | 4 5 6 5 6 | $\begin{aligned} & 5 \\ & 6 \\ & 7 \\ & 6 \\ & 7 \end{aligned}$ | $\begin{aligned} & 6 \\ & 7 \\ & 8 \\ & 7 \\ & 8 \end{aligned}$ | $\begin{aligned} & 5 \\ & 6 \\ & 7 \\ & 6 \\ & 7 \end{aligned}$ | $\begin{aligned} & 6 \\ & 7 \\ & 8 \\ & 7 \\ & 8 \end{aligned}$ |
| $\dagger$ Memory Cycles for C instr. | $\begin{gathered} R \\ \text { *R } \\ \text { "R+ }+ \\ \text { @LIST } \\ \text { @TABLE (R) } \end{gathered}$ | 3 4 5 4 5 | $\begin{aligned} & 4 \\ & 5 \\ & 6 \\ & 5 \\ & 5 \end{aligned}$ | $\begin{aligned} & 5 \\ & 6 \\ & 7 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 4 \\ & 5 \\ & 6 \\ & 5 \\ & 7 \end{aligned}$ | $\begin{aligned} & 5 \\ & 6 \\ & 7 \\ & 6 \\ & 6 \end{aligned}$ |

Figure 4-25.
INSTRUCTIONS: AB, CB $\dagger \dagger$, SB. SOCB, SZCB, MOVB

|  | Destination Address | Source Address |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | R | *R | * R + | @LIST | @TABLE (R) |
| Clock Cycles | $\begin{gathered} R \\ \text { "R } \\ \text { "R+ } \\ \text { @LIST } \\ \text { @TABLE (R) } \end{gathered}$ | $\begin{aligned} & 14 \\ & 18 \\ & 20 \\ & 22 \\ & 22 \end{aligned}$ | $\begin{aligned} & 18 \\ & 22 \\ & 24 \\ & 26 \\ & 26 \end{aligned}$ | $\begin{aligned} & 20 \\ & 24 \\ & 26 \\ & 28 \\ & 28 \end{aligned}$ | $\begin{aligned} & 22 \\ & 26 \\ & 28 \\ & 28 \\ & 28 \end{aligned}$ | $\begin{aligned} & 22 \\ & 26 \\ & 28 \\ & 28 \\ & 28 \end{aligned}$ |
| Memory Cycles | $\begin{gathered} R \\ \text { "R } \\ \text { "R+ } \\ \text { @LIST } \\ \text { @TABLE (R) } \end{gathered}$ | 4 5 6 5 6 | 5 6 7 6 7 | $\begin{aligned} & 6 \\ & 7 \\ & 8 \\ & 7 \\ & 8 \end{aligned}$ | $\begin{aligned} & 5 \\ & 6 \\ & 7 \\ & 6 \\ & 7 \end{aligned}$ | $\begin{aligned} & 6 \\ & 7 \\ & 8 \\ & 7 \\ & 8 \end{aligned}$ |
| $\dagger \dagger$ Memory <br> Cycles for CB instr. | $\begin{gathered} R \\ \text { "R } \\ \text { "R+ } \\ \text { @LIST } \\ \text { @TABLE (R) } \end{gathered}$ | 3 4 5 4 5 | 4 5 6 5 6 | 5 6 7 6 7 | $\begin{aligned} & 4 \\ & 5 \\ & 6 \\ & 5 \\ & 6 \end{aligned}$ | $\begin{aligned} & 5 \\ & 6 \\ & 7 \\ & 6 \\ & 7 \end{aligned}$ |

Figure 4-26.

INSTRUCTIONS LDCR, STCR



Figure 4-27.

|  | Clock Cycles |  |  |  |  | Memory Cycles |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction | R | *R | * R | @LIST, | @TABLE (R) | R | *R | * $\mathrm{R}+$ | @LIST | @TABLE (R) |
| ABS MSB $=0$ | 12 | 16 | 20 | 20 | 20 | 2 | 3 | 4 | 3 | 4 |
| $M S B=1$ | 14 | 18 | 22 | 22 | 22 | 3 | 4 | 5 | 4 | 5 |
| B | 8 | 12 | 16 | 16 | 16 | 2 | 3 | 4 | 3 | 4 |
| BL | 12 | 16 | 20 | 20 | 20 | 3 | 4 | 5 | 4 | 5 |
| BLWP | 26 | 30 | 34 | 34 | 34 | 6 | 7 | 8 | 7 | 8 |
| CLR | 10 | 14 | 18 | 18 | 18 | 3 | 4 | 5 | 4 | 5 |
| DEC | 10 | 14 | 18 | 18 | 18 | 3 | 4 | 5 | 4 | 5 |
| DECT | 10 | 14 | 18 | 18 | 18 | 3 | 4 | 5 | 4 | 5 |
| INC | 10 | 14 | 18 | 18 | 18 | 3 | 4 | 5 | 4 | 5 |
| INCT | 10 | 14 | 18 | 18 | 18 | 3 | 4 | 5 | 4 | 5 |
| INV | 10 | 14 | 18 | 18 | 18 | 3 | 4 | 5 | 4 | 5 |
| NEG | 12 | 16 | 20 | 20 | 20 | 3 | 4 | 5 | 4 | 5 |
| SETO | 10 | 14 | 18 | 18 | 18 | 3 | 4 | 5 | 4 | 5 |
| SWPB | 10 | 14 | 18 | 18 | 18 | 3 | 4 | 5 | 4 | 5 |
| XOP | 36 | 40 | 44 | 44 | 44 | 8 | 9 | 8 | 9 | 8 |
| XOR | 14 | 18 | 22 | 22 | 22 | 4 | 5 | 6 | 5 | 6 |

Figure 4-28.

## Cyclic Operation

An example of a machine cycle sequence is illustrated in Figure 4-29. For an add instruction the machine cycles alternate between memory cycles and ALU cycles. The first cycle is always a memory read cycle to fetch the instruction and the second is always an ALU cycle to decode the instruction. Each machine cycle requires two clock cycles, thus the 7 machine cycles shown for the add instruction require 14 clock cycles.

A R1, R2

| 1 | Memory Read | Instruction Fetch |
| :--- | :--- | :--- |
| 2 | ALU | Decode Opcode |
| 3 | Memory Read | Fetch (WR1) |
| 4 | ALU | Set Up |
| 5 | Memory Read | Fetch (WR2) |
| 6 | ALU | Addition |
| 7 | Memory Write | Store Result in WR2 and |
|  |  | Increment PC |

Figure 4-29. Machine Cycles for an Add Instruction

The 9900 performs its functions under control of a 4-phase clock and, fundamentally, performs instruction fetch and execution cycles. Figure 4-30 illustrates the step-by-step procedure the 9900 uses to execute an add instruction. From previous cycles, the workspace pointer has been loaded with the number 0800, and the program counter contains the number 0100 .

Step 1. The first step in any instruction cycle is to fetch the instruction. This is accomplished by gating the content of the program counter into the memory address register. The output of the memory address register is the address bus which is connected to the memory. In this case, word number 0100 is read from the memory and placed in the instruction register on the 9900 chip. From this point, the ones and zeros of the instruction register control the sequence of microcode stored in the microcontrol read only memory on the 9900 chip. These microsteps become the execution phase of the instruction.

Step 2. At this point, the microcontrol shifts to the execution of an add instruction; the first operand must be obtained from memory. In order to do this, the workspace pointer and a portion of the instruction word (the source operand register number) are added together via the ALU and placed in the memory address register.

Step 3. The address 0802 is the result (in this example), and being supplied to the memory produces on the data bus the content of memory word 0802 which is the binary equivalent of 25 . This number must be stored in a temporary register on the 9900 chip, in this case the T 1 register.

Step 4. Now a second operand must be fetched. Again the workspace pointer is added to the content of that portion of the instruction word which is the destination register identifier. The sum of these two is 0804 for register two, and this number is placed in memory address register and goes out on the address bus.

Step 5. Memory word 0804 is read and the number 10 is brought into the 9900 chip. The register which stores the second operand is called the source data register or S register.

Step 6. At this point the two operands have been loaded into registers on the 9900 chip and may be added by the ALU to produce the result. Register T1 containing 25 is added to the register $S$ which contains 10 and the sum, 35 , replaces the 10 in the $S$ register and is placed on the data bus via the $S$ register.

Step 7. The address bus still contains the number 0804 which was the address of the second operand and is the location in memory where the result is to be stored. So at this point in the cycle, a memory write cycle is initiated and the binary equivalent of 35 is stored in memory location 0804 . At the conclusion of this memory cycle the program counter is incremented by two to point to the next sequential memory word, which is the instruction to be executed next.


Figure 4-30a. Add Instruction Cycle


Figure 4-30b. Add Instruction Cycle


CYCLE 5:
FETCH
SECOND
OPERAND


Figure 4-30c. Add Instruction Cycle

After all steps have been done, the processor checks to see if there is any pending interrupt operations to be performed and, if not, fetches the next instruction and the cycle continues. In the event that an interrupt signal were present, the processor would proceed to the appropriate interrupt service routine and continue execution from that point. Interrupts are described in detail in a special section of this chapter.

Each operation performed by the 9900 consists of a sequence of machine cycles. In each machine cycle the processor performs a data transfer with memory or with CRU and/or an arithmetic or logical operation internally with the ALU. A detailed discussion of the machine cycles for each instruction is included at the end of the chapter.

Each ALU machine cycle is two clock cycles long. In an ALU cycle no external data transfer occurs, but the ALU performs an arithmetic or logical operation on two operands contained internally. The function of the memory read cycle is to transfer a word of data contained in the memory to the processor. An ALU operation may be performed during the memory read cycle. Memory read cycles are a minimum of two clock cycles long. The memory write cycle is identical to the memory read cycle except that data is written rather than read from memory.

Each CRU output machine cycle is two clock cycles long. In addition to outputting a bit of CRU data, an ALU operation may also be performed internally. The CRU input cycle is identical to the CRU output cycle except that one bit of data is input rather than output.

## Machine Cycle Limits

Table 4-1 lists information which will be useful for system design. The maximum number of consecutive memory-read cycles is used to calculate the maximum latency for the TMS 9900 to enter the hold state since the hold state is only entered from ALU, CRU input, or CRU output machine cycles. The minimum frequency of consecutive memory/ non-memory cycle sequences occurs when the DIV instruction is executed. This number is used to ensure that the refresh rate meets specifications when the transparent-refresh mode described in the memory section is used since memory is refreshed in this mode each time an ALU or CRU cycle follows a memory cycle. Figure 4-31 shows the logic to generate a pulse for each memory access cycle. Consecutive cycle timing is shown in Figure 4-32.

## Hardware Design:

Consecutive Memory Read Cycles
Consecutive Memory Write Cycles
Consecutive ALU Cycles
Consecutive CRU Cycles
Frequency of Consecutive memory/non-memory cycle pairs (used for transparent refresh)

Table 4-1. Machine Cycle Limits

| MINIMUM | MAXIMUM |
| :---: | :---: |
| 1 | 3 |
| 1 | 1 |
| 1 | 51 |
| 1 | 16 |

## 5 pairs

(64 machine cycles during DIV.)


Figure 4-31. Memory Cycle Pulse Generation

## $\overline{\$ 4 T T L}$



MEMEN $\qquad$

READY


## $\overline{\text { WAIT }}$



MEMCY


Figure 4-32. Memory Cycle Pulse Timing

## INPUT/OUTPUT

## INPUT/OUTPUT

The 9900 has three I/O modes: direct memory access (DMA), memory mapped, and communications register unit (CRU). This multi-mode capability enables the designer to optimize a $9900 \mathrm{I} / \mathrm{O}$ system to match a specific application. One or all modes can be used, as shown in Figure 4-33.


- communications register unit - cru
- memorr mapped Io
- direct memory access - dma

Figure 4-33. 9900 I/O Capability

## Direct Memory Access

DMA is used for high-speed block data transfer when CPU interaction is undesirable or not required. The DMA control circuitry can be relatively complex and expensive when compared to other I/O methods. However, a special interface device, the TMS 9911, is available for DMA control.

The 9900 controls CRU-based I/O transfers between the memory and peripheral devices. Data must pass through the CPU during these program-driven I/O transfers, and the CPU may need to be synchronized with the I/O device by interrupts or statusbit polling.

Some I/O devices, such as disk units, transfer large amounts of data to or from memory. Program driven I/O can require relatively large response times, high program overhead, or complex programming techniques. Consequently, direct memory access (DMA) is used to permit the I/O device to transfer data to or from memory without CPU intervention. DMA can result in a high I/O response time and system throughput, especially for block data transfers. The DMA control circuitry is somewhat more expensive and complex than the economical CRU I/O circuitry and should therefore be used only when required.

The 9900-based DMA can occur in the same modes ǎs dynamic memory refresh: block, or cycle stealing. The block and cycle stealing modes, however, use the CPU HOLD capability and are more commonly used. The I/O device holds HOLD active (low) when a DMA transfer needs to occur. At the beginning of the next available non-memory cycle, the CPU enters the hold state and raises HOLDA to acknowledge the $\overline{H O L D}$ request. The maximum latency time between the hold request and the hold acknowledge is equal to three clock cycles plus three memory cycles. The minimum latency time is equal to one clock cycle. A 3-megahertz system with no wait cycles has a maximum hold latency of nine clock cycles or 3 microseconds and a minimum hold latency of one clock cycle or 0.3 microseconds.

When HOLDA goes high, the CPU address bus, data bus, DBIN, $\overline{M E M E N}$, and $\overline{W E}$ are in the high-impedance state to allow the I/O device to use the memory bus. The I/O device must then generate the proper address, data, and control signals and timing to transfer data to or from the memory as shown in Figure 4-34. Thus the DMA device has control of the memory bus when the TMS 9900 enters the hold state (HOLDA=1), and may perform memory accesses without intervention by the microprocessor. Since DMA operations, in effect remove the 9900 from control while memory accesses are being performed, no further discussion is provided in this manual. Because the lines shown in Figure 4-34 go into high impedance when HOLDA = 1, the DMA controller must force these signals to the proper levels. The I/O device can use the memory bus for one transfer (cycle-stealing mode) or for multiple transfers (block mode). At the end of the DMA transfer, the I/O device releases HOLD and normal CPU operation proceeds. The $9900 \overline{\mathrm{HOLD}}$ and HOLDA timing are shown in-Figure 4-35.

## Memory Mapped I/O

Memory mapped I/O permits I/O data to be addressed as memory with parallel data transfer through the system data bus. Memory mapped I/O requires a memory bus compatible interface; that is, the device is addressed in the same manner as a memory, thus the interface is identical to that of memory. Figure $4-36$ shows a memory mapped I/O interface with eight latched outputs and eight buffered inputs. In using memory mapped I/O for output only, care must be taken in developing the output device strobe to ensure it is not enabled during the initial read of the memory address, since the 9900 family of processors first reads, then writes data to a memory location in write operations. This can be effectively accomplished by using the processor write control signal $\overline{\mathrm{WE}}$ in decoding the output address.

## INPUT/OUTPUT



Figure 4-34. DMA Bus Control


Figure 4-35. $\overline{H O L D}$ and HOLDA Timing


Figure 4-36. 8-Bit Memory Mapped I/O Interface

## Communication Register Unit (CRU)

CRU I/O uses a dedicated bit addressable interface for I/O. The CRU instructions permit transfer of one to sixteen bits. The CRU interface requires fewer interface signals than the memory interface and can be expanded without affecting the memory system. In the majority of applications, CRU I/O is superior to memory mapped I/O as a result of the powerful bit manipulation capability, flexible field lengths, and simple bus structure.

The CRU bit manipulation instructions eliminate the masking instructions required to isolate a bit in memory mapped I/O. The CRU multiple-bit instructions allow the use of I/O fields not identical to the memory word size, thus permitting optimal use of the I/O interface. Therefore, the CRU minimizes the size and complexity of the I/O control programs, while increasing system throughput.

The CRU does not utilize the memory data bus. This can reduce the complexity of printed circuit board layouts for most systems. The standard 16 -pin CRU I/O devices are less expensive and easier to insert than larger, specially designed, memory mapped I/O devices. The smaller I/O devices are possible as a result of the bit addressable CRU bus which eliminates the need for multiple pins dedicated to a parallel-data bus with multiple control lines. System costs are lower because of simplified circuit layouts, increased density, and lower component costs.

## CRU Interface

The interface between the 9900 and CRU devices consists of address bus lines A0-A14, and the three control lines, CRUIN, CRUOUT, and CRUCLK as shown in Figure 4-33. A0-A2 indicate whether data is to be transferred and A3-A14 contain the address of the selected bit for data transfers; therefore, up to $2^{12}$ or 4,096 bits of input and 4,096 bits of output may be individually addressed. CRU operations and memory-data transfers both use A0-A14; however, these operations are performed independently, thus no conflict arises. The MEMEN line may be used to distinguish between CRU and memory cycles.

## CRU Interface Logic

CRU based I/O interfaces are easily implemented using either CRU peripheral devices such as the TMS 9901 or the TMS 9902, or TTL multiplexers and addressable latches, such as the TIM 9905 (SN74LS251) and the TIM 9906 (SN74LS259). These I/O circuits can be easily cascaded with the addition of simple address decoding logic.

TTL Outputs. The TIM 9906 (SN74LS259) octal-addressable latch can be used for CRU outputs. The latch outputs are stable and are altered only when the CRUCLK is pulsed during a CRU output transfer. Each addressable latch is enabled only when addressed as determined by the upper address bits. The least-significant address bits (A12-A14) determine which of the eight outputs of the selected latch is to be set equal to CRUOUT during CRUCLK, and shown in Figure 4-37.


Figure 4-37. Latched CRU Interface


Figure 4-38. Multiplexer CRU Interface

TTL Inputs. The SN74LS151 and TIM 9905 (SN74LS251) octal multiplexers are used for CRU inputs as shown in Figure 4-38. The multiplexers are continuously enabled with CRUIN equal to the addressed input. The TIM 9905 should be used for larger systems since its three-state outputs permit simple "wire-ORing" of parallel-input multiplexers.

## Expanding CRU I/O

A CRU interface with eight inputs and eight outputs is shown in Figure 4-39 using the TMS 9901. An expanded interface with 16 inputs and 16 outputs is shown in Figure 440 using TTL devices. The CRU inputs and outputs can be expanded up to 4096 inputs and 4096 outputs by decoding the complete CRU address. Larger I/O requirements can be satisfied by using memory mapped I/O or by using a CRU bank switch, which is set and reset under program control. When reset, the lower CRU I/O bank is selected, and when set, the upper CRU I/O bank is selected. In actual system applications, however, only the exact number of interface bits required need to be implemented. It is not necessary to have a 16 -bit CRU output register to interface a 10 -bit device.

## CRU Machine Cycles

Each CRU operation consists of one or more CRU output or CRU input machine cycles, each of which is two clock cycles long. As shown in Table 4-2, five instructions (LDCR, STCR, SBO, SBZ, TB) transfer data to or from the 9900 with CRU machine cycles, and five external control instructions (IDLE, RSET, CKOF, CKON, LREX) generate control signals with CRU output machine cycles.


Figure 4-39. 8-Bit CRU Interface


Figure 4-40. 16-Bit CRU Interface

Table 4-2. Instructions Generating CRU Cycles

| INSTRUCTION | NUMBER OF <br> CRU CYCLES | TYPE OF <br> CRU CYCLES | A0-A2 | DATA <br> TRANSFER |
| :--- | :---: | :--- | :--- | :---: |
| LDCR | $1-16$ | Output | 000 | Yes |
| STCR | $1-16$ | Input | 000 | Yes |
| SBO | 1 | Output | 000 | Yes |
| SBZ | 1 | Output | 000 | Yes |
| TB | 1 | Input | 000 | Yes |
| IDLE | 1 | Output | 010 | No |
| RSET | 1 | Output | 011 | No |
| CKOF | 1 | Output | 101 | No |
| CKON | 1 | Output | 110 | No |
| LREX | 1 | Ouput | 111 | No |

Figure 4-41 shows the timing for CRU output machine cycles. Address (A0-A14) and data (CRUOUT) are output on $\phi 2$ of clock cycle 1 . One clock cycle later, the 9900 outputs a pulse on CRUCLK for $1 / 2$ clock cycle. Thus, CRUCLK can be used as a strobe, since address and data are stable during the pulse. Referring again to Table 4-2, it is important to note that output data is transferred only when $\mathrm{A} 0-\mathrm{A} 2=000$. Otherwise, no data transfer should occur, and A0-A2 should be decoded to determine which external control instruction is being executed. These external control instructions may be used to perform simple control operations. The generation of control strobes for external instructions and a data transfer strobe (OUTCLK) is illustrated in Figure 4-42. If none of the external control instructions is used, A0-A2 need not be decoded for data transfer since they will always equal 000 .


Figure 4-41. CRU Output Machine Cycle Timing


Figure 4-42. CRU Control Strobe Generation
The timing for CRU input machine cycles is shown in Figure 4-43. The address is output at the beginning of the first clock cycle. The CRUIN data input is sampled on $\phi 1$ of clock cycle 2. Thus, CRU input is accomplished by simply multiplexing the addressed bit onto the CRUIN input. A0-A2 will always be 000, and may be ignored. CRU input machine cycles cannot be differentiated from ALU cycles by external logic, thus no operations (such as clearing interrupts) other than CRU input should be performed during CRU input machine cycles.


Figure 4-43. CRU Input Machine Cycle Timing

## CRU Data Transfer

In order to transfer data from a memory location to an external latch in the
Communications Register Unit, or to transfer data from a CRU multiplexer to memory, special instructions must be used. The CRU instructions are:

| SBO | Set bit to one (output) |
| :--- | :--- |
| SBZ | Set bit to zero (output) |
| TB | Test bit (input) |
| LDCR | Load $n$ bits to CRU (output) |
| STCR | Receive $n$ bits from CRU (input) |

These instructions always use the address bus to identify the bit or bits to be transferred, but they make the actual transfer of data over the dedicated CRU lines, CRUIN and CRUOUT. Addressing of the CRU bits is accomplished by adding a portion of the instruction word to a CRU base address register. The use of such a base address technique allows one program segment to service any number of identical I/O devices. For example: five TMS 9902's each with its own assigned base address can be operated from a single program, provided the base address register is properly set at the beginning. In the 9900, workspace register 12 is the CRU software base address register. All CRU instructions use the contents of this register in addressing individual CRU bits.

The CRU hardware base address is defined by bits 3-14 of the current WR12 when CRU data transfer is performed. Bits 0-2 and bit 15 of WR12 are ignored for CRU address determination.

For single-bit CRU instructions (SBO, SBZ, TB), the address of the CRU bit to or from which data is transferred is determined as shown in Figure 4-44. Bits $8-15$ of the machine code instruction contain a signed displacement. This signed displacement is added to the CRU hardware base address (bits 3-14 of WR12). The result of this addition is output on A3-A14 during the CRU output or the CRU input machine cycle.
For example, assume the instruction "SBO 9"' is executed when WR12 contains a value of $1040_{16}$. The machine code for "SBO 9" is $1 \mathrm{D} 09_{16}$ and the signed displacement is $0009_{16}$. The CRU hardware base address is $0820_{16}$ (bits $0-2$ and bit 15 are ignored). Thus, the effective CRU bit address is $0820_{16}+0009_{16}=0829_{16}$, and this value is output on A0-A14 during the CRU output machine cycle.

As a second example, assume that the instruction TB -32 is executed when $\mathrm{WR} 12=100_{16}$. The effective CRU address is $80_{16}$. (CRU hardware base) $+\mathrm{FFEO}_{16}$ (signed displacement) $=60_{16}$. Thus, the TB -32 instruction in this example causes the value of the CRU input bit at address $60_{16}$ to be transferred to bit 2 of the status register. This bit is tested in the execution of the JEQ or JNE instructions; if it is a one, the PC will be loaded with a new value (JEQ instruction).


Figure 4-44. TMS 9900 Single-Bit CRU Address Development

## LDCR Instruction

The LDCR may transfer from 1 to 16 bits of output data with each instruction. Output of each bit is performed by a CRU output machine cycle; thus, the number of CRU output machine cycles performed by an LDCR instruction is equal to the number of bits to be transferred.

As an example, assume that the instruction "LDCR @600,10" is executed, and that WR12 $=800_{16}$ and the memory word at address 600 contains the bit pattern shown in Figure 4-45. In the first CRU output machine cycle the least significant bit of the operand (a) is output on CRUOUT. In each successive machine cycle the address is incremented by one and the next least-significant bit of the operand is output on CRUOUT, until 10 bits have been output. It is important to note that the CRU base address is unaltered by the LDCR instruction, even though the address is incremented as each successive bit is output.

## STCR Instruction

The STCR instruction causes from 1 to 16 bits of CRU data to be transferred into memory. Each bit is input by a CRU input machine cycle.
Consider the circuit shown in Figure 4-46. The CRU interface logic multiplexes input signals m-t onto the CRUIN line for addresses $200_{16}-207_{16}$. If WR12 $=400_{16}$ when the instruction "STCR @ 602,6" is executed, the operation is performed as shown in Figure 4-47. At the end of the instruction, the six LSBs of memory byte 602 are loaded with m$r$. The upper bits of the operand are forced to zero.

Memory Address 600 | $p$ | $o$ | $n$ | $m$ | $l$ | $k$ | $j$ | $i$ | $h$ | $g$ | $f$ | $e$ | $d$ | $c$ | $b$ | $a$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



AO A A 14


CRUOUT $\square$ $+$ $9 \times$ $\square$ i $X$ i $\square$ —— CRUCLK $\qquad$几ـ $\square$几ـ几ـ」 $\square$
$\square$几ـ

Figure 4－45．Multiple－Bit CRU Output


Figure 4－46．Example CRU Input Circuit

cruin


Figure 4-47. Multiple-Bit CRU Input

## CRU Paper Tape Reader Interface

CRU interface circuits are used to interface data and control lines from external devices to the 9900 . This section describes an example interface from a paper tape reader. The paper tape reader is assumed to have the following characteristics:

1. It generates a TTL-level active-high signal (SPROCKET HOLE) on dētection of a sprocket hole on the paper tape.
2. It generates an 8-bit TTL active-low data which stays valid during SPROCKET HOLE $=1$.
3. It responds to a TTL-level active-high command (Paper Tape RUN) signal by turning on when PTRUN $=1$ and turning off when PTRUN $=0$.

Figure 4-48 illustrates the circuitry to interface the reader to the CRU. The interface is selected when $\overline{\text { PTRSEL }}=0 ; \overline{\text { PTRSEL }}$ is decoded from the A0-A11 address outputs from the 9900 . Thus, the output of the SN74LS251 is active only when $\overline{\text { PTRSEL }}=0$; otherwise, the output is in high impedance and other devices may drive CRUIN. The data inputs are selected by A12-A14 and inverted, resulting in active high data input on CRUIN. The positive transition of SPROCKET HOLE causes PTRINT to go low. $\overline{\text { PTRINT }}$ is the active low interrupt from the interface. $\overline{\text { PTRINT }}$ is set high, clearing the interrupt, whenever a CRU output machine cycle is executed and the address causes $\overline{\text { PTRSEL }}$ to be active. When a one is output, $\overline{\text { PTRUN }}$ is set, enabling the reader, and the reader is disabled when a zero is output to the device. Thus, any time PTRUN is set or reset, the interrupt is automatically cleared.


Figure 4-48. Paper Tape Reader Interface

The software routine in Figure $4-49$ controls the paper-tape reader interface described above. It is a re-entrant procedure that can be shared by several readers. The assumptions are that:

1. Each reader has its own workspace which is set up on the trap location for that reader's interrupt.
2. The workspace registers are allocated as shown in Figure 4-50.
3. The CRU input bits $0-7$ (relative to CRU base) are reader data. CRU output bit 0 controls PTRUN and clears the interrupt.
4. The most significant byte of R9 $=$ End of File Code.
5. R10 $=$ Overflow Count
6. R11 = Data Table Pointer Address.

The procedure has two entry points. It is entered by a calling routine at PTRBEG to start the reader and it returns control to that routine. It is entered at PTRINT via interrupt to read a character. The return in this case is to the interrupted program.

The control program may be used by any number of paper-tape reader interfaces, as long as each interface has a separate interrupt level and workspace. As each reader issues an interrupt, the 9900 will process the interrupt beginning at location PTRINT. However, the workspace unique to the interrupting device is used. The organization of memory to control two paper tape readers is shown in Figure 4-50. The interrupttransfer vector causes the appropriate WP value to be loaded. In both cases PTRINT, the entry point for the control program, is loaded into the PC.

| PTRINT | STCR | *R11,8 |
| :--- | :--- | :--- |
|  | CB | *R11+, R9 |
|  | JEQ | PTREND |
|  | DEC | R10 |
| PTRBEG | JEQ | PTREND |
|  | SBO | PTRUN |
| PTREND | RTWP |  |
|  | SBZ | PTRUN |
|  | LI | R10, MAXCOUNT |
|  | RTWP |  |

Figure 4-49. Paper Tape Reader Control Program


Figure 4-50. Software Configuration for Two Paper Tape Readers with Common Control Program

Burroughs SELF-SCAN Display Interface
This section describes a TMS9900 CRU interface to a Burroughs SELF-SCAN ${ }^{\circledR}$ panel display model SS30132-0070. The display panel has a 32-position, single-row character array with a repertoire of 128 characters.

The panel display operates in a serial-shift mode in which characters are shifted into the panel one at a time. Characters are shifted in right-to-left and can be shifted or backspaced left-to-right. A clear pulse erases the display.

The CRU display interface is shown in Figure 4-51 and a display control subroutine is shown in Figure 4-52. The subroutine is called by one of two XOP instructions, XOP0 and XOP1. The calling routine passes the address and length of the output string in registers 8 and 9 of its workspace. The two XOP subroutines share the same workspace and perform the same function except that XOP1 clears the panel display first. The backspace feature is not used. The panel display is blanked during character entry.


Figure 4-51. Display Control Interface

| EIGHT <br> NINE | EQU | 16 |  |
| :---: | :---: | :---: | :---: |
|  | EQU | 18 |  |
| RXOP1 | SBZ | 7 | Clear Panel |
|  | LI | R1,11 |  |
| LOOP1 | DEC | R1 | Delay $>67 \mu$ sec |
|  | JNE | LOOP1 |  |
|  | SBO | 7 |  |
| RXOP2 | SBO | 9 | Blank Panel <br> Load Address (Old R8 $\rightarrow$ R1) <br> Load Length (Old R9 $\rightarrow$ R2) |
|  | MOV | @EIGHT (13),1 |  |
|  | MOV | @NINE (13),2 |  |
| LOOP2 | LDCR | * $1+7$ | Output Char |
|  | SBO | 8 | Data Present |
| WAIT | TB | 0 | Wait for Data Taken |
|  | JEQ | Wait |  |
|  | SBZ | 8 |  |
|  | DEC | 2 | Decrement Count |
|  | JNE | LOOP2 | Loop Until Through |
|  | SBZ | 9 | Unblank Panel |
|  | RTWP |  | Return |

Figure 4-52. Burroughs SELF-SCAN ${ }^{\circledR}$ Display Control Program

## INTERRUPTS

The TMS 9900 provides fifteen maskable interrupt levels in addition to the $\overline{\operatorname{RESET}}$ and LOAD functions. The CPU has a priority ranking system to resolve conflicts between simultaneous interrupts and a level mask to disable lower priority interrupts. Once an interrupt is recognized, the CPU performs a vectored context switch to the interrupt service routine. The $\overline{\mathrm{RESET}}$ and $\overline{\mathrm{LOAD}}$ functions are initiated by external input signals.

## Reset

The $\overline{\text { RESET }}$ signal is normally used to initialize the CPU following a power-up. When active (low), the $\overline{\text { RESET }}$ signal inhibits $\overline{\mathrm{WE}}$ and CRUCLK, places the CPU memory bus and control signals in a high-impedance state, and resets the CPU. When the $\overline{\text { RESET }}$ signal is released, the CPU fetches the restart vector from locations 0000 and 0002, stores the old WP, PC, and ST into the new workspace, resets all status bits to zero and starts execution at the new PC. The RESET signal must be held active for a minimum of three clock cycles. The $\overline{\operatorname{RESET}}$ machine cycle sequence is shown in Figure 4-53.

A convenient method of generating the $\overline{\text { RESET }}$ signal is to use the Schmitt-triggered Dinput of the TIM9904 clock generator. An RC network connected to the D-input maintains an active $\overline{\text { RESET }}$ signal for a short time immediately following the power-on, as shown in Figure 4-54.

| CYCLE | TYPE | FUNCTION |
| :---: | :--- | :--- |
|  |  |  |
| $*$ | $*$ | Loop While Reset is Active |
| 1 | ALU | Set Up |
| 2 | ALU | Set Up |
| 3 | Memory | Fetch New WP, Move Status To |
|  |  | TReg, Clear Status |
| 4 | ALU | Set Up |
| 5 | Memory | Store Status |
| 6 | ALU | Set Up |
| 7 | Memory | Store PC |
| 8 | ALU | Set Up |
| 9 | Memory | Store WP |
| 10 | ALU | Set Up |
| 11 | Memory | Fetch New PC |
| 12 | ALU | Set Up MAR for Next |
|  |  | Instruction |

Figure 4-53. RESET Machine Cycles


Figure 4-54. $\overline{R E S E T}$ Generation

## Load

The $\overline{\text { LOAD }}$ signal is normally used to implement a restart ROM loader or front panel functions. When active (low), the LOAD signal causes the CPU to perform a nonmaskable interrupt. The $\overline{\mathrm{LOAD}}$ signal can be used to terminate a CPU idle state.
The $\overline{\text { LOAD }}$ signal should be active for one instruction period. Since there is no standard TMS 9900 instruction period, IAQ should be used to determine instruction boundaries. If the $\overline{\text { LOAD }}$ signal is active during the time that the $\overline{\operatorname{RESET}}$ signal is released, the CPU will perform the $\overline{\text { LOAD }}$ function immediately after the $\overline{\text { RESET }}$ function is completed. The CPU performs the $\overline{\text { LOAD }}$ function by fetching the $\overline{\mathrm{LOAD}}$ vector from addresses $\mathrm{FFFC}_{16}$ and $\mathrm{FFFE} E_{16}$, storing the old WP, PC, and ST in the new workspace, and starting the $\overline{\text { LOAD }}$ service routine at the new PC, as shown in Figure 4-55.

An example of the use of the $\overline{\mathrm{LOAD}}$ signal is a bootstrap ROM loader. When the $\overline{\text { LOAD }}$ signal is enabled, the CPU enters the service routine, transfers a program from peripheral storage to RAM, and then transfers control to the loaded program.
Figure 4-56 illustrates the generation of the $\overline{\mathrm{LOAD}}$ signal for one instruction period.

| CYCLE | TYPE | FUNCTION |
| ---: | :--- | :--- |
|  |  |  |
| 1 | ALU | Set Up |
| 2 | Memory Read | Fetch New WP |
| 3 | ALU | Set Up |
| 4 | Memory Write | Store Status |
| 5 | ALU | Set Up |
| 6 | Memory Write | Store PC |
| 7 | ALU | Set Up |
| 8 | Memory Write | Store WP |
| 9 | ALU | Set Up |
| 10 | Memory Read | Fetch New PC |
| 11 | ALU | Set Up MAR for Next |
|  |  | Instruction |

Figure 4-55. $\overline{L O A D}$ Machine Cycle Sequence


Figure 4-56. $\overline{\text { LOAD }}$ Generation

Basic Machine Cycle
The interrelationship between the $\overline{\mathrm{LOAD}}$ and $\overline{\text { RESET }}$ signals and the general operation of the 9900 and execution of instructions may best be shown by the flow diagram in Figure 4-57. An orderly starting procedure involves the holding of the $\overline{\text { RESET }}$ line low when power is applied to the chip. After application of power and after the clock has begun to run, the internal instruction control circuitry checks to see if the RESET line is held low, and, if the answer is "yes", will stay in a loop as shown in the diagram. When the RESET line goes high, it is no longer active and a level zero interrupt is taken in which the $\overline{\text { RESET }}$ vector, the numbers to fill the workspace pointer and program counter registers, are fetched from memory locations zero and two. Furthermore, the previous values of the workspace pointer, program counter and status register are stored in the new workspace, although these values are random numbers immediately following power up. Following this, the interrupt mask is set to zero to mask all other interrupts.

The next decision is regarding the $\overline{\mathrm{LOAD}}$ line. If this particular line is active, or low, then immediately there will be another context switch in which the $\overline{\mathrm{LOAD}}$ vector will be brought in from the last two locations in memory, $\mathrm{FFFC}_{16}$ and $\mathrm{FFFE}_{16}$, and loaded into the workspace pointer and program counter respectively. If the $\overline{\mathrm{LOAD}}$ is not active, the 9900 proceeds directly to an instruction acquisition cycle. In either case, the very next step is to fetch the instruction from the memory and execute it.

Following this, the program counter is updated and a sequence of checks made regarding the $\overline{\text { LOAD }}, \mathrm{XOP}$, and interrupt conditions. First is the check for the $\overline{\mathrm{LOAD}}$ line. If this is active, the $\overline{\text { LOAD }}$ context switch will occur. If not, there will be a test to see if the instruction just executed was an XOP or BLWP. If not, the interrupt request line will be checked. If there is not an interrupt request, and the last instruction was not an idle instruction, the machine may proceed to fetch the next instruction and continue.

In the event that the last instruction executed was an XOP or BLWP, the 9900 will ignore the interrupt request line and will proceed to fetch a new instruction. This insures that at least one instruction of a subprogram that is entered via a context switch will be executed before another context switch may occur, such as an interrupt. In the event that the interrupt request line is active following the execution of a normal instruction, a test is made to determine that the interrupt is valid, that is to say, "Is the interrupt mask set to allow this interrupt." If the interrupt is not allowed, the processor proceeds to fetch the next instruction. In the event that it is allowed, a context switch will be made and the interrupt vector from the appropriate locations in the first 32 words of memory will be fetched and the workspace pointer and program counter will be loaded with the new numbers. As a part of this context switch, the interrupt mask is set to a level one less than the interrupt just taken. This is to insure that no lower priority interrupt may occur during the servicing of the current interrupt cycle. Notice further that in this diagram that the logic is such that at least one instruction of any subprogram will be
executed immediately following a context switch. The only exception to this is the simultaneous presence of $\overline{\mathrm{RESET}}$ and $\overline{\mathrm{LOAD}}$ signals. Finally, the idle instruction will suspend instruction execution in the 9900 until an interrupt, $\overline{\text { RESET }}$ or $\overline{\text { LOAD }}$ signal occurs.
Maskable Interrupts
The TMS 9900 has 16 interrupt levels with the lower 15 priority levels used for maskable interrupts. The maskable interrupts are prioritized and have transfer vectors similar to the $\overline{\mathrm{RESET}}$ and $\overline{\mathrm{LOAD}}$ vectors.

## Interrupt Service

A pending interrupt of unmasked priority level is serviced at the end of the current instruction cycle with two exceptions. The first instruction of a $\overline{\text { RESET }}, \overline{\text { LOAD }}$, or interrupt service routine is executed before the CPU tests the INTREQ signal. The interrupt is also inhibited for one instruction if the current instruction is a branch and load workspace pointer instruction (BLWP) or an extended operation (XOP). The one instruction delay permits one instruction to be completed before an interrupt context switch can occur. A LIMI instruction can be used as the first instruction in a routine to lock out higher priority maskable interrupts.

The pending interrupt request should remain active until recognized by the CPU during the service routine. The interrupt request should then be cleared under program control. The CRU bit manipulation instructions can be used to recognize and clear the interrupt request.

The interrupt context switch causes the interrupt vector to be fetched, the old WP, PC, and ST to be saved in the new workspace, and the new WP and PC to be loaded. Bits 12-15 of ST are loaded with a value of one less than the level of the interrupt being serviced. The old WP, PC, and ST are stored in the new workspace registers 13,14 , and 15. When the return instruction is executed, the old WP, PC, and ST are restored to the CPU. Since the ST contains the interrupt mask, the old interrupt level is also restored. Consequently, all interrupt service routines should terminate with the return instruction in order to restore the CPU to its state before the interrupt.

The linkage between two interrupt service routines is shown in Figure 4-58 and the interrupt machine cycle sequence is shown in Figure 4-59.


Figure 4-57. TMS 9900 CPU Flow Chart

## Interrupt Signals

The TMS 9900 has five inputs that control maskable interrupts. The $\overline{\text { INTREQ }}$ signal is active (low) when a maskable interrupt is pending. $\overline{\text { If INTREQ }}$ is active at the end of the instruction cycle, the CPU compares the priority code on IC0 through IC3 to the interrupt mask (ST12-ST15). If the interrupt code of the pending interrupt is equal to or less than the current interrupt mask, the CPU executes a vectored interrupt; otherwise, the interrupt request is ignored. The interrupt priority codes are shown in Table 4-3. Note that the level-0 interrupt code should not be used for external interrupts since level 0 is reserved for RESET.


Figure 4-58. Interrupt Linkage

| CYCLE | TYPE | FUNCTION |
| ---: | :--- | :--- |
|  |  |  |
| 1 | ALU | Set Up |
| 2 | Memory Read | Fetch New WP |
| 3 | ALU | Set Up |
| 4 | Memory Write | Store Status |
| 5 | ALU | Set Up |
| 6 | Memory Write | Store PC |
| 7 | ALU | Set Up |
| 8 | Memory Write | Store WP |
| 9 | ALU | Set Up |
| 10 | Memory Read | Fetch New PC |
| 11 | ALU | Set Up MAR for Next |
|  |  | Instruction |

Figure 4-59. Interrupt Processing Machine Cycle Sequence

Figure 4-60 illustrates the use of the TMS 9901 programmable system interface for generation of the interrupt code from individual interrupt input lines. The TMS 9901 provides six dedicated and nine programmable latched, synchronized, and prioritized interrupts, complete with individual enabling/disabling masks. Synchronization prevents transition of ICO-IC3 while the code is being read. A single-interrupt system with an arbitrarily chosen level-7 code is shown in Figure 4-61. The single-interrupt input does not need to be synchronized since the hardwired interrupt code is always stable.

## Interrupt Masking

The TMS 9900 uses a four-bit field in the status register, ST12 through ST15, to determine the current interrupt priority level. The interrupt mask is automatically loaded with a value of one less than the level of the maskable interrupt being serviced. The interrupt mask is also affected by the load interrupt mask instruction (LIMI).

Since the interrupt mask is compared to the external interrupt code before an interrupt is recognized, an interrupt service routine will not be halted due to another interrupt of lower or equal priority unless a LIMI instruction is used to alter the interrupt mask. The LIMI instruction can be used to alter the interrupt-mask level in order to disable intervening interrupt levels. At the end of the service routine, a return (RTWP) restores the interrupt mask to its value before the current interrupt occurred.


Figure 4-60. System With 15 External Interrupts

Table 4-3. Interrupt Priority Codes

| Interrupt Level |  | Vector Location (Memory Address In Hex) | Device Assignment | Interrupt Mask Values To Enable Respective Interrupts (ST12 thru ST15) | $\begin{aligned} & \text { Interrupt } \\ & \text { Codes } \\ & \text { IC0 thru IC3 } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (Highest priority) | 0 | 00 | Reset | 0 through F* | 0000 |
|  | 1 | 04 | External device | 1 through F | 0001 |
|  | 2 | 08 |  | 2 through F | 0010 |
|  | 3 | OC |  | 3 through F | 0011 |
|  | 4 | 10 |  | 4 through F | 0100 |
|  | 5 | 14 |  | 5 through F | 0101 |
|  | 6 | 18 |  | 6 through F | 0110 |
|  | 7 | 1 C |  | 7 through F | 0111 |
|  | 8 | 20 |  | 8 through F | 1000 |
|  | 9 | 24 |  | 9 through F | 1001 |
|  | 10 | 28 |  | A through F | 1010 |
|  | 11 | 2C |  | $B$ through F | 1011 |
|  | 12 | 30 |  | C through F | 1100 |
|  | 13 | 34 |  | D through F | 1101 |
|  | 14 | 38 | $\downarrow$ | $E$ and $F$ | 1110 |
| (Lowest priority) | 15 | 3C | External device | F only | 1111 |

[^0]

Figure 4-61. Single-Interrupt System

Note that the TMS 9900 actually generates the interrupt vector address using IC0-IC3 five clock cycles after it has sampled INTREQ and four clock cycles after it has compared the interrupt code to the interrupt mask in the status register. Thus, interrupt sources which have individual masking capability can cause erroneous operation if a command to the device to mask the interrupt occurs at a time when the interrupt is active and just after the TMS 9900 has sampled $\overline{\text { INTREQ }}$ but before the vector address has been generated using IC0-IC3.

The individual interrupt masking operation can be easily allowed if the masking instruction is placed in a short subroutine which masks all interrupts with a LIMI 0 instruction before individually masking the interrupt at the device, as shown in Figure 4-62.

## INTERRUPTS



Figure 4-62. External Interrupt Clearing Routine

## Interrupt Processing Example

The routine in Figure 4-63 illustrates the use of the LIMI instruction as a privileged or non-interruptable instruction. The level- 5 routine sets a CRU bit and then loops until a corresponding CRU bit is true. The first instruction in the routine is completed before a higher priority interrupt can be recognized. The LIMI instruction, however, raises the CPU priority level to level 0 in order to disable all other maskable interrupts.
Consequently, the level-5 routine will run to completion unless a RESET signal or a $\overline{\text { LOAD }}$ signal is generated. At the end of the routine, the RTWP instruction restores the CPU to its state before the level- 5 interrupt occurred.

| Level 5 | LIMI | 0 | Disable Maskable INTREQs |
| :--- | :--- | :--- | :--- |
|  | SBO | ACK | Set CRU Output Bit |
| Loop | TB | RDY | Test CRU Input Bit |
|  | JNE | LOOP | Loop Until Input True |
|  | RTWP |  | Return |

Figure 4-63. LIMI Instruction Routine

## ELECTRICAL REQUIREMENTS

## Understanding the Electrical Specifications

A description of the interface to the 9900 would be incomplete without a set of specifications for the electrical signals which perform the functions described in the previous sections. Each pin of the 9900 may be characterized with a set of minimum and maximum voltage and current levels. In many cases, the switching characteristics, the rate of transition from the high state to the low state is also important. The detailed electrical specifications for each of the processors in the 9900 family are given in the Product Data chapter. A brief statement about the basic concepts of device characterization and data sheet specification is of value to designers with limited exposure to microprocessor and semiconductor memory products.

Specifications are given in two ways. First, absolute maximum ratings are given which simply define the limits of stress which the chip can withstand without damage. (Figure 464 shows the absolute maximum ratings for the TMS 9900.) The normal design specification is the recommended operating conditions table (Figure 4-65) which specifies power supply limits, signal voltage levels, and the operating temperature range. In reading these two tables it is necessary to read the explanatory notes, one of which points out that the absolute maximum power supply voltages are specified with respect to the chip substrate or $\mathrm{V}_{\mathrm{BB}}$ (pin 1). In the normal operating conditions, all voltages are specified with respect to the $\mathrm{V}_{\mathrm{SS}}$ or ground (pins 26,40 ). The four voltages given, $\mathrm{V}_{\mathrm{BB}}$, $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{DD}}$, and $\mathrm{V}_{\mathrm{SS}}$ are not actually four power supplies, but three power supplies: +5 V , -5 V , and +12 V , with $\mathrm{V}_{\mathrm{SS}}$ being the ground or reference point.

$$
\begin{aligned}
& \text { ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE } \\
& \text { (UNLESS OTHERWISE NOTED)* } \\
& \text { Supply voltage, } \mathrm{V}_{\mathrm{CC}} \text { (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . }-0.3 \text { to } 20 \mathrm{~V} \\
& \text { Supply voltage, VDD (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . }-0.3 \text { to } 20 \mathrm{~V} \\
& \text { Supply voltage, VSS (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . }-0.3 \text { to } 20 \mathrm{~V} \\
& \text { All input voltages (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . } 0.3 \text { to } 20 \mathrm{~V} \\
& \text { Output voltage (with respect to } \mathrm{V}_{\mathrm{SS}} \text { ) . . . . . . . . . . . . . . . . . . . . . . . }-2 \mathrm{~V} \text { to } 7 \mathrm{~V} \\
& \text { Continuous power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . } 1.2 \mathrm{~W} \\
& \text { Operating free-air temperature range . . . . . . . . . . . . . . . . . . . . . . . } 0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C} \\
& \text { Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . }-55^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C}
\end{aligned}
$$

"Stresses beyond those listed under "Absolute Maximum Ratings" mav cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods mav affect device reliability.
NOTE 1: Under absolute maximum ratings voltage values are with respect to the most negative supply, $\mathrm{V}_{\mathrm{BB}}$ (substrate), unless otherwise noted. Throughout the remainder of this section, voltage values are with respect to $V_{S S}$.

Figure 4-64. Absolute Maximum Ratings

## RECOMMENDED OPERATING CONDITIONS

|  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{BB}}$ | -5.25 | -5 | -4.75 | $\checkmark$ |
| Supply voltage, $\mathrm{V}_{\text {CC }}$ | 4.75 | 5 | 5.25 | V |
| Supply voltage, $V_{\text {DD }}$ | 11.4 | 12 | 12.6 | V |
| Supply voltage, $\mathrm{V}_{\text {SS }}$ |  | 0 |  | $v$ |
| High-level input voltage, $\mathrm{V}_{1 \mathrm{H}}$ (all inputs except clocks) | 2.2 | 2.4 | $\mathrm{V}_{\text {CC }}{ }^{+1}$ | V |
| High-level clock input voltage, $\mathrm{V}_{1} \mathrm{H}(\phi)$ | $\mathrm{V}_{\mathrm{DD}-2}$ |  | VDD | V |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ (all inputs except clocks) | -1 | 0.4 | 0.8 | V |
| Low-level clock input voltage, $V_{\text {IL }}(\mathrm{l}$ ) | -0.3 | 0.3 | 0.6 | $v$ |
| Operating free-air temperature, $T_{A}$ | 0 |  | 70 | c |

Figure 4-65. Recommended Operating Conditions

Input signals should be in the range from 2.2 V to 6 V (assuming $\mathrm{V}_{\mathrm{CC}}$ is 5 V ) for the high level, the nominal design point being at 2.4 V . Low level input voltage should be below 0.6 V (but not less than -0.3 V .) These specifications are not the same as the standard TTL specifications as far as the "worst case" design criteria are concerned. Care should be exercised when interfacing the 9900 with TTL circuits that loading of the TTL devices does not produce input voltages to the 9900 which are outside the specified range.

The clock signal voltages are substantially different from the TTL standard; however, the TMS 9904 is available to provide these signals.

The electrical characteristics specification, Figure 4-66. defines the current into or out of the 9900 chip at the operating voltage levels. The input current, $I_{I}$, is specified for four groups of input signals over a range of input voltages. For example, the input current for any input on the data bus (when reading data from the memory) is nominally $\pm 50$ microamps over the input voltage range from 0 V to 5 V (when $\mathrm{V}_{\mathrm{CC}}$ is 5 V ). The current is negative (flowing out of the 9900) for low levels, and positive (into the 9900) for high levels. For "worst case" design the maximum values should be used.

Voltage specifications on the output pins show how the 9900 output devices drive external circuits. For the high level, $\mathrm{V}_{\mathrm{OH}}$, the voltage will be at least 2.4 V but may go as high as $5 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{Cc}}\right)$ under the condition of output current of 0.4 mA . (Currents flowing out of the chip are shown as negative values.) When an output signal is at the low state, the output voltage, $\mathrm{V}_{\mathrm{oL}}$, will be no greater than 0.65 V when the current flowing into the chip is 3.2 mA . Although the $\mathrm{I}-\mathrm{V}$ characteristic of the output circuit is nonlinear, a second data point is given: if the current is 2 mA , the voltage will be no greater than 0.50 V . These numbers tell the designer what the output drive circuit current sinking capability is. Two standard TTL loads ( 1.6 mA each) can be accommodated, but the $\mathrm{V}_{\mathrm{OL}}$ level, as specified, may be as high as at 0.65 V (the standard TTL specification for outputs is $\mathrm{V}_{\text {OL }} 0.4 \mathrm{~V}$.)

## ELECTRICAL CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS (UNLESS OTHERWISE NOTED)

| PARAMETER |  |  | TEST CONDITIONS | MIN | TYP ${ }^{\text {t }}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 11 | Input current | Data bus during DBIN | $V_{1}=V_{\text {SS }}$ to $V_{\text {CC }}$ |  | $\pm 50$ | $\pm 100$ | $\mu \mathrm{A}$ |
|  |  | $\bar{W} E, \overline{M E M E N}$, DBIN, Address bus, Data bus during HOLDA | $V_{1}=V_{S S}$ to $V_{\text {CC }}$ |  | $\pm 50$ | $\pm 100$ |  |
|  |  | Clock* | $V_{1}=-0.3$ to 12.6 V |  | $\pm 25$ | $\pm 75$ |  |
|  |  | Any other inputs | $V_{1}=V_{\text {SS }}$ to $V_{\text {CC }}$ |  | $\pm 1$ | $\pm 10$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  | $\mathrm{I}_{\mathrm{O}}=-0.4 \mathrm{~mA}$ | 2.4 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $V_{\text {OL }}$ | Low-level output voltage |  | $\mathrm{I}_{\mathrm{O}}=3.2 \mathrm{~mA}$ |  |  | 0.65 | V |
|  |  |  | $\mathrm{I}_{\mathrm{O}}=2 \mathrm{~mA}$ |  |  | 0.50 |  |
| $I_{B B}$ | Supply current from $\mathrm{V}_{\text {BB }}$ |  |  |  | 0.1 | 1 | mA |
| ${ }^{1} \mathrm{CC}$ | Supply current from $V_{C C}$ |  |  |  | 50 | 75 | mA |
| IDD | Supply current from $\mathrm{V}_{\mathrm{DD}}$ |  |  |  | 25 | 45 | mA |
| $\mathrm{C}_{i}$ | Input capacitance (any inputs except clock and data bus) |  | $V_{B B}=-5, \quad f=1 \mathrm{MHz},$ unmeasured pins at $V_{S S}$ |  | 10 | 15 | pF |
| $\mathrm{C}_{i}(\circ 1)$ | Clock-1 input capacitance |  | $V_{B B}=-5, \quad f=1 \mathrm{MHz}$ $\text { unmeasured pins at } V_{S S}$ |  | 100 | 150 | pF |
| $\mathrm{C}_{i(¢ 2)}$ | Clock-2 input capacitance |  | $V_{B B}=-5, \quad f=1 \mathrm{MHz},$ <br> unmeasured pins at $V_{S S}$ |  | 150 | 200 | pF |
| $C_{i(\phi)}{ }^{\text {( }}$ | Clock-3 input capacitance |  | $V_{B B}=-5, \quad f=1 M H z,$ unmeasured pins at $V_{S S}$ |  | 100 | 150 | pF |
| $\mathrm{C}_{i(\varphi)}$ | Clock-4 input capacitance |  | $V_{B B}=-5, \quad f=1 \mathrm{MHz},$ unmeasured pins at $V_{S S}$ |  | 100 | 150 | pF |
| CDB | Data bus capacitance |  | $V_{\mathrm{BB}}=-5, \quad f=1 \mathrm{MHz},$ <br> unmeasured pins at $V_{S S}$ |  | 15 | 25 | pF |
| $\mathrm{C}_{0}$ | Output capacitance (any output except data bus) |  | $V_{B B}=-5, \quad f=1 \mathrm{MHz},$ <br> unmeasured pins at $\mathrm{V}_{\mathrm{SS}}$ |  | 10 | 15 | pF |

${ }^{\dagger}$ All typical values are at $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.

- D.C. Component of Operating Clock

Figure 4-66. Electrical Characteristics

The timing of the various signals on the TMS 9900 chip is shown in Figure 4-67. The fundamental propagation time from a clock phase pulse (leading edge) to the specified output is given as $t_{p}$ and is typically 20 ns but is never more than 40 ns (worst case). The parameters $\mathrm{t}_{\mathrm{pLH}}$ and $\mathrm{t}_{\mathrm{pHL}}$ are the propagation delays from the appropriate clock signal to the low-to-high transition of the output ( $\mathrm{t}_{\mathrm{pLH}}$ ) or the high-to-low transition of the output $\left(\mathrm{t}_{\mathrm{pHL}}\right)$. For example, the WE signal makes its high-to-low transition 20 ns after $\phi 1$ clock, and makes a low-to-high transition 20 ns after the next $\phi 1$ clock. Most of the output signals make transitions 20 ns after the $\phi 2$ clock, and remain valid until the next 02 clock.

Additional information regarding design constraints based on the electrical specifications is given in the next section.

SWITCHING CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS

| PARAMETER | TEST CONDITIONS | MIN | TYP |
| :---: | :---: | :---: | :---: |
| tPLH or $t P H L$ | MAX | UNIT |  |



Figure 4-67. Switching Characteristics

Detailed Electrical Interface Specifications (TMS 9900)
This section reviews the TMS 9900 electrical requirements, including the system clock generation and interface signal characteristics. The "TMS9900 Data Manual" (Chapter 8) should be used for minimum and maximum values.

## TMS 9900 Clock Generation

The TMS 9900 requires a non-overlapping four-phase clock system with high-level MOS drivers. Additional TTL outputs are typically required for external signal synchronization or for dynamic memory controllers. A single-chip clock driver, the TIM 9904, can be used to produce these clock signals. An alternative clock generator uses standard TTL logic circuits and discrete components.
The TMS 9900 requires four non-overlapping 12 V clocks. The clock frequency can vary from 2 to 3 Megahertz. The clock rise and fall times must not exceed 100 nanoseconds and must be 10 to 15 nanoseconds for higher frequencies in order to satisfy clock pulse width requirements. While the clocks must not overlap, the delay time between clocks must not exceed 50 microseconds at lower frequencies. The typical clock timing for 3 MHz is illustrated in Figure 4-68.


Figure 4-68. TMS 9900 Typical Clock Timing

# ELECTRICAL REQUIREMENTS 

## TIM 9904 Clock Generator

The TIM 9904 (SN74LS362) is a single-chip clock generator and driver for use with the TMS 9900. The TIM 9904 contains a crystal-controlled oscillator, waveshaping circuitry, a synchronizing flip-flop, and quad MOS/TTL drivers as shown in Figure 4-69.

The clock frequency is selected by either an external crystal or by an external TTLlevel oscillator input. Crystal operation requires a 16 X input crystal frequency since the TIM 9904 divides the input frequency for waveshaping. For 3-megahertz operation, a 48-megahertz crystal is required. The LC tank inputs permit the use of overtone crystals. The LC network values are determined by the network resonant frequency:

$$
f=\frac{1}{2 \pi \sqrt{L C}}
$$

For less precise frequency control, a capacitor can be used instead of the crystal.
The external-oscillator input can be used instead of the crystal input. The oscillator input frequency is 4 X the output frequency. A 12-megahertz input oscillator frequency is required for a 3-megahertz output frequency. A 4X TTL-compatible oscillator output (OSCOUT) is provided in order to permit the derivation of other system timing signals from the crystal or oscillator frequency source.

The oscillator frequency is divided by four to provide the proper frequency for each of the 4-clock phases. A high-level MOS output and an inverted TTL-compatible output is provided by each clock phase. The MOS-level clocks are used for the TMS 9900 CPU while the TTL clocks are used for system timing.

The D-type flip-flop is clocked by $\phi 3$ and can be used to synchronize external signals such as a RESET. The Schmitt-triggered input permits the use of an external RC network for power-on $\overline{\mathrm{RESET}}$ generation. The RC values are dependent on the power supply rise time and should hold $\overline{\text { RESET }}$ low for at least three clock cycles after the supply voltages reach the minimum voltages.

All TIM 9904 TTL-compatible outputs have standard short circuit protection. The high-level MOS clock outputs, however, do not have short circuit protection.


Figure 4-69. TIM 9904 Clock Generator

## ELECTRICAL REQUIREMENTS

This driver uses inexpensive 2 N 3703 s and 2 N 3704 s and broad tolerance passive components. Resistor tolerances can be $10 \%$ with capacitor variations as much as $20 \%$ without affecting its performance noticeably. It shows very little sensitivity to transistor variations and its propagation times are largely unaffected by output capacitive loading. It produces rise times in the 10-12 ns region with fall times from 8-10 ns, driving 200 pF capacitive loads. Propagation times for this driver are such that it produces an output pulse that is wider than its input pulse. This driver can easily be used at 3 megahertz without special selection of components. It does have the disadvantage of taking nine discrete components per driver, but if assembly costs are prohibitive, these can be reduced by using two Q2T2222 and two Q2T2905 transistor packs. The Q2T2222 is basically four NPN transistors of the 2N2222 type while the Q2T2905 has four PNP, 2N2905 type transistors in single 14-pin dual-in-line packages. Thus, all four drivers can be built using two packages each of these quad packs.

## TMS 9900 Signal Interfacing

The non-clock CPU inputs and outputs are TTL compatible and can be used with bipolar circuits without external pull-up resistors or level shifters. The TMS 9900 inputs are high impendance to minimize loading on peripheral circuits. The TMS 9900 outputs can drive approximately two TTL loads, thus eliminating the need for buffer circuits in many systems.

## Switching Levels

The TMS 9900 input switch levels are compatible with most MOS and TTL circuits and do not require pull-up resistors to reach the required high-level input switching voltage. The TMS 9900 output levels can drive most MOS and bipolar inputs. Some typical switching levels are shown in Table 4-4.

Table 4-4. Switch Levels

| SWITCHING <br> LEVEL <br> (V) | TMS <br> 9900 | TMS <br> 2708 | TMS <br> 4042-2 | SN <br> 74XX | SN <br> 74LSXX |
| :---: | :---: | :--- | :--- | :--- | :--- |
| $V_{\text {IH }}$ min | 2.2 | 3.0 | 2.2 | 2.0 | 2.0 |
| $V_{\text {IL }}$ max | 0.6 | 0.65 | 0.65 | 0.8 | 0.7 |
| $V_{\text {OH }}$ min | 2.4 | 3.7 | 2.2 | 2.4 | 2.7 |
| $V_{\text {OL max }}$ | 0.5 | 0.45 | 0.45 | 0.5 | 0.5 |

[^1]It should be noted that some MOS circuits such as the TMS 4700 ROM and the TMS 2708 EPROM have a minimum high-level input voltage of 3 V to 3.3 V , which exceeds the TMS 9900 minimum high-level output voltage of 2.4 V . The TMS 9900 high-level output voltage exceeds 3.3 V ; however, longer transition times as shown in Figure 4-70 are required.

## Loading

The TMS 9900 has high-impedance inputs to minimize loading on the system buses. The CPU data bus presents a maximum current load of $\pm 100 \mu \mathrm{~A}$ when DBIN is high. $\overline{\text { WE }}, \overline{\text { MEMEN }}$, and DBIN cause a maximum current load of $\pm 100 \mu$ A during HOLDA. Otherwise, the TMS 9900 inputs present a current load of only $\pm 10 \mu \mathrm{~A}$. The data bus inputs have a 25 -picofarad input capacitance, and all other non-clock inputs have a 15 picofarad input capacitance.

The TMS 9900 outputs can drive approximately two standard TTL loads. Since most memory devices have high-impedance inputs, the CPU can drive small memory systems without address or data buffers. If the bus load exceeds the equivalent of two TTL unit loads, external buffers are required.

The TMS 9900 output switching characteristics are determined for approximately 200 picofarads. Higher capacitive loads can be driven with degraded switching characteristics as shown in Figure 4-71.


Figure 4-70. $t_{\text {PLH }}$ vs $V_{\mathrm{OH}}$ Typical Output Levels


Figure 4-71. $t_{\mathrm{Po}}$ vs Load Capacitance (Typical)

## Recommended Interface Logic

The TMS 9900 is compatible with the logic from any of the common TTL logic families. The Texas Instruments low-power Schottky logic circuits are, however, recommended for use in microprocessor systems. The SN74LSXX circuits have higher impedance inputs than standard TTL, allowing more circuits to be used without buffering. The SN74LSXX gates also consume less power at similar switching speeds. Texas Instruments has a wide assortment of bipolar support circuits which can be used with the TMS 9900, as shown in Table 4-5. Note that five circuits which are particularly useful in many applications have been dual symbolized with TIM 99XX numbers for easy reference.

There are a number of buffer circuits available for use in TMS 9900 systems. The SN74S241 and SN74LS241 non-inverting octal buffers with three-state outputs can be used as memory address drivers or as bidirectional data transceivers. The SN74S240 and SN74LS240 are similar, but with inverted outputs. The SN74LS241 can be used as either a memory-address buffer or as a transceiver for bidirectional data transfers. The use of a single circuit type for both functions can result in a lower inventory and parts cost. The buffer switching times can be derated for higher capacitive loading as required.

## System Layout

The pin assignments of the TMS 9900 are such that sets of signals (data bus, address bus, interrupt port, etc.) are grouped together. The layout of a printed circuit board can be simplified by taking advantage of these groups by locating associated circuitry (address buffers, interrupt processing hardware, etc.) as close as possible to the TMS 9900 interface. Shortened conductor runs result in minimal noise and compact and efficient utilization of printed circuit board area.

It is particularly important that the drivers for $\phi 1-\phi 4$ be located as close as possible to the inputs of the TMS 9900, since these signals have fast rise and fall times while driving fairly high capacitance over a wide voltage range. The 12 volt supply to the clock drivers should be decoupled with both high $(15 \mu \mathrm{~F})$ and low $(0.05 \mu \mathrm{~F})$ value capacitors in order to filter out high and lower frequency variations in supply voltage.

## Table 4-5. TMS 9900 Bipolar Support Circuits

| DEVICE | BUFFERS (3-STATE) |  |
| :---: | :---: | :---: |
|  | FUNCTION | PACKAGE |
| SN74125 | QUAD Inverting Buffer | 14 |
| SN74126 | QUAD Inverting Buffer | 14 |
| SN74LS240 | OCTAL Inverting Buffer/Transceiver | 20 |
| SN74LS241 | OCTAL Noninverting Buffer/Transceiver | 20 |
| SN74LS242 | OCTAL Inverting Transceiver | 14 |
| SN74LS243 | OCTAL Noninverting Transceiver | 14 |
| SN74S240 | OCTAL Inverting Buffer/Transceiver | 20 |
| SN74S241 | OCTAL Noninverting Buffer/Transceiver | 20 |
| SN74365 | Hex Noninverting Buffer | 16 |
| SN74366 | Hex Inverting Buffer | 16 |
| SN74367 | Hex Noninverting Buffer | 16 |
| SN74368 | Hex Inverting Buffer | 16 |
|  | LATCHES |  |
| SN74LS259 (TIM9906) | OCTAL Addressable Latch | 16 |
| SN74LS373 | OCTAL Transparent Latch (3-state) | 20 |
| SN74LS412 | OCTAL I/O Port (3-state) | 24 |
|  | DATA MULTIPLEXERS |  |
| SN74LS151 | OCTAL Multiplexer | 16 |
| SN74LS251 (TIM9905) | OCTAL Multiplexer (3-state) | 16 |
|  | OTHER SUPPORT CIRCUITS |  |
| SN74148 (TIM 9907) | Priority Encoder | 16 |
| SN74LS348 (TIM9908) | Priority Encoder | 16 |
| SN74LS74 | Dual D-type flip-flop | 14 |
| SN74LS174 | Hex D-type flip-flop | 16 |
| SN74LS175 | Qual D-type flip-flop | 16 |
| SN74LS37 | QUAD 2-Input nand Buffers | 14 |
| SN74LS362 (TIM9904) | Clock Generator | 20 |

All voltage inputs to the TMS 9900 should be decoupled at the device. Particular attention should be paid to the +5 volt supply. All data and address lines are switched simultaneously. The worst-case condition occurs when all data and address signals switch to a low level simultaneously and they are each sinking 3.2 mA . It is thus possible for the supply current to vary nearly 100 mA over a 20 ns interval. Careful attention must be paid by the designer to avoid supply voltage spiking. The exact values for capacitors should be determined empirically, based on actual system layout and drive requirements.

## TMS 9940 MICROCOMPUTER

The TMS9940 is a microcomputer chip in a 40-pin package which includes all of the elements of a computer, that is, memory, I/O and utilities in addition to ALU and control. Useful in a wide variety of dedicated control functions, it contains a $2 \mathrm{k} \times 8$ EPROM program memory and a $128 \times 8$ RAM for data, a 14 bit interval timer, and a multiprocessor system interface. Although the memory organization on chip is in 8 bit bytes, the instructions are the same 16-bit instructions of the 9900 family.

While most of the instructions are identical to the instruction set of the 9900, there are 68 instructions in the 9940 set (as opposed to 69 in the TMS9900) including three new ones. The differences in the instruction set are illustrated by the following list of instructions.

| DCA | Decimal Correct for BCD add |  |
| :---: | :---: | :---: |
| DCS | Decimal Correct for BCD subtract | Added Instructions |
| LIIM | Load Interrupt mask |  |
| RSET |  |  |
| CKOF CKON | (external instructions in 9900) | Deleted Instructions |
| LREX |  |  |
| IDLE | Put processor into the idle state | Hardware in the 9940 |

The first three of the instructions in the above list are new instructions and are unique to the 9940 microcomputer. The DCA and DCS instructions perform decimal correct for BCD arithmetic. The LIIM instruction is a single word instruction to load the interrupt mask. (This instruction should be contrasted with the LIMI instruction of the 9900 set which performs the same function but occupies two memory words.) The idle instruction, an external instruction in the 9900 set, is now implemented in hardware. Four instructions in the list are not implemented in the 9940; they are external instructions in the 9900 set.

Pin Assignments and Functional Control
One of the most extraordinary features of the TMS9940 is the I/O structure in which 32 pins of the 40 -pin package are software assignable. That is, they do not perform single, predefined, hard-wired functions, but instead are under the control of the programmer in structuring input/output functions. Table 4-6 lists the functions of four specific bits in the CRU which are called configuration bits. Because these four bits are assigned specific locations in the CRU output field and are therefore addressable and accessible via CRU output instructions, the pins of the package may be dynamically reassigned during program execution.

Table 4-6. Configuration Bit Functions

| Configuration Bit | Function |
| :---: | :--- |
| 0 | External CRU expansion |
| 1 | Multiprocessor |
| 2 | Clock output for sync |
| 3 | Power down |

Table 4-7 describes the way these four configuration bits assign the individual generalpurpose I/O pins to specific functions. In effect, each of the pins may serve two or three functions, as described in the table. Table 4-8 defines the functions of addressable CRU locations. The first 256 locations, addresses 000 through 0 FF , are for external expansion of the general I/O to an additional 245 ( 256 less 11 used for expansion). It is important to note here that these 256 bits are two fields of 256 bits each, one for input and one for output. Addresses 100 through 17 F are not used, and address 180 through 1DF are used internally.

Notice in Table 4-8 that CRU addresses 183, 184, 185 and 186 locate the four configuration bits. It is via the setting or resetting of these individual bits that the I/O configuration is established.

Four other significant features should be pointed out.
One: The interrupt structure includes four levels of interrupt as opposed to the 16 -level interrupt capability of the general 9900 microprocessor group.
Two: There is an on-chip timer, or event counter.
Three: 32 bits of CRU I/O are implemented on the chip. (Addresses 1E0-1EFF)
Four: A multiprocessor system interface is constructed as part of the CRU I/O.
Interrupts
The four interrupt levels are shown in the table below.

| Level 0 | Reset | Level 2 | Decrementer |
| :--- | :--- | :--- | :--- |
| Level 1 | General Interrupt 1 | Level 3 | General Interrupt 2 |

Table 4-7. Configuration Bit Effects by Pin

| Pin | Configuration bit O(CRU Expansion) |  |
| :--- | :--- | :--- |
|  | 0 | 1 |
| 23 | P0 (general I/O) | A1 |
| 24 | P1 | A2 |
| 25 | P2 | A3 |
| 26 | P3 | A4 |
| 27 | P4 | A5 |
| 28 | P5 | A6 |
| 29 | P6 | A7 |
| 30 | P7 | A8 |
| 18 | P8 | CRUIN |
| 17 | P9 | CRUOUT |
| 16 | P10 | CRUCLK |


| Pin | Configuration bit 1 (Multiprocessor) |  |
| :---: | :---: | :---: |
|  | 0 | 1 |
| 14 | P11 | $\overline{\mathrm{TC}}$ (Clock) |
| 11 | P 12 | TD (Data) |


| Pin | Configuration bit 2 (Sync) |  |
| :---: | :--- | :--- |
|  | 0 | 1 |
|  | P 13 | $\phi$ (Clock) |


| Pin | Configuration bit 3 (Power Down) |  |
| :---: | :--- | :--- |
|  | 0 | 1 |
| 10 | P 14 | $\overline{\mathrm{HLD}}$ |
| 9 | P 15 | $\overline{\mathrm{HLDA}}$ |
| 8 | P 16 | $\overline{\mathrm{IDLE}}$ |


| Hardware Design | TMS 9940 |
| :--- | :--- |
| Architecture and | MICROCOMPUTER |
| Interfacing Techniques | MOM |

Table 4-8. Functions of CR $U$ Address

| CRU Addresses | Contents of R12 | Input | Output |
| :--- | :--- | :--- | :--- |
| $000-0 \mathrm{FF}$ | $000-1 \mathrm{FE}$ | CRU Expansion | CRU Expansion |
| $100-17 \mathrm{~F}$ | $200-2 \mathrm{FE}$ | NA | NA |
| 180 | 300 | Test for Interrupt 1 |  |
| 181 | 302 | Test for Decrementer | Clear Decrementer |
|  |  | Interrupt |  |
| 182 | 304 | Test for Interrupt 2 |  |
| 183 | 306 |  | Set Configuration Bit 0 |
| 184 | 308 |  | Set Configuration Bit 1 |
| 185 | 30 A |  | Set Configuration Bit 2 |
| 186 | 30 C |  | Set Configuration Bit 3 |
| $187-18 \mathrm{~F}$ | $30 \mathrm{E}-31 \mathrm{E}$ | NA | NA |
| $190-19 \mathrm{D}$ | $320-33 \mathrm{~A}$ | Read Decrementer Value | Load Decrementer Value |
| 19 E | 33 C |  | TE (Timer/Event Cntr) |
| 19 F | 33 E |  |  |
| $1 \mathrm{A0} 0-1 \mathrm{AF}$ | $340-35 \mathrm{E}$ | Read MPSI Value | Load MPSI Value |
| $1 \mathrm{B0}-1 \mathrm{BF}$ | $360-37 \mathrm{E}$ | Read Flag Register | Set Flag Register |
| $1 \mathrm{C} 0-1 \mathrm{DF}$ | $380-3 \mathrm{BE}$ |  | Set I/O Direction for P0-P31 |
| $1 \mathrm{E} 0-1 \mathrm{FF}$ | $3 \mathrm{C} 0-3 \mathrm{FE}$ | P0-P31 Input Data | P0-P31 Output Data |
|  |  |  |  |

The 9940 implements interrupts using the same context switch concept of the 9900. Thus, the interrupt vectors for the four interrupt levels must be stored in the first 16 words of the 9940 's program memory. As is described in a subsequent paragraph, the decrementer acts like a counter in an external piece of hardware in that after the contents of the circuit have been decremented to zero an interrupt signals the processor to perform a context switch and perform whatever function was programmed as the service routine for the decrementer. The reset, INT 1, and INT 2 interrupt signals are available to external hardware.

Since there is no INTREQ (interrupt request) signal input for the 9940 , an interrupt input must be set and remain set until acknowledged. In fact, the acknowledgement of an interrupt must include instructions to reset holding flip-flops (if used) via CRU operations.

In the 9940 , the interrupt input may be masked (as in all 9900 processors) but there are specific CRU bits which, if tested, will reveal pending interrupts which are not being serviced. Thus, the programmer may wish to mask interrupts but still be aware (via TB instructions to CRU locations 180, 181 and 182 as shown in Table 4-8) of the interrupt input status.

## Decrementer

A timer/event counter is implemented on the 9940 chip to introduce interrupts after a predefined time period or number of events. A set of dedicated CRU addresses define the location of decrementer input and output registers. A value may be loaded into the decrementer via an LDCR instruction which loads CRU locations $190_{16}-19 \mathrm{D}_{16}$. Likewise, the current value of the decrementer may be read via an STCR instruction identifying the same CRU field.

When the decrementer contents count down to zero, an interrupt is issued. The context switch thus activated automatically clears the interrupt request.

As a timer, the decrementer counts down at the rate of $1 / 30$ of the oscillator frequency. With a clock frequency of 5 MHz , the time interval for counting is six microseconds.

As an event counter, the decrementer is first loaded with a value and it then counts down (one bit for each positive transition on pin 7) until it reaches zero. An interrupt is then issued.

## CRU Implementation

One of the most important features of the 9940 is the manner in which the CRU is used to perform pin assignments and functional control as well as input and output. The major impact is that the external devices and some of the internal devices are under direct control of the programmer via CRU instructions. The major emphasis (see Table 4-7) is as follows.

32 bits of input - on-chip multiplexer
32 bits of output - on-chip flip-flops
32-bit register defining signal direction (in or out) for the assignable pins
16-bit flag register - may be written or read
14-bit "clock" register-for loading the decrementer
14-bit "read" register-for reading the decrementer
16-bit shift register for receiving instructions in a multiprocessor application, or used for sending 16-bit information over the MPSI data line to other processors 14-bit decrementer (used as a timer or counter)
256-bit CRU expansion (input and output)

Pin assignments may be explained by showing the basic application concept, that of using the 32 bits of internal CRU. Here the only decision is one of signal direction. It is possible to set the configuration once during initialization and never change it. But this limits the total number of I/O signals to 32 . It is permissible to change the signal direction of each pin as needed, thus obtaining full utilization of the 32 inputs and 32 outputs. The pins themselves (labelled P0-P31 in Table 4-8) serve as a dynamically configurable bidirectional CRU port. Data is addressed in the CRU address field 1E0 to 1FF. Direction control is established by writing a logical one for output or zero for input to the appropriate address(es) in the CRU field $1 \mathrm{C} 0-1 \mathrm{DF}$. Reading the addresses assigned for output is permissible and allows the program to interrogate or determine the status of the on-chip CRU output flip-flops

Functional assignments of the first $18 \mathrm{I} / \mathrm{O}$ signals may be accomplished as a "configuring" of the pins. As shown in Table 4-8, eighteen additional signals may pass through the pins corresponding to P0-P17. By setting configuration bit 0 for example, signals P0-P10 are no longer available to external hardware. Instead, the CRU expansion signals, A1-A8 and CRU controls, are available. Configuring may be accomplished by the following code.

| LI R12, $>200$ | Set CRU hardware base address at $100_{16}$ |
| :--- | :--- |
| SBO $>83$ | Add $83_{16}$ to set CRU bit $183_{16}$ |

(The LI instruction must set R12 to two times the hardware base address because the LSB is ignored.)

Multiprocessor System Interface (MPSI)
A two-wire communication technique is provided so that the 9940 may exchange 16-bit data and/or instructions with other CPU's in a multiprocessor application. This capability allows the RAM to be used as an instruction memory for short subprograms downloaded from another processor. Since the technique is based on the CRU concept, the 9940 will easily interface with the processors in the 9900 family. In order to use this feature, configuration bit 1 must first be set via

LI R12, $>200$
$\mathrm{SBO}>84$
Then the information flows in from an external processor and is clocked by the external processor so that this operation is completely transparent to the CPU. The sender must interrupt the receiver to cause reading of the input word via

LI R12, $>340 \quad$ Address the MPSI register
STCR @BUFF, 0 Store 16 bits in memory location BUFF
Refer to Table 4-7 for CRU addresses of this and other functions.

## TMS 9940 <br> MICROCOMPUTER

To send data out over the MPSI the 9940 must first have configuration bit 1 set, and then it simply executes

## LDCR @BUFF, 0

to send out 16 bits of data from memory location BUFF. The switch into and out of "send" status is automatic.

Table 4-9. TMS 9940 Configurable Pins

| Pin <br> Number | General I/O | $C R U$ <br> Address <br> Data I/O | CRU <br> Address for Direction Control | Alternate <br> Function | Configuration Bit | CRU Address of Config. Bit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 23 | P0 | 1E0 | 1 C 0 | A1 | 0 | 183 |
| 24 | P1 | 1E1 | 1 Cl | A2 | 0 | 183 |
| 25 | P2 | 1E2 | 1C2 | A3 | 0 | 183 |
| 26 | P3 | 1E3 | 1 C 3 | A4 | 0 | 183 |
| 27 | P4 | 1E4 | 1 C 4 | A5 | 0 | 183 |
| 28 | P5 | 1E5 | 1 C 5 | A6 | 0 | 183 |
| 29 | P6 | 1E6 | 1 C 6 | A7 | 0 | 183 |
| 30 | P7 | 1E7 | 1 C 7 | A8 | 0 | 183 |
| 18 | P8 | 1E8 | 1 C 8 | CRUIN | 0 | 183 |
| 17 | P9 | 1E9 | 1 C 9 | CRUOUT | 0 | 183 |
| 16 | P10 | 1EA | 1 CA | CRUCLK | 0 | 183 |
| 14 | P11 | 1EB | 1CB | $\overline{\mathrm{TC}}$ | 1 | 184 |
| 11 | P12 | 1EC | 1CC | TD | 1 | 184 |
| 15 | P13 | 1ED | 1 CD | $\bar{\phi}$ | 2 | 185 |
| 10 | P14 | 1 EE | 1 CE | HLD | 3 | 186 |
| 9 | P15 | 1EF | 1 CF | HLDA | 3 | 186 |
| 8 | P16 | 1F0 | 1D0 | IDLE | 3 | 186 |
| 7 | P17 | 1F1 | 1D1 | EC | - | 19 E |
| 6 | P18 | 1F2 | 1D2 |  |  |  |
| 5 | P19 | 1F3 | 1D3 |  |  |  |
| 4 | P20 | 1F4 | 1D4 |  |  |  |
| 3 | P21 | 1F5 | 1D5 |  |  |  |
| 2 | P22 | 1F6 | 1D6 |  |  |  |
| 1 | P23 | 1F7 | 1D7 |  |  |  |
| 31 | P24 | 1F8 | 1D8 |  |  |  |
| 32 | P25 | 1F9 | 1D9 |  |  |  |
| 33 | P26 | 1FA | 1DA |  |  |  |
| 34 | P27 | 1 FB | 1DB |  |  |  |
| 35 | P28 | 1FC | 1DC |  |  |  |
| 36 | P29 | 1,FD | 1DD |  |  |  |
| 38 | P30 | 1 FE | 1DE |  |  |  |
| 39 | P31 | 1FF | 1DF |  |  |  |

## Summary

The 9940 is a powerful member of the 9900 family with execution techniques which are actually faster than the TMS9900. In fact, because of its higher speed clock ( 5 MHz ) and a fast on-chip execution microcycle for register location, the average throughput is $20 \%$ faster than the standard 9900 devices. The assignability of the package pins via software adds a new dimension to microprocessor technology for improved flexibility and performance.
For detailed information on this part, see the 9940 section of Chapter 8.

## COMPLETE LISTING OF MACHINE CYCLES

In order to complete the description of instruction execution, the individual instruction execution cycles are given in this section. Each machine cycle consists of two or more clock cycles (depending upon addressing mode) as defined herein. (Note: These machine cycles apply equally to the TMS 9980A/81 microprocessor, with the exception of the memory cycle as detailed below.) The 9900 family machine cycles are divided into three categories described in the following paragraphs.

## Machine Cycles

## ALU Cycle

The ALU cycle performs an internal operation of the microprocessor. The memory interface control signals and CRU interface control signals are not affected by the execution of an ALU cycle, which takes two clock cycles to execute.

## Memory Cycle

The memory cycle primarily performs a data transfer between the microprocessor and the external memory device. Appropriate memory bus control signals are generated by the microprocessor as a result of a memory cycle execution. The memory cycle takes $2+W$ (where $W$ is the number of wait states) clock cycles to execute.

In the TMS 9980A/81, which has an 8-bit data bus, the memory cycle is composed of two data transfers to move a complete 16 -bit word. The TMS 9980A/81 memory cycle takes $4+2 \mathrm{~W}$ (where W is the number of wait states) clock cycles to execute. For the TMS 9980A/81 the following machine cycle sequences replace the memory sequences used in the instruction discussion.
CYCLE
$1 \quad$ Memory read/write $\quad \mathrm{AB}=$ Address of most significant byte $(\mathrm{A} 13=0)$
2 Memory read/write

$$
\begin{aligned}
& \text { DB }=\text { Most significant byte } \\
& \text { AB }=\text { Address of least significant byte }(\text { A13 }=1) \\
& \text { DB }=\text { Least significant byte }
\end{aligned}
$$

## CRU Cycle

The CRU cycle performs a bit transfer between the microprocessor and I/O devices. It takes two clock cycles to execute. The address of the CRU bit is set up during the first clock cycle. For an input operation the CRUIN line is sampled by the microprocessor during the second clock cycle. For an output operation the data bit is set up on the CRUOUT line at the same time the address is set up. The CRUCLK line is pulsed during the second clock cycle of the CRU output cycle. Please refer to the specific 99XX microprocessor data manual for timing diagrams.

The 9900 executes its operations under the control of a microprogrammed control ROM. Each microinstruction specifies a machine cycle. A microprogram specifies a sequence of machine cycles. The 9900 executes a specific sequence of machine cycles for a specific operation. These sequences are detailed on the following pages. The information can be used by the systems designers to determine the bus contents and other interface behavior at various instants during a certain 9900 operation. This description is maintained at the address bus (AD) and data bus (DB) levels.

## 9900 Machine Cycle Sequences

Most 9900 instructions execution consists of two parts: 1) the data derivation and 2) operation execution. The data derivation sequence depends on the addressing mode for the data. Since the addressing modes are common to all instructions, the data derivation sequence is the same for the same addressing mode, regardless of the instruction. Therefore, the data derivation sequences are described first. These are then referred to in appropriate sequence in the instruction execution description.

## Terms and Definitions

The following terms are used in describing the instructions of the 9900:

## TERM

B $\quad$ Byte Indicator ( $1=$ byte, $0=$ word $)$
C Bit count
D Destination address register
DA Destination address
IOP Immediate operand
PC Program counter
Result Result of operation performed by instruction
S Source address register
SA Source address
ST Status register
STn Bit n of status register
SD Source data register internal to the TMS 9900 microprocessor*
W Workspace register
SRn Workspace register n
(n) Contents of n

Ns Number of machine cycles to derive source operand
$\mathrm{Nd} \quad$ Number of machine cycles to derive destination operand
AB Address Bus of the TMS 9900
DB Data Bus of the TMS 9900
NC No change from previous cycle
*Note: The contents of the SD register remain latched at the last value written by the processor unless changed by the ALU. Therefore, during all memory read or ALU machine cycles the SD register and hence the data bus will contain the operand last written to the data bus by the CPU or the results of the last ALU cycle to have loaded the SD register.

Data Derivation Sequence
Workspace Register
CYCLE
1
TYPE
DESCRIPTION
Memory read
$\mathrm{AB}=$ Workspace register address
DB $=$ Operand

| Workspace Register Indirect |  |  |
| :---: | :--- | :--- |
| CYCLE | TYPE |  |
| 1 | Memory read | DESCRIPTION |
|  |  | AB $=$ Workspace register address |
| 2 |  | DB $=$ Workspace register contents |
|  |  | AB $=$ NC |
| 3 | Memory read | DB $=$ SD |
|  |  | AB Workspace register content |
|  |  | DB $=$ Operand |

Workspace Register Indirect Auto-Increment (Byte-Operand)

| CYCLE | TYPE | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | Memory read | $\mathrm{AB}=$ Workspace register address |
|  |  | $\mathrm{DB}=$ Workspace register contents |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 3 | Memory write | $\mathrm{AB}=$ Workspace register address |
|  |  | $\mathrm{DB}=(\mathrm{WRn})+1$ |
| 4 | Memory read | $\mathrm{AB}=$ Workspace register contents |
|  |  | $\mathrm{DB}=$ Operand |

Workspace Register Indirect Auto-Increment (Word Operand)

| CYCLE | TYPE | DESCRIPTION |
| :--- | :--- | :--- |
| 1 | Memory read | $\mathrm{AB}=$ Workspace register address |
| 2 |  | $\mathrm{DB}=$ Workspace register contents |
|  |  | $\mathrm{AB}=\mathrm{NC}$ |
| 3 |  | $\mathrm{AB}=\mathrm{SD}$ |
|  |  | AB |
| 4 |  | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 5 |  | $\mathrm{AB}=$ Workspace register address |
|  | Memory read | $\mathrm{DB}=(\mathrm{WRn})+2$ |
|  |  | $\mathrm{AB}=$ Workspace register contents |
|  |  | $\mathrm{DB}=$ Operand |


| $\substack{\text { Symbolic } \\ \hline \text { CYCLE } \\ 1}$ | TYPE |
| :---: | :--- |
| 2 | ALU |
| 3 | ALU |
| 4 | Memory read |
| 5 | ALU |
|  | Memory read |

## DESCRIPTION

$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$A B=N C$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{PC}+2$
DB $=$ Symbolic address
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=0000_{16}$
$\mathrm{AB}=$ Symbolic address
$\mathrm{DB}=$ Operand
Indexed

| CYCLE | TYPE |
| :---: | :--- |
| 1 | Memory read |
| 2 | ALU |
| 3 | Memory read |
| 4 | ALU |
| 5 | Memory read |

## Instruction Execution Sequence

| A, AB, C, CB, S, SB, SOC, SOCB, SZC, SZCB, MOV, MOVB, COC, CZC, XOR |  |  |
| :---: | :---: | :---: |
| CYCLE | TYPE | DESCRIPTION |
| 1 | Memory read | $\mathrm{AB}=\mathrm{PC}$ |
|  |  | $\mathrm{DB}=$ Instruction |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| Ns | Insert appropriate sequence for source data addressing mode, from the data derivation sequences | (Note 1) |
| $3+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| Nd | Insert appropriate sequence for destination data addressing mode from the data derivation sequences | (Note 2, 3) |
| $4+\mathrm{Ns}+\mathrm{Nd}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $5+\mathrm{Ns}+\mathrm{Nd}$ | Memory write | $\mathrm{AB}=\mathrm{DA}$ (Note 4) |
|  |  | DB $=$ Result |

## NOTES:

1) Since the memory operations of the 9900 microprocessor family fetch or store 16 -bit words, the source and the destination data fetched for byte operations are 16-bit words. The ALU operates on the specified bytes of these words and modifies the appropriate byte in the destination word. The adjacent byte in the destination word remains unaltered. At the completion of the instruction, the destination word, consisting of the modified byte and the adjacent unmodified byte, is stored in a singlememory write operation.
2) For MOVB instruction the destination data word ( 16 bits ) is fetched. The specified byte in the destination word is replaced with the specified byte of the source-data word. The resultant destination word is then stored at the destination address.
3) For MOV instruction the destination data word ( 16 bits) is fetched although not used.
4) For C, CB, COC, CZC instructions cycle $5+\mathrm{N}_{\mathrm{s}}+\mathrm{N}_{\mathrm{d}}$ above is an ALU cycle with $\mathrm{AB}=\mathrm{DA}$ and $\mathrm{DB}=\mathrm{SD}$.

| MPY (Multiply) |  |  |  |
| :---: | :---: | :---: | :---: |
| CYCLE | TYPE | DESCRIPTION | $\cdots$ |
| 1 | Memory read | $\mathrm{AB}=\mathrm{PC}$ |  |
|  |  | DB $=$ Instruction |  |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |  |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |  |
| Ns | Insert appropriate data derivation sequence according to the source data (multiplier) addressing mode |  |  |
| $3+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |  |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |  |
| $4+\mathrm{Ns}$ | Memory read | $\mathrm{AB}=$ Workspace register address |  |
|  |  | $\mathrm{DB}=$ Workspace register contents |  |
| $5+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |  |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |  |
| $6+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |  |
|  |  | $\mathrm{DB}=$ Multiplier |  |
| $7+\mathrm{Ns}$ |  | Multiply the two operands |  |
|  | 16 ALU | $\mathrm{AB}=\mathrm{NC}$ |  |
|  |  | DB $=$ MSH of partial product |  |
| $24+\mathrm{Ns}$ | Memory write | $\mathrm{AB}=$ Workspace register address |  |
|  |  | DB $=$ MSH of the product |  |
| $25+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{DA}+2$ |  |
|  |  | $\mathrm{DB}=\mathrm{MSH}$ of product |  |
| $26+N s$ | Memory write | $\mathrm{AB}=\mathrm{DA}+2$ |  |
|  |  | $\mathrm{DB}=\mathrm{LSH}$ of the product |  |


| DIV (Divide) |  |  |
| :---: | :---: | :---: |
| CYCLE | TYPE | DESCRIPTION |
| 1 | Memory read | $\mathrm{AB}=\mathrm{PC}$. |
|  |  | $\mathrm{DB}=$ Instruction |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| Ns | Insert appropriate data derivation sequence according to the source data (divisor) addressing mode |  |
| $3+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $4+\mathrm{Ns}$ | Memory read | $\mathrm{AB}=$ Address of workspace register |
|  |  | DB $=$ Contents of workspace register |
| $5+\mathrm{Ns}$ | ALU | (Check overflow) |
|  |  | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | DB $=$ Divisor |
| $6+\mathrm{Ns}$ | ALU | (Skip if overflow to next instruction fetch) |
|  |  | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $7+\mathrm{Ns}$ | Memory read | $\mathrm{AB}=\mathrm{DA}+2$ |
|  |  | $\mathrm{DB}=$ Contents of DA +2 |
| $8+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $9+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
|  | Divide sequence consisting of Ni cycles where $48 \leq \mathrm{Ni} \leq 32$. Ni is data dependent | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $10+\mathrm{Ns}+\mathrm{Ni}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $11+\mathrm{Ns}+\mathrm{Ni}$ | Memory write | $A B=$ Workspace register address |
|  |  | $\mathrm{DB}=$ Quotient |
| $12+\mathrm{Ns}+\mathrm{Ni}$ | ALU | $\mathrm{AB}=\mathrm{DA}+2$ |
|  |  | $\mathrm{DB}=$ Quotient |
| $13+\mathrm{Ns}+\mathrm{Ni}$ | Memory write | $\mathrm{AB}=\mathrm{DA}+2$ |
|  |  | $\mathrm{DB}=$ Remainder |


| XOP |  |  |
| :---: | :---: | :---: |
| CYCLE | TYPE | DESCRIPTION |
| 1 | Memory read | $\mathrm{AB}=\mathrm{PC}$ |
|  |  | DB $=$ Instruction |
| 2 | ALU | Instruction decode AB $=$ NC |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| Ns | Insert appropriate data derivation sequence according to the source data addressing mode |  |
| $3+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $4+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SA}$ |
| $5+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $6+\mathrm{Ns}$ | Memory read | $\mathrm{AB}=40_{16}+4 \times \mathrm{D}$ |
|  |  | DB $=$ New workspace pointer |


| CYCLE | TYPE | DESCRIPTION |
| :---: | :---: | :---: |
| $7+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SA}$ |
| $8+\mathrm{Ns}$ | Memory write | $\mathrm{AB}=$ Address of WR11 |
|  |  | $\mathrm{DB}=\mathrm{SA}$ |
| $9+\mathrm{Ns}$ | ALU | $\mathrm{AB}=$ Address of WR15 |
|  |  | $\mathrm{DB}=\mathrm{SA}$ |
| $10+\mathrm{Ns}$ | Memory write | $\mathrm{AB}=$ Address of workspace register 15 |
|  |  | DB $=$ Status register contents |
| $11+\mathrm{N}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{PC}+2$ |
| $12+\mathrm{Ns}$ | Memory write | $\mathrm{AB}=$ Address of workspace register 14 |
|  |  | $\mathrm{DB}=\mathrm{PC}+2$ |
| $13+\mathrm{Ns}$ | ALU | $\mathrm{AB}=$ Address of WR13 |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $14+\mathrm{Ns}$ | Memory write | $\mathrm{AB}=$ Address of workspace register 13 |
|  |  | $\mathrm{DB}=\mathrm{WP}$ |
| $15+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $16+\mathrm{Ns}$ | Memory read | $\mathrm{AB}=42_{16}+4 \times \mathrm{D}$ |
|  |  | $\mathrm{DB}=$ New PC |
| $17+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |

CLR, SETO, INV, NEG, INC, INCT, DEC, DECT, SWPB

| CYCLE | TYPE | DESCRIPTION |
| :--- | :--- | :--- |
| 1 | Memory read | AB $=$ PC |
|  |  | $\mathrm{DB}=\mathrm{Instruction}$ |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $\mathrm{N} s$ | Insert appropriate data derivation sequence |  |

Note: The operand is fetched for CLR and SETO although not used.
ABS

| CYCLE | TYPE |
| :---: | :---: |
| 1 | Memory read |
| 2 | ALU |

DESCRIPTION
$\mathrm{AB}=\mathrm{PC}$
$\mathrm{DB}=$ Instruction
$\mathrm{AB}=\mathrm{NC}$
$D B=S D$
Ns Insert appropriate data derivation sequence according to the source data addressing mode
$3+N s$
$4+\mathrm{Ns}$
ALU

ALU
Test source data
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
Jump to $5^{\prime}+\mathrm{N}_{\mathrm{s}}$ if data positive
$\mathrm{AB}=\mathrm{NC}$
$D B=S D$

| CYCLE | TYPE | DESCRIPTION |
| :---: | :---: | :---: |
| $5+\mathrm{ns}$ | ALU | Negate source <br> $A B=N C$ <br> $\mathrm{DB}=\mathrm{SD}$ |
| $6+$ Ns | Memory write | $\mathrm{AB}=$ Source data address <br> $\mathrm{DB}=$ Modified source data |
| $5^{\prime}+\mathrm{Ns}$ | ALU | $\begin{aligned} & \mathrm{AB}=\mathrm{NC} \\ & \mathrm{DB}=\mathrm{SD} \end{aligned}$ |
| X |  |  |
| CYCLE | TYPE | DESCRIPTION |
| 1 | Memory read | $\begin{aligned} & \mathrm{AB}=\mathrm{PC} \\ & \mathrm{DB}=\text { Instruction } \end{aligned}$ |
| 2 | ALU | $\begin{aligned} & \mathrm{AB}=\mathrm{NC} \\ & \mathrm{DB}=\mathrm{SD} \end{aligned}$ |
| Ns | Insert the appropriate data derivation sequence according to the source data addressing mode |  |
| $3+\mathrm{Ns}$ | ALU | $\begin{aligned} & \mathrm{AB}=\mathrm{NC} \\ & \mathrm{DB}=\mathrm{SD} \end{aligned}$ |

Note: Add sequence for the instruction specified by the operand.


Note: The source data is fetched, although it is not used.

| BL | TYPE | DESCRIPTION |
| :--- | :--- | :--- |
| CYCLE | Memory read | $\mathrm{AB}=\mathrm{PC}$ |
| 1 |  | $\mathrm{DB}=\mathrm{Instruction}$ |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| Ns |  |  |
|  | Insert appropriate data derivation sequence |  |
|  | according to the source data addressing |  |
|  | mode |  |
| $3+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $4+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{Address}$ of WR11 |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $5+\mathrm{Ns}$ | Memory write | $\mathrm{AB}=\mathrm{Address} \mathrm{of} \mathrm{WR11}$ |
|  |  | $\mathrm{DB}=\mathrm{PC}+2$ |

Note: The source data is fetched although it is not used.

## BLWP

| $\begin{gathered} \text { CYCLE } \\ 1 \end{gathered}$ | TYPE <br> Memory read | DESCRIPTION |
| :---: | :---: | :---: |
|  |  | $\mathrm{AB}=\mathrm{PC}$ |
|  |  | $\mathrm{DB}=$ Instruction |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| Ns | Insert appropriate data derivation sequence according to the source data addressing mode |  |
| $3+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $4+\mathrm{Ns}$ | ALU | $\mathrm{AB}=$ Address of WR15 |
|  |  | $\mathrm{DB}=\mathrm{NC}$ |
| $5+\mathrm{Ns}$ | Memory write | $\mathrm{AB}=$ Address of workspace register 15 |
|  |  | $\mathrm{DB}=$ Status register contents |
| $6+$ Ns | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{PC}+2$ |
| $7+N s$ | Memory write | $\mathrm{AB}=$ Address of workspace register 14 |
|  |  | $\mathrm{DB}=\mathrm{PC}+2$ |
| $8+\mathrm{Ns}$ | ALU | $\mathrm{AB}=$ Address or workspace register 13 |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $9+\mathrm{Ns}$ | Memory write | $\mathrm{AB}=$ Address of workspace register 13 |
|  |  | $\mathrm{DB}=\mathrm{WP}$ |
| $10+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $11+\mathrm{Ns}$ | Memory read | $\mathrm{AB}=$ Address of new PC |
|  |  | $\mathrm{DB}=$ New PC |
| $12+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |


| LDCR |  |
| :---: | :--- |
| CYCLE <br> 1 | TYPE |
| 2 | Memory read |
|  | ALU |
| Ns | Insert appropriate data derivation sequence |

$3+\mathrm{Ns}$
$4+N s$
$5+\mathrm{Ns}$
$6+N s$
$7+N s$
$8+\mathrm{N}_{5}$
C
$9+N s+C$

ALU
ALU

ALU

ALU
Memory read
ALU
Shift next bit onto CRUOUT line. Enable CRUCLK. Increment CRU bit address on AB . Iterate this sequence C times, where $C$ is number of bits to be transferred.

> DESCRIPTION
> $\mathrm{AB}=\mathrm{PC}$
> $\mathrm{DB}=$ Instruction
> $\mathrm{AB}=\mathrm{NC}$
> $\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=$ Address of WR12
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=$ Address of WR12
$D B=S D$
$\mathrm{AB}=$ Address of WR12
$\mathrm{DB}=$ Contents of WR12
$\mathrm{AB}=\mathrm{NC}$
$D B=S D$
$\mathrm{AB}=$ Address +2 Increments C Times
$\mathrm{DB}=\mathrm{SD}$
ALU
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$

| STCR |  |  |
| :---: | :---: | :---: |
| CYCLE | TYPE | DESCRIPTION |
| 1 | Memory read | $\mathrm{AB}=\mathrm{PC}$ |
|  |  | $\mathrm{DB}=$ Instruction |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| Ns | Insert appropriate data derivation sequence according to the source data addressing mode |  |
| $3+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $4+\mathrm{Ns}$ | Memory read | $\mathrm{AB}=$ Address of WR12 |
|  |  | $\mathrm{DB}=$ Contents of WR12 |
| $5+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $6+\mathrm{Ns}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| C | Input selected CRU bit. Increment CRU bit address. Iterate this sequence $C$ times where C is the number of CRU bits to be input. | $\mathrm{AB}=$ Address +2 C times |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
|  |  |  |
|  |  |  |
| $7+\mathrm{Ns}+\mathrm{C}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $8+\mathrm{Ns}+\mathrm{C}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $\mathrm{C}^{\prime}$ | Right adjust (with zero fill) byte (if $\mathrm{C}<8$ ) or word (if $8<\mathrm{C}<16$ ). | $A B=N C$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $\mathrm{C}^{\prime}$ | $=8$ - $\mathrm{C}-1$ if $\mathrm{C} \leq 8$ |  |
|  | $=16-\mathrm{C}$ if $8<\mathrm{C} \leq 16$ |  |
| $9+\mathrm{Ns}+\mathrm{C}+\mathrm{C}^{\prime}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $10+\mathrm{Ns}+\mathrm{C}+\mathrm{C}^{\prime}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $11+\mathrm{Ns}+\mathrm{C}+\mathrm{C}^{\prime}$ | ALU | $\mathrm{AB}=$ Source address |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| $12+\mathrm{Ns}+\mathrm{C}+\mathrm{C}^{\prime}$ | Memory write | $\mathrm{AB}=$ Source address |
|  |  | $\mathrm{DB}=\mathrm{I} / \mathrm{O}$ data |

Note: For STCR instruction the 16 -bit word at the source address is fetched. If the number of CRU bits to be transferred is $\leq 8$, the CRU data is right justified (with zero fill) in the specified byte of the source word and source data word thus modified is then stored back in memory. If the bits to be transferred is $>8$ then the source data fetched is not used. The CRU data in this case is right justified in 16 -bit word which is then stored at the source address.

| SBZ, SBO |  |  |
| :---: | :---: | :---: |
| CYCLE | TYPE | DESCRIPTION |
| 1 | Memory read | $\mathrm{AB}=\mathrm{PC}$ |
| 2 | ALU | $\mathrm{DB}=$ Instruction |
|  |  | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 3 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 4 | Memory read | $\mathrm{AB}=$ Address of WR12 |
|  |  | DB $=$ Contents of WR12 |
| 5 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 6 | CRU | $\begin{aligned} & \text { Set CRUOUT }=0 \text { for SBZ } \\ & =1 \text { for SBO } \end{aligned}$ |
|  |  | $\mathrm{AB}=\mathrm{CRU}$ Bit Address |
|  |  | Enable CRUCLK |
| TB |  |  |
| CYCLE | TYPE | DESCRIPTION |
|  | Memory read | $\mathrm{AB}=\mathrm{PC}$ |
|  |  | $\mathrm{DB}=$ Instruction |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 3 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 4 | Memory read | $\mathrm{AB}=$ Address of WR12 |
|  |  | $\mathrm{DB}=$ Contents of WR12 |
| 5 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 6 | CRU | Set ST (2) = CRUIN |
|  |  | $\mathrm{AB}=$ Address of CRU bit |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |


| CYCLE | TYPE | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | Memory read | $\mathrm{AB}=\mathrm{PC}$ |
|  |  | DB $=$ Instruction |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 3 | ALU | Skip to cycle \#5 if TMS 9900 status satisfies the specified jump condition |
|  |  | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 4 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=$ Displacement value |
| 5 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |


| CYCLE | TYPE | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | Memory read | $\mathrm{AB}=\mathrm{PC}$ |
|  |  | DB $=$ Instruction |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 3 | Memory read | $\mathrm{AB}=$ Address of the workspace register |
|  |  | $\mathrm{DB}=$ Contents of the workspace register |
| 4 | ALU | Skip to cycle \#9 if $\mathrm{C} \neq 0$ |
|  |  | $\mathrm{C}=$ Shift count |
|  |  | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 5 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 6 | Memory read | $\mathrm{AB}=$ Address of WR0 |
|  |  | DB $=$ Contents of WR0 |
| 7 | ALU | $\mathrm{AB}=$ Source address |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 8 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 9 |  | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| C | Shift the contents of the specified workspace register in the specified direction by the specified number of bits. Set appropriate status bits. |  |
|  |  |  |
|  |  |  |
|  |  |  |
| $9+\mathrm{C}$ | Memory write | $\mathrm{AB}=$ Address of the workspace register |
|  |  | $\mathrm{DB}=$ Result |
| $10+\mathrm{C}$ | ALU | Increment PC |
|  |  | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |

AI, ANDI, ORI

| CYCLE | TYPE | DESCRIPTION |
| :--- | :--- | :--- |
| 1 | Memory read | AB $=$ PC |
| 2 | ALU | $\mathrm{DB}=$ Instruction |
|  |  | $\mathrm{AB}=\mathrm{NC}$ |
| 3 | ALU | $\mathrm{DB}=\mathrm{SD}$ |
|  |  | $\mathrm{AB}=\mathrm{NC}$ |
| 4 | Memory read | $\mathrm{DB}=\mathrm{SD}$ |
|  |  | $\mathrm{AB}=$ Address of workspace register |
| 5 | Memory read | $\mathrm{DB}=$ Contents of workspace register |
|  |  | $\mathrm{AB}=\mathrm{PC}+2$ |
| 6 | ALU | $\mathrm{DB}=$ Immediate operand |
| 7 | Memory write | $\mathrm{AB}=\mathrm{NC}$ |
| 7 |  | $\mathrm{DB}=\mathrm{SD}$ |
|  |  | $\mathrm{AB}=$ Address of workspace register |
|  |  | $\mathrm{DB}=$ Result of instruction |


| CI |  |  |
| :---: | :---: | :---: |
| CYCLE | TYPE | DESCRIPTION |
| 1 | Memory read | $\mathrm{AB}=\mathrm{PC}$ |
|  |  | DB $=$ Instruction |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{NC}$ |
| 3 | Memory read | $\mathrm{AB}=$ Address of workspace register |
|  |  | DB $=$ Contents of workspace register |
| 4 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 5 | Memory read | $\mathrm{AB}=\mathrm{PC}+2$ |
|  |  | $\mathrm{DB}=$ Immediate operand |
| 6 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 7 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |


| LI |  |  |
| :---: | :---: | :---: |
| CYCLE | TYPE | DESCRIPTION |
| 1 | Memory read | $\mathrm{AB}=\mathrm{PC}$ |
| 2 | ALU | $\mathrm{DB}=$ Instruction |
|  |  | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 3 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 4 | Memory read | $\mathrm{AB}=\mathrm{PC}+2$ |
|  |  | $\mathrm{DB}=$ Immediate operand |
| 5 | ALU | $\mathrm{AB}=$ Address of workspace register |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 6 | Memory write | $\mathrm{AB}=$ Address of workspace register |
|  |  | DB $=$ Immediate operand |
| LWPI |  |  |
| CYCLE | TYPE | DESCRIPTION |
| 1 | Memory read | $\mathrm{AB}=\mathrm{PC}$ |
|  |  | $\mathrm{DB}=$ Instruction |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 3 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 4 | Memory read | $\mathrm{AB}=\mathrm{PC}+2$ |
|  |  | $\mathrm{DB}=$ Immediate operand |
| 5 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| LIMI |  |  |
| CYCLE1 | TYPE | DESCRIPTION |
|  | Memory read | $\mathrm{AB}=\mathrm{PC}$ |
|  |  | DB $=$ Instruction |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 3 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 4 | Memory read | $\mathrm{AB}=\mathrm{PC}+2$ |
|  |  | $\mathrm{DB}=$ Immediate data |


| CYCLE | TYPE |
| :---: | :---: |
| 5 | ALU |
| 6 | ALU |
| 7 | ALU |

DESCRIPTION
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
$\mathrm{AB}=\mathrm{NC}$
$\mathrm{DB}=\mathrm{SD}$
STWP, STST

| CYCLE | TYPE |
| :---: | :--- |
| 1 | Memory read |
| 2 | ALU |
| 3 | ALU |
| 4 | Memory write |

CKON, CKOF, LREX, RSET

| CYCLE | TYPE | DESCRIPTION |
| :--- | :--- | :--- |
| 1 | Memory read | $\mathrm{AB}=\mathrm{PC}$ |
|  |  | $\mathrm{DB}=\mathrm{Instruction}$ |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 3 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 4 | CRU | Enable CRUCLK |
|  |  | $\mathrm{AB}=\mathrm{External}$ instruction code |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 5 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
|  |  | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |

IDLE

| CYCLE | TYPE | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | Memory read | $\mathrm{AB}=\mathrm{PC}$ |
|  |  | $\mathrm{DB}=$ Instruction |
| 2 | ALU | $A B=N C$ |
|  |  | $D B=S D$ |
| 3 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 4 | CRU | Enable CRUCLK |
|  |  | $\mathrm{AB}=$ Idle code |
|  |  |  |
| 5 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 6 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{NC}$ |


| RTWP |  |  |
| :---: | :---: | :---: |
| CYCLE | TYPE | DESCRIPTION |
| 1 | Memory read | $\mathrm{AB}=\mathrm{PC}$ |
|  |  | $\mathrm{DB}=$ Instruction |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 3 | ALU | WP +30 |
| + | Memory read | $\mathrm{AB}=$ Address of WR15 |
|  |  | $\mathrm{DB}=$ Status $_{\text {oLD }}$ |
| 5 | Memory read | $\mathrm{AB}=$ Address of WR14 |
|  |  | $\mathrm{DB}=\mathrm{PC}_{\text {oLd }}$ |
| 6 | Memory read | $\mathrm{AB}=$ Address of WR13 |
|  |  | $\mathrm{DB}=\mathrm{WP}_{\text {OLD }}$ |
| 7 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |

Machine-Cycle Sequence in Response to External Stimuli
RESET

| $\underset{1^{*}}{\text { CYCLE }}$ | TYPE | DESCRIPTION |
| :---: | :---: | :---: |
|  | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 2 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 3 | ALU | $\mathrm{AB}=0$ |
|  |  | DB $=0$ |
| 4 | Memory read | $\mathrm{AB}=0$ |
|  |  | DB $=$ Workspace pointer |
| 5 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=$ Status |
| 6 | Memory write | $\mathrm{AB}=$ Address of WR15 |
|  |  | DB $=$ Contents of Status register |
| 7 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{PC}$ |
| 8 | Memory write | $\mathrm{AB}=$ Address of workspace register 14 |
|  |  | $\mathrm{DB}=\mathrm{PC}+2$ |
| 9 | ALU | $\mathrm{AB}=$ Address of WR13 |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 10 | Memory write | $\mathrm{AB}=$ Address of workspace register 13 |
|  |  | $\mathrm{DB}=\mathrm{WP}$ |
| 11 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 12 | Memory read | $\mathrm{AB}=2$ |
|  |  | $\mathrm{DB}=$ New PC |
| 13 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |

[^2]
## LOAD

| CYCLE | TYPE | DESCRIPTION |
| :---: | :---: | :---: |
| $1^{*}$ | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 2 | Memory read | $\mathrm{AB}=\mathrm{FFFC}_{16}$ |
|  |  | DB $=$ Contents of $\mathrm{FFFC}_{16}$ |
| 3 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | DB $=$ Status |
| 4 | Memory write | $\mathrm{AB}=$ Address of WR15 |
|  |  | DB $=$ Contents of status register |
| 5 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{PC}$ |
| 6 | Memory write | $\mathrm{AB}=$ Address of WR14 |
|  |  | $\mathrm{DB}=\mathrm{PC}+2$ |
| 7 | ALU | $\mathrm{AB}=$ Address of WR13 |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 8 | Memory write | $\mathrm{AB}=$ Address of workspace register 13 |
|  |  | $\mathrm{DB}=\mathrm{WP}$ |
| 9 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 10 | Memory read | $\mathrm{AB}=\mathrm{FFFE}$ |
|  |  | $\mathrm{DB}=$ New PC |
| 11 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |

*Occurs immediately after last clock cycle of preceding instruction.

Psuedo Instructions
NOP
Same as JMP

RT
Same as B with indirect thru Register 11.

Interrupts

| $\begin{gathered} \text { CYCLE } \\ 1^{*} \end{gathered}$ | TYPE | DESCRIPTION |
| :---: | :---: | :---: |
|  | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 2 | Memory read | $\mathrm{AB}=$ Address of interrupt vector |
|  |  | $\mathrm{DB}=\mathrm{WP}$ |
| 3 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=$ Status |
| 4 | Memory write | $\mathrm{AB}=$ Address of WR15 |
|  |  | $\mathrm{DB}=$ Status |
| 5 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{PC}$ |
| 6 | Memory write | $\mathrm{AB}=$ Address of WR 14 |
|  |  | $D B=P C+2$ |
| 7 | ALU | $\mathrm{AB}=$ Address of WR13 |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 8 | Memory write | $\mathrm{AB}=$ Address of WR 13 |
|  |  | $\mathrm{DB}=\mathrm{WP}$ |
| 9 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |
| 10 | Memory read | $A B=$ Address of second word of interrupt vector |
|  |  | DB $=$ New PC |
| 11 | ALU | $\mathrm{AB}=\mathrm{NC}$ |
|  |  | $\mathrm{DB}=\mathrm{SD}$ |

*Occurs immediately after last clock cycle of preceding instruction

## Timing

The timing of the ALU, CRU, and memory cycles is shown in Figures 4-77, 78 and 79. Figure 4-80 shows the TMS9980A/81 memory cycle.


Figure 4-77. ALU Cycle

Figure 4-78. CRU Cycle.


Figure 4-79. TMS 9900 Memory Cycle (No Wait States)


READY

D0 - D7
 CPU WRITE DATA INPUT MODE RD INPUT MODE RD INPUT

Figure 4-80. TMS 9980A/81 Memory Cycle (No Wait States)

## CHAPTER 5

Software Design: Programming Methods and Techniques

## 9900 ARCHITECTURE

The 9900 system is illustrated in Figure 5-1. The major subsystems are the 9900 processor, the memory for program and data storage, and input and output devices for external communication and control. The processor controls the fetching of data and instructions from memory or input devices and the transferring of data from one location to another. The data and instructions are transferred 16 bits at a time in groups called words. These words are addressed or located by signals on the 15 address lines $\mathrm{A}_{0}$ through $\mathrm{A}_{14}$ (called the address bus). A 15 binary bit address will select one of 32,768 memory words.


Figure 5-1. General 9900 System Structure
Internally, the processor generates a 16 bit address but the least significant bit, $\mathrm{A}_{15}$, is not sent to the memory. Each word is further broken down into two 8 bit groups called bytes as shown in Figure 5-2. The first 8 bit byte of a word is located at an even address $\left(A_{15}=0\right)$. The second 8 bit byte is located at an odd address $\left(A_{15}=1\right)$. The byte selection is done internally in the processor once the full 16 bit data word is obtained from one of the 32,768 word locations in memory. Byte addressing is used only on instructions that perform byte operations; most 9900 instructions are word operations.
The processor contains certain basic elements as shown in Figure 5-3. The timing and control section is of primary interest to the hardware designer who must make certain that all system events occur in the correct order and at the correct time. The software designer is interested in what operations the ALU provides and the registers that determine the instruction and data addresses. These registers are the program counter, the status register, and the workspace pointer. In addition, the instruction register is of interest in understanding the basic instruction cycle of the processor. The 9900 contains other registers such as data address registers, ALU scratchpad registers, and so on. The processor also provides hardware to decode instructions, control the ALU operation, and to control the CRU input and outputs. These components all work together to provide the basic instruction fetch and execution cycle of the processor.


Figure 5-2. 9900 Words and Bytes


Figure 5-3. Basic 9900 Elements.

Instruction Register and Cycle
The instruction cycle that is performed over and over again by the processor consists of the following basic operations:

1) Instruction Fetch - the contents of the program counter are sent out on the address lines and a memory read is performed. The 16 bit instruction operation code word is sent from the memory along the data lines $D_{0}$ through $D_{15}$ and is latched in the processor instruction register.
2) Instruction Execution - The instruction is decoded and executed. Usually, the address of the data to be operated on (source data) is generated and a memory read cycle is performed to get the data into the processor. Then a destination address is generated and a memory write cycle is performed to store the result of the operation at a desired destination memory location.
3) The contents of the program counter are changed to indicate the address of the next instruction and the processor returns to the instruction fetch operation.

This sequence is repeated continually as long as power is supplied to the processor.
The number of memory references required in the instruction operation depends on the format that is used for the instruction. Instructions can have one of 9 such formats as illustrated in Figure 5-4. The instruction code indicates to the processor how many memory references are required to get all the information needed by the instruction. The first memory read obtains the instruction code which determines which operation is to be performed and how the data is located. A second and possibly a third memory read may be required to obtain values or addresses for the data to be used in this operation. An immediate instruction (format 8) consists of two successive memory words: the first for the instruction code and a second word that contains the data constant to be used. Other instruction formats contain a $T_{s}$ and/or a $T_{d}$ field to indicate the existence of data addresses as part of the instruction. If a $\mathrm{T}_{\mathrm{s}}$ or $\mathrm{T}_{\mathrm{d}}$ two bit field contains a $10_{2}$, the address of the source or destination locations or both will be contained in the one or two memory locations immediately following the instruction code word as illustrated in Figure 5-5. In these cases, one or two additional memory reads are required to fetch these addresses for use by the instruction to locate data in memory. Obviously, the more memory references required to get all of the instruction, the longer the execution time for that instruction. The programmer also needs to be aware of the number of words of memory required for each instruction in order to estimate program memory requirements.


Figure 5-4. 9900 Instruction Formats

(PC) MEANS: CONTENTS OF THE PROGRAM COUNTER
Figure 5-5. Example Memory Requirements for Format 1 Instructions.

## Program Counter (PC)

The program counter, abbreviated PC, contains the address of the instruction to be executed as illustrated in Figure 5-6. Normally, after executing an instruction, the contents of the program counter are incremented by two to locate the next instruction word in sequence in memory. The programmer can control the contents of the program counter (and thus control where the next instruction is to be found) by using branch or jump instructions. These instructions offer the alternatives of taking the next instruction in sequence or jumping to another part of program memory for the next instruction.


Figure 5-6. Purpose of the Program Counter

## Status Register (ST)

The purpose of the status register is to store the general arithmetic and logic conditions that result from the execution of each instruction. This information lets the programmer know if the last operation caused a result equal to or greater than some reference number (often zero). It includes the information regarding the sign of the result (was it a negative or a positive number), the parity of the result (an odd or even number of one bits), and if a carry or overflow occurred (indicating that the 16 bit word length was insufficient to hold the result). The status register also contains a 4 bit code known as the interrupt mask which defines which of 16 hardware subsystem interrupt signals will be recognized and responded to by the processor. The information contained in the status register is defined in Figure 5-7.

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LGT | AGT | EQ | C | OV | OP | X |  |  |  |  |  |  |  |  |  |


| Status Register Bit |  |
| :---: | :---: |
| 0 | LGT - Logical Greater Than - set in a comparison of an unsigned number with a smaller unsigned number. |
| 1 | AGT - Arthmetic Greater Than - set when one signed number is compared with another that is less positive (nearer to $-32,768$ ). |
| 2 | EQ - Equal - set when the two words or two bytes being compared are equal. |
| 3 | C - Carry - set by carry out of most significant bit of a word or byte in a shift or |
| 4 | OV - Overflow - set when the result of an arthmetic operation is too large or too small to be correctly represented in 2's complement form. OV is set in addition if the most significant bit of the two operands are equal and the most significant bit of the sum is different from the destination operand most significant bit. OV is set in subtraction if the most significant bits of the operands are not equal and the most significant bit of the result is different from the most significant bit of the destination operand. In single operand instructions affecting OV , the OV is set if the most significant bit of the operand is changed by the instruction. |
| 5 | OP - Odd Parity - set when there is an odd number of. bits set to one in the result. |
| 6 | X - Extended Operation - set when the PC and WP registers have been to set to values of the transfer vector words during the execution of an extended operation. |
| 7-11 | - Reserved for special Model 990/10 computer applications. |
| 12-15 | - Interrupt Mask - All interrupts of level equal to or less than mask value are enabled. |

Figure 5-7. TMS9900 Status Register Contents

Workspace Pointer (WP)
This register addresses the first word in a group of 16 consecutive memory words called a workspace as illustrated in Figure 5-8. These workspace words are called workspace registers and are treated by the processor as if they were registers on the processor chip. These workspace registers can be used as accumulators for arithmetic operations or for storage of often used data. When the workspace register contains the data used by the instruction, the $\mathrm{T}_{\mathrm{s}}$ or $\mathrm{T}_{\mathrm{d}}$ fields in the instruction format (see Figure 5-4) are 00. This way of locating instruction operands is an addressing mode called workspace register addressing. The workspace register can also be used to store the address of the data to be used instead of storing the data itself. In this case the $\mathrm{T}_{\mathrm{s}}$ or $\mathrm{T}_{\mathrm{d}}$ fields of the instruction code or format will be 01. This type of addressing (method of data location) is known as register indirect addressing. Workspace registers 1 through 15 can also be used to store the base address to which an offset will be added to determine a data address. This type of addressing is called indexed addressing and the $\mathrm{T}_{\mathrm{s}}$ or $\mathrm{T}_{\mathrm{d}}$ fields for this type of addressing will be a 10 .

Some of the workspace registers are reserved for specific tasks as shown in Figure 5-8. If a certain type of subroutine branch called a branch and link (BL) is performed, register 11 is used to save the contents of the program counter at the time of the branch. In another type of subroutine branch, the branch and link workspace (BLWP) instruction, registers 13,14 , and 15 , are used to save the values of WP, PC, and ST registers, respectively, that were in the processor at the time the branch instruction occurred. These registers then allow the programmer to return to the situation or program context that existed prior to the branch. Register 12 is used to form the address of certain input and output bits that make up part of the communications register unit (CRU) subsystem.


Figure 5-8. 9900 Workspace Structure

The relationships between the workspace registers and the instruction operations must be understood by the programmer to effectively utilize the 9900 . Much of the addressing of data involves the use of workspace registers and branch and input/output instructions must use the dedicated registers 11 through 15 . The use of the workspace in performing the basic program functions offered by the 9900 will be covered in detail throughout this chapter.

## Program Environment or Context

The contents of the three processor registers (PC, WP, and ST) completely define the status of the system program at any given time. As illustrated in Figure 5-9, the program counter keeps track of that part of the system program currently being executed by specifying the current instruction location. The status register keeps track of the logical and arithmetic conditions that result from the execution of each instruction. The workspace pointer keeps track of the location in memory of the sixteen general purpose workspace registers currently being used by the program. The contents of the processor and workspace registers define the current program environment or context of the system. A change in the contents of these registers will change the environment to a new part of program memory and a new workspace area. Thus, the system will be switched to a new environment or program context by such a change. Similarly, by restoring the contents of PC, WP, and ST to original values, the program environment will be switched back to the original context and continue executing in the original program environment.


Figure 5-9. Program Context

## MEMORY ORGANIZATION

The 9900 system memory must provide storage locations for the system program and subprograms and storage for system data. Since the physical devices used for storing instructions are often a different type of memory device from those used to store data, the program is usually stored in consecutive blocks of memory separate from the blocks of data. This is illustrated in Figure 5-10. Also shown in Figure 5-10 are groups of memory locations that must be reserved for program and workspace addresses used by certain subprograms. Thus, the memory is subdivided into three types of storage locations: program memory, data memory, and reserved or dedicated memory.


Figure 5-10. 9900 Memory Organization

## RAM/ROM Partitioning

The program storage should be non-volatile so that the system program is not lost when the system power is turned off. Further, it is often desirable for the program memory to be a read-only memory or ROM. High volume read-only memory devices are mask programmable by the manufacturer. Alternatively, the program storage can be placed in a programmable read only memory (PROM). These devices may be economically programmed in smaller quantities. Programming may be performed by the user or by the distributor of the devices. Since both PROM and ROM devices provide word storage in consecutive addresses and the processor executes programs by going through instructions in sequence, the instructions that comprise a given subprogram should be placed in consecutive addresses in a block of memory words called a program module. It is not necessary that all program modules be adjacent to each other in memory, though certainly it is reasonable to do so.

System data storage, excluding input/output registers, provide storage for data being processed by the system program. These storage locations are usually located in consecutive blocks of memory. Since the data memory must provide both read and write capability, it is often called read-write memory. A more common terminology is random access memory or RAM, though this is somewhat misleading, since the program memory in ROM may also be randomly accessed.

The range of addresses that are assigned to the RAM storage locations and those that are assigned to the ROM locations are somewhat arbitrary. The reserved locations are the first locations in program memory, so that part of the ROM addresses are these reserved location areas. Often hardware considerations such as the simplification of the address decoding circuitry may decide the range of addresses that are used for each type of memory.

## Reserved Memory

The program modules, workspaces, and general data storage can generally be placed anywhere in memory, as long as the following reserved locations are preserved:

1) The first 32 words of memory (addresses 0 through $3 \mathrm{E}_{16}$ ) are reserved for interrupt transfer vectors.
2) The next 32 words of memory (addresses $40_{16}$ through $7 \mathrm{E}_{16}$ ) are reserved for extended operation transfer vectors.
3) The last two words of memory (addresses $\mathrm{FFFC}_{16}$ and $\mathrm{FFFF}_{16}$ ) are reserved for a load or reset transfer vector.

These transfer vectors provide storage for a value to be placed in the workspace pointer and a value to be placed in the program counter in order to switch the program context from its current environment to a subprogram and new workspace. This new subprogram and workspace context is used to respond to a hardware interrupt signal, a hardware reset signal, or an instruction called an extended operation (XOP).

## WORKSPACE UTILIZATION

The Workspace Concept and Uses
The advanced memory-to-memory architecture of the 9900 affords multiple register files in main memory for efficient data manipulation and flexible subroutine linkage. The usage of the workspace must follow certain constraints for optimum performance. Each workspace is a contiguous block of 16 words in main memory. All 16 general purpose registers are available to the programmer for use in any of four ways:

1) Operand Registers - to contain data for arithmetic and logical operations.
2) Accumulators - to store intermediate results of arithmetic operations.
3) Address Registers - to specify memory location of operands.
4) Index Registers - to provide an offset from a base address to define an operand location.

The workspace pointer in the processor contains the address of workspace register 0 . The address of any workspace register R is:

$$
\text { Memory Address of Register } \mathrm{R}=(\mathrm{WP})+2 \mathrm{R}
$$

where (WP) means the contents of the workspace pointer.
When a workspace register is specified as an operand in an instruction, (workspace register addressing mode) the workspace register contains binary data for use by the instruction. As an example, consider the addition of the data in register 5 to the data in register 6. The instruction format is:

$$
\text { A } \quad 5,6
$$

with address calculations of:

which is interpreted as follows:

1) The contents of the program counter addresses the instruction in ROM.
2) The instruction indicates workspace register addressing causing the calculation of the workspace addresses to locate the data to be used by the instruction (contained in registers 5 and 6) in RAM.

The resulting hardware operation with the data thus located is:


In this example, register 5 is functioning as an operand and register 6 is functioning as an accumulator. The difference between an operand and an accumulator register is that operands remain unchanged by an operation, while accumulators assume new values, the result of the operations.

The contents of a workspace register may be the address of an operand or an accumulator in main memory. Address registers are accessed through workspace register indirect addressing, with or without autoincrementing. If autoincrementing is not used, the content of the workspace register (the address of the data) is not changed by the operation. If autoincrementing is used, the address contained in the workspace register is incremented by one for byte operations and by two for word operations. An example of an addition instruction in which both the operand and the accumulator are specified by register indirect addressing is:
with the address computations:

with the resulting hardware operation:


The contents of the address registers are not changed in execution since autoincrementing is not used.

Autoincrementing is often used when accessing structured data and data arrays. To add this feature to this example, the following format would be used:

A

$$
* 5+, * 6+
$$

which would result in the same events as described for standard workspace register indirect addressing with the addition of an incrementing by two of the contents of the address register 5 and 6:


The addresses are modified (incremented by two) after the operand and accumulator addressing operations are completed.

When the workspace register is used as an index register, its contents specify an offset from a base address. The sum of this offset and the base address contained in the instruction defines the memory location of program data. Workspace registers act as index registers when the indexed addressing mode is used. The only restriction on the use of workspace registers as index registers is that register 0 cannot be used as an index register. An example of using register 5 as an indirect address register for the operand and register 6 as an index register for addressing the accumulator would be:

A $\quad * 5$, @BASE (6)
The binary address BASE is the second word of the two word add instruction, with address calculations as follows:


The operand data is added to the accumulator data and the sum is stored in the accumulator location.

## Dedicated Areas of Workspaces

Any register of a workspace may be used as a general purpose register (with the exception of register 0 not being available as an index register). A few of the registers are used by 9900 hardware in certain ways, and the software designer must observe these constraints to assure the integrity of stored data and program and hardware linkages. Figure 5-11 shows the way the workspace is viewed by the hardware.


Figure 5-11. Reserved Areas of 9900 Workspaces
An examination of Figure 5-11 reveals the following areas that may have to be reserved in a workspace:

Registers 13, 14, and 15 - Context Switches
These three workspace registers are loaded with current values of the workspace pointer, program counter, and status register with each context switch. A context switch occurs in response to an interrupt or in executing a BLWP or XOP instruction. When an RTWP return instruction is executed, the processor restores these values to the processor registers from the last three workspace registers. To insure that this return linkage is not destroyed, the programmer must insure that subprogram operations or subsequent context switches do not alter the contents of registers 13,14 , or 15.

## Register 0-Shift Instruction

Bits 12 through 15 of register 0 may specify a bit count for shift instructions. The 9900 shift instructions have the format:

OPCODE R, SCNT
where the OPCODE is one of the shift instruction mnemonics SLA, SRC, SRL, or SRA, R is the operand register, and SCNT specifies the number of bit position to be shifted. When SCNT is zero, bits 12 through 15 of register 0 specifies the shift count. If both SCNT and bits 12 through 15 of register 0 are zero, a 16 bit shift will occur.

## Register 11 - XOP and BL Instructions

Register 11 is used to save address information in extended operation instructions (XOP) and Branch and Link subroutine jump (BL) instructions. The BL instruction provides a means of subroutine linkage without the overhead of a context switch. Previous contents of register 11 are replaced with the program counter contents when a BL occurs. Return to the calling procedure is accomplished with the RT pseudo-instruction or by an indirect branch B ${ }^{*} 11$. No critical data should be stored in register 11 if a BL instruction is to be executed.

In the case of the extended operation instruction, an address is passed to register 11 during the XOP context switch. For example:

XOP VAR, OPNUM
OPNUM is the XOP number and locates the XOP transfer vector in main memory through the formula:

Transfer Vector Address $=40_{16}+4 \times$ OPNUM
The effective address of the source operand VAR is placed into register 11 of the XOP workspace. Even if VAR is not provided, register 11 contents will be altered by executing an XOP instruction.

## Register 12 - CRU Bit Addressing

The 9900 communications register unit (CRU) is a direct command-driven I/O interface. The five CRU instructions (SBO, SBZ, TB, LDCR, and STCR) all depend on the presence of a CRU hardware base address in bits 3 through 14 of workspace register 12. None of these instructions alter the content of register 12.

## Workspace Location

Workspaces may be located anywhere in main memory. In practice, 66 words of memory are reserved to implement necessary hardware functions (transfer vectors). Workspaces and data may be stored in any other memory area, known as general memory. The memory locations reserved for 9900 transfer vectors for interrupts and extended operation instructions are memory addresses $0000_{16}$ through $007 \mathrm{E}_{16}$. The last two words of memory (addresses $\mathrm{FFFC}_{16}$ and $\mathrm{FFFE}_{16}$ ) are reserved for a load function transfer vector, so the last data or instruction word can occur at address $\mathrm{FFFA}_{16}$.

Within general addresses $0080_{16}$ through $\mathrm{FFFA}_{16}$, workspaces can be independent, or used in common by different program segments or subprograms. To reduce memory requirements of a software system, routines can share workspaces. The effect of a BL call to a subroutine is illustrated in Figure 5-12. The program counter is changed to fetch the instructions from the subroutine, but the workspace pointer is not changed, which results in a workspace shared by the called and the calling procedures.


Figure 5-12. Shared Workspace Subroutine Call

When a routine requires the use of a large number of workspace registers; an independent workspace will be needed for that routine. In some cases, independent workspaces are used for routines when little common data is needed. When workspaces have no common memory words, parameter or data passing can be done by using the old program counter and workspace pointer. For example, in a context switch, which saves the old workspace pointer in the new workspace register 13, any of the old workspace registers can be accessed by referring to the contents of the new register 13. The contents of register 13 addresses the old workspace register 0 . The use of register 13 as an index register allows the programmer access to any other of the old workspace registers. Thus, to access old register 0 as an operand in an add instruction, the following instruction would be used:

A $\quad * 13,7$
This instruction specifies the contents of old register 0 (addressed by the contents of new register 13) as an operand and new register 7 as an accumulator. To address old register 10 , the following indexed addressing approach could be used:

A
@20(13),7

This instruction adds 20 to the contents of new register 13 to generate the address of old workspace register 10 , which is then used as an operand in the add operation. The effect of a context switch in providing an independent workspace is illustrated in Figure 5-13.


Figure 5-13. Independent Workspaces

## SUBROUTINE TECHNIQUES

Software systems are implemented with a set of subprograms, usually subroutines.
Subroutines offer several advantages over incorporation of all code into a large main program:

1) Repetition of code is reduced. Modular coding of repeated processes saves memory requirements of software.
2) Documentation is simplified. The clarity of complex programs is enhanced by breaking the overall task into manageable subsystems.
3) Debugging time is reduced. A complicated system can be made functional one module at a time.

These advantages point out the importance of understanding the characteristics of 9900 subroutine calls. The most important characteristics are the way the subroutine linkages back to the calling program are handled and the way parameters are passed between the calling program and the subroutine. The linkage procedures for the types of subroutine calls are discussed first.

## Types of Subroutines

Three types of subroutine calls are used with the 9900 . The following table summarizes the calls and returns for each type:

| $\frac{c}{c}$ Call to Subroutine |  |
| :--- | :--- |
| $\frac{\text { Mnemonic }}{\text { BL }}$ |  |
| BLWPaning <br> Branch \& Link |  |
| OP |  |
|  | Branch \& Link <br> Workspace Pointer <br> Extended Operation |



## SUBROUTINE TECHNIQUES

Software Design:
Programming Methods
and Techniques
The branch and link instruction is a fast transfer to a routine that shares the workspace with the calling procedure. Execution of a BL causes the contents of the program counter to be stored in workspace register 11. The new program counter value is the single argument of the BL instruction. An example of a typical BL instruction is:
PT BL @SUB1

SUB1 is the label of the first instruction of the subroutine being called. After execution of the BL instruction, program flow will continue at the symbolic address SUB1. Upon execution of the BL instruction, the update value of the program counter (address $\mathrm{PT}+4$ ) is stored in workspace 11 ( PT is the symbolic address of the BL instruction). This process of a shared workspace subroutine call is illustrated in Figure 5-14. Return to the calling procedure is through the RT pseudo-instruction which is equivalent to the indirect branch;

$$
\text { B } \quad *_{11}
$$

Since the BL instruction always reloads Workspace register 11, special steps must be taken to insure that the critical return address is not overstored. Generally, register 11 should not be used to save a variable whose value will be needed after a BL instruction occurs. Similarly, after a BL instruction has been executed (and before a RT instruction has been executed), register 11 cannot be used by any instruction that would change the contents of register 11, such as using register 11 as an accumulator or executing another BL instruction. If multiple levels of BL calls are to be used, a push-down stack must be established to save intermediate return linkage. Techniques for setting up a stack are discussed under the topics of multiple level subroutine calls and reentrancy.


Figure 5-14. Effects of BL Instruction

```
Software Design:
Programming Methods
and Techniques
```

The branch and load workspace pointer (BLWP) is a subroutine call that initiates a context switch. When a context switch occurs, the programming environment is changed to allow the subroutine to use a new register file (workspace). BLWP has the following effect as illustrated in Figure 5-15:

1) A transfer vector located by the argument of the BLWP instruction supplies a new workspace pointer value and program counter value.
2) The old values of WP, PC, and ST are saved in registers 13,14 , and 15 , respectively, of the new workspace.
3) Execution proceeds in the subroutine using the new PC value.

The 9900 format for a typical BLWP using Symbolic addressing is:
PCL BLWP @TVAL
where PCL is an arbitrary label and the symbolic address of the location of the BLWP instruction in general memory. TVAL is the symbolic address of the transfer vector, which in turn provides new values for the workspace pointer and the program counter. The contents of workspace register 13 through 15 of the new workspace are reserved for storage of the return linkage. Since the BLWP can store return linkage in an independent workspace, multiple subroutine levels may be implemented without a return stack as long as no two subroutines use the same workspace (transfer vector). Although the example in Figure 5-15 uses symbolic addressing mode, other addressing modes can be used.


Figure 5-15. Execution of BLWP Instruction (BLWP @TVAL)

```
Software Design:
Programming Methods
and Techniques
```

Extended operation instructions (XOP) offer a means of expanding the 9900 instruction set. The implementation of an XOP is similar to the execution of a BLWP; the instructions differ only in the location of the transfer vector and in the parameter passing feature offered by the XOP. The execution of an XOP is illustrated in Figure 5-16 and consists of the following events:

1) Identify the XOP number (N) and locate a transfer vector in memory at the address $0040_{16}+4 \times \mathrm{N}$.
2) Use the transfer vector word one as the new workspace pointer value and the second word of the vector as the new program counter value.
3) Save the old contents of WP, PC, and ST in new workspace registers 13, 14, and 15 , respectively.
4) Store the effective address of the source operand in new workspace register 11.

Thus, XOP initiates a context switch with the added benefit of direct passing of a parameter address to the new workspace (register 11). By using an assembler directive DXOP, the user can define a mnemonic string to present one of the 16 XOP transfer vectors. This mnemonic can then be used in the program as a user defined instruction, improving the clarity of the program coding. For example, to define XOP 15 as the mnemonic SAMPL, the following directive can be used:

DXOP SAMPL, 15
Then, instead of using the standard XOP entry in the program:
XOP @PARAM, 15
The programmer can insert the newly defined mnemonic:
SAMPL @PARAM
The XOP call is a software trap to a user-defined routine. It functions as though the routine were a single instruction added to the 9900 set of operation codes, hence the name "extended operation."


Figure 5-16. Execution of XOP Instruction (XOP @PARAM, 15)

## Parameter Passing

Most subroutines require access to data generated by the calling procedure. Different subroutine call types mandate different parameter passing techniques. All three types of subroutine calls, BL, BLWP, and XOP, transfer the old contents of the program counter to the called procedure. This return linkage provides a powerful tool for parameter passing as illustrated in Figure 5-17. A parameter list can be assembled in a block of words following the call and accessed through the old program counter by workspace register indirect autoincrement addressing. Regardless of the number of parameters used in any given call, the program counter must be incremented past the whole list, so that the return will be to the next instruction in the calling program. A subroutine call using only one of two passed parameters is shown in the following example:

| 0200 |  | BL | @ANG | Call Subroutine ANG |
| :--- | :--- | :--- | :--- | :--- |
| 0202 | FLAG1 | DATA $>0$ | Parameter 1 is $0000_{16}$ |  |
| 0204 | FLAG2 | DATA $>1$ | Parameter 2 is $0001_{16}$ |  |
| 0600 | ANG | MOV | $* 11+, 3$ | Move Parameter 1 into R3 |
| 0602 |  | C | 3,2 | Compare Parameter 1 to contents of R2 |
| 0604 |  | JEQ | FIRSTEQ | Try next test if equal |
| 0606 |  | INCT | R11 | Move Return PC past parameter 2 |
| 0608 |  | B | $* 11$ | Return |
| 060 A | FIRSTEQ |  |  |  |

The subroutine ANG checks the first parameter against the contents of R2. If an inequality is found, the branch to continue the routine at FIRSTEQ is not taken. The move instruction which loaded parameter 1 into the workspace increments the program counter in R11 by 2 so that register 11 now points to parameter 2 . The INCT instruction is required to increment the program counter value in R11 past parameter 2 to point to the next instruction in the calling program.

When parameters are passed in this way using the program counter, good programming practice dictates that they be constants or addresses only and not variables. Variable quantities should be stored in memory external to program code. To 'nest' variable data in program code causes in-line code modification, which would produce code that would be inoperative if stored in ROM.

The example above dealt with the BL subroutine call, though the same technique can be applied to BLWP or XOP calls. These calls store the program counter in workspace register 14 , so the indirect address register must be 14 instead of 11 .


Figure 5-17. Parameter Passing Using Old Program Counter Value.

Another method of parameter passing is used when a context switch occurs. Both BLWP and XOP cause the old contents of the workspace pointer to be stored in the new workspace register 13. By using register 13 in the called procedure, access is gained to parameters in the old workspace as illustrated in Figure 5-18. Direct access to old register 0 is provided, but to use other parts of the old workspace, indexed addressing provides the most convenient access to old registers 1 through 15 without changing the old workspace pointer value. For example, to move the contents of old workspace register 2 to new workspace register 5, the following instruction can be used:

$$
\mathrm{MOV} @ \mathrm{R} 2 * 2(13), \mathrm{R} 5
$$

which causes the address of the operand to be the contents of register 13 plus 4 , which is the address of old workspace register 2 . Similarly, to move the contents of old workspace register 7 to old workspace register 6:
MOV
@R7*2(13), @R6*2(


Figure 5-18. Parameter Passing through Old Workspace Pointer
A final type of parameter passing applies only to XOP context switches. The single argument of an XOP call specifies the effective address of a source operand. This form of parameter passing avoids the risk of changing the old PC and WP. The overhead of changing the WP and PC pointers is also avoided to increase execution speed. As an example, if XOP 9 has been defined as FADD by a DXOP directive, the call:

FADD @LIST
causes the address stored at location LIST to be placed in register 11 of the subroutine workspace. Then, workspace register indirect addressing can access the parameter. For example, if in the FADD subroutine it is desired that the parameter be incremented by two, the following instruction would be used.

INCT *11
The use of the parameter through its address in register 11 is straightforward and doesn't interfere with the return linkage. This type of parameter passing has already been illustrated in Figure 5-16.

## Multiple Level Shared Workspace Subroutines

Since the BL instruction always reloads the workspace register 11 , special steps must be taken to insure that the information in register 11 is not overstored. In the case of multiple levels of BL called subroutines, routines which call other routines before returning to the main program, a pushdown stack should be established to save intermediate return linkage. To create a return linkage stack for multiple levels of subroutines which share a workspace, the following procedure is employed:

1) Allocate one workspace register to the stack pointer function.
2) For each subroutine, "push" the contents of workspace register 11 before the next call, and "pop" the stack to restore the register 11 contents after each call is complete.
An example of a stack manipulation code following this procedure to push and pop return linkage is as follows, with register 5 acting as a stack pointer:

Subroutine code before next level call
$\left.\begin{array}{lll}\text { DECT } & 5 & \text { Decrement Stack Pointer } \\ \text { MOV } & 11, * 5 & \text { Load return PC onto Stack }\end{array}\right\} \quad$ Push Operation

BL @SUBNXT Call next level of subroutine
MOV $\quad * 5+, 11 \quad$ After return, restore current return address and restore stack pointer

Pop Operation

This code allows the current subroutine to call subroutine SUBNXT without destroying the current subroutine's return linkage. The main program employs a standard BL call, and the lowest level routine would not use the stack, since its register 11 would not be replaced with a subsequent BL call. An example of this stack operation procedure with 3 nested subroutines is illustrated in Figure 5-19.

## Shared Workspace Mapping

Software systems for small computers must efficiently utilize available memory. This section presents an organized technique for sharing workspaces between subroutines to reduce system memory requirements.


Figure 5-19. Stack Operations in Nested Subroutines.

The first step in system development is to write a main program and its associated subroutines with totally independent workspaces. Avoidance of shared workspaces at the start can prevent the undesirable aspect of destruction of critical data, including return linkage.

After independent software is written, the programmer begins the process of identifying potential shared workspaces. First, the relationship between called and calling procedures is summarized graphically as shown in Figure 5-20. This graph represents the fact that procedure A can call either procedure B or C. Procedure B may call D or E, while $E$ can call $D$ or $G$, and so on throughout the graph. Having identified routine relationships, Figure 5-20 can be changed to a form that reflects subroutine levels. All procedures at the same level are called from a higher level and may call routines at a lower level.

Thus, Figure 5-20 would be changed to the form illustrated in Figure 5-21. This information is equivalent to the information contained in Figure 5-20, but it clarifies the relationship between procedures. The routines on a particular level can never call another routine at the same or at a higher level. Thus, all routines at the same level can share a common workspace since return linkage will not be overstored by a subsequent call. Therefore, for the example described in Figures 5-20 and 5-21, five independent workspaces will suffice for a software system of eight procedures, saving 3 workspaces or 48 words of memory. By employing this simple technique, the software designer can write efficient code with an assurance of the integrety of return linkage.


Figure 5-20. Graphical Representation of Interrelation of Calls

## Re-entrant Programming

Re-entrant programming is a technique that allows one set of program code to be executed on multiple data sets concurrently. To be re-entrant, program code must have the following characteristics:

1) All data contained in a re-entrant routine must be common to all procedures which call it, and must be read-only to all using procedures.
2) All data unique to calling routines must be stored and used in a workspace unique to the calling procedure.
3) Re-entrant code must not alter data or instructions within its code during execution.

Re-entrant coding is a general programming technique that has many applications. Device service routines which control the operations of several similar units should be re-entrant. By passing a CRU base address with other unique data to a re-entrant service subprogram, any one of a group of calling procedures can access such a multi-purpose I/O routine, thereby saving system memory requirements. This is a case in which one routine is used for several applications at random time intervals. A re-entrant subroutine is so loosely coupled to its calling procedure that a re-entrant routine can be interrupted during execution, used on different data, and return to complete the original process without losing data integrity. Since re-entrant code is immune to problems with data resulting from interrupts, it finds application in interrupt service routines, commonly called procedures, in a multiprogramming environment such as assemblers or in realtime control applications.


Figure 5-21. Levels of Subroutine Calls
Figure 5-22 illustrates a program flow in which subroutine A must be re-entrant. The alternative to writing subroutine $A$ in re-entrant code is to make two copies of $A$, one for each time A can be executed concurrently. The re-entrant approach is more efficient in memory usage than is the multiple copy approach. In this program flow, the main program calls its first level subroutine which in turn calls subroutine $A$ as a second level subroutine. During execution of routine A , an interrupt occurs, which in this example the interrupt handler program sequence calls several routines, including routine A. If A employs re-entrant programming, the same words of code can implement routine A for both parts of the program flow.


Figure 5-22. Interrupt Requiring Re-entrant Programming
As an example of re-entrant coding, consider the problem of forming a starting and an ending address for a block of data to be operated on by a subroutine. Register 1 is to hold the starting address, register 2 is to hold the ending address, and register 3 is to hold the current data address within the block.

This structure is in a subroutine that must be re-entrant, i.e., one that can be called concurrently by two different program segments as illustrated in Figure 5-22. Different program segments that use this subroutine will probably be dealing with blocks at different starting addresses and of different sizes. For example, the main program stream may be operating on a block of 10 words starting at address $1000_{16}$ while the interrupt handler may have to operate on a 32 word block starting at address $2000_{16}$. Forming the starting and ending addresses as follows:

| BLKLN | EQU | 32 |  |
| :--- | :--- | :--- | :--- |
|  | LI | $1,>1000$ | Load R1 with starting address |
|  | LI | $2,2 *$ BLKLN | Load R2 with $2 x$ (words in block) |
|  | A | 1,2 | Form end address for block $\left(1014_{16}\right)$ |

would not result in re-entrant code. This sequence would be correct for the main program stream but is not correct for the interrupt handler stream. The code can be made to work for both streams by not placing the load immediates in the subroutine itself but by placing them in the program stream that calls the subroutine. Then, when either the main program or the interrupt handler gets ready to call the subroutine, the starting address and ending address can be established within the workspace for that environment. The subroutine can then concentrate on performing its manipulations, without being concerned with the address initialization process. Suppose that this addressing scheme is used in a subroutine that clears a block of memory words. Figure 523 shows the re-entrant and non-re-entrant forms of this subroutine. The re-entrant form can be used in the situation of Figure 5-22 since execution depends on the workspace being used. The subroutine can be executing with the registers 1 through 3 of the main program when an interrupt occurs. The interrupt handler uses a different workspace so when it calls the CLEAR subroutine, new starting and ending addresses are used, without affecting where the subroutine was in the main program execution. Then, when the subroutine and interrupt handler have been executed and the context is switched back to the main program, the subroutine will continue executing with the values in registers 2 and 3 of the main program environment.

This is not true of the non-re-entrant code. By moving the contents of the interrupt register 1 to the FIN location, the number of blocks to be cleared by the main program execution CLEAR subroutine could be changed, if the interrupt occurs after the MOV 1, @FIN instruction. Because the value FIN is unique for each calling program or computed in the subroutine, the code may not properly be re-entered. That is, it should not be used when an interrupting procedure may execute the same code. The re-entrant version could be used by any number of interrupting procedures without affecting execution results in either the main program or the interrupting program environments. Entrance to the routine would be performed by executing a
BL @ CLRLUP.

|  |  | Re- | Coding |
| :---: | :---: | :---: | :---: |
|  | MOV | 1,3 | Set R3 at first address of block |
|  | A | 1,2 | Compute end address and place in R2 |
| COM | C | 3,2 | Address past end? |
|  | JH | PRET | If so, return |
|  | CLR | *3+ | Else, clear word and go to next address |
|  | JMP | COM | Jump to continue clearing |
| PRET | B | *11 | Return |
|  |  | Non-R | nt Coding |
| CLRLUP | MOV | 1,3 | Set R3 at first address of block |
|  | MOV | 1,@FIN | Set up first address in FIN |
|  | A | 2,@FIN | Compute final address and store at FIN |
| COM | C | 3,@FIN | Address past end? |
|  | JH | PRET | If so, return |
|  | CLR | *3+ | Else, clear word and go to next address |
|  | JMP | COM | Jump to continue clearing |
| PRET | B | *11 | Return |

Figure 5-23. Subroutine Example of Re-entrant Coding.

## PROGRAMMING TASKS

The programming techniques of workspace and subroutine usage, program loops, macros, and data representation must be applied to the development of programs and subprograms to perform the basic system functions of state initialization, pattern recognition, arithmetic, and input/output. Each of these system functions represents a programming task that involves programming structures peculiar to each function. This section discusses the basic requirements of the software for each function and presents some of the programming approaches that are used to meet those requirements.

## Initialization

When the system is first turned on, the first few instructions encountered must initialize the state of the system to a desired predetermined starting state. The system initialization procedure is usually started by the RESET or LOAD functions. Similarly, as the system enters a subprogram or a new program sequence, the state of certain memory locations must be initialized to a desired starting state. Further, in developing the software, the transfer vectors and other program constants must be initialized by the assembly language software. The assembly language directives available for this purpose include the equate (EQU) and the data (DATA) directives. The application of these directives to the problem of initializing the reserved memory locations and program constants are covered in detail under the assembler directive discussion in Chapter 7.

## PROGRAMMING TASKS

Usually the first part of any program is the initialization of the system. The LWPI instruction is used to initialize the workspace pointer (WP register) to define the location of the 16 workspace registers. If the workspace of a program sequence is to be located at a starting address of $400_{16}$, the following instruction will initialize the workspace pointer to that value:

LWPI $>0400$
Under the interrupts discussion the use of the LIMI (load interrupt mask immediate) instruction to establish which interrupts would be responded to was covered. For example, if the programmer wants to disable all interrupts above level 7 for a program segment, the following instruction must be used at the first of the segment:

## LIMI 7

Similarly, the load immediate (LI) instruction is used to initialize values in workspace registers. The LI can be followed by MOV instructions to further initialize other memory locations. As an example, to initialize register 3 and memory location TEST to the value $00 \mathrm{FF}_{16}$, the following instructions can be used:

```
LI 3,>00FF
MOV 3,@TEST
```

In some initialization sequences several registers have to be initialized to the same value, such as zero. For example, if 10 consecutive memory words starting at location $1000_{16}$ are to be cleared (zeroed) then a program loop is suggested. One possible implementation of this initialization task would be:

|  | LI | $2,>1000$ | Set R2 to the starting address $1000_{16}$ |
| :---: | :---: | :---: | :---: |
|  | LI | $3,>100 \mathrm{~A}$ | Set R3 to the address past the last data location to be cleared |
| LOOP | CLR | *2+ | Clear data, increment the address by two |
|  | C | 2,3 | Is address past the 10th data location |
|  | JNE | LOOP | If not jump to LOOP to continue clears else go the next sequence of instructions |

In this data initialization program segment, like most program segments, registers must be initialized to establish program limits, addresses, and other conditions. In this sequence register 2 was initialized to the starting data address and register 3 was initialized to indicate the first word address after the 10th data word to be cleared. Had this loop been implemented with a loop counter, the register acting as a loop counter would have been initialized to 10 .

Generally, most program initialization tasks can be handled by using a combination of the techniques presented in this section. The immediate load instructions are the most commonly used operations in performing the initialization operation, followed by the use of assembler initialization directives to establish vectors and other data constant initialization.

Masking and Testing
In many cases only certain portions of a word are of interest. The program segment may be examining or modifying a single bit or a group of bits. The bits that are not involved in the operation must be masked off so that they will not affect status bits and thus affect program decisions. There are several ways of approaching this masking and single bit testing problem.

If a single I/O bit is to be examined or modified, the simplest approach is to use the CRU single bit instruction SBO, SBZ, or TB to perform the desired operation. This is possible only if the hardware has been set up to address the desired bit as a CRU bit. If the bit is not accessible through CRU addressing, one of the selective masking instructions must be used. The set to ones or zeroes instructions (SOC, SOCB, SZC, and SZCB) can be used to selectively set or clear bits. The compare ones or zeroes corresponding instructions (COC and CZC) can be used to test selected bits. Of course these instructions can be used to test or change single or multiple bits. An alternative single bit approach is to use the circulate instruction (SRC) to get the desired bit into the carry status bit for examination or changing.

To see how these non-CRU masking instructions are used, consider the task of examining the value of bit 12 of the data of workspace register 1 . The mask is contained in location MASK which will contain all zeroes in all bits except for bit 12 which will contain a one. Thus, location MASK will contain $0008_{16}$. Then, the instruction: CZC @MASK, 1
will set the equal status bit if bit 12 of R1 contains a zero. The instruction:
COC @MASK, 1
will set the equal status bit if bit 12 of R1 contains a one. In these cases, the JEQ or JNE instructions can be used to test the equal status bit after the comparison.

Alternatively, the instruction:
SRC 1,4
will cause bit 12 to be in the carry flip flop. However, this instruction will change the contents of R1 by moving all bits to the right 4 positions. The JC or JNC instructions are used to test the bit value in the carry status bit.

## PROGRAMMING TASKS

To selectively set bit 12 of R1, any of the following instructions could be used:
ORI 1,>0008
SOC @MASK,1
To selectively clear bit 12 of R1, either or the following instructions could be used:
ANDI $1,>$ FFF7
or:
SZC @MASK,1
If groups of bits are to be changed or examined, the above techniques can be used if all bits are to be ones or zeroes. For example, if bit 13 of register 2 is to be tested, the following instructions would jump to point P1 in the program if bit 13 of R2 is one:

ANDI 2, $>0004$ Zero all bits but bit 13 of R2; compare to 0
JNE P1 If $\mathrm{EQ}=0$, bit 13 was one and jump to point P 1

A more complicated test would be to check bits 13 and 15 of R3. A jump to P 2 is to be made if both of these bits are one. The following instructions would accomplish this test and program decision:

H5 DATA 5
-
-
$\begin{array}{lll}\mathrm{COC} & \text { @ } \mathrm{H} 5,3 & \text { Compare to } 5 \text { to see if both bits are one. } \\ \mathrm{JEQ} & \mathrm{P} 2 & \text { If they are } \text {, jump to point } \mathrm{P} 2\end{array}$

Thus, a combination of masks (ANDI) compares, and conditional jumps can be used to examine all features of system words and react appropriately.

If a group of bits is to be examined or modified arithmetically, a slightly different approach may be used. If for example the least four bits of R1 are to be compared to 8, one approach would be to provide a copy of the R1 contents in R2. Then the first 12 bits of R2 are zeroed with:

ANDI 2, $>000 \mathrm{~F}$
or with: SZC @MASK1,2 where the contents of location MASK1 are $\mathrm{FFF}_{16}$. Then, the contents of R2 can be compared to 8 . The entire sequence would then be:
MOV 1,2

ANDI $2,>\mathrm{F}$
CI 2,8
JLT P1
-

- Sequence of instructions
- to handle case where least
- four bits of R1 (and R2) are
- greater than or equal to 8
- 

P1 - Sequence of instructions

- to handle case where least
- four bits of R1 (and R2) are
less than 8
This technique is useful in Decimal to Binary or Binary to Decimal number conversion and in implementing BCD (Binary Coded Decimal) arithmetic.

Of the techniques that can be used in masking and testing, the ANDI, ORI, SOC, and SZC instructions change the word they operate on. The Compare techniques, CZC and COC , do not affect the words being operated on but they do affect the status bits. Often, when part of a word is modified (such as portion of the word is zeroed by an ANDI instruction) the word must later be reassembled after all bit group operations have been completed. The programmer should see that such operations are performed on copies of the word so that further masking operations use the original word. As an example, if a word is to be broken down into four bit groups (to implement BCD arithmetic), at least four copies of the word are required or four accumulators must be used. If register 1 contains the master copy, and registers 2 through 5 contain the four bit groups, the following sequence of instructions would generate the desired four bit groupings in the four accumulators from the master copy in register 1 :

MOV @MASTER,1 Move word to be separated into R1
MOV 1,2 Move a copy of the word into
MOV 1,3 accumulators R2 through R5
MOV 1,4
MOV 1,5
ANDI 2, $>000 \mathrm{~F}$ Mask all but least four bits in R2
ANDI 3, $>00 \mathrm{~F} 0 \quad$ Mask all but next four bits in R3
ANDI 4, >0F00 Mask all but next four bits in R4
ANDI 5,> F000 Mask all but most significant four bits in R5

With this program sequence, the original word can be broken into bit groups for further testing and modification. R1 still contains the original word for reference and further manipulation. However, by using ANDI mask instructions, several memory words are required to hold intermediate results. This would not have been necessary if compare (selective bit) instructions had been used. The specific application usually dictates which approach is to be used.

## Arithmetic Operations

Basic arithmetic can be performed with addition and subtraction, though certain operations such as multi-word arithmetic require the use of shift instructions and conditional branch instructions such as the jump on carry or jump on greater than.

## Multi-Precision Arithmetic

The 9900 arithmetic instructions perform mathematical functions on 16 bit words. For applications that require a greater numerical accuracy or a larger number (the 16 bit word can hold a magnitude number from 0 to 65,535 ), multiple word numbers must be used. The basic arithmetic instructions must then be used in such a way as to implement the desired mathematical functions on these multiple word numbers. This section deals with techniques for treating several words as a single binary value, that is, extended precision arithmetic.

A 16 bit two's complement word can represent a signed value in the range $-32,768$ to $+32,767$. The negate (NEG) and absolute value (ABS) instructions provide fast conversion between positive and negative 16 bit words. For sign conversion on binary values represented by multiple words, special conversion techniques are required. The process for converting a three word positive value to its negative or two's complement value is shown in Figure 5-24. The three word number is stored in registers 0, 1, and 2 of the workspace. The complementing procedure is to form the one's complement of the three word number using the invert (INV) instruction and then to add 1 to the result. The JNC instructions in the program check to see if a carry is to be propagated from a less significant word to a more significant word in the process of adding one to the three word number. If carries occur, the addition is handled by the increment (INC) instruction. Conversion of a number to its absolute value is accomplished by checking the sign bit (most significant bit) and executing the negate routine (COMP) on negative values.

Memory Structure


Figure 5-24. Process to form the Negative of $A(-A)$.

The process of adding or subtracting two multi-word numbers is to perform the operation on the least significant words, then on the next most significant words with the previous carry or borrow, and so on until the complete result is formed. Subtraction could be performed by first using the negate procedure of Figure 5-24 on the value to be subtracted and then adding this two's complement result to the other number.

Multiple word multiplication can be handled by using the 9900 multiply (MPY) instruction to provide 32 bit partial products and then adding all partial products to achieve the final desired product. The procedure is illustrated in Figure 5-25 for multiplication of one 32 bit number by a second 32 bit number. The multiplication of a 16 bit number by a second 16 bit number is performed by the MPY instruction. Thus, four applications of the MPY would form the required four partial products. Then, by adding these products in the correct positions, the 64 bit product is formed. The basic memory structure used by the example in Figure 5-25 can be understood by looking at the operation of the MPY instruction. The accumulator or destination operand must be a workspace register. Then, the product is stored in two successive workspace registers, the most significant 16 bits in the destination workspace register and the least significant 16 bits in the next workspace register. The source operand which specifies the multiplier may be specified with any addressing mode, though the example of Figure 5-25 uses register addressing for this operand. Thus, the instruction:

MPY $\quad 1,8$
multiples the contents of register 1 by the contents of register 8 and places the 32 bit product in registers 8 and 9 . While the multiplier register 1 contents are unchanged, the multiplicand register 8 contents are changed to the most significant part of the product.

Thus, there must be several copies of each multiplicand to be able to form several partial products. In 32 bit by 32 bit multiplication, there are two multipliers ( $\mathrm{B}_{0}$ in register 0 and $B_{1}$ in register 1) and two multiplicands. Since each multiplicand is involved in two partial products, there must be two copies of each multiplicand. In Figure 5-25 the copies of the $A_{0}$ multiplicand are saved in registers 4 and 6 and the copies of the $A_{1}$ multiplicand are saved in registers 2 and 8 . Then, the following four MPY instructions form the four required partial products:

| MULT MPY | 1,8 | Form the $A_{1} \times B_{1}$ product in R8 and R9 |
| ---: | ---: | :--- |
| MPY | 1,4 | Form the $B_{1} \times A_{0}$ product in R4 and R5 |
| MPY | 0,2 | Form the $B_{0} \times A_{1}$ product in R2 and R3 |
| MPY | 0,6 | Form the $B_{0} \times A_{0}$ product in R6 and R7 |

Which can be followed by the additions to form the complete 64 bit product in registers 6 through 9:

|  | A | 3,5 | Add two of three 16 bit groups in positions $2^{16}$ to $2^{31}$ |
| :--- | :--- | :--- | :--- |
|  | JNC | P0 | If no carry, add in R8 contents |
| INC | 7 | If carry, add one to R7 accumulator |  |
| P0 | A | 5,8 | Finish adding $2^{16}$ to $2^{31}$ bits |
|  | JNC | P1 | If no carry, procede to next position adds |
|  | INC | 7 | If carry, add one to R7 accumulator |
| P1 | A | 2,4 | Add part of $2^{32}$ to $2^{47}$ bits in R2 and R4 |
|  | JNC | P2 | If no carry, procede to rest of addition |
|  | INC | 6 | If carry, add 1 to R6 accumulator |
| P2 | A | 4,7 | Finish adding $2^{32}$ to $2^{47}$ bits |
|  | JNC | FIN | If no carry, operation is complete |
|  | INC | 6 | If carry, add one to R6 accumulator |

FIN RT return
The process illustrated by Figure 5-25 is for multiplication of two 32 bit magnitude numbers. Multiplication of negative numbers can be handled with the same program by converting all numbers to their absolute value, saving the sign. Then, after the magnitude multiplication is complete, the sign of the product is the exclusive OR of the multiplier and multiplicand sign bits. If desired, the product can be complemented or negated and stored in two's complement form.

Basis of Procedure:
$\mathrm{A} \times \mathrm{B}=\left(\mathrm{A}_{0} \times 2^{16}+\mathrm{A}_{1}\right) \times\left(\mathrm{B}_{0} \times 2^{16}+\mathrm{B}_{1}\right)=$
$\mathrm{A} \times \mathrm{B}=\mathrm{A}_{0} \times \mathrm{B}_{0} \times 2^{32}+\left(\mathrm{A}_{1} \times \mathrm{B}_{0}+\mathrm{A}_{0} \times \mathrm{B}_{1}\right) \times 2^{16}+\mathrm{A}_{1} \times \mathrm{BB}_{1}$
Where multiplying by $2^{n}$ implies shifting the number $n$ positions to the left with respect to a number multiplied by $2^{0}$ or 1.


Figure 5-25. Multiple Precision Multiplication

## Floating Point Arithmetic

If the system requires the ability to represent fractional numerical quantities instead of integer numbers, a method must be defined that will provide for the location of the radix point of such numbers. Just as the decimal point of 75.39 defines a quantity:

$$
7 \times 10^{1}+5 \times 10^{0}+3 \times 10^{-1}+9 \times 10^{-2}
$$

the binary point in 101.01 defines a quantity:

$$
1 \times 2^{2}+0 \times 2^{1}+1 \times 2^{0}+0 \times 2^{-1}+1 \times 2^{-2}
$$

Although a group of bits can be configured in many ways to define a floating point number, most floating point representations share the following characteristics:

1) Floating point numbers are represented as a fraction and an exponent (mantissa and characteristic).
2) The fraction is by convention normalized to lie in the range $1 / 2 \leq \mathrm{F}<1$, e.g., the binary point lies to the left of the first one bit.
3) The exponent defines the power of 2 by which the fraction is multiplied to evaluate the floating point number.

Possible floating point representatives include:

and:


When addition or subtraction of two floating point numbers is performed, the following operations must be performed:

1) Equalize exponents; increment the exponent of the smaller quantity until it is the same as the larger exponent. With each exponent increment, shift the corresponding fraction to the right with zero fill from the left.
2) Add or subtract the fractions as required. If a carry results from an addition, the sum fraction is shifted right, shifting the carry into the fraction, and the exponent is incremented. If the difference resulting from the subtraction is not normalized (zero in first bit position) the fraction must be shifted left until a one is in the leftmost position. With each left shift, the resultant exponent is decremented.

Floating point multiplication can be performed by multiplying the fractions and adding the exponents. Similarly, floating point division can be performed by dividing the fractions and subtracting the exponents. After such an operation the fraction must be normalized and the exponents must be checked for overflow or underflow. Signed numbers can be handled in the same way that the multiplication of signed integers is handled.

## INPUT/OUTPUT

The most fundamental and necessary instructions of a processor are its input and output instructions and techniques. Without input and output, the system would not be able to control or communicate with the external world, and as a result would be of no use. There are two general ways of implementing input and output operations. One obvious approach is to use special input and output instructions that are interpreted by the hardware to apply to the input and output devices. The 9900 instructions that provide this capability are the CRU or communications register unit instructions (SBO, SBZ, TB, LDCR, and STCR) and the input and output hardware that respond to these instructions make up the communications register unit. Another approach to inputting and outputting information is to simply treat the input and output devices as one of the system memory locations, in which case any of the 9900 instructions can be used in accessing these locations. This approach is called memory mapped input/output, since the devices are assigned a portion of the available memory addresses, and the hardware must decode the appropriate address to activate a given device. Each of these approaches has its advantages and disadvantages, and the programmer must be aware of these tradeoffs in order to provide an optimum approach to system input/output.

## Memory Mapped Input/Output

The principle advantages of using memory mapped input/output are:

1) The full instruction set is available for manipulating the data in the input/output device.
2) The hardware is straightforward, since address decoding and device timing signals are required for RAM and ROM memory anyway and these can be simply extended to handle the I/O subsystem as well.
3) Transfers of information are made 8 or 16 bits at a time, offering a high bit rate transfer.

The disadvantages of memory mapped I/O are:

1) Since some of the 'memory' locations are being used by input or output devices, less memory is available for instructions and general data storage.
2) Bit transfers must be made 8 or 16 bits at a time. This is wasteful if a given device can handle a single or a few bits at a time.
3) It is a more expensive technique in terms of pinouts, board space, and layout time.
4) The hardware interface must accomodate the full width memory bus.

The most commonly used instruction in memory mapped I/O operation is the MOV instruction to effect data transfers. However, it is quite possible to set up an input output subsystem as general purpose storage or as a workspace and perform shifts, additions, multiplications, logical operations, and so on, on the data contained in the I/O subsystem.

Generally, if I/O transfers are to be made 8 or 16 bits at a time and if the system is not memory bound (memory is needed for program and system data), memory mapped I/O is often used. Certainly, if performing arithmetic, logic, or other instructions directly on input/output data is required or advantageous, memory mapped I/O must be used. If single or multiple bit transfers are all that is required, and transfer rate is not critical, then memory mapped I/O has no advantage over CRU I/O. CRU I/O hardware is normally simpler and less expensive.

## CRU Input/Output

The CRU instructions provide for single bit transfers with the SBO (set bit to one), SBZ (set bit to zero), and TB (test bit) instructions. Multiple bit transfers with the bits transferred one at a time are possible using the LDCR (load communications register) and STCR (store communications register) instructions. The advantages of the CRU instruction approach to I/O are:

1) Any number of bits (up to 16) can be transferred with the appropriate CRU instruction. Thus, the designer can set up the data transfer to exactly meet the requirements of the subsystem being serviced. This is especially useful in control situations where single sense bits are to be examined and single on-off output control signals are needed.
2) No memory locations are used by the subsystem. The CRU instructions can access 4096 input and 4096 output bits (which is equivalent to 256 data words) in addition to the 65,536 memory bytes.
The disadvantages of the CRU I/O are:
3) Only data transfers are provided. Arithmetic, logical or other operations must be performed on the data after it has been moved to one of the general data storage locations in RAM.
4) The hardware must include the capability to decode and implement the CRU transfers; however, the added IC complexity is more than offset by reduced package size.
5) Single bit transfer speed may be too slow for some applications.

## Input/Output Methods

There are three ways that an input/output transfer can be handled or initiated. The processor can be interrupted, causing the program to jump to a subroutine that handles the input/output task. The program can encounter an instruction to transfer data from an input location or to an output location, for the purpose of displaying results, actuating control elements, or inputting system status. The processor can be bypassed entirely and the data transferred directly to or from system memory, using direct memory access.

## Interrupt Driver Input/Output

If the timing of input/output transfer is to be controlled by an external system, then the interrupt driven I/O method must be used. This approach is used in inputting data when the time of input is random. The external system inputs the data and signals the processor with an interrupt to indicate that data is in one of the 9900 system input registers. The 9900 responds by performing a context switch to a subprogram that will process the data in that register. The interrupt driven approach may also be used in outputting data when the processor needs to know when the data has been taken by an external system. Once the external system takes the data, it can signal the processor with an interrupt signal. The processor responds by performing a context switch to a subprogram that will then send more data to that output location.

The interrupt driven I/O procedure provides a mechanism of implementing a communications sequence known as handshaking. This communications protocol is illustrated in Figure 5-26. In the input mode, the data-present signal latches the 9900 system input register and serves as the interrupt signal. If desired the processor's reading of the contents of that register can be used to generate the data-taken signal. Upon receiving the data taken signal, the external system can then send more data to the 9900 system. In the output mode, the register write operation that sends data to the output register in the 9900 system can be used as a data-present signal to the external system. When the external system takes this data, it can use an interrupt signal to notify the 9900 that the register is ready to receive more data.

The interrupt driven approach has the main advantage of providing a means of setting up a handshaking communications with another system. It can handle data communications that occur at random or unpredictable times. The main disadvantage of this type of I/O is that it does involve the processor, slowing down its work on main system programs and subprograms. Further, since a context switch is involved in responding to an interrupt, such an approach may require more memory than one of the other two approaches.


Figure 5-26a. Handshaking Input Transfer.


Figure 5-26b. Handshaking Output Transfer.

## Programmed Input/Output

The simplest method of I/O is the programmed I/O. The times and conditions under which inputs and outputs are to occur are controlled by the system program. For example, the processor may update a display memory whenever the display is to be changed. The program determines the new information to be displayed and then outputs this information to the display storage locations. Similarly, the program may require information about the status of a subsystem in order to determine subsequent operations. Such status may be the condition of threshold detectors, the status of serial data transmission or reception, or some other system condition. When the program encounters a point at which it needs to check such status words, it simply inputs the desired word. Of course, as in all I/O methods, the input or output operations can be handled by either CRU instructions or through standard MOV or other instructions in memory mapped I/O devices.
The programmed input/output method is a high speed, low hardware cost approach to input/output, since no subroutine overhead is involved. However, it does not handle the random input situation very well, unless the program is devoted solely to waiting for the next signal input to occur. Even then, the program may not check for input occurrence and perform the desired input instruction before the external system sends new data, destroying the old data.

CHAPTER 6
Instruction Set

## SOFTWARE FEATURES OF THE 9900

In order to understand the operation of the 9900 instructions, the basic software features of the 9900 must be understood. These features include the processor-memory interrelationships, the available addressing modes, the terminology and formats used in the 9900 assembly language, and the interrupt and subroutine procedures used by the 9900.

## Processor Registers and System Memory

There are three registers in the 9900 that are of interest to the programmer; their functions are illustrated in Figure 6-1:

Program Counter-This register contains the address of the instruction to be executed by the 9900 . This instruction address can point to or locate an instruction anywhere in system memory, though instructions normally are not placed in the first 64 words of memory. These locations are reserved for interrupt and extended operation transfer vectors.

Workspace Pointer-This register contains the address of the first word of a group of 16 consecutive words of memory called a workspace. The workspace can be located anywhere in memory that is not already dedicated to transfer vector or program storage. These 16 workspace words are called workspace registers 0 through 15 , and are treated by the 9900 processor as data registers much as other processors treat on-chip data registers for high access storage requirements.
Status Register-The status register stores the summary of the results of processor operations, including such information as the arithmetic or logical relation of the result to some reference data, whether or not the result can be completely contained in a 16 -bit data word, and the parity of the result. The last bits of the status register contain the system interrupt mask which determines which interrupts will be responded to.

These three 16-bit registers completely define the current state of the processor: what part of the overall program is being executed, where the general purpose workspace is located in memory, and what the current status of operations and the interrupt system is. This information completely defines the current program environment or context of the system. A change in the program counter contents and workspace register contents switches the program environment or context to a new part of program memory with a new workspace area. Performing such a context switch or change in program environment is a very efficient method of handling subroutine jumps to subprograms that require the use of a majority of the workspace registers.

## Program Counter

Figure 6-1 illustrates the use of the three processor registers. The program counter is the pointer which locates the instruction to be executed. All instructions require one or more 16 -bit words and are always located at even addresses. Multiple word instructions include one 16 -bit operation word and one or two 16 -bit operand addresses. Two of the processors in the 9900 family (TMS9900, SBP9900) employ a 16-bit data bus and receive the instructions 16 bits at a time. The other processors (TMS9980A/81, TMS9985, TMS9940) use an 8-bit data bus and require extra memory cycles to fetch instructions. In both cases the even and odd bytes are located at even and odd addresses respectively as illustrated in Figure 6-2. In addition, data may be stored as 16-bit words located at even addresses or as 8 -bit bytes at either even or odd addresses.

## Workspace

The workspace is a set of 16 contiguous words of memory, the first of which is located by the workspace pointer. The individual 16 -bit words, called workspace registers, are located at even addresses (see Figure 6-1). All of the registers are available for use as general registers; however, some instructions make use of certain registers as illustrated in Figure 6-3. Care should be exercised when using these registers for data or addresses not related to their special functions.


Figure 6-1. 9900 System Memory and Processor Registers.

## Status Register

The status register contents for the 9900 are defined in Figure 6-4. The 9900 interrupt mask is a 4-bit code, allowing the specification of 16 levels of interrupt. Interrupt levels equal to or less than the mask value will be acknowledged and responded to by the 9900. The 9940 status register is similar, except the interrupt mask occupies bits 14 and 15 of the status register, providing for four interrupt levels in the 9940.


Figure 6-2. Word and Byte Definition.


Figure 6-3. Workspace Register Utilization.


0 LGT - Logical Greater Than-set in a comparison of an unsigned number with a smaller unsigned number.

1 AGT - Arithmetic Greater Than-set when one signed number is compared with another that is less positive (nearer to $-32,768$ ).

2 EQ - Equal-set when the two words or two bytes being compared are equal.

3 C - Carry-set by carry out of most significant bit of a word or byte in a shift or arithmetic operation.

4 OV - Overflow-set when the result of an arithmetic; operation is too large or too small to be correctly represented in 2 's complement form. OV is set in addition if the most significant bit of the two operands are equal and the most significant bit of the sum is different from the destination operand most significant bit. OV is set in subtraction if the most significant bits of the operands are not equal and the most significant bit of the result is different from the most significant bit of the destination operand. In single operand instructions affecting OV , the OV is set if the most significant bit of the operand is changed by the instruction.

5 OP - Odd Parity-set when there is an odd number of bits set to one in the result.

6 X - Extended Operation - set when the PC and WP registers have been to set to values of the transfer vector words during the execution of an extended operation.

7-11 Reserved for special Model 990/10 computer applications.

12-15 Interrupt Mask-All interrupts of level equal to or less than mask value are enabled.

Figure 6-4. 9900 Status Register Contents

## Addressing Modes

The 9900 supports five general purpose addressing modes or methods of specifying the location of a memory word:

## Workspace Register Addressing

The data or address to be used by the instruction is contained in the workspace register number specified in the operand field of the instruction. For example, if the programmer wishes to decrement the contents of workspace register 2 , the format of the decrement instruction would be:

## DEC 2

The memory address of the word to be used by the instruction is computed as follows:


This type of addressing is used to access the often used data contained in the workspace.

## Workspace Register Indirect Addressing

The address of the data to be used by the instruction is contained in the workspace register specified in the operand field (the workspace register number is preceded by an asterisk). This type of addressing is used to establish data counters so the programmer can sequence through data stored in successive locations in memory. If register 3 contains the address of the data word to be used, the following instruction would be used to clear (CLR) that data word:

$$
\text { CLR } \quad * 3
$$

In this instruction the contents of register 3 would not be changed, but the data word addressed by the contents of register 3 would be cleared (set to all zeroes $-000_{16}$ ). The word address is computed as follows for this type of addressing:


Workspace Register Indirect Addressing With Autoincrement-
This addressing mode locates the data word in the same way that workspace register indirect addressing does, with the added feature of incrementing the contents of the address register after the instruction has been completed. The address in the register is incremented by one if a byte operation is performed and by two if a word operation is performed. Thus, to set up a true data counter to clear a group of successive words in memory whose address will be contained in register 3, the following instruction would be used:

$$
\text { CLR } \quad * 3+
$$

where the asterisk $\left(^{*}\right)$ indicates the workspace register indirect addressing feature and the plus $(+)$ indicates the autoincrementing feature. With this type of addressing, the following computations occur:


## Symbolic or Direct Addressing

The address of the memory word is contained in the operand field of the instruction and is contained in program memory (ROM) in the word immediately following the operation code word for the instruction. For example, to clear the memory word at address $1000_{16}$, the following format would be used:
CLR @>1000
where the at sign (@) indicates direct addressing and the greater than ( $>$ ) sign indicates a base 16 (hexadecimal) constant. Alternatively, the data word to be cleared could be named with a symbolic name such as COUNT and then the instruction would be:

## CLR @COUNT

and if COUNT is later equated to $1000_{16}$, this instruction would clear the data word at address $1000_{16}$. The instruction would occupy two words of program memory:

| (PC) | $04 \mathrm{C}_{16}$ | Operation Code for Clear |
| :--- | :--- | :--- |
| $(\mathrm{PC})+2$ | $1000_{16}$ | Address of Data |

The address of the memory word is thus contained in the instruction itself and is located by the program counter. Since this address is part of the instruction, it cannot be modified by the program. As a result, this type of addressing is used for program variables that occupy a single memory word such as program counters, data masks, and so on. The address computations for direct addressing are as follows:


## Indexed Addressing

Indexed addressing is a combination of symbolic and register indirect addressing. It provides for address modification since part of the address is contained in the workspace register used as an index register. Registers 1 through 15 can be used as index registers. The memory word address is obtained by adding the contents of the index register specified to the constant contained in the instruction:


Thus, to locate the data word whose address is two words down from the address contained in register 5 , and to clear this memory word, the following instruction is used:
CLR @4(5)

This instruction will cause the processor to add 4 to the contents of register 5 to generate the desired address. Alternatively, a symbolic name could be used for the instruction constant:

## CLR @DISP(5)

with the value for the symbol DISP defined elsewhere in the assembly language program.

## Special Addressing Modes

Three additional types of special purpose addressing are used by the 9900.

## Immediate Addressing

Immediate addressing instructions contain the data to be used as a part of the instruction. In these instructions the first word is the instruction operation code and the second word of the instruction is the data to be used:


## Program Counter Relative Addressing

Conditional branch or jump instructions use a form of program counter relative addressing. In such instructions the address of the instruction to be branched to is relative to the location of the branch instruction. The instruction includes a signed displacement with a value between -128 and +127 . The branch address is the value of the program counter plus two plus twice the displacement. For example, if LOOP is the label at location $10_{16}$ and the instruction:
JMP LOOP
is at location $18_{16}$, the displacement in the instruction machine code generated by the assembler will be -5 or $\mathrm{FB}_{16}$. This value is obtained by adding two to the current program counter:

$$
18_{16}+2=1 \mathrm{~A}_{16}
$$

and subtracting from this result the location of LOOP:

$$
1 \mathrm{~A}_{16}-10_{16}=\mathrm{A}_{16}=10 \text { decimal. }
$$

The displacement of 5 is one-half this value of 10 and it is negative since LOOP is 5 words prior to the $18_{16}+2$ location.

## CRU Addressing

CRU addressing uses the number contained in bits 3 through 14 of register 12 to form a hardware base address:


CRU Hardware Base address $=$ Contents of R12 divided by 2

Thus if R12 contains $0400_{16}$ (the software base address), bits 3 through 14 will be $0200_{16}$. This hardware base address is used to indicate the starting CRU bit address for multiple bit CRU transfer instructions (STCR and LDCR). It is added to the displacement contained in single bit CRU instructions (TB, SBO, SBZ) to form the CRU bit address for these instructions. For example, to set CRU bit 208 to a one, with register 12 containing $400_{16}$, the following CRU instruction would be used:

SBO 8
so that the CRU bit address is $200_{16}+8 .=208_{16}$.

## ASSEMBLY LANGUAGE PROGRAMMING INFORMATION $\dagger$

In order to understand the instruction descriptions and applications the assembly language nomenclature must be understood. Assembly language is a readily understood language in which the 9900 instructions can be written. The machine code that results from the assembly of programs written in this language is called object code. Such object code may be absolute or relocatable, depending on the assembly language coding. Relocatable code is that which can be loaded into any block of memory desired, without reassembling or without changing program operation. Such code has its address information relative to the first instruction of the assembly language program so that once a loader program specifies the location of this first instruction, the address of all instructions are adjusted to be consistent with this location. Absolute code contains absolute addresses which cannot be changed by the loader or any operation other than reassembling the program. Generally, relocatable code is preferable since it allows the program modules to be located anywhere in memory of the final system.

## Assembly Language Formats

The general assembly language source statements consist of four fields as follows:

## LABEL MNEMONIC OPERANDS COMMENT

The first three fields must occur within the first 60 character positions of the source record. At least one blank must be inserted between fields.

## Label Field

The label consists of from one to six characters, beginning with an alphabetic character in character position one of the source record. The label field is terminated by at least one blank. When the assembler encounters a label in an instruction it assigns the current value of the location counter to the label symbol. This is the value associated with the label symbol and is the address of the instruction in memory. If a label is not used, character position 1 may be a blank, or an asterisk.

## Mnemonic or Opcode Field

This field contains the mnemonic code of one of the instructions, one of the assembly language directives, or a symbol representing one of the program defined operations. This field begins after the last blank following the label field. Examples of instruction mnemonics include A for addition and MOV for data movement. The mnemonic field is required since it identifies which operation is to be performed.

## Operands Field

The operands specify the memory locations of the data to be used by the instruction. This field begins following the last blank that follows the mnemonic field. The memory locations can be specified by using constants, symbols, or expressions, to describe one of several addressing modes available. These are summarized in Figure 6-5.
$\dagger$ Excerpts from Model 990 computer TMS 9900 Microprocessor Assembly Language Programmer's Guide.
Memory Location
Specified

Address given by the
contents of workspace register n $\mathrm{M}(\mathrm{Rn})$
As in register Indirect; address register Rn is incremented after the operation (by one for byte operations, by two for word operations)

| Symbolic <br> Memory | @exp | Address is given by <br> value of exp. <br> $M(\exp )$ | MOV | @ONE, @10 | $M(O N E) \longrightarrow M(10)$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

Notes:
n is the number of the workspace register: $0 \leq \mathrm{n} \leq 15 ; \mathrm{n}$ may not be 0 for indexed addressing.
exp is a symbol, number, or expression
The $T_{d}$ and $T_{s}$ fields are two bit portions of the instruction machine code. There are also $S$ and $D$ four bit fields, which are filled in with the four bit code for $\mathrm{n} . \mathrm{n}$ is 0 for symbolic or direct addressing.

MOV Instruction
Example Coding

MOV 3,5

MOV *3,*5
$T_{\mathrm{d}}$ or $T_{\mathrm{s}}$ Field Code
$\mathrm{M}(\mathrm{R} 3) \longrightarrow \mathrm{M}(\mathrm{R} 5)$
$\mathrm{R} 3+2 \longrightarrow \mathrm{R} 3$
$\mathrm{R} 5+2 \longrightarrow \mathrm{R} 5$
PROGRAMMING INFORMATION

E

## Comments Field

Comments can be entered after the last blank that follows the operands field. If the first character position of the source statement contains an asterisk (*), the entire source statement is a comment. Comments are listed in the source portion of the assembler listing, but have no affect on the object code.

## Terms and Symbols

Symbols are used in the label field, the operator field, and the operand field. A symbol is a string of alphanumeric characters, beginning with an alphabetic character.

Terms are used in the operand fields of instructions and assembler directives. A term is a decimal or hexadecimal constant, an absolute assembly-time constant, or a label having an absolute value. Expressions can also be used in the operand fields of instructions and assembler directives.

## Constants

Constants can be decimal integers (written as a string of numerals) in the range of $-32,768$ to $+65,535$. For example:

257
Constants can also be hexadecimal integers (a string of hexadecimal digits preceded by $>$ ). For example:

$$
>09 \mathrm{AF}
$$

ASCII character constants can be used by enclosing the desired character string in single quotes. For example:

$$
' D X^{\prime}=4458_{16} \quad ' R '+0052_{16}
$$

Throughout this book the subscript 16 is used to denote base 16 numbers. For example, the hexadecimal number 09AF will be written $09 \mathrm{AF}_{16}$.

Symbols
Symbols must begin with an alphabetic character and contain no blanks. Only the first six characters of a symbol are processed by the assembler.

The assembler predefines the dollar sign (\$) to represent the current location in the program.
A given symbol can be used as a label only once, since it is the symbolic name of the address of the instruction. Symbols defined with the DXOP directive are used in the OPCODE field. Any symbol in the OPERANDS field must have been used as a label or defined by a REF directive.

## Expressions

Expressions are used in the OPERANDS fields of assembly language statements. An expression is a term or a series of terms separated by the following arithmetic operations:

> + addition

- subtraction
* multiplication
/ division
The operator precedence is $+,-,{ }^{*}, /$ (left to right).
The expression must not contain any imbedded blanks or extended operation defined (DXOP directive defined) symbols. Unary minus (a minus sign in front of a number or symbol) is performed first and then the expression is evaluated from left to right. An example of the use of the unary minus in an expression is:

$$
\text { LABEL + TABLE + ( }-\mathrm{INC})
$$

which has the effect of the expression:
LABEL + TABLE - INC

The relocatability of an expression is a function of the relocatability of the symbols and constants that make up the expression. An expression is relocatable when the number of relocatable symbols or constants added to the expression is one greater than the number of relocatable symbols or constants subtracted from the expressions. All other expressions are absolute. The expression given earlier would be relocatable if the three symbols in the expression are all relocatable.

The following are examples of valid expressions.

$$
\begin{aligned}
& \text { BLUE + } 1 \\
& 2 * 16+\text { RED } \\
& 440 / 2-\text { RED }
\end{aligned}
$$

## Survey of the 9900 Instruction Set

The 9900 instructions can be grouped into the following general categories: data transfer, arithmetic, comparison, logical, shift, branch, and CRU input/output operations. The list of all instructions and their effect on status bits is given in Figure 6-6.

| Mnemonic | L> | 'A> | EQ | C | OV | OP | X | Mnemonic | L> | A> | EQ | C | OV | OP | X |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | X | X | X | X | X | - | - | DIV | - | - | - | - | X | - | - |
| AB | X | X | X | X | X | X | - | IDLE | - | - | - | - | - | - | - |
| ABS | X | X | X | X | X | - | - | INC | X | X | X | X | X | - | - |
| AI | X | X | X | X | X | - | - | INCT | X | X | X | X | X | - | - |
| ANDI | X | X | X | - | - | - | - | INV | X | X | X | - | - | - | - |
| B | - | - | - | - | - | - | - | JEQ | - | - | - | - | - | - | - |
| BL | - | - | - | - | - | - | - | JGT | - | - | - | - | - | - | - |
| BLWP | - | - | - | - | - | - | - | JH | - | - | - | - | - | - | - |
| C | X | X | X | - | - | - | - | JHE | - | - | - | - | - | - | - |
| CB | X | X | X | - | - | X | - | JL | - | - | - | - | - | - | - |
| CI | X | X | X | - | - | - | - | JLE | - | - | - | - | - | - | - |
| CKOF | - | - | - | - | - | - | - | JLT | - | - | - | - | - | - | - |
| CKON | - | - | - | - | - | - | - | JMP | - | - | - | - | - | - | - |
| CLR | - | - | - | - | - | - | - | JNC | - | - | - | - | - | - | - |
| COC | - | - | X | - | - | - | - | JNE | - | - | - | - | - | - | - |
| CZC | - | - | X | - | - | - | - | JNO | - | - | - | - | - | - | - |
| DEC | X | X | X | X | X | - | - | JOC | - | - | - | - | - | - | - |
| DECT | X | X | X | X | X | - | - | JOP | - | - | - | - | - | - | - |
| LDCR | X | X | X | - | - | 1 | - | SBZ | - | - | - | - | - | - | - |
| LI | X | X | X | - | - | - | - | SETO | - | - | - | - | - | - | - |
| LIMI | - | - | - | - | - | - | - | SLA | X | X | X | X | X | - | - |
| LREX | - | - | - | - | - | - | - | SOC | X | X | X | - | - | - | - |
| LWPI | - | - | - | - | - | - | - | SOCB | X | X | X | - | - | X | - |
| MOV | X | X | X | - | - | - | - | SRA | X | X | X | X | - | - | - |
| MOVB | X | X | X | - | - | X | - | SRC | X | X | X | X | - | - | - |
| MPY | - | - | - | - | - | - | - | SRL | X | X | X | X | - | - | - |
| NEG | X | X | X | X | X | - | - | STCR | X | X | X | - | - | 1 | - |
| ORI | X | X | X | - | - | - | - | STST | - | - | - | - | - | - | - |
| RSET | - | - | - | - | - | - | - | STWP | - | - | - | - | - | - | - |
| RTWP | X | X | X | X | X | X | X | SWPB | - | - | - | - | - | - | - |
| S | X | X | X | X | X | - | - | SZC | X | X | X | - | - | - | - |
| SB | X | X | X | X | X | X | - | SZCB | X | X | X | - | - | X | - |
| SBO | - | - | - | - | - | - | - | TB | - | - | X | - | - | - | - |
|  |  |  |  |  |  |  |  | X | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
|  |  |  |  |  |  |  |  | XOP | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
|  |  |  |  |  |  |  |  | XOR | X | X | X | - | - | - | - |

Notes: 1. When an LDCR or STCR instruction transfers eight bits or less, the OP bit is set or reset as in byte instructions. Otherwise these instructions do not affect the OP bit.
2. The X instruction does not affect any status bit; the instruction executed by the X instruction sets status bits normally for that instruction. When an XOP instruction is implemented by software, the XOP bit is set, and the subroutine sets status bits normally.

Figure 6-6. Status Bits Affected by Instructions

## Data Transfer Instructions

Load-used to initialize processor or workspace registers to a desired value.
Move- used to move words or bytes from one memory location to another.
Store-used to store the status or workspace pointer registers in a workspace register.
Arithmetic Instructions
Addition and Subtraction-perform addition or subtraction of signed or unsigned binary words or bytes stored in memory.

Negate and Absolute Value-changes the sign or takes the absolute value of data words in memory.

Increment and Decrement-Adds or subtracts 1 or 2 from the specified data words in memory.

Multiply-Performs unsigned integer multiplication of a word in memory with a workspace register word to form a 32 bit product stored in two successive workspace register locations.

Divide-Divides a 32 bit unsigned integer dividend (contained in two successive workspace registers) by a memory word with the 16 bit quotient and 16 bit remainder stored in place of the dividend.

Compare Instructions
These instructions provide for masked or unmasked comparison of one memory word or byte to another or a workspace register word to a 16 bit constant.

## Logical Instructions

$O R$ and $A N D-$ masked or unmasked OR and AND operations on corresponding bits of two memory words. A workspace register word can be ORed or ANDed with a 16 bit constant.

Complement and Clear - The bits of a selected memory word can be complemented, or cleared or set to ones.

Exclusive $O R-A$ workspace register word can be exclusive ORed with another memory word on a bit by bit basis.

Set Bits Corresponding_-Set bits to one (SOC) or to zero (SZC) whose positions correspond to one positions in a reference word.

## ASSEMBLY LANGUAGE PROGRAMMING INFORMATION

Instruction Set

## Shift Instructions

A workspace register can be shifted arithmetically or logically to the right. The registers can be shifted to the left (filling in vacated positions with zeroes) or circulated to the right. The shifts and circulates can be from 1 to 16 bit positions.

## Branch Instructions

The branch instructions and the JMP (jump) instruction unconditionally branch to different parts of the program memory. If a branch occurs, the PC register will be changed to the value specified by the operand of the branch instruction. In subroutine branching the old value of the PC is saved when the branch occurs and then is restored when the return instruction is executed. The conditional jump instructions test certain status bits to determine if jump is to occur. When a jump is made' the PC is loaded with the sum of its previous value and a displacement value specified in the operand portion of the instruction.

## Control/CRU Instructions

These instructions provide for transferring data to and from the communications register input/output unit (CRU) using the CRUIN, CRUOUT and CRUCLK pins of the 9900.

## Instruction Descriptions

The information provided for each instruction in the next section of this chapter is as follows:

Name of the instruction.
Mnemonic for the instruction.
Assembly language and machine code formats.
Description of the operation of the instruction.
Effect of the instruction on the Status Bits.
Examples.
Applications.
The format descriptions and examples are written without the label or comment fields for simplicity. Labels and comments fields can be used in any instruction if desired.

## Instruction Set <br> ASSEMBLY LANGUAGE PROGRAMMING INFORMATION

Each instruction involves one or two operand fields which are written with the following symbols:

G-Any addressing mode is permitted except I (Immediate).
R -Workspace register addressing.
exp-A symbol or expression used to indicate a location.
value-a value to be used in immediate addressing.
cnt-A count value for shifts and CRU instructions.
CRU-CRU (Communications Register Unit) bit addressing.
The instruction operation is described in written and equation form. In the equation form, an arrow $(\longrightarrow)$ is used to indicate a transfer of data and a colon $(:)$ is used to indicate a comparison. In comparisons, the operands are not changed. In transfers, the source operand (indicated with the subscript s) is not changed while the destination operand (indicated with the subscript $d$ ) is changed. For operands specified by the symbol $G$, the $\mathrm{M}(\mathrm{G})$ nomenclature is used to denote the memory word specified by $\mathrm{G} . \mathrm{MB}(\mathrm{G})$ is used to denote the memory byte specified by G. Thus, transferring the memory word contents addressed by $G_{s}$ to the memory word location specified by $G_{d}$ and comparing the source $\left(\mathrm{G}_{\mathrm{s}}\right)$ data to zero during the transfer, can be described as:

$$
\begin{aligned}
& \mathrm{M}\left(\mathrm{G}_{\mathrm{s}}\right) \longrightarrow \mathrm{M}\left(\mathrm{G}_{\mathrm{d}}\right) \\
& \mathrm{M}\left(\mathrm{G}_{\mathrm{s}}\right): 0
\end{aligned}
$$

which is the operation performed by the MOV instruction:

$$
\operatorname{MOV} \quad \mathrm{G}_{\mathrm{s}}, \mathrm{G}_{\mathrm{d}}
$$

A specific example of this instruction could be:
MOV @ONE,3
which moves the contents of the memory word addressed by the value of the symbol ONE to the contents of workspace register 3:

$$
\begin{aligned}
& \mathrm{M}(\mathrm{ONE}) \rightarrow \mathrm{R} 3 \\
& \mathrm{M}(\mathrm{ONE}): 0
\end{aligned}
$$

## DATA TRANSFER INSTRUCTIONS

The MOV instructions are used to transfer data from one part of the system to another part. The LOAD instructions are used to initialize registers to desired values. The STORE instructions provide for saving the status register (ST) or the workspace pointer (WP) in a speçified workspace register.

## Load Immediate

## Format: LI R,value



Operation: The 16 bit data value in the word immediately following the instruction is loaded into the specified workspace register R .

```
value }\longrightarrow\textrm{R
immediate operand: 0
```

Affect on Status: LGT,AGT, EQ

Examples: LI 7,5 $5 \longrightarrow$ R7
LI 8,>FF
$00 \mathrm{FF}_{16} \longrightarrow \mathrm{R} 8$

Applications: The LI instruction is used to initialize a workspace register with a program constant such as a counter value or data mask.

Load Interrupt Mask Immediate
Format: LIMI value


Operation The low order 4 bit value (bits 12-15) in the word immediately following the instruction is loaded into the interrupt mask portion of the status register:


Affect on Status: Interrupt mask code only

## Example: LIMI 5

Enables interrupt levels 0 through 5
Application: The LIMI instruction is used to initialize the interrupt mask to control which system interrupts will be recognized.

## LOAD Workspace Pointer Immediate

## Format: LWPI value



Operation: The 16 bit value contained in the word immediately following the instruction is loaded into the workspace pointer (WP):
value $\longrightarrow W P$
Affect on Status: None

## Example: LWPI $>0500$

Causes $0500_{16}$ to be loaded into the WP.
Application: LWPI is used to establish the workspace memory area for a section of the program.

## MOVE Word

Format: MOV $\quad \mathbf{G}_{\mathbf{s}}, \mathbf{G}_{\mathrm{d}}$


Operation: The word in the location specified by $\mathrm{G}_{\mathrm{s}}$ is transferred to the location specified by $G_{d}$, without affecting the data stored in the $G_{s}$ location. During the transfer, the word ( $G_{s}$ data) is compared to 0 with the result of the comparison stored in the status register:

$$
\begin{aligned}
& M\left(G_{s}\right) \longrightarrow M\left(G_{d}\right) \\
& M\left(G_{s}\right): 0
\end{aligned}
$$

Status Bits Affected: LGT, AGT, and EQ


Application: MOV is used to transfer data from one part of the system to another part.

MOVE Byte
Format: MOVB $\mathbf{G}_{\mathbf{s}}, \mathbf{G}_{\mathbf{d}}$


Operation: The Byte addressed by $\mathrm{G}_{\mathrm{s}}$ is transferred to the byte location specified by $\mathrm{G}_{\mathrm{d}}$. If G is workspace register addressing, the most significant byte is selected. Otherwise, even addresses select the most significant byte; odd addresses select the least significant byte. During the transfer, the source byte is compared to zero and the results of the comparison are stored in the status register.

$$
\begin{aligned}
& \mathrm{MB}\left(\mathrm{G}_{\mathrm{s}}\right) \longrightarrow \mathrm{MB}\left(\mathrm{G}_{\mathrm{d}}\right) \\
& \mathrm{MB}\left(\mathrm{G}_{\mathrm{s}}\right): 0
\end{aligned}
$$

Status Bits Affected: LGT, AGT, EQ, OP
Examples: MOVB @>1C14,3 MOVB *8,4

These instructions would have the following example affects:

| Memory | Contents | Contents |
| :---: | :---: | :---: |
| Location | Initially | After Transfer |
| 1C14 | $\underline{2016}$ | $\underline{2016}$ |
| R3 | $\underline{542 B}$ | $\underline{202 B}$ |
| R8 | 2123 | 2123 |
| 2123 | 1040 | 1040 |
| R4 | $\underline{0 A 0 C}$ | $\underline{400}$ |

The underlined data are the bytes selected.
Application: MOVB is used to transfer 8 bit bytes from one byte location to another.

Swap Bytes
Format: SWPB G


Operation: The most significant byte and the least significant bytes of the word at the memory location specified by $G$ are exchanged.

Affect on Status: None

Example: SWPB $3 \quad$ R3 Contents: | Before | After |
| :---: | :---: |
| F302 | 02F3 |

Application: Used to interchange bytes if needed for subsequent byte operations.

## Store Status

Format: STST R


Operation: The contents of the status register are stored in the workspace register specified:

$$
\mathrm{ST} \longrightarrow \mathrm{R}
$$

Affect on Status: None
Example: STST $3 \quad$ ST is transferred to R3
Application: STST is used to save the status for later reference.

Store Workspace Pointer

## STWP

Format: STWP R


Operation: The contents of the workspace pointer are stored in the workspace register specified:

$$
W P \longrightarrow R
$$

Affect on Status: None
Example: STWP 3 WP is transferred into R3
Appliation: STWP is used to save the workspace pointer for later reference.

## ARITHMETIC INSTRUCTIONS

These instructions perform the following basic arithmetic operations: addition (byte or word), subtraction (byte or word), multiplication, division, negation, and absolute value. More complicated mathematical functions must be developed using these basic operations. The basic instruction set will be adequate for many system requirements.

Add Words
Format: $\mathbf{A} \quad \mathbf{G}_{s}, \mathbf{G}_{\mathbf{d}}$

| 0 | 1 | 2 | 3 | 4 | 5 | 6 |  | 7 | 8 |  | 10 |  | 11 | 12 | 13 | 14 | 15 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 0 |  | d |  |  |  |  |  |  | Ts |  |  |  | S |  |  | (A---) |

Operation: The data located at the address specified by $\mathrm{G}_{\mathrm{s}}$ is added to the data located at the address specified by $G_{d}$. The resulting sum is placed in the $G_{d}$ location and is compared to zero:

$$
\begin{aligned}
& M\left(G_{\mathrm{s}}\right)+M\left(\mathrm{G}_{\mathrm{d}}\right) \longrightarrow M\left(G_{\mathrm{d}}\right) \\
& M\left(G_{\mathrm{s}}\right)+M\left(G_{d}\right): 0
\end{aligned}
$$

Status Bits Affected: LGT, AGT, EQ, C, OV
Examples:

| A | $\mathbf{5 , @ T A B L E}$ | $R 5+M(T A B L E)$ |
| :--- | :--- | :--- |
| A | $\mathbf{3 , * 2}$ | $R 3+M(R 2) \longrightarrow M(T A B L E)$ |

with the sums compared to 0 in each case. Binary addition affects on status bits can be understood by studying the following examples:

| $M\left(G_{\mathrm{s}}\right)$ | $M\left(G_{\mathrm{d}}\right)$ | Sum | $L G T$ | $A G T^{* *}$ | $E Q$ | $C$ | $O V^{*}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1000 | 0001 | 1001 | 1 | 1 | 0 | 0 | 0 |
| F000 | 1000 | 0000 | 0 | 0 | 1 | 1 | 0 |
| F000 | 8000 | 7000 | 1 | 1 | 0 | 1 | 1 |
| 4000 | 4000 | 8000 | 1 | 0 | 0 | 0 | 1 |

*OV (overflow) is set if the most significant bit of the sum is different from the most significant bit of $M\left(G_{d}\right)$ and the most significant bit of both operands are equal.
**AGT (arithmetic greater than) is set if the most significant bit of the sum is zero and if EQ (equal) is 0 .

Application: Binary addition is the basic arithmetic operation required to generate many mathematical functions. This instruction can be used to develop programs to do multiword addition, decimal addition, code conversion, and so on.

Add Bytes
Format: $\mathbf{A B} \quad \mathbf{G}_{\mathbf{s}}, \mathbf{G}_{\mathbf{d}}$


Operation: The source byte addressed by $\mathrm{G}_{\mathrm{s}}$ is added to the destination byte addressed by $\mathrm{G}_{\mathrm{d}}$ and the sum byte is placed in the $\mathrm{G}_{\mathrm{d}}$ byte location. Recall that even addresses select the most significant byte and odd addresses select the least significant byte. The sum byte is compared to 0 .

$$
\begin{aligned}
& M B\left(G_{s}\right)+M B\left(G_{d}\right) \longrightarrow M B\left(G_{d}\right) \\
& M B\left(G_{s}\right)+M B\left(G_{d}\right): 0
\end{aligned}
$$

Status Bits Affected: LGT, AGT, EQ, C, OV, OP
Example: $A B \quad 3, * 4+\quad R 3+M B(R 4) \longrightarrow M B(R 4), R 4+2 \longrightarrow R 4$
$A B$ @TAB,5 MB(TAB)+R5 $\longrightarrow$ R5
To see how the AB works, the following example should be studied:
AB @>2120,@>2123

| Memory | Data Before | Data After |
| :---: | :---: | :---: |
| Location | Addition | Addition |
| $\mathbf{2 1 2 0}$ | $\underline{\mathbf{F 3 2 0}}$ | F320 |
| $\mathbf{2 1 2 3}$ | $\mathbf{2 1 0 6}$ | $\mathbf{2 1 F 9}$ |

The underlined entries are the addressed and changed bytes.
Application: AB is one of the byte operations available on the 9900 . These can be useful when dealing with subsystems or data that use 8 bit units, such as ASCII codes.

Add Immediate
Format: AI R,Value


Operation: The 16 bit value contained in the word immediately following the instruction is added to the contents of the workspace register specified.

$$
R+\text { Value } \longrightarrow R, \quad R+\text { Value }: 0
$$

## Status Bits Affected: LGT, AGT, EQ, C, OV

Example: AI 6,>C
Adds $\mathrm{C}_{16}$ to the contents of workspace register 6 . If R6 contains $1000_{16}$, then the instruction will change its contents to $100 \mathrm{C}_{16}$, and the LGT and AGT status bits will be set.

Application: This instruction is used to add a constant to a workspace register. Such an operation is useful for adding a constant displacement to an address contained in the workspace register.

## Subtract Words

Format: $\mathbf{S} \quad \mathbf{G}_{\mathbf{s}}, \mathbf{G}_{\mathbf{d}}$


Operation: The source 16 bit data (location specified by $\mathrm{G}_{\mathrm{s}}$ ) is subtracted from the destination data (location specified by $\mathrm{G}_{\mathrm{d}}$ ) with the result placed in the destination location $\mathrm{G}_{\mathrm{d}}$. The result is compared to 0 .

$$
\begin{aligned}
& M\left(G_{d}\right)-M\left(G_{s}\right) \longrightarrow M\left(G_{d}\right) \\
& M\left(G_{d}\right)-M\left(G_{s}\right): 0
\end{aligned}
$$

Status Bits Affected: LGT, AGT, EQ, C, OV
Examples: S @OLDVAL,@NEWVAL
would yield the following example results:

| Memory | Before Subtraction | After Subtraction |
| :--- | :---: | :---: |
| Location | Contents | Contents |
| OLDVAL | $\mathbf{1 2 2 5}$ | $\mathbf{1 2 2 5}$ |
| NEWVAL | $\mathbf{8 2 2 3}$ | $\mathbf{6 F F E}(\mathbf{8 2 2 3 - 1 2 2 5})$ |

All status bits affected would be set to 1 except equal which would be reset to 0 .
Application: Provides 16 bit binary subtraction.

## Subtract Bytes

## Format: $\mathbf{S B} \quad \mathbf{G}_{\mathbf{s}} \mathbf{G}_{\mathbf{d}}$



Operation: The source byte addressed by $\mathrm{G}_{\mathrm{s}}$ is subtracted from the destination byte addressed by $G_{d}$ with the result placed in byte location $G_{d}$. The result is compared to 0 . Even addresses select the most significant byte and odd addresses select the least significant byte. If workspace register addressing is used, the most significant byte of the register is used.

$$
\begin{aligned}
& M B\left(G_{d}\right)-M B\left(G_{s}\right) \longrightarrow M B\left(G_{d}\right) \\
& M B\left(G_{d}\right)-M B\left(G_{s}\right): 0
\end{aligned}
$$

Status Bits Affected: LGT, AGT, C, EQ, OV, OP
Format: $\quad$ SB $\quad * 6+, 1 \quad \begin{aligned} & \text { R1-MB(R6) } \longrightarrow R 1 \\ & \end{aligned} \quad \begin{array}{ll}R 1-M B(R 6): 0 \\ R 6+1 \longrightarrow R 6\end{array}$
This operation would have the following example result:

| Memory | Contents Before | Contents After |
| :---: | :---: | :---: |
| Location | Instruction | Instruction |
| R6 | 121D | 121 E |
| 121D | 3123 | 4123 |
| R1 | $\underline{1344}$ | F044 |

6 The underlined entries indicated the addressed and changed bytes. The LGT (logical greater than) status bit would be set to 1 while the other status bits affected would be 0 . Application: SB provides byte subtraction when 8 bit operations are required by the system.

## Increment

Format: INC G


Operation: The data located at the address indicated by G is incremented and the result is placed in the $G$ location and compared to 0 .

$$
\begin{gathered}
M(G)+1 \longrightarrow \\
M(G)+1: 0
\end{gathered}
$$

Status Bits Affected: LGT, AGT, EQ, C, OV

$$
\begin{array}{llll}
\text { Examples: } & \begin{array}{ll}
\text { INC } \\
\text { INC }
\end{array} & \begin{array}{l}
\text { @TABL } \\
1
\end{array} & \begin{array}{c}
\mathrm{M}(\mathrm{TABL})+1 \\
(\mathrm{R} 1)+1
\end{array} \longrightarrow \mathrm{R} 1
\end{array}
$$

Application: INC is used to increment byte addresses and to increment byte counters. Autoincrementing addressing on byte instructions automatically includes this operation.

## Increment by Two

## Format: INCT G



Operation: Two is added to the data at the location specified by G and the result is stored at the G location and is compared to 0 :

$$
\begin{aligned}
& M(G)+2 \longrightarrow M(G) \\
& M(G)+2: 0
\end{aligned}
$$

Status Bits Affected: LGT, AGT, EQ, C, OV
Example: INCT 5 (R5) $+2 \longrightarrow$ R5
Application: This can be used to increment word addresses, though autoincrementing on word instructions does this automatically.

Decrement
Format: DEC G


Operation: One is subtracted from the data at the location specified by $G$, the result is stored at that location and is compared to 0 :

$$
\begin{aligned}
& M(G)-1 \longrightarrow M(G) \\
& M(G)-1: 0
\end{aligned}
$$

Status Bits Affected: LGT, AGT, EQ, C, OV
Example: DEC @TABL M(TABL)-1 $\longrightarrow M(T A B L)$
Application: This instruction is most often used to decrement byte counters or to work through byte addresses in descending order.

## Decrement by Two

DECT
Format: DECT G

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | $T_{5}$ |  |  |  |  |  | (06--)

Operation: Two is subtracted from the data at the location specified by G and the result is stored at that location and is compared to 0 :

$$
\begin{aligned}
& M(G)-2 \longrightarrow M(G) \\
& M(G)-2: 0
\end{aligned}
$$

Status Bits Affected: LGT, AGT, EQ, C, OV
Example: DECT $3 \quad(\mathrm{R} 3)-2 \longrightarrow \mathrm{R} 3$
Application: This instruction is used to decrement word counters and to work through word addresses in descending order.

## Negate

## Format: NEG G


(05--)

Operation: The data at the address specified by G is replaced by its two's complement.
The result is compared to 0 :

$$
\underset{-M(G): 0}{-M(G)} \underset{-M(G)}{\longrightarrow} M(G)
$$

Status Bits Affected: LGT, AGT, EQ, C, OV (OV set only when operand $=8000_{16}$ )
Example: NEG $5 \quad-$ (R5) $\longrightarrow$ R5
If R5 contained $\mathrm{A} 342_{16}$, this instruction would cause the R5 contents to changed to $5 \mathrm{CBE}_{16}$ and will cause the LGT and AGT status bits to be set to 1 .

Application: NEG is used to form the 2 's complement of 16 bit numbers.

## Absolute Value

Format: ABS G


Operation: The data at the address specified by G is compared to 0 . Then the absolute value of this data is placed in the G location:

$$
\begin{aligned}
& \begin{array}{l}
M(G): 0 \\
|M(G)| \longrightarrow
\end{array} \xrightarrow{\longrightarrow}(G)
\end{aligned}
$$

Status Bits Affected: LGT, AGT, EQ, OV (OV set only when operand $=8000_{16}$ )
Example: ABS @LIST(7) $\mid M(R 7+$ LIST $) \mid \longrightarrow M(R 7+$ LIST $)$
If the data at R7 + LIST is $\mathrm{FF}_{3} \mathrm{C}_{16}$, it will be changed to $00 \mathrm{C} 4_{16}$ and LGT will be set to 1 .

Application: This instruction is used to test the data in location $G$ and then replace the data by its absolute value. This could be used for unsigned arithmetic algorithms such as multiplication.

Format: MPY $\quad \mathbf{G}_{\mathbf{s}}, \mathbf{R}_{\mathbf{d}}$


Operation: The 16 bit data at the address designated by $\mathrm{G}_{\mathrm{s}}$ is multiplied by the 16 bit data contained in the specified workspace register R . The unsigned binary product ( 32 bits) is placed in workspace registers R and $\mathrm{R}+1$ :


## Affect on Status: None

## Example: MPY @NEW,5

If the data at location NEW is $0005_{16}$ and R5 contains $0012_{16}$, this instruction will cause R5 to contain $0000_{16}$ and R6 to contain $005 \mathrm{~A}_{16}$.

Application: MPY can be used to perform 16 bit by 16 bit binary multiplication. Several such 32 bit subproducts can be combined in such a way to perform multiplication involving larger multipliers and multiplicands such as a 32 bit by 32 bit multiplication.

Divide
Format: DIV $\mathbf{G}_{\mathbf{s}}, \mathbf{R}_{\mathrm{d}}$


Operation: The 32 bit number contained in workspace registers $R_{d}$ and $R_{d}+1$ is divided by the 16 bit data contained at the address specified by $\mathrm{G}_{\mathrm{s}}$. The workspace register $R_{d}$ then contains the quotient and workspace $R_{d}+1$ contains the 16 bit remainder. The division will occur only if the divisor at G is greater than the data contained in $R_{d}$ :


Affect on Status: Overflow (OV) is set if the divisor is less than the data contained in $R_{d}$. If $O V$ is set, $R_{d}$ and $R_{d}+1$ are not changed.

## Example: DIV @LOC,2

If R 2 contains 0 and R 3 contains $000 \mathrm{D}_{16}$ and the data at address LOC is $0005_{16}$, this instruction will cause R2 to contain $0002_{16}$ and R3 to contain $0003_{16}$. OV would be 0 .

Application: DIV provides basic binary division of a 32 bit number by a 16 bit number.

## C

## COMPARISON INSTRUCTIONS

These instructions are used to test words or bytes by comparing them with a reference constant or with another word or byte. Such operations are used in certain types of division algorithms, number conversion, and in recognition of input command or limit conditions.

## Compare Words

## C

Format: $\mathbf{C} \quad \mathbf{G}_{s}, \mathbf{G}_{\mathbf{d}}$


Operation: The 2's complement 16 bit data addressed by $\mathrm{G}_{\mathrm{s}}$ is compared to the 2's complement 16 bit data addressed by $\mathrm{G}_{\mathrm{d}}$. The contents of both locations remain unchanged.

$$
M\left(G_{s}\right): M\left(G_{d}\right)
$$

Status Bits Affected: LGT, AGT, EQ

## Example: C @T1,2

This instruction has the following example results:

| Data at | Data in | Results of Comparison |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Location $T 1$ | $R 2$ | $L G T$ | $A G T$ | $E Q$ |
| FFFF | 0000 | 1 | 0 | 0 |
| 7FFF | 0000 | 1 | 1 | 0 |
| 8000 | 0000 | 1 | 0 | 0 |
| 8000 | $7 F F F$ | 1 | 0 | 0 |
| 7FFF | 7FF | 0 | 0 | 1 |
| 7FFF | 8000 | 0 | 1 | 0 |

Application: The need to compare two words occurs in such system functions as division, number conversion, and pattern recognition.

## Compare Bytes

Format: $\mathbf{C B} \quad \mathbf{G}_{\mathbf{s}}, \mathbf{G}_{\mathbf{d}}$


Operation: The 2's complement 8 bit byte addressed by $G_{s}$ is compared to the 2 's complement 8 bit byte addressed by $\mathrm{G}_{\mathrm{d}}$ :

$$
\mathrm{MB}\left(\mathrm{G}_{\mathrm{s}}\right): \mathrm{MB}\left(\mathrm{G}_{\mathrm{d}}\right)
$$

## Status Bits Affected: LGT, AGT,EQ,OP

OP (odd parity) is based on the number of bits in the source byte.

## Example: CB 1,*2

with the typical results of (assuming R2 addresses an odd byte):

|  |  | Results of Comparison |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R1 data | $M(R 2)$ Data | $L G T$ | $A G T$ | $E Q$ | $O P$ |
| FFFF | FFOO | 1 | 0 | 0 | 0 |
| 7F00 | FFOO | 1 | 1 | 0 | 1 |
| 8000 | FFOO | 1 | 0 | 0 | 1 |
| 8000 | FF7F | 1 | 0 | 0 | 1 |
| 7F00 | OO7F | 0 | 0 | 1 | 1 |

The underlined entries indicate the byte addressed.
Application: In cases where 8 bit operations are required, CB provides a means of performing byte comparisons for special conversion and recognition problems.

Format: CI R,Value


Operation: CI compares the specified workspace register contents to the value contained in the word immediately following the instruction:
$R$ : Value
Status Bits Affected: LGT, AGT, EQ
Example: CI 9,>F330
If R9 contains $2183_{16}$, the equal (EQ) and logical greater than (LGT) bits will be 0 and arithmetic greater than (AGT) will be set to 1 .

Application: CI is used to test data to see if system or program limits have been met or exceeded or to recognize command words.

## Compare Ones Corresponding

Format: $\quad \mathbf{C O C} \quad \mathbf{G}_{s}, \mathbf{R}$

(2---)
Operation: The data in the location addressed by $\mathrm{G}_{\mathrm{s}}$ act as a mask for the bits to be tested in workspace register R . That is, only the bit position that contain ones in the $\mathrm{G}_{\mathrm{s}}$ data will be checked in $R$. Then, if $R$ contains ones in all the bit positions selected by the $G_{s}$ data, the equal (EQ) status bit will be set to 1 .

## Status Bits Affected: EQ

Example: COC @TESTBIT, 8
If R 8 contains $\mathrm{E} 306_{16}$ and location TESTBIT contains $\mathrm{C} 102_{16}$,
TESTBIT Mask $=1100000100000010$

$$
R 8=\overline{1110} 001 \underline{1} 000001 \underline{1} 0
$$

equal (EQ) would be set to 1 since everywhere the test mask data contains a 1 (underlined positions), R 8 also contains a 1 .

Application: COC is used to selectively test groups of bits to check the status of certain sub-systems or to examine certain aspects of data words.

## Compare Zeroes Corresponding

## CZC

Format: $\mathbf{C z C} \quad \mathbf{G}_{\mathbf{s}}, \mathbf{R}$


Operation: The data located in the address specified by $\mathrm{G}_{\mathrm{s}}$ act as a mask for the bits to be tested in the specified workspace register R. That is, only the bit positions that contain ones in the $\mathrm{G}_{\mathrm{s}}$ data are the bit positions to be checked in R . Then if R contains zeroes in all the selected bit positions, the equal (EQ) status bit will be set to 1 .
Status Bits Affected: EQ

## Examples: CZC @TESTBIT,8

If the TESTBIT location contains the value $\mathrm{C}_{102}{ }_{16}$ and the R 8 location contains $2301_{16}$,

$$
\begin{aligned}
\text { TESTBIT Data } & =1100000100000010 \\
\text { R8 } & =\underline{0010} 001 \frac{1}{\mathrm{X}} 000000 \underline{010}
\end{aligned}
$$

the equal status bit would be reset to zero since not all the bits of R 8 (note the X position) are zero in the positions that the TESTBIT data contains ones.

Application: Similar to the COC instruction.

## LOGIC INSTRUCTIONS

The logic instructions allow the processor to perform boolean logic for the system. Since AND, OR, INVERT, and Exclusive OR (XOR) are available, any boolean function can be performed on system data.

## AND Immediate

Format: ANDI R,Value


Operation: The bits of the specified workspace register R are logically ANDed with the corresponding bits of the 16 bit binary constant value contained in the word immediately following the instruction. The 16 bit result is compared to zero and is placed in the register R:

$$
\begin{aligned}
& R \text { AND } \text { Value } \longrightarrow R \\
& R \text { AND Value : } 0
\end{aligned}
$$

Recall that the AND operation results in 1 only if both inputs are 1.

## Status Bits Affected: LGT, AGT, EQ

## Example: ANDI 0,>6D03

If workspace register 0 contains $\mathrm{D} 2 \mathrm{AB}_{16}$, then (D2AB) AND (6D03) is $4003_{16}$ :

$$
\begin{array}{rllll}
\text { Value } & =0110 & 1101 & 0000 & 0011 \\
\text { RO } & =1101 & 0010 & 1010 & 1011 \\
\text { RO AND Value } & =0100 & 0000 & 0000 & \\
0011=4003_{16}
\end{array}
$$

This value is placed in R0. The LGT and AGT status bits are set to 1 .
Application: ANDI is used to zero all bits that are not of interest and leave the selected bits (those with ones in Value) unchanged. This can be used to test single bits or isolate portions of the word, such as a four bit group.

## OR Immediate

## Format: ORI R,Value


$(0260+R)$
$0 \leq R \leq 15$
Operation: The bits of the specified workspace register R are ORed with the corresponding bits of the 16 bit binary constant contained in the word immediately following instruction. The 16 bit result is placed in R and is compared to zero:

$$
\begin{aligned}
& R \text { OR Value } \longrightarrow R \\
& R \text { OR Value: } 0
\end{aligned}
$$

Recall that the OR operation results in a 1 if either of the inputs is a 1.
Status Bits Affected: LGT, AGT, EQ
Example: ORI 5,>6D03
If R5 contained $\mathrm{D}_{2} \mathrm{AB}_{16}$, then R5 will be changed to $\mathrm{FFAB}_{16}$ :

$$
\begin{array}{rlrr}
\mathrm{R} 5=1101 & 0010 & 1010 & 1011 \\
\text { Value }=0110 & 1101 & 0000 & 0011 \\
& 1111 & 1111 & 1010
\end{array} \quad 1011=\mathrm{FFAB}_{16}=\text { R5 OR Value }
$$

with LGT being set to 1 .
Application: Used to implement the OR logic in the system.

Exclusive OR
Format: XOR $\quad \mathbf{G}_{\mathbf{s}} \mathbf{R}_{\mathrm{d}}$


Operation: The exclusive OR is performed between corresponding bits of the data addressed by $G_{s}$ and the contents of workspace register $R_{d}$. The result is placed in workspace register $R_{d}$ and is compared to 0 :

$$
\begin{array}{lll}
M\left(G_{s}\right) & \text { XOR } & R_{d} \longrightarrow R_{d} \\
M\left(G_{s}\right) & \text { XOR } & R_{d}: 0
\end{array}
$$

## Status Bits Affected: LGT, AGT, EQ

## Example: XOR @CHANGE,2

If location CHANGE contains $6 \mathrm{D} 03_{16}$ and R 2 contains $\mathrm{D} 2 \mathrm{AA}_{16}, \mathrm{R} 2$ will be changed to BFA9 ${ }_{16}$ :

| CHANGE Data $=0110$ | 1101 | 0000 | 0011 |
| ---: | :--- | :--- | :--- |
| R2 $=1101$ | 0010 | 1010 | 1010 |
| M(CHANGE) XOR R2 $=1011$ | 1111 | 1010 | $1001=\mathrm{BFA9}_{16}$ |

and the LGT status bit will be set to 1 . Note that the exclusive OR operation will result in a 1 if only one of the inputs is a 1.

Application: XOR is used to implement the exclusive OR logic for the system.

## Invert

Format: INV G
 (05--)

Operation: The bits of the data addressed by G are replaced by their complement. The result is compared to 0 and is stored at the $G$ location:

$$
\overline{\frac{M(G)}{M(G)}} \underset{ }{\longrightarrow 0} M(\mathrm{G})
$$

## Status Bits Affected: LGT, AGT, EQ

## Example: INV 11

If R11 contains $00 \mathrm{FF}_{16}$, the instruction would change the contents to $\mathrm{FF} 00_{16}$, causing the LGT status bit to set to 1 .

Application: INV is used to form the 1's complement of 16 bit binary numbers, or to invert system data.

Clear

## Format: CLR G



Operation: $0000_{16}$ is placed in the memory location specified by G.

$$
0000_{16} \longrightarrow \mathrm{M}(\mathrm{G})
$$

Affect on Status: None
Example: CLR "11
would clear the contents of the location addressed by the contents of R11, that is:
$0000_{16} \longrightarrow M(R 11)$
Application: CLR is used to set problem arguments to 0 and to initialize memory locations to zero during system start-up operations.

Set To One
Format: SETO G
SETO


Operation: $\mathrm{FFFF}_{16}$ is placed in the memory location specified by G: $\mathrm{FFFF}_{16} \longrightarrow \mathrm{M}(\mathrm{G})$ Affect on Status: None

Example: SETO 11
would cause all bits of R11 to be 1 .
Application: Similar to CLR

Set Ones Corresponding
Format: $\mathbf{S O C} \quad \mathbf{G}_{\mathbf{s}}, \mathbf{G}_{\mathbf{d}}$


Operation: This instruction performs the OR operation between corresponding bits of the data addressed by $G_{s}$ and the data addressed by $G_{d}$. The result is compared to 0 and is placed in the $G_{d}$ location:

$$
\begin{array}{lll}
M\left(G_{s}\right) & O R & M\left(G_{d}\right) \longrightarrow M\left(G_{d}\right) \\
M\left(G_{s}\right) & \text { OR } & M\left(G_{d}\right): 0
\end{array}
$$

Status Bits Affected: LGT, AGT, EQ

## Example: SOC 3,@NEW

If location NEW contains $\mathrm{AAAA}_{16}$ and $\mathrm{R}_{3}$ contains $\mathrm{FFO}_{16}$, the contents at location NEW will be changed to $\mathrm{FFAA}_{16}$ and the LGT status bit will be set to 1 .

Application: Provides the OR function between any two words in memory.

Set Ones Corresponding, Byte
Format: $\mathbf{S O C B} \quad \mathbf{G}_{s}, \mathbf{G}_{\mathrm{d}}$


Operation: The logical OR is performed between corresponding bits of the byte addressed by $G_{s}$ and the byte addressed by $G_{d}$ with the result compared to 0 and placed in location $\mathrm{G}_{\mathrm{d}}$ :

$$
\begin{array}{lll}
M B\left(G_{s}\right) & O R & M B\left(G_{d}\right) \\
M B\left(G_{s}\right) & O R & M B\left(G_{d}\right): 0
\end{array}
$$

## Status Bits Affected: LGT, AGT, EQ, OP

## Example: SOCB 5,8

If R5 contains F013 $1_{16}$ and R8 contains AA24 $4_{16}$, the most significant byte of R8 will be changed to $\mathrm{FA}_{16}$ so that R8 will contain $\mathrm{FA} 24_{16}$ and the LGT status bit will be set to 1 .

Application: The SOCB provides the logical OR function on system bytes.

## Set to Zeroes Corresponding

## SZC

Format: $\mathbf{S Z C} \quad \mathbf{G}_{\mathbf{s}}, \mathbf{G}_{\mathbf{d}}$


Operation: The data addressed by $\mathrm{G}_{\mathrm{s}}$ forms a mask for this operation. The bits in the destination data (addressed by $G_{d}$ ) that correspond to the one bits of the source data (addressed by $\mathrm{G}_{\mathrm{s}}$ ) are cleared. The result is compared to zero and is stored in the $\mathrm{G}_{\mathrm{d}}$ location.

$$
\begin{array}{lll}
\overline{M\left(G_{s}\right)} & \text { AND } & M\left(G_{a}\right) \\
\hline M\left(G_{s}\right) & \text { AND } & M\left(G_{d}\right): 0
\end{array}
$$

## Status Bits Affected: LGT, AGT, EQ

## Example: SZC 5,3

If R 5 contains $6 \mathrm{D} 03_{16}$ and R 3 contains $\mathrm{D} 2 \mathrm{AA}_{16}$, this instruction will cause the R 3 contents to change to $92 \mathrm{~A} 8_{16}$ :

$$
\begin{aligned}
\text { R5 }(\text { Mask }) & =0 \underline{110} \underline{1101} 000000 \underline{11} \\
R 3 & =1101001010101010 \\
\text { Result } & =1 \underline{001} \underline{001} \underline{\underline{0}} 101010 \underline{0}=92 \mathrm{AB}_{16}
\end{aligned}
$$

with the LGT status bit set. The underlined entries indicate which bits are to be cleared.
Application: SZC allows the programmer to selectively clear bits of data words. For example, when an interrupt has been serviced, the interrupt request bit can be cleared by using the SZC instruction.

Set to Zeroes Corresponding, Bytes
Format: $\mathbf{S Z C B} \quad \mathbf{G}_{\mathbf{s}} \mathbf{G}_{\mathbf{d}}$


Operation: The byte addressed by $\mathrm{G}_{\mathrm{s}}$ will provide a mask for clearing certain bits of the byte addressed by $\mathrm{G}_{\mathrm{d}}$. The bits in the $\mathrm{G}_{\mathrm{d}}$ byte that will be cleared are the bits that are one in the $G_{s}$ byte. The result is compared to zero and is placed in the $G_{d}$ byte:

$$
\begin{array}{lll}
\hline \frac{M B\left(G_{s}\right)}{} & \text { AND } & M B\left(G_{d}\right) \longrightarrow M B\left(G_{d}\right) \\
\left.\overline{M B\left(G_{s}\right)}\right) & \text { AND } & M B\left(G_{d}\right): 0
\end{array}
$$

## Status Bits Affected: LGT, AGT, EQ, OP

Example: SZCB @BITS,@TEST
If location BITS is an odd address which locates the data $18 \underline{\mathrm{FO}}_{16}$, and location TEST contains an even address which locates the data $\underline{\text { AA }} 24_{16}$, the instruction will clear the first four bits of TEST data changing it to 0A24 $4_{16}$.

Application: Provides selective clearing of bits of system bytes.

## SHIFT INSTRUCTIONS

These instructions are used to perform simple binary multiplication and division on words in memory and to rearrange the location of bits in the word in order to examine a given bit with the carry (C) status bit.

## Shift Right Arithmetic

Format: SRA R,Cnt


Operation: The contents of the specified workspace register R are shifted right Cnt times, filling the vacated bit position with the sign (most significant bit) bit: The shifted number is compared to zero:


## Status Bits Affected: LGT, AGT, EQ, C

Number of Shifts: Cnt (number contained in the instruction from 0 to 15) specifies the number of bits shifted unless Cnt is zero in which case the shift count is taken from the four least significant bits of workspace register 0 . If both Cnt and these four bits are 0 a 16 bit position shift is performed.

Example: $\begin{array}{llll}\text { SRA } & \mathbf{5 , 2} & \text { Shift R5 } 2 \text { bit positions right }\end{array}$
If R0 least four bits contain $6_{16}$, then the second instruction will cause register 7 to be shifted 6 bit positions ( Cnt in that instruction is 0 ):

$$
\begin{aligned}
& \text { If R7 Before Shift }=1011101010101010=\text { BAAA }_{16} \\
& \text { R7 After Shift }=1111111011101010=\text { FEEA }_{16} \\
& \text { If R5 Before Shift }=0101010101010101=5555_{16} \\
& \text { R5 After Shift }=0001010101010101=1555_{16} \\
& \text { After the R7 shift the LGT would be set, and Carry = } 1 \\
& \text { After the R5 shift LGT and AGT would be set and Carry }=0
\end{aligned}
$$

Application: SRA provides binary division by $2^{\mathrm{Cnt}}$.

Shift Left Arithmetic.

## SLA

## Format: SLA R,Cnt



Operation: The contents of workspace register R are shifted left Cnt times (or if Cnt $=0$, the number of times specified by the least four bits of R 0 ) filling the vacated positions with zeroes. The carry contains the value of the last bit shifted out to the left and the shifted number is compared to zero:


## Status Bits Affected: LGT, AGT, EQ, C, OV

## Example: SLA $\mathbf{1 0 , 5}$

If workspace register 10 contains $1357_{16}$ the instruction would change its contents to $6 \mathrm{AEO}_{16}$, causing the arithmetic greater than (AGT), logical greater than (LGT), and overflow (OV) bits to set. Carry would be zero, the value of the last bit shifted.

Application: SLA performs binary multiplication by $2^{\mathrm{Cnt}}$

## Shift Right Logical

Format: SRL R,Cnt

(09--)

Operation: The contents of the workspace register specified by R are shifted right Ont times (or if $\mathrm{Cnt}=0$, the number of times specified by the least four bits or R0) filling in the vacated positions with zeroes. The carry contains the value of the last bit shifted out to the right and the shifted number is compared to zero:


## Status Bits Affected: LGT, AGT, EQ, C

## Example: SRL 0,3

If R0 contained $\mathrm{FFEF}_{16}$, the contents would become $1 \mathrm{FFD}_{16}$ with the AGT, LGT, and C bits set to 1 :

$$
\begin{aligned}
& \text { RD Before Shift }=1111111111101111=\text { FFEF }_{16} \\
& \text { RO After Shift }=0001111111111101=\text { FED }_{16}
\end{aligned}
$$

Application: Performs binary division by $2^{\mathrm{Cnt}}$

## Shift Right Circular

Format: SRC R,Cnt


Operation: On each shift the bit shifted out of bit 15 is shifted back into bit 0 . Carry contains the value of the last bit shifted and the shifted number is compared to 0 . The number of shifts to be performed is the number Cnt , or if $\mathrm{Cnt}=0$, the number contained in the least significant four bits of R0:


## Status Bits Affected: LGT, AGT, EQ, C

## Example: SRC 2,7

If R2 initially contains $\mathrm{FFEF}_{16}$, then after the shift it will contain $\mathrm{DFFF}_{16}$ with LGT and C set to 1 .

$$
\begin{aligned}
& \text { R2 Before Shift }=1111111111101111=\text { FFEF }_{16} \\
& \text { R2 After Shift }=\underline{1101} 11111111111=\text { EFF }_{16}
\end{aligned}
$$

Application: SRC can be used to examine a certain bit in the data word, change the location of 4 bit groups, or swap bytes.

## UNCONDITIONAL BRANCH INSTRUCTIONS

These instructions give the programmer the capability of choosing to perform the next instruction in sequence or to go to some other part of the memory to get the next instruction to be executed. The branch can be a subroutine type of branch, in which case the programmer can return to the point from which the branch occurred.

Branch
Format: $\mathbf{B} \quad \mathbf{G}_{\mathbf{s}}$


Operation: The $\mathrm{G}_{\mathrm{s}}$ address is placed in the program counter, causing the next instruction to be obtained from the location specified by $\mathrm{G}_{\mathrm{s}}$.

Affect on Status: None

## Example: B *3

If R 3 contains $21 \mathrm{CC}_{16}$, then the next instruction will be obtained from location $21 \mathrm{CC}_{16}$. Application: This instruction is used to jump to another part of the program when the current task has been completed.

Branch and Link
Format: BL $\mathbf{G}_{\mathbf{s}}$


Operation: The source address $\mathrm{G}_{\mathrm{s}}$ is placed in the program counter and the address of the instruction following the BL instruction is saved in workspace register 11.


Affect on Status: None

## Example: BL @TRAN

Assume the BL instruction is located at $3200_{16}$ and the value assigned to TRAN is $2000_{16}$. PC will be loaded with the value $2000_{16}$ (TRAN) and R11 will be loaded with the value $3202_{16}$ (old PC value).

Application: This is a shared workspace subroutine jump. Both the main program and the subroutine use the same workspace registers. To get back to the main program at the branch point, the following branch instruction can be used at the end of the subroutine:

$$
\text { B } \quad \text { "11 }
$$

which causes the R11 contents (old PC value) to be loaded into the program counter.

## Branch and Load Workspace Pointer

## BLWP

## Format: BLWP $\mathbf{G}_{\mathbf{s}}$



Operation: The word specified by the source $\mathrm{G}_{\mathrm{s}}$ is loaded into the workspace pointer (WP) and the next word in memory $\left(\mathrm{G}_{\mathrm{s}}+2\right)$ is loaded into the program counter (PC) to cause the branch. The old workspace pointer is stored in the new workspace register 13, the old PC value is stored in the new workspace register 14 , and the status register is stored in new workspace register 15:

| $\mathrm{M}\left(\mathrm{G}_{\mathrm{s}}\right) \longrightarrow \mathrm{WP}$ |
| :--- |
| $\mathrm{M}\left(\mathrm{G}_{\mathrm{s}}+2\right) \longrightarrow \mathrm{PC}$ |
| (Old WP) $\longrightarrow$ New R13 |
| (Old PC) $\longrightarrow$ New R14 |
| (Old ST) $\longrightarrow$ New R15 |

Affect on Status: None

## Example: BLWP *3

Assuming that R3 contains $2100_{16}$ and location $2100_{16}$ contains $0500_{16}$ and location $2102_{16}$ contains $0100_{16}$, this instruction causes WP to be loaded with $0500_{16}$ and PC to be loaded with $0100_{16}$. Then, location $051 \mathrm{~A}_{16}$ will be loaded with the old WP value, the old PC value will be saved in location $051 \mathrm{C}_{16}$, and the status (ST) will be saved in location $051 \mathrm{E}_{16}$. The next instruction will be taken from address $0100_{16}$ and the subroutine workspace will begin at $0500_{16}$ (R0). BLWP and XOP do not test IREQ at the end of instruction execution.

Application: This is a context switch subroutine jump with the transfer vector location specified by $\mathrm{G}_{\mathrm{s}}$. It uses a new workspace to save the old values of WP, PC, and ST (in the last three registers). The advantage of this subroutine jump over the BL jump is that the subroutine gets its own workspace and the main program workspace contents are not disturbed by subroutine operations.

Format: XOP $\quad \mathbf{G}_{\mathbf{s}}, \mathbf{n}$

(2---)

Operation: n specifies which extended operation transfer vector is to be used in the context switch branch from XOP to the corresponding subprogram. The effective address $G_{s}$ is placed in R11 of the subprogram workspace in order to pass an argument or data location to the subprogram:

| $\begin{aligned} & M\left(\mathrm{n} \times 4+004 \mathrm{O}_{16}\right) \longrightarrow \mathrm{WP} \\ & \mathrm{M}\left(\mathrm{n} \times 4+0042_{16}\right) \longrightarrow \mathrm{PC} \\ & \text { (Old WP) } \longrightarrow \text { New R13 } \\ & \text { (Old PC) } \longrightarrow \text { New R14 } \\ & \text { (Old ST) } \longrightarrow \text { New R15 } \\ & \mathrm{G}_{\mathrm{s}} \longrightarrow \text { New R11 } \end{aligned}$ |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Affect on Status: Extended Operation (X) bit is set.

## Example: XOP *1,2

Assume R1 contains $0750_{16}$. WP is loaded with the word at address $48_{16}$ (first part of transfer vector for extended operation 2) and PC is loaded with the word at address $4 \mathrm{~A}_{16}$. If location $48_{16}$ contains $0200_{16}$, this will be the address of R0 of the subprogram workspace. Thus, location $0236_{16}$ (new R11) will be loaded with $0750_{16}$ (contents of R1 in main program), location $023 \mathrm{~A}_{16}$ (new R13) will be loaded with the old WP value, location $023 \mathrm{C}_{16}$ will be loaded with the old PC value, and location $023 \mathrm{E}_{16}$ (new R15) will be loaded with the old status value:

| $\begin{aligned} & M\left(48_{16}\right) \longrightarrow W P \\ & M\left(4 A_{16}\right) \longrightarrow P C \end{aligned}$ |  |
| :---: | :---: |
|  |  |
| (Old WP) $\longrightarrow \mathrm{M}\left(023 \mathrm{~A}_{16}\right)$ | New R13 |
| (Old PC) $\longrightarrow \mathrm{M}\left(023 \mathrm{C}_{16}\right)$ | New R14 |
| (Old ST) $\longrightarrow \mathrm{M}\left(023 \mathrm{E}_{16}\right.$ ) | New R15 |
| $075 \mathrm{H}_{16} \longrightarrow \mathrm{M}\left(0236_{16}\right)$ | New R11 |

Application: This can be used to define a subprogram that can be called by a single instruction. As a result, the programmer can define special purpose instructions to augment the standard 9900 instruction set.

## RTWP/ <br> /JMP

Return with Workspace Pointer
Format: RTWP

(0380)

Operation: This is a return from a context switch subroutine. It occurs by restoring the WP, PC, and ST register contents by transferring the contents of subroutine workspace registers R13, R14, and R15, into the WP, PC, and ST registers, respectively.

$$
\begin{aligned}
& \mathrm{R} 13 \longrightarrow \mathrm{WP} \\
& \mathrm{R} 14 \longrightarrow \mathrm{PC} \\
& \mathrm{R} 15 \longrightarrow \mathrm{ST}
\end{aligned}
$$

## Status Bits Affected: All (ST receives the contents of R15)

Application: This is used to return from subprograms that were reached by a transfer vector operation such as an interrupt, extended operation, or BLWP instruction.

## Unconditional Jump

Format: JMP EXP

(10--)
Operation: The signed displacement defined by EXP is added to the current contents of the program counter to generate the new value of the program counter. The location jumped to must be within -128 to +127 words of the present location.

Affect on Status: None

## Example: JMP THERE

If this instruction is located at $0018_{16}$ and THERE is the label of the instruction located at $0010_{16}$, then the Exp value placed in the object code would be FB (for -5 ). Since the Assembler makes this computation, the programmer only needs to place the appropriate label or expression in the operand field of the instruction.

Application: If the subprogram to be jumped to is within 128 words of the JMP instruction location, the unconditional JMP is preferred over the unconditional branch since only one memory word (and one memory reference) is required for the JMP while two memory words and two memory cycles are required for the B instruction. Thus, the JMP instruction can be implemented faster and with less memory cost than can the B instruction.

## Execute

Format: X
$\mathrm{G}_{5}$

(04--)
Operation: The instruction located at the address specified by $\mathrm{G}_{\mathrm{s}}$ is executed.

## Status Bits Affected: Depends on the instruction executed

Example: X *11
If R11 contains $2000_{16}$ and location $2000_{16}$ contains the instruction for CLR 2 then this execute instruction would clear the contents of register 2 to zero.
Application: X is useful when the instruction to be executed is dependent on a variable factor.

CONDITIONAL JUMP INSTRUCTIONS JH
These instructions perform a branching operation only if certain status bits meet the conditions required by the jump. These instructions allow decision making to be incorporated into the program. The conditional jump instruction mnemonics are summarized in Table 6-1 along with the status bit conditions that are tested by these instructions.

Format: Mnemonic Exp


Operation: If the condition indicated by the branch mnemonic is true, the jump will occur JNC using relative addressing as was used in the unconditional JMP instruction. That is, the Exp defines a displacement that is added to the current value of the program counter to determine the location of the next instruction, which must be within 128 words of the jump instruction.

Effect on Status Bits: None
Example: C R1, R2
JNE LOOP
The first instruction compares the contents of registers one and two. If they are not equal, $\mathrm{EQ}=0$ and the JNE instruction causes the branch to LOOP to be taken. If R1 and R 2 are equal, $\mathrm{EQ}=1$ and the branch is not taken.

Table 6-1. Status Bits Tested by Instructions

| Mnemonic | $L>$ | $A>$ | $E Q$ | $C$ | OV | OP | Jump if: | CODE* |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| JH | X | - | X | - | - | - | $\mathrm{L}>\bullet \overline{\mathrm{EQ}}=1$ | B |
| JL | X | - | X | - | - | - | $\mathrm{L}>+\mathrm{EQ}=0$ | A |
| JHE | X | - | X | - | - | - | $\mathrm{L}>+\mathrm{EQ}=1$ | 4 |
| JLE | X | - | X | - | - | - | $\mathrm{L}>+\mathrm{EQ}=1$ | 2 |
| JGT | - | X | - | - | - | - | $\mathrm{A}>=1$ | 5 |
| JLT | - | X | X | - | - | - | $\mathrm{A}>+\mathrm{EQ}=0$ | 1 |
| JEQ | - | - | X | - | - | - | $\mathrm{EQ}=1$ | 3 |
| JNE | - | - | X | - | - | - | $\mathrm{EQ}=0$ | 6 |
| JOC | - | - | - | X | - | - | $\mathrm{C}=1$ | 8 |
| JNC | - | - | - | X | - | - | $\mathrm{C}=0$ | 7 |
| JNO | - | - | - | - | X | - | $\mathrm{OV}=0$ | 9 |
| JOP | - | - | - | - | - | X | $\mathrm{OP}=1$ | C |

Note: In the Jump if column, a logical equation is shown in which - means the AND operation, + means the OR operation, and a line over a term means negation or inversion.
*CODE is entered in the CODE field of the OPCODE to generate the machine code for the instruction.
Application: Most algorithms and programs with loop counters require these instructions to decide which sequence of instructions to do next.

## CRU INSTRUCTIONS

The communications register unit (CRU) performs single and multiple bit programmed input/output for the microcomputer. All input consists of reading CRU line logic levels into memory, and all output consists of setting CRU output lines to bit values from a word or byte of memory. The CRU provides a maximum of 4096 input and 4096 output lines that may be individually selected by a 12 bit address which is located in bits 3 through 14 of workspace register 12. This address is the hardware base address for all CRU communications.

Set Bit to Logic One
Format: SBO disp


Operation: The CRU bit at disp plus the hardware base address is set to one. The hardware base address is bits 3 through 14 of workspace register 12. The value disp is a signed displacement.

$$
1 \longrightarrow \text { Bit (disp + base address) }
$$

Affect on Status: None
Example: SBO 15
If R12 contains a software base address of $0200_{16}$ so that the hardware base address is $0100_{16}$ (the hardware base address is one-half the value of the contents of R12 excluding bits 0,1 and 2 ), the above instruction would set CRU line $010 \mathrm{~F}_{16}$ to a 1 .
Application: Output a one on a single bit CRU line.

Set Bit to Logic Zero
Format: SBZ disp


Operation: The CRU bit at disp plus the base address is reset to zero. The hardware base address is bits 3 through 14 of workspace register 12 . The value disp is a signed displacement.
$0 \longrightarrow$ Bit (disp + hardware base address)
Affect on Status: None

## Example: SBZ 2

If R12 contains $0000_{16}$, the hardware base address is 0 so that the instruction would reset CRU line $0002_{16}$ to zero.

Application: Output a zero on a single bit CRU line.

## Test Bit

Format: TB disp

(1F--)

Operation: The CRU bit at disp plus the base address is read by setting the value of the equal (EQ) status bit to the value of the bit on the CRU line. The hardware base address is bits 3 through 14 of workspace register 12 . The value disp is a signed displacement.

$$
\text { Bit (disp + hardware base address) } \longrightarrow \mathrm{EQ}
$$

Status Bits Affected: EQ

## Example: TB 4

If R12 contains $0140_{16}$, the hardware base address is $\mathrm{A} 0_{16}$ (which is one-half of $0140_{16}$ ):

$$
\text { R12 Contents }=0000 \underline{0001} 01000000
$$

Note that the underlined hardware base address is $0 \mathrm{~A}_{16}$. Equal (EQ) would be made equal to the logic level on CRU line $0 \mathrm{~A} 0_{16}+4=\mathrm{CRU}$ line $0 \mathrm{~A} 4_{16}$.

Application: Input the CRU bit selected.

## Load CRU

## LDCR

## Format: LDCR $\mathbf{G}_{\mathrm{s}}, \mathbf{C n t}$



Operation: Cnt specifies the number of bits to be transferred from the data located at the address specified by $\mathrm{G}_{\mathrm{s}}$, with the first bit transferred from the least significant bit of this data, the next bit from the next least significant bit and so on. If $\mathrm{Cnt}=0$, the number of bits transferred is 16 . If the number of bits to be transferred is one to eight, the source address is a byte address. If the number of bits to be transferred is 9 to 16, the source address is a word address. The source data is compared to zero before the transfer. The destination of the first bit is the CRU line specified by the hardware base address, the second bit is transferred to the CRU line specified by the hardware base address +1 , and so on.

## Status Bits Affected: LGT, AGT, EQ

OP (odd parity) with transfer of 8 or less bits.

## Example: LDCR @TOM,8

Since 8 bits are transferred, TOM is a byte address. If TOM is an even number, the most significant byte is addressed. If R12 contains $0080_{16}$, the hardware base address is $0040_{16}$ which is the CRU line that will receive the first bit transferred. $0041_{16}$ will be the address of the next bit transferred, and so on to the last (8th) bit transferred to CRU line $0047_{16}$. This transfer is shown in Figure 6-7.


LDCR @TOM,8 TOM is an even address
Figure 6-7. LDCR byte transfer

Application: The LDCR provides a number of bits (from 1 to 16 ) to be transferred from a memory word or byte to successive CRU lines, starting at the hardware base address line; the transfer begins with the least significant bit of the source field and continues to successively more significant bits. A further example of word versus byte transfers is given in Figure 6-8, in which a 9 bit (word addressed source) transfer is shown.


Figure 6-8. LDCR Word transfer

Store CRU

## STCR

## Format: $\mathbf{S T C R} \mathbf{G}_{\mathbf{s}, \mathbf{C n t}}$



Operation: Cnt specifies the number of bits to be transferred from successive CRU lines (starting at the hardware base address) to the location specified by $\mathrm{G}_{\mathrm{s}}$, beginning with the least significant bit position and transferring successive bits to successively more significant bits. If the number of bits transferred is 8 or less, $\mathrm{G}_{\mathrm{s}}$ is a byte address. Otherwise, $\mathrm{G}_{\mathrm{s}}$ is a word address. If $\mathrm{Cnt}=0,16$ bits are transferred. The bits transferred are compared to zero. If the transfer does not fill the entire memory word, the unfilled bits are reset to zero.

## Status Bits Affected: <br> LGT, AGT, EQ OP for transfers of 8 bits or less

## Example: STCR 2,7

Since 7 bits are to be transferred this is a byte transfer so that the bits will be transferred to the most significant byte of R2. Figure $6-9$ illustrates this transfer assuming that R12 contains $90_{16}$ so that the hardware base address is $48_{16}$ for the first bit to be transferred.

Note: Bits 8-15 are unchanged if transfer is less than 8 bits.


Figure 6-9. STCR Example

## CONTROL INSTRUCTIONS

The control instructions are primarily applicable to the Model 990 Computer. These instructions are RSET (Reset), IDLE, CKOF (Clock off), CKON (Clock on), LREX (restart). The Model'990/10 also supports the long distance addressing instructions: LDS (Load long distance source) and LDD (Long distance destination). The use of these instructions are covered in the appropriate Model 990 computer programmer's manuals.

The control instructions have an affect on the 9900 signals on the address lines during the CRU Clock as shown below:

| Instruction | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | OP CODE |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LREX | H | H | H |  | (03E0) |
| CKOF | H | H | L |  | (03C0) |
| CKON | H | L | H | 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15  <br> 0 0 0 0 0 0 1 1 1 1 0 1 0 0 0 0 0 | (03A0) |
| RSET | L | H | H |  | (0360) |
| IDLE | L | H | L |  | (0340) |
| CRU | L | L | L |  |  |

The IDLE instruction puts the 9900 in the idle condition and causes a CRUCLK output every six clock cycles to indicate this state. The processor can be removed from the idle state by 1) a $\overline{\operatorname{RESET}}$ signal, 2) any interrupt that is enabled, or 3) a $\overline{\mathrm{LOAD}}$ signal.

For the 9900 the above instructions are referred to as external instructions, since external hardware can be designed to respond to these signals. The address signals $\mathrm{A}_{0}$, $A_{1}$, and $A_{2}$ can be decoded and the instructions used to control external hardware.

## SPECIAL FEATURES OF THE 9940

The 9940 instruction set includes the instructions already presented. Two of these instructions are slightly different for the 9940 . These are the extended operation and the load interrupt mask immediate instructions. There are two new arithmetic instructions that provide for binary coded decimal (BCD) addition and subtraction. The 9940 uses extended operations 0 through 3 to generate the load interrupt mask and the decimal arithmetic instructions. Thus, the 9940 extended operations 4 through 15 are available to the programmer.

## Load Immediate Interrupt Mask

Format: LIIM $\mathbf{n}$
$0 \leq n \leq 3$

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{T}$ | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $n$ |  |

Operation: The interrupt mask bits 14 and 15 of the status register are loaded with $n$. Subsequent to this instruction, interrupt levels greater than $n$ will be ignored by the processor, and interrupts of level $n$ or less will be responded to by the processor.


Status Bits Affected: Interrupt Mask (Bits 14 and 15)

## Example: LIIM 2

This operation will load the interrupt mask with 2 , that is bit 14 would be set to a 1 and bit 15 would be reset to zero. This would disable interrupts of level 3 , but would enable other interrupt levels.

Application: This instruction is used to control the 9940 interrupt system.

Format: XOP $\quad \mathbf{G}_{\mathbf{s}}, \mathbf{n}$


Operation: n specifies the extended operation transfer vector to be used in the context switch to the extended operation subprogram. The TMS9940 restricts the range of $n$ $(4 \leq n \leq 15)$ so that there are only 12 XOP's available. This is because the first four are used by the processor to implement the LIIM, DCA, and DCS instructions. The transfer vector procedure for the programmer-defined extended operations is:.


## Status Bits Affected: None

## Example and Applications: XOP *1,4

This instruction will cause an extended operation 4 to occur with the new workspace register 11 containing the address found in workspace register 1 . The new WP value will be obtained from $40_{16}+4 \times 4=50_{16}$ and the new PC value will be obtained from $52_{16}$.

Decimal Correct Addition

## DCA

Format: DCA $\mathbf{G}_{\mathbf{s}}$


Operation: The byte addressed by $\mathrm{G}_{\mathrm{s}}$ is corrected according to the table given in Figure $6-10$. This operation is a processor defined extended operation with $\mathrm{n}=0$ so that the sequence of events described under the XOP discussion will occur in executing this instruction.

Status Bits Affected: LGT, AGT, EQ, C, P, and DC (Digit Carry).

## Example: DCA *10

This instruction would cause the byte addressed by the contents of the current workspace register 10 to be decimal adjusted in accordance with the truth table of Figure 6-10.

Application: This instruction is used immediately after the binary addition of two bytes ( AB instruction) to correct any decimal digits outside the BCD code range of $0000_{2}$ through $1001_{2}$. It also keeps decimal addition accurate by responding to digit carries. For example, if $8_{16}$ is added to $8_{16}$ in BCD addition, $16_{16}$ should be generated. However, if this operation is performed with binary addition, $10_{16}$ results:

| 0000 | 1000 |  |  |  |  |
| ---: | ---: | ---: | ---: | ---: | :--- | :--- |
| + | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 |

The DCA detects the digit carry and adds $0110_{2}$ to the least significant digit to get the correct $16_{16}$.

Decimal Correct Subtraction
Format: DCS $\quad \mathbf{G}_{\mathbf{s}}$


Operation: The byte addressed by $\mathrm{G}_{\mathrm{s}}$ is corrected according to the table given in Figure $6-10$. This instruction is a processor defined extended operation with $n=1$, so that the sequence of events described under extended operation will occur in executing this instruction.

Status Bits Affected: LGT, AGT, EQ, C, P, and DC

## Example: DCS 3

This instruction would cause the most significant byte of register 3 to be corrected in accordance with the truth table of Figure 6-10.

Application: As in the DCA instruction, this instruction extends the 9940 capability to include decimal subtraction. The programmer first performs binary subtraction on bytes (the SB instruction) and then immediately performs the DCS operation on the result byte to correct the result so that it is within the BCD code range $0000_{2}$ through $1001_{2}$.


| BYTE BEFORE EXECUTION |  |  |  | BYTE AFTER DCA |  |  |  | BYTE AFTER DCS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C | $x$ | DC | $Y$ | C | X | DC | Y | C | X | DC | Y |
| 0 | $x<10$ | 0 | $Y<10$ | 0 | X | 0 | Y | - | - | - | - |
| 0 | $x<10$ | 1 | $Y<10$ | 0 | X | 0 | $Y+6$ | - | - | - | - |
| 0 | $x<9$ | 0 | $Y \geq 10$ | 0 | $x+1$ | 1 | $Y+6$ | - | - | - | - |
| 1 | $x<10$ | 0 | $Y<10$ | 1 | $x+6$ | 0 | Y | - | - | - | - |
| 1 | $x<10$ | 1 | $Y<10$ | 1 | $x+6$ | 0 | Y16 | - | - | - | - |
| 1 | $x<10$ | 0 | $Y \geq 10$ | 1 | $x+7$ | 1 | $Y+6$ | - | - | - | - |
| 0 | $x \geq 10$ | 0 | $Y<10$ | 1 | $x+6$ | 0 | $Y$ | - | - | - | - |
| 0 | $Z \geq 10$ | 1 | $Y<10$ | 1 | $x+6$ | 0 | $Y+6$ | - | - | - | - |
| 0 | $x \geq 9$ | 0 | $Y \geq 10$ | 1 | $x+7$ | 1 | $Y+6$ | - | - | - | - |
| 0 | X | 0 | $Y$ | - | - | - | - | 0 | $x+10$ | 1 | $Y+10$ |
| 0 | $x$ | 1 | Y | - | - | - | - | 0 | $x+10$ | 0 | $Y$ |
| 1 | $x$ | 0 | Y | - | - | - | - | 1 | X | 1 | $Y+10$ |
| 1 | X | 1 | $Y$ | - | - | - | - | 1 | X | 0 | Y |

Figure 6-10. Result of DCA and DCS Instructions of the 9940.

CHAPTER 7

## Program Development: Software CommandsDescriptions and Formats

## INTRODUCTION

The purpose of this chapter is to provide reference data for the various software development systems available for the 9900 family of microprocessors and microcomputers.

Table 7-1 lists the sections in the chapter. One or more cards are made for those sections marked with a bullet. The section on Assembly Language programming describes the basic format for coding instructions and assembler directives. It is a general topic, applicable to all of the programming systems.

Explanation of the terms, mnemonics instruction execution rules, etc. can be found in Chapters, 4,5 , and 6.

The complete TM 990/402 Line-by-Line Assembler User's Guide is included because this EPROM resident software is used in Chapter 9. It should serve as an illustration of the need for some form of an assembler in writing even the simplest programs. Contrast the programming efforts of Chapter 3 with the programming efforts for the extended applications of Chapter 9, and you will appreciate the power of this LBL assembler.

Reference material for the other programming systems is in the form of lists of commands and their syntax. These pages are not stand-alone documents. Software documentation is supplied with each of the programming systems and is required for full explanations of the commands and their use. Experienced designers always need assistance in recalling exact command mnemonics and their formats. Thus, this chapter supports you in any programming environment by appropriate reminders.

## Table 7-1

Assembly language programming and assembler directives

- 9900 Reference Data

TM 990/402 Line-by-Line Assembler

- TIBUG Monitor
- TM 990/302 Software Development board
- TXDS Commands for the FS 990 PDS
- AMPL Reference data
- POWER BASIC Commands
- Cross Support reference data

Assembler
Simulator
Utilities

Assembly Language Programming: Formats and Directives

## ASSEMBLY LANGUAGE PROGRAMMING

An assembly language is a computer oriented language for writing programs. The TMS9900 recognizes instructions in the form of 16 bit (or longer) binary numbers, called instruction or operation codes (Opcodes). Programs could be written directly in these binary codes, but it is a tedious effort, requiring frequent reference to code tables. It is simpler to use names for the instructions, and write the programs as a sequence of these easily recognizable names (called mnemonics). Then, once the program is written in mnemonic or assembly language form, it can be converted to the corresponding binary coded form (machine language form). The assembler programs described here indicate parts of PX9ASM, TXMIRA and SDSMAC, which operate on cassette, floppy disc, and moving head disc systems respectively. Several other assemblers are available from TI which provide fewer features, but operate with much smaller memory requirements.

## Assembly Language Application

The assembly language programming and program verification through simulation or execution are the main elements involved in developing microprocessor programs. The overall program development effort consists of the following steps:

- Define the problem.
- Flowchart the solution to the problem.
- Write the assembly language program for the flowchart.
- Execute the Assembler to generate the machine code.
- Correct any format errors indicated by the Assembler.
- Execute the corrected machine code program on a TMS9900 computer or on a Simulator to verify program operation.

This program development sequence is defined in flowchart form in Figure 7-1.
Assembly Language Formats
The general assembly language source statements consists of four fields as follows:

## LABEL MNEMONIC OPERANDS COMMENT

The first three fields must occur within the first 60 character positions of the source record. At least one blank must be inserted between fields.

## Label Field

The label consists of from one to six characters, beginning with an alphabetic character in character position one of the source record. The label field is terminated by at least one blank. When the assembler encounters a label in an instruction it assigns the current value of the location counter to the label symbol. This is the value associated with the label symbol and is the address of the instruction in memory. If a label is not used, character position 1 must be a blank.


Figure 7-1. Program Development Flowchart

## Mnemonic or Opcode Field

This field contains the mnemonic code of one of the instructions, one of the assembly language directives, or a symbol representing one of the program defined operations. This field begins after the last blank following the label field. Examples of instruction mnemonics include A for addition and MOV for data movement. The mnemonic field is required since it identifies which operation is to be performed.

## Operands Field

The operands specify the memory locations of the data to be used by the instruction. This field begins following the last blank that follows the mnemonic field. The memory locations can be specified by using constants, symbols, or expressions, to describe one of several addressing modes available.

## Comment Field

Comments can be entered after the last blank that follows the operands field. If the first character position of the source statement contains an asterisk $\left({ }^{*}\right)$, the entire source statement is a comment. Comments are listed in the source portion of the Assembler listing, but have no affect on the object code.

Terms and Symbols
Symbols are used in the label field, the operator field, and the operand field. A symbol is a string of alphanumeric characters, beginning with an alphabetic character.
Terms are used in the operand fields of instructions and assembler directives. A term is a decimal or hexadecimal constant, an absolute assembly-time constant, or a label having an absolute value. Expressions can also be used in the operand fields of instructions and assembler directives.

## Constants

Constants can be decimal integers (written as a string of numerals) in the range of $-32,768$ to $+65,535$. For example:

257
Constants can also be hexadecimal integers (a string of hexadecimal digits preceded by $>$ ). For example:
$>09 \mathrm{AF}$
ASCII character constants can be used by enclosing the desired character string in single quotes. For example:
'DX'
Throughout this book the subscript 16 is used to denote base 16 numbers. For example, the hexadecimal number 09 AF is written $09 \mathrm{AF}_{16}$.

## Symbols

Symbols must begin with an alphabetic character and contain no blanks. Only the first six characters of a symbol are processed by the Assembler.

The Assembler predefines the dollar sign (\$) to represent the current location in the program. The symbols R0 through R15 are used to represent workspace registers 0 through 15 , respectively.

A given symbol can be used as a label only once, since it is the symbolic name of the address of the instruction. Symbols defined with the DXOP directive are used in the OPCODE field. Any symbol in the OPERANDS field must have been used as a label or defined by a REF directive.

Expressions
Expressions are used in the OPERANDS fields of assembly language statements. An expression is a constant, a symbol, or a series of constants and symbols separated by the following arithmetic operators:

+ addition
- subtraction
* multiplication
/ division
Unary minus is performed first and then the expression is evaluated from left to right. A unary minus is a minus sign (negation) in front of a number or a symbol.

The expression must not contain any imbedded blanks or extended operation defined (DXOP directive) symbols.

The multiplication and division operations must be used on absolute code symbols. The result of evaluating the expression up to the multiplication or division operator must be an absolute value. There must not be more than one more relocatable symbol added to an expression than are subtracted from it.

The following are examples of valid expressions:
$B L U E+1 \quad$ The sum of the value of symbol BLUE plus 1.
GREEN - 4 The result of subtracting 4 from the value of symbol GREEN.
2* $16+$ RED The sum of 32 and the value of symbol RED.
$440 / 2$ - RED 220 minus the value of symbol RED.

# ASSEMBLER DIRECTIVES 

## ASSEMBLER DIRECTIVES

General Information
The assembler directives are used to assign values to program symbolic names, address locations, and data. There are directives to set up linkage between program modules and to control output format, titles, and listings.
The assembler directives take the general form of:
LABEL DIRECTIVE EXPRESSION COMMENT
The LABEL field begins in column one and extends to the first blank. It is optional on all directives except the EQU directive which requires a label. There is no label in the OPTION directive. When no label is present, the first character position in the field must be a blank. When a label is used (except in an EQU directive) the label is assigned the current value of the location counter.

The two required directives are:
IDT Assign a name to the program
END Terminate assembly
The most commonly used optional directives are:

| EQU | Assign a value to a label or a data name. |
| :--- | :--- |
| RORG | Relocatable Origin |
| BYTE | Assign values to successive bytes of memory |
| DATA | Assign 16 bit values to successive memory words |
| TEXT | Assign ASCII values to successive bytes of memory |

Other directives include:

| AORG | Absolute (non-relocatable) Origin |
| :--- | :--- |
| DORG | Dummy Origin |
| BSS | Define bytes of storage beginning with symbol |
| BES | Define bytes of storage space ending with symbol |
| DXOP | Define an extended operation |
| NOP | No operation Pseudo-instruction |
| RT | Return from subroutine Pseudo-instruction |
| PAGE | Skip to new page before continuing listing |
| TITL | Define title for page headings |
| LIST | Allows listing of source statements |
| UNL | Prevents listing of source statements |
| OPTION | Selects output option to be used |
| DEF | Define symbol for external reference |
| REF | Reference to an external source |

## Required Directives

Two directives must be supplied to identify the beginning and end of the assembly language program. The IDT directive must be the first statement and the END directive must be the last statement in the assembly language program.

## Program Identifier

This directive assigns a name to the program and must precede any directive that generates object code. The basic format is:

IDT 'Name'
The name is the program name consisting of up to 8 characters. As an example, if a program is to be named Convert, the basic directive would be:

## ID 'CONVERT

The name is printed only when the directive is printed in the source listing.

Program End
This directive terminates the assembly. Any source statement following this directive is ignored. The basic format is:

END

## Initialization Directives

These directives are used to establish values for program symbols and constants.

## Define Assembly-Time Constant

Equate is used to assign values to program symbols. The symbol to be defined is placed in the label field and the value or expression is placed in the Expression field:

Symbol EQU Expression
The symbol can represent an address or a program parameter. This directive allows the program to be written in general symbolic form. The equate directive is used to set up the symbol values for a specific program application.

## ASSEMBLER DIRECTIVES

The following are examples of the use of the Equate directive:

| TIME | EQU | HOURS +5 |
| :--- | :--- | :--- |
| N | EQU | 8 |
| VAR | EQU | $>8000$ |

Initialize Memory
These directives provide for initialization of successive 8 bit bytes of memory with numerical data (BYTE directive) or with ASCII character codes (TEXT directive). The DATA directive provides for the initialization of successive 16 bit words with numerical data.

The formats are the same for all three directives:
Directive Expression-list
The Label and Comment are optional. The expression or value list contains the data entries for the 8 bit bytes (BYTE directive), or the 16 bit words (DATA directive), or a character string enclosed in quotes (TEXT directive).

Examples of the use and effects of these directives are shown in Figure 7-2.

## Program Location Directives

These directives affect the location counter by causing the instructions to be located in specified areas of memory.
$\underline{\text { Origin Directives }}$
These directives set the address of the next instruction to the value listed in the expression field of the directive:

Directive Expression
The expression field is required on all except the RORG directive. It is a value or an expression (containing only previously defined symbols). This value is the address of the next instruction and is the value that is assigned to the label (if any) and to the location counter. The AORG and DORG expressions must result in an absolute value and contain no character constants.

Example Directives:
KONS BYTE $>10,-1, ' A$ ', ' B ', $\mathrm{N}+3$
WD1 DATA $>01 \mathrm{FF}, 3200,-{ }^{\prime} \mathrm{AF}$ ', $8, \mathrm{~N}+>1000$
MSG1 TEXT 'EXAMPLE'

| AFFECTS ON MEMORY LOCATION | MEMORY DATA: DIRECTIVE ENTRY | RESULTING DATA (BINARY FORM) |  |  |  | RESULTING DATA (HEXADECIMAL) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| KONS | > $10,-1$ | 0001 | 0000 | 1111 | 1111 | 1 OFF |
| KONS +2 | 'A', 'B' | 0100 | 0001 | 0100 | 0010 | 4142 |
| KNOS +4 | $\mathrm{N}+3$ | 0000 | 1011 | X | X | 0B-- |
| - | - | - | - | - | - | - |
| - | - | - | - | - | - | - |
| WD1 | $>01 \mathrm{FF}$ | 0000 | 0001 | 1111 | 1111 | 01FF |
| WD1 + 2 | 3200 | 0000 | 1100 | 1000 | 0000 | 0C80 |
| WD1 + 4 | -'AF' | 1011 | 1110 | 1011 | 1010 | BEBA |
| WD $1+6$ | 8 | 0000 | 0000 | 0000 | 1000 | 0008 |
| WD1 +8 | $\mathrm{N}+>1000$ | 0001 | 0000 | 0000 | 1000 | 1008 |
| - | - | - | - | - | - | - |
| - | - | - | - | - | - | - |
| - | $\cdot$ | - | - | - | - | - |
| MSG1 | 'EX' | 0100 | 0101 | 0101 | 1000 | 4558 |
| MSG1 + 2 | 'AM' | 0100 | 0001 | 0101 | 1101 | 414D |
| MSG1 + 4 | 'PL' | 0101 | 0000 | 0100 | 1100 | 504C |
| MSG1 +6 | 'E' | 0100 | 0101 | X | X | 4E-- |

$\mathrm{XX}(--)$ is original unaltered data in this location. N is assumed to be previously defined as 8 .
Figure 7-2. Initialization Directive Examples
The AORG directive causes this value to be absolute and fixed. For example:

$$
\text { AORG }>1000+\mathrm{X}
$$

If X has been previously defined to have an absolute value of 6 , the next instruction would be unalterably located at the address $1006_{16}$. If a label had been included, it would have been assigned this same value.

The RORG directive causes this value to be relative or relocatable so that subsequent operations by the assembler or simulator can relocate the block of instructions to any desired area of memory. Thus, a relocatable block of instructions occupying memory locations $1000_{16}$ to $1020_{16}$ could be moved by subsequent simulator (or other software) operations to locations $2000_{16}$ to $2020_{16}$. An example RORG statement is:

SEG1 RORG > 1000

## ASSEMBLER DIRECTIVES

This directive would cause SEG1 and the value of the location counter (address of the next instruction) to be set to $1000_{16}$. This and all subsequent locations are relocatable.

## SEG2 RORG

This directive would cause subsequent instructions to be at relocatable addresses. SEG2 and the address of the next instruction would be set to the value of the location counter.

The DORG directive causes the instructions to be listed but the assembler does not generate object code that can be passed on to simulators or other subsystems. However, symbols defined in the dummy section would then be legitimate symbols for use in the AORG or RORG program sections. For example:

DORG 0
The labels with the subsequent dummy section of instructions will be assigned values relative to the start of the section (the instruction immediately following this directive). No object code would be generated for this section.

An RORG directive is used after a DORG or AORG section to cause the subsequent instructions to be relocatable object code. If no origin directives are included in the assembly language program, all object code is relocatable starting at (referenced to) an address of 0 .

## Storage Allocation Directives <br> —he

BES

These directives reserve a block of memory (range of addresses) for data storage by advancing the location counter by the amount specified in the expression field. Thus, the instruction after the directive will be at an address equal to the expression value plus the address of the instruction just before the directive.

## Basic Formats:

## BES Expression

BSS Expression
If a label is included in the BSS directive it is assigned the value of the location counter at the first byte if the storage block. If the label is included in the BES directive it is assigned the value of the location counter for the instruction after the block.

The Expression designates the number of bytes to be reserved for storage. It is a value or an expression containing no character constants. Expressions must contain only previously defined symbols and result in an absolute value.

Examples:
BUFF1 BES $>10$
A 16 byte buffer is provided. Had the location counter contained the value $100_{16}\left(\mathrm{FF}_{16}\right.$ was the address of the previous instruction), the new value of the location counter would be $110_{16}$, and this would be the value assigned to the symbol BUFF1. The next instruction after the buffer would be at address $110_{16}$.

## BUFF2 BSS 20

If the previous instruction is located at $\mathrm{FF}_{16}, \mathrm{BUFF} 2$ will be assigned the value $100_{16}$, and the next instruction will be located at $114_{16}$. A 20 byte area of storage with addresses $100_{16}$ through $113_{16}$ has been reserved.

Word Boundary
This directive causes the location counter to be set to the next even address (beginning of the next word) if it currently contains an odd address. The basic format is:

## EVEN

The label is assigned the value of the location counter prior to the EVEN directive.

## Program Listing Control Directives

These directives control the printer, titling, and listing provided by the assembler.

Output Options
The basic format of this directive is:
OPTION Keyword-list
No label is permitted. The keywords control the listing as follows:

Keyword Listing
XREF Print a cross reference listing.
OBJ Print a hexadecimal listing of the object code.
SYMT Print a symbol table with the object code.
Example:
OPTION XREF,SYMT
Print a cross reference listing and the symbol table with the object code.

## ASSEMBLER DIRECTIVES

This directive causes the assembly listing to continue at the top of the next page. The basic format is:

## PAGE

## Page Title

This directive specifies the title to be printed at the top of each page of the assembler listing. The basic format is:

TITL 'String'
The String is the title enclosed in single quotes. For example:
TITL 'REPORT GENERATOR'

## Source Listing Control

These directives control the printing of the source listing. UNL inhibits the printing of the source listing: LIST restores the listing. The basic formats are:

UNL
LIST
$\underline{\text { Extended Operation Definition }}$
This directive names an extended operation. Its format is:

> DXOP SYMBOL, Term

The symbol is the desired name of the extended operation. Term is the corresponding number of the extended operation. For example:

DXOP DADD,13
defines DADD às extended operation 13. Once DADD has been so defined, it can be used as the name of a new operation, just as if it were one of the standard instruction mnemonics.

## Program Linkage Directives

These directives enable program modules to be assembled separately and then integrated into an executable program.

## External Definition

This directive makes one or more symbols available to other programs for reference. Its basic format is:

DEF Symbol-list
Symbol-list contains the symbols to be defined by the program being assembled. For example:

DEF ENTER, ANS
causes the assembler to include the Symbols ENTER and ANS in the object code so that they are available to other programs. When DEF does not precede the source statements that contain the symbols, the assembler identifies the symbols as multi-defined symbols.

## External Reference

This directive provides access to symbols defined in other programs. The basic format is:
REF Symbol-list
The Symbol-list contains the symbols to be included in the object code and used in the operand fields of subsequent source statements. For example:

REF ARG1,ARG2
causes the symbols ARG1 and ARG2 to be included in the object code so that the corresponding address can be obtained from other programs.
Note: If a REF symbol is the first operand of a DATA directive causing the value of the symbol to be in 0 absolute location, the symbol will not be linked correctly in location 0 .

## ASSEMBLER OUTPUT

## Introduction

The types of information provided by Assemblers include:
Source Listing - Shows the source statements and the resulting object code.
Error Messages - Errors in the assembly language program are indicated.
Cross Reference - Summarizes the label definitions and program references.
Object Code - Shows the object code in a tagged record format to be passed on to a computer or simulator for execution.

## Source Listing

Assemblers produce a source listing showing the source statements and the resulting object code. A typical listing is shown in Figure 7-3.

| 0229 |  |  | * |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0230 |  |  | * | DEMONSTRATE EXTERNAL REFERENCE LINKING |  |
| 0231 |  |  | * |  |  |
| 0232 |  |  |  | REF | EXTR |
| 0233 | 028C |  |  | RORG |  |
| 0234 | 028C | C820 |  | MOV | @EXTR, @EXTR |
|  | O28E | 0000 |  |  |  |
|  | 0290 | O28E' |  |  |  |
| 0235 | 0292 | 28E0 |  | XDR | @EXTR, 3 |
|  | 0294 | 0290' |  |  |  |
| 0236 | B000 |  |  | AORG | $>8000$ |
| 0237 | B000 | 3220 |  | LDCR | @EXTR. 8 |
|  | B002 | 0294' |  |  |  |
| 0238 | B004 | 0420 |  | BLWP | @EXTR |
|  | B006 | B002 |  |  |  |
| 0239 | B008 | 0223 |  | Al | 3. EXTR |
|  | BCOA | 8006 |  |  |  |
| 0240 | BOOC | 38A0 |  | MPY | @EXTR, 2 |
|  | BOOE | B00A |  |  |  |
| 0241 | 0296 |  |  | RORG |  |
| 0242 | 0296 | C820 |  | MOV | @EXTR, @EXTR |
|  | 0298 | BODE |  |  |  |
|  | 029A | 0298' |  |  |  |
| 0243 | 029C | 28E0 |  | XOR | @EXTR, 3 |
|  | 029E | 029A' |  |  |  |
| 0244 | COOO |  |  | AORG | $>\mathrm{COOO}$ |
| 0245 | COOO | 3220 |  | LDCR | @EXTR, 8 |
|  | C002 | 029E' |  |  |  |
| 0246 | COO4 | 0420 |  | BLWP | @EXTR |
|  | C006 | COO2 |  |  |  |
| 0247 | C008 | 0223 |  | Al | 3. EXTR |
|  | COOA | C006 |  |  |  |
| 0248 | COOC | 3840 |  | MPY | @EXTR, 2 |
|  | COOE | COOA |  |  |  |

Figure 7-3. Typical Source Listing.
The first line available in a listing is the title line which will be blank unless a TITL directive has been used. After this line, a line for each source statement is printed. For example:

0018 | 0156 | C820 | MOV | @INIT+3,@3 |  |
| :--- | :--- | :--- | :--- | :--- |
|  | 0158 | $012 B^{\prime}$ |  |  |
| 015 A | 0003 |  |  |  |

In this case the source statement:
MOV @INIT+3,@3
produces 3 lines of object code. The source statement number 18 applies to the entire 3 line entry. Each line has its own location counter value ( 0156,0158 , and 015 A). C820 is the OPCODE for MOV with symbolic memory addressing.

012B' is the value for INIT +3.0003 is for the direct address 3 . The apostrophe (') after 012B indicates this address is program-relocatable. Source statements are numbered sequentially, whether they are listed or not (listing could be prevented by using the UNLIST directive).

## 9900 <br> Reference Data

## INSTRUCTION FORMAT



KEY
$\overline{\mathrm{B}=\mathrm{BY}} \mathrm{TE}$ INDICATOR
( 1 = BYTE, 0 = WORD)
$T_{D}=$ D ADDR, MODIFICATION
D = DESTINATION ADDR.
$T_{s}=$ ADDR. MODIFICATION
$T_{D} / T_{S}$ FIELD
CODE
00: REGISTER
01: INDIRECT
10: INDEXED (S OR $D \neq 0$ )
10: SYMBOLIC (DIRECT, $S$ OR $D=0$ )
EFFECTIVE ADDRESS
$W P+2 \cdot[S$ OR D]
(WP $+2 \cdot[S$ OR D] $) \quad$ *Rn
$(W P+2 \cdot[S$ OR D $])+(P C) ; P C+P C+2 \quad$ NUM (Rn)
(PC); $\mathrm{PC}+\mathrm{PC}+2$
NUM
11: INDIRECT WITH AUTO INCREMENT (WP $+2 \cdot[$ OR D]); INCREMENT EFF. ADDR. *Rn+
$S=$ SOURCE ADDR.
C = XFR OR SHIFT LENGTH (COUNT)
W = WORKSPACE REGISTER NO.
$*=$ SIGNED DISPLACEMENT OF -128 TO +127 WORDS
$\mathrm{NU}=\mathrm{NOT}$ USED

## STATUS REGISTER

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  | 11 | 12 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | 15

0 - LOGICAL GREATER THAN
1 - ARITHMETIC GREATER THAN
2 - EQUAL/TB INDICATOR
3 - CARRY FROM MSB
4 - OVERFLOW

## INTERRUPTS



NOTES: 1) XOP VECTORS 0-15 OCCUPY MEMORY LOCATIONS 0040-007C
2) LOAD VECTOR OCCUPIES MEMORY LOCATIONS FFFC-FFFF

BLWP TRANSFERS
WP $\rightarrow$ NEW W13
PC $\rightarrow$ NEW W14
ST $\rightarrow$ NEW W15

RTWP TRANSFERS
CURRENT W $13 \rightarrow$ WP
CURRENT W14 $\rightarrow$ PC
CURRENT W15 $\rightarrow$ ST
$\frac{\mathrm{BL} \text { TRANSFER }}{\mathrm{PC} \rightarrow \mathrm{W} 11}$

XOP TRANSFER EFF. ADDR. $\rightarrow$ NEW W11

WP $\rightarrow$ NEW W13
PC $\rightarrow$ NEW W14
ST $\rightarrow$ NEW W15 $1 \rightarrow$ ST6

## INSTRUCTIONS BY MNEMONIC

| MNEMONIC | OP CODE |
| :--- | :---: | :---: | :---: | :---: | :--- | FORMAT | RESULT |
| :---: |
| COMPARED |
| TO ZERO | | STATUS |
| :---: |
| AFFECTED |

INSTRUCTIONS BY MNEMONIC

| JGT | 1500 | 2 | N | - | JUMP GREATER THAN (ST1 = 1) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| JH | $1 \mathrm{B00}$ | 2 | N | - | JUMP HIGH (STO $=1$ AND ST2 $=0$ ) |
| JHE | 1400 | 2 | N | - | JUMP HIGH OR EQUAL (STO OR ST2 = 1) |
| JL | 1 A 00 | 2 | N | - | JUMP LOW (STO AND ST2 = 0) |
| JLE | 1200 | 2 | N | - | JUMP LOW OR EQUAL ( $\mathrm{STO}=0$ OR ST2 $=1$ ) |
| JLT | 1100 | 2 | N | - | JUMP LESS THAN (ST1 AND ST2 = 0) |
| JMP | 1000 | 2 | N | - | JUMP UNCONDITIONAL |
| JNC | 1700 | 2 | N | - | JUMP NO CARRY (ST3 $=0$ ) |
| JNE | 1600 | 2 | N | - | JUMP NOT EQUAL ( ST ( $=0$ ) |
| JNO | 1900 | 2 | N | - | JUMP NO OVERFLOW (ST4 = 0) |
| JOC | 1800 | 2 | N | - | JUMP ON CARRY (ST3 = 1) |
| JOP | $1 \mathrm{C00}$ | 2 | N | - | JUMP ODD PARITY (ST5 = 1) |
| LDCR | 3000 | 4 | Y | 0-2,5 | LOAD CRU |
| LI | 0200 | 8 | N | 0-2 | LOAD IMMEDIATE |
| LIMI | 0300 | 8 | N | 12-15 | LOAD IMMEDIATE TO INTERRUPT MASK |
| LREX | O3E0 | 7 | N | 12-15 | EXTERNAL CONTROL |
| LWPI | 02E0 | 8 | N | - | LOAD IMMEDIATE TO WORKSPACE POINTER |
| MOV | C000 | 1 | Y | 0-2 | MOVE (WORD) |
| MOVB | D000 | 1 | Y | 0-2,5 | MOVE (BYTE) |
| MPY | 3800 | 9 | N | - | MULTIPLY |
| NEG | 0500 | 6 | Y | 0-4 | NEGATE (TWO'S COMPLEMENT) |
| ORI | 0260 | 8 | Y | 0-2 | OR IMMEDIATE |
| RSET | 0360 | 7 | N | 12-15 | EXTERNAL CONTROL |
| RTWP | 0380 | 7 | N | 0-6,12-15 | RETURN WORKSPACE POINTER |
| S | 6000 | 1 | Y | 0-4 | SUBTRACT (WORD) |
| SB | 7000 | 1 | Y | 0-5 | SUBTRACT (BYTE) |
| SBO | 1 D00 | 2 | N | - | SET CRU BIT TO ONE |
| SBZ | 1 E 00 | 2 | N | - | SET CRU BIT TO ZERO |
| SETO | 0700 | 6 | N | - | SET ONES |
| SLA | OA00 | 5 | Y | 0-4 | SHIFT LEFT (ZERO FILL) |
| SOC | E000 | 1 | Y | 0-2 | SET ONES CORRESPONDING (WORD) |
| SOCB | F000 | 1 | Y | 0-2,5 | SET ONES CORRESPONDING (BYTE) |
| SRA | 0800 | 5 | Y | 0-3 | SHIFT RIGHT (MSB EXTENDED) |
| SRC | 0800 | 5 | Y | 0-3 | SHIFT RIGHT CIRCULAR |
| SRL | 0900 | 5 | Y | 0-3 | SHIFT RIGHT (LEADING ZERO FILL) |
| STCR | 3400 | 4 | Y | 0-2,5 | STORE FROM CRU |
| STST | 02C0 | 8 | N | - | STORE STATUS REGISTER |
| STWP | 02A0 | 8 | N | - | STORE WORKSPACE POINTER |
| SWPB | 06C0 | 6 | N | - | SWAP BYTES |
| SZC | 4000 | 1 | Y | 0-2 | SET ZEROES CORRESPONDING (WORD) |
| SZCB | 5000 | 1 | Y | 0-2,5 | SET ZEREOS CORRESPONDING (BYTE) |
| TB | 1 F00 | 2 | N | 2 | TEST CRU BIT |
| X | 0480 | 6 | N | - | EXECUTE |
| XOP | 2C00 | 9 | N | 6 | EXTENDED OPERATION |
| $\overline{\text { XOR }}$ | 2800 | 3 | Y | 0-2 | EXCLUSIVE OR |
| DCA | $2 \mathrm{C00}$ | 9 | N | 0-3,5,7 | DECIMAL CORRECT ADD |
| DCS | 2C00 | 9 | N | 0-3,5,7 | DECIMAL CORRECT SUB |
| LIIM | 2C00 | 9 | N | 14,15 | LOAD INTERRUPT MASK |

ILLEGAL OP CODES 0000-01FF;0320-033F;0780-07FF;0C00-OFFF

## INSTRUCTIONS BY OP CODE

| OP CODE | MNEMONIC | OP CODE | MNEMONIC |
| :---: | :---: | :---: | :---: |
| 0000-01FF | ILLEGAL | 1000 | JMP |
| 0200 | LI | 1100 | JLT |
| 0220 | AI | 1200 | JLE |
| 0240 | ANDI | 1300 | JEQ |
| 0260 | ORI | 1400 | JHE |
| 0280 | Cl | 1500 | JGT |
| 02A0 | STWP | 1600 | JNE |
| 02C0 | STST | 1700 | JNC |
| 02E0 | LWPI | 1800 | JOC |
| 0300 | LIMI | 1900 | JNO |
| 0320-033F | ILLEGAL | 1 A 00 | JL |
| 0340 | IDLE | $1 \mathrm{B00}$ | JH |
| 0360 | RSET | $1 \mathrm{C00}$ | JOP |
| 0380 | RTWP | 1 D00 | SBO |
| 03A0 | CKON | 1 E00 | SBZ |
| 03C0 | CKOF | 1 F00 | TB |
| 03E0 | LREX | 2000 | COC |
| 0400 | BLWP | 2400 | CZC |
| 0440 | B | 2800 | XOR |
| 0480 | X | 2 COO | XOP |
| 04C0 | CLR | 3000 | LDCR |
| 0500 | NEG | 3400 | STCR |
| 0540 | INV | 3800 | MPY |
| 0580 | INC | 3C00 | DIV |
| 05C0 | INCT | 4000 | SZC |
| 0600 | DEC | 5000 | SZCE |
| 0640 | DECT | 6000 | S |
| 0680 | BL | 7000 | SB |
| 06C0 | SWPB | 8000 | C |
| 0700 | SETO | 9000 | CB |
| 0740 | ABS | A000 | A |
| 0780-07FF | ILLEGAL | B000 | AB |
| 0800 | SRA | C000 | MOV |
| 0900 | SRL | D000 | movB |
| OA00 | SLA | E000 | SOC |
| 0B00 | SRC | F000 | SOCB |
| 0 COO | ILLEGAL |  |  |

## PSEUDO-INSTRUCTIONS

MNEMONIC
NOP
RT

PSEUDO-INSTRUCTIONS
NO OPERATION
CODE GENERATED
1000
RETURN
045B

## PIN DESCRIPTIONS

| PIN\# | FUNCTION | PIN\# | FUNCTION | PIN \# | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\mathrm{BB}}$ | 23 | A1 | 44 | D3 |
| 2 | $V_{c c}$ | 24 | A0 | 45 | D4 |
| 3 | WAIT | 25 | ¢ 4 | 46 | D5 |
| 4 | $\overline{\text { LOAD }}$ | 26 | $V_{\text {SS }}$ | 47 | D6 |
| 5 | HOLDA | 27 | $V_{\text {D }}$ | 48 | D7 |
| 6 | RESET | 28 | ¢3 | 49 | D8 |
| 7 | IAQ | 29 | DBIN | 50 | D9 |
| 8 | ¢ 1 | 30 | CRUOUT | 51 | D10 |
| 9 | ¢ 2 | 31 | CRUIN | 52 | D11 |
| 10 | A14 | 32 | INTREQ | 53 | D12 |
| 11 | A13 | 33 | IC3 | 54 | D13 |
| 12 | A12 | 34 | IC2 | 55 | D14 |
| 13 | A11 | 35 | IC1 | 56 | D15 |
| 14 | A10 | 36 | ICO | 57 | NC |
| 15 | A9 | 37 | NC | 58 | NC |
| 16 | A8 | 38 | NC | 59 | NC |
| 17 | A7 | 39 | NC | 60 | CRUCLK |
| 18 | A6 | 40 | NC | 61 | WE |
| 19 | A5 | 41 | D0 | 62 | READY |
| 20 | A4 | 42 | D1 | 63 | MEMEN |
| 21 | A3 | 43 | D2 | 64 | HOLD |
| 22 | A2 |  |  |  |  |

## ASSEMBLER DIRECTIVES

| MNEMONIC |  |
| :--- | :--- |
| AORG | ABSOLUTE ORIGIN |
| BES | BLOCK ENDING WITH SYMBOL |
| BSS | BLOCK STARTING WITH SYMBOL |
| BYTE | INITIALIZE BYTE |
| DATA | INITIALIZE WORD |
| DEF | EXTERNAL DEFINITION |
| DORG | DUMMY ORIGIN |
| DXOP | DEFINE EXTENDED OPERATION |
| END | PROGRAM END |
| EQU | DEFINITE ASSEMBLY - TIME CONSTANT |
| EVEN | WORD BOUNDARY |
| IDT | PROGRAM IEENTIFIER |
| LIST | LIST SOURCE |
| PAGE | PAGE EJECT |
| REF | EXTERNAL REFERENCE |
| RORG | RELOCATABLE ORIGIN |
| TEXT | INITIALIZE TEXT |
| TITL | PAGE TITLE |
| UNL | NO SOURCE LIST |

Program Development:
Software Commands Description and Formats

REFERENCE DATA

USASCII/HOLLERITH CHARACTER CODE

| CHAR. | USASCII (HEXADECIMAL) | HOLLERITH* | CHAR. | USASCII (HEXADECIMAL) | HOLLERITH* |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NUL | 00 |  | 3 | 33 | 3 |
| SOH | 01 |  | 4 | 34 | 4 |
| STX | 02 |  | 5 | 35 | 5 |
| ETX | 03 |  | 6 | 36 | 6 |
| EOT | 04 |  | 7 | 37 | 7 |
| ENQ | 05 |  | 8 | 38 | 8 |
| ACK | 06 |  | 9 | 39 | 9 |
| BEL | 07 |  | : | 3A | 2-8 |
| BS | 08 |  |  | 3B | 11-6-8 |
| HT | 09 |  | < | 3 C | 12-4-8 |
| LF | OA |  | $=$ | 3D | 6-8 |
| VT | OB |  | $>$ | 3E | 0-6-8 |
| FF | 0 C |  | ? | 3 F | 0-7-8 |
| CR | OD |  | @ | 40 | 4-8 |
| So | OE |  | A/a | 41/61 | 12-1 |
| SI | OF |  | B/b | 42/62 | 12-2 |
| DLE | 10 |  | C/c | 43/63 | 12-3 |
| DC1 | 11 |  | D/d | 44/64 | 12-4 |
| DC2 | 12 |  | E/e | 45/64 | 12-5 |
| DC3 | 13 |  | F/f | 46/66 | 12-6 |
| DC4 | 14 |  | G/g | 47/67 | 12-7 |
| NAK | 15 |  | H/h | 48/68 | 12-8 |
| SYN | 16 |  | I/i | 49/69 | 12-9 |
| ETB | 17 |  | J/j | 4A/6A | 11-1 |
| CAN | 18 |  | K/k | 4B/6B | 11-2 |
| EM | 19 |  | L/I | 4C/6C | 11-3 |
| SUB | 1A |  | $\mathrm{M} / \mathrm{m}$ | 4D/6D | 11-4 |
| ESC | 1B |  | $\mathrm{N} / \mathrm{n}$ | 4E/6E | 11-5 |
| FS | 1 C |  | O/o | 4F/6F | 11-6 |
| GS | 1D |  | P/p | 50/70 | 11-7 |
| RS | 1 E |  | Q/q | 51/71 | 11-8 |
| US | 1F |  | $\mathrm{R} / \mathrm{r}$ | 52/72 | 11-9 |
| SPACE | 20 | BLANK | S/s | 53/73 | 0-2 |
| ! | 21 | 11-2-8 | T/t | 54/74 | 0-3 |
| ,' | 22 | 7-8 | U/u | 55/75 | 0-4 |
| \# | 23 | 3-8 | V/v | 56/76 | 0-5 |
| \$ | 24 | 11-3-8 | W/w | 57/77 | 0-6 |
| \% | 25 | 0-4-8 | X/X | 58/78 | 0-7 |
| \& | 26 | 12 | Y/y | 59/79 | 0-8 |
|  | 27 | 5-8 | Z/z | 5A/7A | 0-9 |
| ( | 28 | 12-5-8 | [ | 5B | 12-2-8 |
| ) | 29 | 11-5-8 | 1 | 5 C |  |
| * | 2A | 11-4-8 | ] | 5D | 12-7-8 |
| $+$ | 2B | 12-6-8 | $\wedge$ | 5E | 11-7-8 |
|  | 2 C | 0-3-8 | - | SF | 0-5-8 |
| - | 2D | 11 | , | 60 |  |
|  | 2E | 12-3-8 | \{ | 7 B |  |
| 1 | 2 F | 0-1 | $>$ | 7 C |  |
| 0 | 30 | 0 | \} | 7 D |  |
| 1 | 31 | 1 | $\sim$ | 7 E |  |
| 2 | 32 | 2 | DEL | 7F |  |

HEX-DECIMAL TABLE

| EVEN BYTE |  |  |  | ODD BYTE |  |  |  |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| HEX | DEC | HEX | DEC | HEX | DEC | HEX | DEC |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 4,096 | 1 | 256 | 1 | 16 | 1 | 1 |
| 2 | 8,192 | 2 | 512 | 2 | 32 | 2 | 2 |
| 3 | 12,288 | 3 | 768 | 3 | 48 | 3 | 3 |
| 4 | 16,384 | 4 | 1,024 | 4 | 64 | 4 | 4 |
| 5 | 20,480 | 5 | 1,280 | 5 | 80 | 5 | 5 |
| 6 | 24,576 | 6 | 1,536 | 6 | 96 | 6 | 6 |
| 7 | 28,672 | 7 | 1,792 | 7 | 112 | 7 | 7 |
| 8 | 32,766 | 8 | 2,048 | 8 | 128 | 8 | 8 |
| 9 | 36,864 | 9 | 2,304 | 9 | 144 | 9 | 9 |
| A | 40,960 | A | 2,560 | A | 160 | A | 10 |
| B | 45,066 | B | 2,816 | B | 176 | B | 11 |
| C | 49,152 | C | 3,072 | C | 192 | C | 12 |
| D | 53,248 | D | 3,328 | D | 208 | D | 13 |
| E | 57,344 | E | 3,584 | E | 224 | E | 14 |
| F | 61,440 | F | 3,840 | F | 240 | F | 15 |

## OBJECT RECORD FORMAT AND CODE



| TAG | FIRST FIELD | SECOND FIELD | MEANING |
| :---: | :--- | :--- | :--- |
| 0 | LENGTH OF ALL | PROGRAM ID | PROGRAM START |
|  | RELOCATABLE CODE | $(8-C H A R A C T E R) ~$ |  |
| 1 | ADDRESS | (NOT USED) | ABSOLUTE ENTRY ADDRESS |
| 2 | ADDRESS | (NOT USED) | RELOCATABLE ENTRY ADDRESS |
| 3 | LOCATION OF LAST | 6 CHARACTER | EXTERNAL REFERENCE LAST USED |
|  | APPEARANCE OF SYMBOL | SYMBOL | IN RELOCATABLE CODE |
| 4 | LOCATION OF LAST | 6 CHARACTER | EXTERNAL REFERENCE LAST USED |
|  | APPEARANCE OF SYMBOL | SYMBOL | IN ABSOLUTE CODE |
| 5 | LOCATION | 6 CHARACTER | RELOCATABLE EXTERNAL DEFINITION |
|  |  | SYMBOL |  |
| 6 | LOCATION | 6 CHARACTER | ABSOLUTE EXTERNAL DEFINITION |
|  |  | SYMBOL |  |
| 7 | CHECKSUM FOR | (NOT USED) | CHECKSUM |
|  | CURRENT RECORD |  |  |
| 8 | ANY VALUE | (NOT USED) | IGNORE CHECKSUM VALUE |
| 9 | LOAD ADDRESS | (NOT USED) | ABSOLUTE LOAD ADDRESS |
| A | LOAD SDDRESS | (NOT USED) | RELOCATABLE LOAD ADDRESS |
| B | DATA | (NOT USED) | ABSOLUTE DATA |
| C | DATA | (NOT USED) | RELOCATABLE DATA |
| D | LOAD BIAS | (NOT USED) | LOAD BIAS OR OFFSET |
| E |  |  | (NOT A PART OF ASSEMBLER OUTPUT) |
| F | (NOT USED) | ILLEGAL |  |

## TM990/402 Line-by-Line Assembler <br> User's Guide

## GENERAL

The TM 990/402 Line-By-Line Assembler (LBLA) is a standalone program that assembles into object code the 69 instructions used by the TM $990 / 100 \mathrm{M} / 101 \mathrm{M} / 180 \mathrm{M}$ microcomputers. Comments can be a part of the source statement; however, assembler directives are not recognized. Assembler TM 990/402-1 consists of two EPROM's and supports the TM 990/100M microcomputer. TM 990/402-2 consists of one EPROM and supports the TM 990/180M microcomputer.

## INSTALLATION

Remove the TMS 2708 chip(s) from the package and install as follows (see Figure 1):
(1) Turn off power to the TM 990/1XXM microcomputer.
(2) Place the chip(s) into the proper socket(s) as shown in Figure 1. The shaded components in Figure 1 denote the LBLA EPROM's correctly placed in their sockets. The corresponding socket number (UXX number) is marked on the EPROM.

## NOTES

1. Place the TMS 2708(s) into the socket(s) with pin 1 in the lower left corner as denoted by a 1 on the board and on the EPROM. Be careful to prevent bending of the pins.
2. Do not remove EPROM's containing the monitor as shown in Figure 1. The monitor is used by the assembler.
(3) Verify proper positioning in the sockets. Apply power to the microcomputer board.


Figure 1. Placement of TMS 2708 Eprom's

## OPERATION

Setur

## NOTE

The examples in this guide use memory addresses obtainable in RAM on the TM 990/ 100M microcomputer. To exemplify the TM 990/180M addressing scheme, the reader should substitute a 3 for the F in the most significant digit (left most) of a four-digit memory address in the following examples (e.g., $3 E E 0_{16}$ for $\mathrm{FEEO}_{16}$ ).

- With the Line-By-Line Assembler EPROMs installed, call up the monitor by pressing the RESET switch in the upper left corner of the board and then pressing the A key at the terminal.
- Invoke the R keyboard command and set the Program Counter (PC) to 09E6 ${ }_{16}$. This is the memory address entry point for the Line-By-Line Assembler.
- Invoke the E (execute) command. The assembler will execute and print the memory address (M.A.) FE00 ${ }_{16}$ for the TM 990/100 or $3 \mathrm{E} 00_{16}$ for the TM 990/180M. The printhead will space to the assembly language opcode input column and wait for input from the keyboard.

$$
\begin{aligned}
& ? R \\
& W=0 B A 4 \\
& P=000 F \\
& ? E \\
& \text { PEOO }
\end{aligned}
$$

Inputs To Assembler
The Line-By-Line Assembler accepts assembly language inputs from a terminal. As each instruction is input, the assembler interprets it, places the resulting machine code in an absolute address, and prints the machine code (in hexadecimal) next to its absolute address:

[^3]
## TM 990/402 LINE-BY-LINE <br> ASSEMBLER USER'S GUIDE

Use only one space between the mnemonic and the operand. If you use the comment field, use at least one space between the operand and comment. If no comment is used, complete the instruction with a space and carriage return. If a comment is used, only a carriage return is required.
No loader tags are created; code is loaded in contiguous memory addresses by the assembler. The location can be changed as desired (explained in paragraph 3.2.2). Labels cannot be used. Addressing is by byte displacement (jump instructions) or by absolute memory address.

## NOTE

Be aware that the workspace for the TIBUG monitor begins in RAM at address FFB0 ${ }_{16}$ for the TM 990/100M and begins at address $3 \mathrm{FB}_{16}$ for the TM 990/180M.
Understand that assembled object code should not be entered at or above these addresses.

## Program Preparation

Set up your program using flow charts with code written on a coding pad. Do not use assembler directives.

## Changing Absolute Load Address

Code is located at the address written on the assembler output. When initialized, the assembler loads code contiguously starting at M.A. FE00 ${ }_{16}\left(3 E 00_{16}\right.$ for TM 990/180M). This address can be changed at any time during assembly by typing a slash (/) followed by the desired M.A.:

| FE80 | 8081 | C R1,R2 | COMPARE VALUES |
| :---: | :---: | :---: | :---: |
| FE82 | 1301 | JEQ >FE86 | IF EQUAL, SKIP ERROR ROUTINE |
| FE84 | 06A0 | BL @ $>$ FF20 | OTHERWISE DO ERROR ROUTINE |
| FE86 | FF20 |  |  |
| FE88 |  | /FF20 | change address |
| FF20 | $2 F A O$ | XOP @ $>$ FF26,14 | SEND ERROR MESSAGE (See TIBUG Monitor) |
| FF22 | FF26 |  |  |
| FF24 | 045B | B - R11 | RETURN TO CALLING PROGRAM |
| FF26 | OAOD | + $>$ OADD |  |
| FF28 | 4552 | \$ERROR FOUND |  |
| FF2A | 524F |  |  |
| FF2C | 5220 |  |  |
| FF2E | 464F |  |  |
| FF30 | 554E |  |  |
| FF32 | 4420 |  |  |
| FF34 | 0000 | +0000 |  |
| FF36 |  | /FE86 | Change address |
| FE86 |  |  |  |

Note that this is similar to using an AORG (absolute origin) 990 assembler directive.

## Program Development: <br> Software Commands- <br> Description and Formats <br> TM 990/402 LINE-BY-LINE ASSEMBLER USER'S GUIDE

Entering Instructions
Any of the 69 instructions applicable to the TM 990/1XXM microcomputers can be interpreted by the Line-By-Line Assembler. The following apply:
(1) Place one space between instruction mnemonic and operand.
(2) Terminate entire instruction with a space and a carriage return. Lines with comments need only a carriage return. Character strings require two carriage returns.
(3) Do not use labels; addressing is through byte displacement (jump instructions) or absolute addresses:

```
FE8C 1607 JNE $+16
FC8E 10E8 JMP >FE60
FE90 CBA2 MOV @ >FD2O[R2], @ >FE1O[R2]
FE92 FD20
FE94 FE10
FE96
```

(4) Register numbers are in decimal and can be predefined (preceded by an R):

| FE96 | O20C | LI 12, $>$ DOO |
| :--- | :--- | :--- |
| FE98 | ODOD |  |
| FE9A | O20D | LIR13, $>$ FFFF |
| FE9C | FFFF |  |
| FE9E |  |  |

(5) Jump instruction operand can be $\$+n, \$-n$, or $>M$ where $n$ is a decimal value of bytes ( $+256 \geq n \geq-254$ ) and $M$ is a memory address in hexadecimal. The dollar sign must be followed by a sign and number (JMP $\$$ is not allowed).

| FE20 | 1304 | JEQ | $\$+10$ | EXIT |
| :--- | :--- | :--- | :--- | :--- |
| FE22 | 1304 | JEQ | $\$+>A$ | EXIT |
| FE24 | 1304 | JEQ | $\$+\% 1010$ | EXIT |
| FE26 | 1304 | JEQ | $>$ FE30 | EXIT |
| FE28 | $10 F F$ | JMP | $\$+0$ | LOOP AT THIS ADDRESS $(>$ FE28 $)$ |
| FE2A | $10 F F$ | JMP | $\$-0$ | LOOP AT THIS ADDRESS |

(6) Absolute numerical values can be in binary, decimal, or hexadecimal.

- Binary values are preceded by a percent sign (\%). One to 16 ones and zeroes can follow; unspecified bits on the left will be zero filled:

| FE58 | O204 | LI R4, \%10101010 |  |
| :--- | :--- | :--- | :--- |
| FE5A | OOAA |  |  |
| FE5C | OOOA | $+\% 1010$ | DATA STATEMENT |
| FE5E | FFF6 | $-\% 1010$ | DATA STATEMENT |

FE6O

- Decimal values have no prefix in an operand:

| FE6C | 0205 | LI R5,100 | LOAD COUNTER |
| :--- | :--- | :--- | :--- |
| FE6E | 0064 |  |  |
| FE70 | 0206 | LI R6,32768 | SET LIMIT |
| FE72 | 8000 |  |  |
| FE74 | 8000 | +32768 |  |
| FE76 | 8000 | -32768 |  |
| FE78 | 7FFF | +32767 |  |
| FE7A | B001 | -32767 |  |
| FE7C | FFFF | -1 |  |
| FE7E |  |  |  |

- Hexadecimal values are preceded by the greater-than sign $(>)$ :

| FE7E | O2E0 | LWPI $>$ FFOO | SET WP ADDRESS |
| :--- | :--- | :--- | :--- |
| FE80 | FFOO |  |  |
| FE82 | FFFF | $+>$ FFFF | DATA STATEMENT |
| FE84 | OOO1 | $\div>$ FFFF | DATA STATEMENT |
| FE86 |  |  |  |

NOTE
In operands, absolute value must be unsigned values only. However, there is a method for using the assembler to compute and assemble a negative value; this method is especially useful with the immediate instructions (e.g., AI, CI, LI). Enter the instruction using the negative value. The assembled value will be all zeroes in the last assembled word. Use the slash command (paragraph 3.2.2) to assemble at the previous address, then enter the negative value as a data statement as shown in the following example:

| FE1A | 0201 | LIR1, $->100$ | -USE SIGNED OPERAND |
| :--- | :--- | :--- | :--- |
| FE1C | 0000 |  | -SIGNED NUMBER ASSEMBLIES AS 0000 (IN M.A. $>$ FE1C) |
| FE1E |  | /FE1C | -SET OBJECT LOAD ADDRESS TO PREVIOUS ADDRESS |
| FE1C | FF00 | $->100$ |  |

(7) Absolute addresses are used instead of labels:

| FEAO | C820 | MOV | @ $>$ FE10, @ | FFEDO |
| :--- | :--- | :--- | :--- | :--- |$\quad$ MOVE TO STORAGE

(8) Character strings are preceded by a dollar sign and are terminated with two carriage returns.

| FF10 | 4142 | \$ABCD | 1233 |
| :--- | :--- | :--- | :--- |
| FF12 | 4344 |  |  |
| FF14 | 2020 |  |  |
| FF16 | 2031 |  |  |
| FF18 | 3233 |  |  |
| FF1A | 3320 |  |  |

(9) Character strings of one or two characters can be designated by encoding the string in quotes. If not part of an operand, a plus or minus sign must precede the value. If the string is larger than two characters, the last two characters are interpreted.

| FEAA | 3132 | +12 | CHARACTERS ONE AND TWO |
| :--- | :--- | :--- | :--- |
| FEAC | $000 C$ | +12 | VALUE OF POSITIVE TWELVE |
| FEAE | FFF4 | -12 | VALUE OF NEGATIVE TVELVE |
| FEBO | 0000 | + | + FOLLOWED BY CTRL KEY AND NULL KEY PRESSED |
| FEB2 | 0202 | LIR2, 'ABCD'। | ASSEMBLED LAST TWO CHARACTERS (C AND D) |
| FEB4 | 4344 |  |  |
| FEB6 | 0202 | LIR2, 'E' | CHARACTER E IN RIGHT BYTE |
| FEBB | 0045 |  |  |
| FEBA | 0202 | LIR2, $>E$ | VALUE $>E$ IN RIGHT BYTE |
| FEBC | $000 E$ |  |  |
| FEBE |  |  |  |

(10) Signed numerical values of up to 16 bits can be designated by preceding the value with a plus or minus sign. If more than 16 bits are entered in binary or hexadecimal, the last 16 bits entered are used. If more than 16 bits are entered in decimal, the assembled value is the same as the remainder had the number between divided by $2^{15}\left(65,536_{10}\right)$.

| FE18 | OOFF | $+\% 111111110000000011111111$ |
| :--- | :--- | :--- |
| FE1A | FF01 | $-\% 111111110000000011111111$ |
| FE1C | AAEE | $+>$ AAAAAAEE |
| FE1E | 8000 | +32768 |
| FE20 | 8001 | +32769 |
| FE22 | 0000 | +65536 |
| FE24 | FFFF | +131071 |
| FE26 | OO00 | +131072 |
| FE28 | 8000 | -32768 |
| FE2A | 8001 | -32767 |
| FE2C | 7FFF | -32769 |
| FE2E |  |  |

## Errors

When the assembler detects an error, it types an error symbol and readies the terminal for re-entering data at the same memory address. The following error symbols are used:

- D (Displacement error). The jump instruction destination is more than +256 or -254 bytes away.

| FF38 |  | JNC | $\$+300 \bullet D$ |
| :--- | :--- | :--- | :--- |
| FF38 |  | JNC | $>$ F000 D |
| FF38 | $170 B$ | JNC | $>$ FF50 |
| FF3A |  |  |  |

- R (Range error). The operand is out of range for its field:

| FF30 |  | LI | R44, $\Leftrightarrow$ R |
| :--- | :--- | :--- | :--- |
| FE30 | 0204 | LI | R4,200 |
| FF32 | 0008 |  |  |

- S (Syntax error). The instruction syntax was incorrect:
$\left.\begin{array}{lll}\text { FF34 } & & \text { MOZ }- \text { S } \\ \text { FF34 } & & \text { MOS S S }\end{array}\right\}$ incorrect mnemonics


## EXITING TO THE MONITOR

Return control to monitor by pressing the escape (ESC) key.

## PSEUDO-INSTRUCTIONS

The TM 990/402 also interprets two pseudo-instructions. These pseudo-instructions are not additional instructions but actually are additional mnemonics that conveniently represent two members of the instruction set:

- The NOP mnemonic can be used in place of a JMP $\$+2$ instruction which is essentially a no-op (no operation). This can be used to replace an existing instruction in memory, or it can be included in code to force additional execution time in a routine. Both NOP and JMP $\$+2$ assemble to the machine code $1000_{16}$.
- The RT mnemonic can be used in place of a $B * R 11$ instruction which is a common return from a branch and link (BL) subroutine. Both RT and $B * R 11$ assemble to the machine code $045 \mathrm{~B}_{16}$.
Note the following examples:

| FEOO $1000 \mathrm{JMP} \$+2$ | JUMP TO NEXT INSTRUCTION |
| :--- | :--- |
| FEO2 1000 NOP | ALSD ASSEMBLES TO $>1000$ |
| FEO4 045B B $\rightarrow$ R11 | RETURN COMMAND |
| FEO6 045B RT | ALSO A RETURN COMMAND |

## TIBUG COMMANDS

| INPUT | RESULTS |
| :--- | :--- |
| B | Execute under Breakpoint |
| C | CRU Inspect/Change |
| D | Dump Memory to Cassette/Paper Tape |
| E | Execute |
| F | Find Word/Byte in Memory |
| H | Hex Arithmetic |
| L | Load Memory from Cassette/Paper Tape |
| M | Memory Inspect/Change |
| R | Inspect/Change User WP, PC, and ST Registers |
| S | Execute in Step Mode |
| T | 1200 Baud Terminal |
| W | Inspect/Change Current User Workspace |

## COMMAND SYNTAX CONVENTIONS

| CONVENTION SYMBOL | EXPLANATION |
| :---: | :---: |
| <> | Items to be supplied by the user. The term within the angle brackets is a generic term. |
| [ ] | Optional Item - May be included or omitted at the user's discretion. Items not included in brackets are required. |
| \{ \} | One of several optional items must be chosen. |
| (CR) | Carriage Return |
| $\wedge$ | Space Bar |
| LF | Line Feed |
| R or Rn | Register ( $\mathrm{n}=0$ to 15) |
| WP | Current User Workspace Pointer contents |
| PC | Current User Program Counter contents |
| ST | Current User Status Register contents |

USER ACCESSIBLE UTILITIES

| XOP | FUNCTION |
| :---: | :--- |
| 8 | Write 1 Hexadecimal Charter to Terminal |
| 9 | Read Hexadecimal Word from Terminal |
| 10 | Write 4 Hexadecimal Characters to Terminal |
| 11 | Echo Character |
| 12 | Write 1 Character to Terminal |
| 13 | Read 1 Character from Terminal |
| 14 | Write Message to Terminal |
|  | NOTE |
|  |  |
|  |  |

## TIBUG ERROR MESSAGES

| ERROR | CONDITION |
| :---: | :--- |
| 0 | Invalid tag detected by the loader. |
| 1 | Checksum error detected by the loader. |
| 2 | Invalid termination character detected. |
| 3 | Null input field detected by the dump routine. |
| 4 | Invalid command entered. |

## COMMAND

Execute under Breakpoint (B)
CRU Inspect/Change (C)

## SYNTAX

$\mathrm{B}<$ address $><(\mathrm{CR})>$
$\mathrm{C}<$ base address $>\left\{\begin{array}{l}\wedge \\ \}\end{array}<\right.$ count $><(\mathrm{CR})>$

Dump Memory to Cassette/Paper Tape (D)

$$
D<\text { start address }>\{,\}<\text { stop address }>\{\wedge\}<\text { entry address }>\left\{\begin{array}{l}
\wedge \\
, \quad \text { IIDT }=<\text { name }
\end{array}\right.
$$

## Execute Command (E)

Find Command (F)

Hexadecimal Arithmetic (H)
Load Memory from Cassette or Paper Tape (L)
Memory Inspect/Change, Memory Dump (M)

Inspect/Change User WP,PC, and ST
Registers (R)
Execute In Single Step Mode (S)
TI 733 ASR Baud Rate (T)
Inspect/Change User Workspace (W)

## E

F<start address $>\left\{\begin{array}{c}\wedge \\ \}\end{array}<\right.$ stop address $>\left\{\begin{array}{l}\Lambda \\ \}\end{array}<\right.$ value $>\{(\overline{\mathrm{CR}})\}$
$\mathrm{H}<$ number $1>\{\Lambda\}<$ number $2><(C R)>$
$L<$ bias $><(C R)>$
Memory Inspect/Change Syntax

$$
\mathrm{M}<\text { address }><(\mathrm{CR})>
$$

Memory Dump Syntax
$M<$ start address $>\{\Lambda\}<$, stop address $><$ (CR) $>$
$R<(C R)>$

## S

## T

W [Register Number] <(CR)>

## TM 990/302 <br> Software Development Board

EPROM's which may be programmed by the '302
2708
2716
2516
2532
9940

## SOFTWARE COMPONENTS

|  | Access Command |
| :--- | :---: |
| Executive | (CR) |
| Text Editor | TE |
| Symbolic Assembler | SA |
| Debug Package | DP |
| EPROM Programmer | EP |
| Relocating Loader | RL |
| EIA Interface | EI |
| I/O Scheduler/Handler | SR |

## LUNO ASSIGNMENTS

Device
Dummy
Logical Unit No.

Terminal (LOG) 0

Audio Cassette 1 ,
Audio Cassette 2 ..... 3
Second EIA Connector ..... 4
Memory ..... 5

## SOFTWARE COMPONENT CALLS

| Text Editor | TEøp(input device),(output device) |
| :--- | :--- |
| Symbolic Assembler | SAøp(source device), (object device), (listing device) |
| Debug Package | DP ø (output device) |
| EPROM Programmer | EP |
| Relocating Loader | RLमp(input device) |
| Set Baud Rate | SRøp(nnnn) |
| Escape | ESC (return to executive) |

## TEXT EDITOR COMMANDS

D Delete lines n thru m
1 Insert at line $n$ with optional auto increment by $m$
K Keep buffer and print new top line in the buffer
G Get buffer and print new bottom line in the buffer
$P \quad$ Print lines $n$ thru $m$
Q Flush the input file until end of input file and return to executive
$R \quad$ Resequence input to output, $n$ is initialized line \# and $m$ is the increment

## COMMAND

Delete Lines $n$ thru m (R nam)
Insert After Line $n$ with optional auto increment by $m(\mathrm{ln}, \mathrm{m})$
Get Buffer (G)
Keep Buffer (K)
Print lines $n$ thru $m(P n, m)$

Quit Text Editor (Q)
Resequence Output (R nm)

## SYNTAX

D (starting line \# ) [, (ending line \# ) ]
I (line number after which new data is entered) [,(auto increment value)]

K
$P$ (first line \# to be printed)
[,(last line \# to be printed)]

## Q

$R$ (initial line number) [,(increment value)]

## ASSEMBLER DIRECTIVES

| AORG | [label]øAORGø(value)b[comment] |
| :---: | :---: |
| BSS | [label]øBSSø(value) $\varnothing$ [comment] |
| BYTE | [label]øBYTEø(value),(value),(value),....ф[comment] |
| DXOP | [label]øDXOPø(symbol),(value) $¢$ [comment] |
| END | [label]øENDø(symbol) $¢$ [comment] |
| EQU |  |
| DATA | [label]øDATAø (exp),(exp), ... $¢$ [comment] |
| EVEN | [label]طEVENぬ[comment] |
| IDT | [label]bIDTb(string)b[ [comment] |
| TEXT | [label]øTEXTø( - ),'string'ø[ ${ }^{\text {comment }}$ ) |

## DEBUG Package

| Verb | Command |
| :--- | :--- |
| SB | Set Software Breakpoint and Execute |
| IM | Inspect/Change Memory |
| IC | Inspect/Change CRU |
| IR | Inspect/Change MPU Registers |
| ST | Set Software Trace |
| RU | Single Step for 1 or more instructions with or without trace |
| DM | Dump Memory |

## $\rightarrow 7$ DEBUG COMMANDS

Set Breakpoint and Execute Inspect/Change Memory
Inspect/Change CRU
Inspect/Change MPU registers
Set Software Trace
Run 1 or more Instructions
Dump Memory

SBम(address)
IMめ(address)
ICम(CRU base addr.)(no. of bits)
IR
STb(0 or 1)
$R \cup \not b($ no. of instructions in decimal)
DMø(starting addr.),(ending addr.)

Program Development: Software Commands Description and Formats

## EPROM PROGRAMMING CRU ASSIGNMENTS

| CRU BASE ADDRESS $_{16}$ | INPUT/OUTPUT |
| :---: | :---: |
| 1710 | 1/0 |
| 1712 | 1/0 |
| 1714 | 1/0 |
| 1716 | 1/0 |
| 1718 | 1/0 |
| 171A | 1/0 |
| 171C | 1/0 |
| 171E | $1 / 0$ |
| 1720 | 0 |
| 1722 | 0 |
| 1724 | 0 |
| 1726 | 0 |
| 1728 | 0 |
| 172A | 0 |
| 172C | 0 |
| 172 E | 0 |
| 1730 | 0 |
| 1732 | 0 |
| 1734 | 0 |
| 1736 | 0 |
| 1738 | 0 |
| 173A | 0 |
| 173E | 0 |

FUNCTION
EPROM DATA BIT 0

EPROM DATA BIT 7
EPROM ADDRESS LSB

EPROM ADDRESS MSB
EPROM PROGRAM ENABLE
EPROM PROGRAMMING PULSE

## EPROM PROGRAMMING RESPONSES

PP = Program EPROM
RE $=$ Read EPROM to Memory
CE = Compare EPROM to Memory
Memory Bounds: MEM BDS? (start addr.),(stop addr.)
EPROM Start addr: EPROM START? (start addr.)
Programming Mode: MODE? P (parallel) or I(in line)
Starting Byte: ST byte? (0 or 1 if P above)

## PREDEFINED CRU ADDRESSES FOR I/O DEVICES

| Device | CRU Address |
| :--- | :---: |
| Users Terminal (9902) | $80_{16}$ |
| Timer (9901) | $100_{16}$ |
| EIA' Interface (9902) | $180_{16}$ |
| Recorder 1 Forward | $1700_{16}$ |
| Recorder 2 Forward/9940 Flag 1 | $1702_{16}$ |
| Recorder 2 Write Data/9940 Flag 2 | $1704_{16}$ |
| Recorder 1 Read Data/9940 Flag 3 | $1706_{16}$ |
| Personality Card Code Bit 0 | $1708_{16}$ |
| Personality Card Code Bit 1 | $170 \mathrm{~A}_{16}$ |
| Personality Card Code Bit 2 | $170 \mathrm{C}_{16}$ |
| Switch Code Bit | $170 \mathrm{E}_{16}$ |
| EPROM Data | $1710_{16}-171 \mathrm{E}_{16}$ |
| EPROM Address | $1720_{16}-1738_{16}$ |
| EPROM Program Enable | $173 \mathrm{~A}_{16}$ |
| EPROM Programming Pulse | $173 \mathrm{C}_{16}$ |

# TXDS Commands for FS 990 Software Development System 

Examples of manuals available in support of the TXDS System:

## TXDS PROGRAMMER'S GUIDE (\#946258-9701)

This manual enables the user to employ the Terminal Executive Development System (TXDS) in conjunction with the TX990 Operating System and the Model 990/4 and $990 / 10$ Computer System hardware configuration to develop, improve, change, or maintain (1) the user's customized Operating System and the user's applications programs or (2) any other type of user-produced programs (e.g., the user's own supervisor call processors or the user's own utility programs). It is assumed the reader is familiar with the Model 990 Computer System assembly language and the concepts of the TX990 Operating System.
The sections and appendixes of this manual are organized as follows:
I Introduction - Provides a general description of the TXDS utility programs and their capabilities. Also includes a description of the control functions of the TXDS Control Program.
II Loading and Executing a Program - Provides a step-by-step procedure for loading and executing (1) each of the TXDS and TX990 Operating System utility programs and (2) a user program. Also describes the TXDS Control Program and how to correctly respond to its prompts.
III Verification of Operation - Provides several short step-by-step procedures to checkout proper operation of the TXDS software.
IV Creating and Editing Program Source Code - Describes the capabilities of the TXEDIT utility program and how the user can employ those capabilities to edit or generate the text of source programs and object programs.
V Assembling Source Programs - Describes how the user can employ the TXMIRA utility program to assemble source files (i.e., source code programs).
VI TX990 Cross Reference (TXXREF) Utility Program - Describes how the user can employ the TXXREF utility program to produce a listing of each user-defined symbol in a 990 assembly source program along with the line numbers on which the symbol is defined and all of the line numbers on which the symbol is referenced.
VII Linking Object Modules - Describes how the user can employ the TXDS Linker utility program to form a single object module from a set of independently assembled object modules (in the form of object code or compressed object code.)
VIII TXDS Copy Concatenate (TXCCAT) Utility Program - Describes how the user can employ the TXCCAT utility program to copy one to three files to a single output file.
IX TXDS Standalone Debug Monitor (TXDBUG) Utility Program - Describes how the user can employ the TXDBUG utility program to debug programs which have been designed to operate in a "standalone" situation without support of an operating system.

X TXDS PROM (TXPROM) Programmer Utility Program - Describes how the user can employ the TXPROM programming utility program to control the Programming Module (PROM) hardware to make customized ROMs containing user-created data or programs.
XI TXDS BNPF/High Low (BNPFHL) Dump Utility Program - Describes how the user can employ the BNPFHL utility program to produce a BNPF or high/ low file format.

XII TXDS IBM Diskette Conversion Utility (IBMUTL) Program - Describes how the user can employ the IBMUTL utility program to transfer standard IBMformatted diskette datasets to TX990 Operating System files and to transfer TX990 Operating System files to standard IBM-formatted diskette datasets.
XIII TXDS Assign and Release LUNO Utility Program - Describes how the operator can assign and release LUNOs in systems which do not include OCP.
A Glossary - Clarifies selected words used in this TX990 Operating System Programmer's Guide.

B Compressed Object Code Format - Describes the compressed object code format.
C Task State Codes - Lists and describes the task state codes.
D I/O Error Codes - List and describes the I/O error codes available to the user, when coding a program, for printout or display on a terminal device.

The following documents contain additional information related to the TX990 Operating System and are referenced herein this manual:

## TITLE

| Model 990 Computer TX990 Operating System Programmer's Guide | $946259-9701$ |
| :--- | :--- |
| Model 990 Computer TMS9900 Microprocessor Assembly Language Programmer's Guide | $943441-9701$ |
| Model 990 Computer Model FD800 Floppy Disc System Installation and Operation | $945253-9701$ |
| Model 990 Computer Model 913 CR T Display Terminal Installation and Operation | $943457-9701$ |
| Model 990 Computer Model 911 Video Display Terminal Installation and Operation | $943423-9701$ |
| Model 990 Computer Model 733 ASR / KSR Data Terminal Installation and Operation | $945259-9701$ |
| Model 990 Computer Model 804 Card Reader Installation and Operation | $945262-9701$ |
| Model 990 Computer Models 306 and 588 Line Printers Installation and Operation | $945261-9701$ |
| Model 990 Computer PROM Programming Module Installation and Operation | $945258-9701$ |
| 990 Computer Family Systems Handbook | $945250-9701$ |
| Model 990 Computer Communications Systems Installation and Operation | $945409-9701$ |

## List of Commands and Special Keys/Characters

## DESCRIPTION

## SETUP COMMANDS

SL

SN

SP

SM

ST

D

U

T

B

C

1
M

R
F

L

P

Start Line Numbers (SL) command causes line numbers to be printed with each line of text.
Stop Line Numbers (SN) comman causes line numbers not to be printed.
Set Print Margin (SP) command sets the right boundary for print display.
Set Margin (SM) for Find command sets the left and right boundaries for the Find command.
Set Tabs (ST) command sets up to five tab stops.

## PRINTER-MOVEMENT COMMANDS

Down (D) command moves the pointer down toward the bottom of the buffer.
Up (U) command moves the pointer up towards the first line in the buffer.
Top ( T ) command moves the pointer to the first line in the buffer.
Bottom (B) command moves the pointer to the last line in the buffer.

## EDIT COMMANDS

Change (C) command removes lines from the buffer and inserts new ones in their place. The new lines are input from the terminal.
Insert (I) command takes input from the terminal and places the new lines into the buffer.
Move (M) command moves lines from one place in the buffer to another.
Remove (R) command deletes lines from the buffer.
Find string $(F)$ command searches for the first occurrence of a character string in a line and replaces it with another string of characters.

PRINT COMMANDS
Limits ( L ) command causes the first line and the last line to be displayed.
Print $(P)$ command displays lines of text.

## List of Commands and Special Keys/Characters (Continued) <br> COMMAND SYNTAX

## OUTPUT COMMANDS

K

Q

E

Tor C

CTRL-H

RUB OUT

CTRL-I

ESC/RESET
position keys

DELETE LINE

TAB

Keep (K) command takes lines of text out of the buffer and puts them in the output file.
Quit (Q) command takes lines of text out of the buffer or the input files and puts them in the output file.
An (E) command terminates without writing an EOF to the output file.

## TERMINATE-SEQUENCE COMMANDS

Allows the user to make multiple single directional editing passes on a source or object program.

## SPECIAL KEYS/CHARACTERS

Pressing the control key and the H key simultaneously on the hard copy terminal causes the terminal to backspace a character to enable rewriting over an entered character-error.
The RUB OUT key causes the line just entered to be deleted so that a new line can replace it.
Pressing the control (CTRL) key and the I key simultaneously on a hard-copy terminal causes a tab stop to be entered in the input string, although only one space will be echoed on the terminal.
Pressing the ESCape or RESET key on the system console causes a display to be aborted.
When using a VDT, only the left position key $(\leftarrow)$ and the right $(\rightarrow)$ position key are recognized. The up and down position keys cause garbage to be entered into the input string. The left position key causes characters to be deleted from the character string; a right position key causes whatever was under the cursor to be entered.
DELETE LINE on a VDT acts the same as a RUB OUT on a hardcopy terminal.
A SPACE character is echoed. The TAB is interpreted by the text editor and spaces are inserted to fill the text line to the next TAB setting.

## TXMIRA Options

## OPTION

Mnnnnn
X

L
T
S
C

## TXLINK Options

## OPTION

Mnnnnn
C
laaaaaaaa
P
L

## DESCRIPTION

Overrides memory size default; default is 2400 bytes
Produce cross-reference
Produce assembly listing
Expand TEXT code on listing
Produce sorted symbol list
Produce compressed object output where n is a decimal digit

## DESCRIPTION

Override default memory size, default is 11800 bytes.
Compressed object output.
IDT for linked object.
Partial link desired.
Print load map and symbol list.
Note: n is a decimal digit and a is an alphanumeric character.

## TXCCAT Options

## DESCRIPTION

| TRnnnn | Truncate record to length nnnn. |
| :--- | :--- |
| FLnnnn | Fix records to size nnnn by padding with blanks or by <br> truncation. |
| SKnnnn | Skip nnnn input records, prior to output. |
| LFnn | List file, page length $=n n$, default $=55$. |
| SLnn | Space lines on listing, nn = space count, default = 0. |
| NL | Number lines on listing. |
| RI | Do not rewind input on open. |
| RO | Do not rewind output on open. |

Note: n is a decimal digit and the maximum field size is given by the number of n 's.

## Program Development: Software Commands TXDS COMMANDS FOR FS 990 <br> Description and Formats

## TXDBUG Keyboard Commands

## DEBUG Commands

IC Inspect Communications Register Unit (CRU)

IM
IR
IS
IW
MC
MM
MR
MW
SB
SP
SR
SS
ST
CB
CP
CR
CS

Inspect Memory
Inspect AU Register (WP, PC, ST)
Inspect Snapshot
Inspect Workspace Registers
Modify Communications Register Unit (CRU)
Modify Memory
Modify Registers
Modify Workspace Registers
Set Breakpoint
Set H/W Write Protect Option
Set Trace Region
Set Snapshot
Set Trace
Clear Breakpoint
Clear H/W Write Protect Option
Clear Trace Region
Clear Snapshot

AMPL
Reference Data

Program Development:
Software Commands -
Description and Formats

AMPL
REFERENCE DATA

## EXPLANATION OF THE NOTATION USED IN THIS CARD

|  | Notation | Explanation |
| :--- | :--- | :--- |
| Optional | $[$ item $]$ | $\left.\begin{array}{l}\text { item } 1 \\ \text { Items }\end{array}\right\}$ |
|  | Bracketed item may be omitted. |  |
| item 2$\}$ | Expractly one item must be selected. |  |
| Substitution | 'file' | from the items in braces. |
|  | Any expression may be used. |  |
| Repetition | item $\ldots$ | File or device name required. |
| Required | $<$ item> | A list of items may be used. |
|  |  | Replace with item. |

## CHARACTER SET

| Type | Characters | Use |
| :--- | :--- | :--- |
| Special | RETURN SPACE | Any printable character may be used in a quoted |
|  | $!" \$ /() *+$, | string. RETURN terminates line and statement. ";", |
|  | .$- /: ;<=$ | may separate statements. SPACE separates adjacent |
|  | $>? @$ | numbers and identifiers. |
|  |  |  |
| Numerals | $0-9$ |  |
| Letters | $\mathrm{A}-\mathrm{Z}, \mathrm{a}-\mathrm{z}$ |  |

NOTE: All AMPL reserved words use only upper case (UPPER CASE LOCK).

## SYMBOL NAMES

| Type | Example |
| :--- | :--- |
| System | RO |
|  | ETRC |
| User-defined | USRVAR |
|  | X3 |
|  | BRKADR |
|  | GO |
| Program | IDT. |
| label | .DEF |

## CONSTANTS

## Type

Decimal
Hexadecimal
Octal
Binary
ASCII
Instruction
Keyword

## Example

10833
02A51, >2A51
125121 ! $1 . .!177777$
$<10101001010001<0 \ldots<1111111111111111$
"*Q"
\# XOR *R1,R9 \#
IAQ

## Definition

Up to four alphanumeric characters; all system symbols are predefined.
Up to six alphanumeric characters; assignment defines a variable.
ARRAY statement defines an array.
PROC/FUNC statement defines a procedure/function.
Up to six alphanumeric characters. Period after IDT and before DEF labels, defined by LOAD command.

## EXPRESSIONS

| Type <br> Subexpression | Example <br> (expr) | Definition |
| :--- | :--- | :--- |
| Identity | + expr <br> - expr <br> @egation | Value of <expr>. <br> Target memory |
| Two's complement of <expr>. <br> <addr $>$ used as word address into emulator or <br> target memory. |  |  |
| Argument | ARG expr | Argument in position <expr $>$ of call list; ARG 0 <br> is number of arguments in list. <br> Proc/Func |
| local variable | LOC expr | Word <expr> of local variable array; LOC 0 is <br> length of local variable array. |
| Multiplication | expr1*expr2 | Signed product (warning on overflow). <br> Sivision |
| expr1/expr2 | Signed quotient (warning on divide by zero). <br> Remainder | expr1 MOD EXPR2 |
| Signed remainder of division (warning on divide |  |  |
| by zero). |  |  |

NOTE: Result of relational operator is either FALSE (0) or TRUE (-1).
Equality expr1 EQ expr2 16-bit comparison.
expr1 NE expr2
Arithmetic expr1 LT expr2 Signed, 16-bit comparison.
inequality expr1 LE expr2
expr1 GT expr2
expr1 GE expr2
Logical. expr1 LO expr2 Unsigned, 16-bit comparison
inequality
expr1 LOE expr2
expr1 HI expr2
expr1 HIE expr2

| Complement | NOT expr | 16-bit one's complement. |
| :--- | :--- | :--- |
| Conjunction | expr1 AND expr2 | 16-bit boolean AND. |
|  | expr 1 NAND expr2 | 16-bit boolean not AND. |
| Disjunction | expr1 OR expr2 | 16-bit boolean OR. |
|  | expr1 XOR expr2 | 16-bit boolean exclusive OR. |

NOTE: Operators are given in order of precedence, highest to lowest. Solid lines separate precedence groups; within each group, precedence is equal and evaluation is left to right. Evaluation results in a 16-bit integer value.

Program Development:
Software Commands -
Description and Formats

## UNSIGNED ARITHMETIC

## Syntax

MPY (expr1, expr2)

DIV (divisor, dividend)

MDR

## ARRAY DEFINITION

## Definition

Low-order 16 bits of unsigned product.
<expr1>* <expr2>; high order 16 in MDR.
Unsigned quotient of 32 -bit number (MDR, <dividend>) over <divisor>; remainder in MDR.

High-order 16-bits of MPY product and of DIV dividend; remainder of DIV; unsigned carry of + and-.

User <name> (previously undefined or name of deleted array) is defined as one- or two-dimension array.

## DISPLAY STATEMENTS

| expr[:f. . . f] |  |  |  | Value of expression |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 'LITER | STRING' |  |  | Literal string |  |  |
| add1 | addr2] [: | . f] |  |  | memory |  |
| Format specification/[:f . . f] |  |  |  |  |  |  |
|  | ASCII | A | set default | G | octal | $\mathrm{O}[\mathrm{i}]$ |
|  | binary | $B[i]$ | hexadecimal | H[i] | symbolic | S |
|  | decimal | $\mathrm{D}[\mathrm{i}]$ | instruction | 1 | unsigned | U[i] |
|  | name = | E | newline | N[j] | space | $X[i]$ |
| Note: | $1<=\mathrm{i}$ |  | field width 'i' digits, then two blanks |  |  |  |
|  | $\mathrm{i}=0$ |  | default field width, no trailing blanks |  |  |  |
|  | $1<=\mathrm{j}<$ |  | repeat 'j' times |  |  |  |
|  | $j=0$ |  | repeat 10 times |  |  |  |

Response to display/modify mode(?):
forward step RETURN, + back step
exit

DISASSEMBLER

| Instruction | DST | Destination address. |
| :--- | :--- | :--- |
| operands | SRC | Source address. |

NOTE: Additional instructions of the TMS9940 (DCA, DCS, LIIM, SM) will assemble correctly (\#DCA *RC1 \#) but will disassemble as XOP instructions. See TMS9940 specifications for details.

## ASSIGNMENT STATEMENTS

Type
Variable

Target memory
Proc/Func argument

Command local
Array

## Example

sym = expr
@addr = expr
ARG $n=\operatorname{expr}$

LOC $n=\operatorname{expr}$
$A[(i 1[, i 2])]=e$

## Definition

User-defined or writable system symbol or REF program label.
Put value of <expr> at target <addr> Local copy of argument in position $<\mathrm{n}>$ of call list.

Word $<\mathrm{n}>$ of local storage array.
User defined array name; zero, one, or two index expressions.

NOTE: Precedence of @, ARG, and LOC may require parenthesis around following expression.

## COMPOUND STATEMENTS

## Syntax

BEGIN statements END

## CONTROL STATEMENTS

IF expr
THEN s1
[ELSE s2]
CASE expr OF
expr 1::s1;
exprn::sn
[ELSE s]
END
WHILE expr
DO statement
REPEAT statement
UNTIL expr
FOR var $=$ expr1 TO expr $2[B Y$ expr3]

DO statement

ESCAPE

## Definition

Statements are executed sequentially. Use in place of any single statement syntax.
$<s 1>$ is executed if <expr> is TRUE (nonzero).
Otherwise, <s2> is executed, if included.

Statement <si> at first label expression <expr> equal to <expr> is executed. If none, statement $<s>$ is executed, if included.

```
While <expr> is TRUE (nonzero), <statement> is
executed.
<statement> is executed. If <expr> FALSE (zero),
\(<\) statement> is executed until <expr> is TRUE.
Value of <expr \(1>\) is assigned to <var>.
\(<\) statement> is executed until <var> is equal to
<expr2> ; <expr3> is added to <var>, and
\(<\) statement \(>\) repeated. Default value of \(<\exp 3>\) is
1.
Exit from innermost enclosing WHILE, REPEAT, or
FOR statement.
```


## PROCEDURE/FUNCTION/FORM DEFINITION

PROC name [(args[,locs])] statements END
FUNC name [(args[,locs])] statements END

RETURN [expr]

FORM name 'prompt' $\left[=\left[\left\{\begin{array}{c}\text { constant } \\ \text { 'string' }\end{array}\right\}\right]\right] ; \ldots$

User-defined <name> (previously undefined or deleted procedure/function) is bound to <statements>.
$<$ args $>$ is the required number of arguments.
<locs> is the size of local storage array.
Pass control back to calling statement. In a procedure, <expr> is ignored. In a function, value of <expr> replaces the function call in the calling expression.
END
<name> must be a previously defined procedure or function, semicolon required between prompts.

## PROCEDURE/FUNCTION CALLS

proc name [(expr, . . . )]
func name [(expr, . . .)]

User-defined or system procedure/function with list of argument expressions.

Command definition determines number of arguments required. Some system commands require quoted strings as arguments.

NOTE: Procedure/functions with defined FORM when called with no arguments will prompt for arguments using the FORM.
example FORM:
COMMENTARY ENTRY
PROMPT 1 = default value PROMPT $2=$ PROMPT 3* $=$

FORM control function keys:

Next prompt:
Previous prompt:
First prompt:
Erase value:
Redisplay default:
Duplicate previous value:
Complete form:
Abort form:
comment, not a prompt required argument, with default value required argument, must enter value default given if value not entered

TAB, $\downarrow, \rightarrow$ FIELD, SKIP, RETURN<br>$\downarrow, \leftarrow$ FIELD<br>HOME<br>ERASE FIELD,<br>ERASE INPUT<br>INSERT LINE<br>F4<br>ENTER<br>CMD

## AMPL <br> REFERENCE DATA

## INPUT/OUTPUT COMMANDS

## Syntax

HCRB
HCRR (offset,width)
HCRW (offset,width,value)
$\operatorname{COPY}\left(\left\{\begin{array}{l}\text { 'file' } \\ \text { edit id }\end{array}\right\}\right)$

## LIST <br> 

## Definition

Host computer CRU base address.
Read host computer CRU field.
Write < value> into host CRU field.
AMPL input from 'file'
AMPL input from edit buffer
Initialize listing device or file. Disable listing output. Enable listing output. Close listing device or file with EOF.

Print newline.

no arguments - list all open units and edit buffers.
initialize 'file' / <edit id> I/O unit
0 - device IO, file IN only
IN - for input only
OUT - for output only
IO - for input/output
REWIND - position to beginning of file
EXTEND - position to end of file
SEQ - auto-create sequential file
REL - auto-create rel-rec file
event-READ $\left[\left(\right.\right.$ unit $\left[,\left\{\begin{array}{l}0 \\ \text { DIRECT }\end{array}\right\}\left[,\left\{\begin{array}{l}0 \\ \text { GRAPH }\end{array}\right\}\right.\right.$

no arguments - read console
Read record from (unit)
0 - issue read ASCII
DIRECT - issue read direct
GRAPH - read graphics on 922 VDT
VDT - read in cursor positioning mode f row - field start row
f col - field start column
s col - cursor start column

## INPUT/OUTPUT COMMANDS (continued)



## SYSTEM SYMBOLS



## Program Development: <br> Software Commands - <br> Description and Formats <br> AMPL <br> REFERENCE DATA

## EDIT

## Syntax

edit id $=\operatorname{EDIT}\left[\left(\left\{\begin{array}{c}\text { 'file' } \\ \text { edit id }\end{array}\right\}\right.\right.$ [,record] $\left.)\right]$
KEEP (edit id, 'file')
DBUF (edit id)

## EDIT CONTROL FUNCTION KEYS

| Function | $\begin{aligned} & 911 \\ & \text { KEY } \end{aligned}$ | $\begin{aligned} & 913 \\ & \text { KEY } \end{aligned}$ | CONTROL CHARACTER |
| :---: | :---: | :---: | :---: |
| edit/compose mode | F7 | F7 | V |
| quit edit mode | CMD | HELP | X |
| roll up | F1 | F1 | A |
| roll down | F2 | F2 | B |
| set tab | F3 | F3 | C |
| clear tab | F4 | F4 | D |
| tab | TAB (shift SKIP) | TAB | 1 |
| back tab | FIELD | BACK TAB | T |
| newline | RETURN | NEWLINE | RETURN |
| insert line | unlabeled gray | INSERT LINE | O |
| delete line | ERASE INPUT | DELETE LINE | N |
| erase line | ERASE FIELD | CLEAR | W |
| truncate line | SKIP | SET | K |
| insert character | INS CHAR | INSERT CHAR |  |
| delete character | DEL CHAR | DELETE CHAR |  |
| cursor up | $\downarrow$ | $\downarrow$ | U |
| cursor down | $\downarrow$ | $\downarrow$ | $J$ |
| cursor right | $\rightarrow$ | $\rightarrow$ | R |
| cursor left | $\leftarrow$ |  | H |
| top of screen | HOME | HOME |  |

## Definition

Create edit buffer with 'file'. Edit existing buffer. No argument creates an empty buffer.
Save edit buffer onto 'file' and delete edit buffer.
Delete edit buffer.

913
KEY
F7
HELP

## F1

F3
F4
TAB
BACK TAB
NEWLINE INSERT LINE DELETE LINE
CLEAR W
SET K
INSERT CHAR
DELETE CHAR

HOME

## GENERAL COMMANDS

## Syntax

USYM
DELE ('name'....)
SAVE ('file')
RSTR ('file')
CLR
MSYM
MDEL
EXIT

## TIMING

YR
DAY
HR
MIN
SEC
WAIT (expr)

## Definition

List all user symbols, procedures, functions, and arrays.
Delete user procedure, function, or array.
Save all user defined symbols, functions, and arrays on 'file'.
Restore user defined symbols, procedures, functions, and arrays from 'file'.
Delete all user symbols, procedures, functions and arrays.
List object program labels.
Delete all object program labels.
Exit from AMPL back to operating system.

## TARGET MEMORY COMMANDS

EMEM
7

Year (1976 to 1999)
Julian day ( 1 to 366)
Hour (0 to 23)
Minute (0 to 59)
Second (0 to 59)
Suspend AMPL for <expr>*50 milliseconds (<expr> $=20$ is one second).

LOAD ('file'[,bias[,IDT] [ + DEF] [ + REF]]]):
Load object program by bias and enter program labels into table.
VRFY ('file' [,bias])
DUMP ('file',low,high[,start])

Emulator memory mapping: 9900/9980 map 8K bytes ( $0->1$ FFF)
9940 define RAM and ROM sizes.

Verify object program, listing differences between object and target memory.

Dump program from target <low> to < high> in nonrelocatable format.

## EMULATOR CONTROL COMMANDS

## Syntax

EINT ('EMOn' [, $\left\{\begin{array}{l}1 \\ 0\end{array}\right\}[$ ['TMOn']])

ECLK
ETYP
$\operatorname{ETRC}\left(\left\{\begin{array}{l}\mathrm{MA} \\ \text { IAQX } \\ \text { IAQ }\end{array}\right\}[\right.$, count[,low, high $\left.\left.]\right]\right)$
$\operatorname{EBRK}\left(\left\{\begin{array}{l}M A \\ \text { IAQ } \\ M R \\ M W\end{array}\right\}[+I L L A][\right.$, address $\left.] \ldots\right)$
ERUN
EST
EHLT
ETBH (index $\left.\left[\left\{\begin{array}{l}M R \\ M W \\ I A Q\end{array}\right\}\right]\right)$
ETB (index)
ETBO, ETBN

## Definition

Initialize Emulator device, clock $0=$ prototype/ 1 = emulator.
Processor clock.
Processor type:
$-1=$ TMS9940, $0=$ SBP9900,
$1=$ TMS9900, $2=$ TMS9980.

Trace qualifier, completion break count (OFF-255), address range.

Address breakpoint(s) (ILLA only valid for TMS9940).
Run emulation at PC, WP, ST.
Emulation status (3 LSBits): HOLD, IDLE, Running
Halt emulation, return status.
Indexed bus signal from buffer. (TRUE if expression matches).
Indexed address from trace buffer.
Emulator Trace buffer limits: Oldest, Newest sample indices.

## TRACE MODULE CONTROL

## Syntax

TINT ('TMOn')

## Definition

Initialize trace module.
$\operatorname{TTRC}\left([\mathrm{INT}]\left\{\begin{array}{c}\text { OFF } \\ {[ \pm \mathrm{Q} 0][ \pm \mathrm{Q} 1][ \pm \mathrm{Q} 2][ \pm \mathrm{Q} 3]} \\ {[ \pm \mathrm{IAQ}][ \pm \mathrm{DBIN}]}\end{array}\right\}\left[, \operatorname{count}\left[,\left\{\begin{array}{l}\mathrm{ON} \\ \mathrm{OFF}\end{array}\right\}\right]\right]\right)$
Qualify data samples, trace completion counter (OFF-255), latch option on D0-D3.
$\operatorname{TEVT}\left(\left\{\begin{array}{c}\text { OFF } \\ \left.[ \pm \mathrm{DO}] \begin{array}{c}{[ \pm \mathrm{D} 1][ \pm \mathrm{D} 2]} \\ {[ \pm \mathrm{AQ}][ \pm \mathrm{DBIN})}\end{array} \mathrm{D} 3\right] \\ \mathrm{EXT}\end{array}\right\}[\right.$ value[,mask]])
Qualify D0-D3 event (or EXTernal), <value> and <mask> for D4-D19.
TBRK (count $[,<$ delay $>[$ INV $][+$ EDGE] $]$ )
Set event counter (OFF-FFFF), set delay counter (OFF-244), count INVerted/EDGE events.

TRUN Start Trace module tracing.
TST Trace module status (3 LSB's), event occurred, trace full, tracing.
THLT Halt trace module, return status.
TNE Number of events since last TRUN.
TNCE Number of event count overflows.
TTBH (index[, $\left.\left\{\begin{array}{c}{[ \pm \mathrm{D} 0]\left[\begin{array}{c}{[\mathrm{D} 1][ \pm \mathrm{D} 2]} \\ {[ \pm \mid \mathrm{AQ}][ \pm \mathrm{DBIN}]}\end{array}\right][ \pm \mathrm{D} 3]}\end{array}\right\}\right)$
D0-D3 of indexed samples, (TRUE if expression matches).
TTB (<index>) D4-D19 indexed samples (data bus)
TTBO, TTBN
Trace module trace buffer limits: Oldest, Newest sample indices.

## TRACE MODULE INTERCONNECT TO EMULATOR

Q0 Memory address bit 15 (TMS9940 only).
D0 Byte memory cycle (TMS9940 only).
Q1,D1, IAQ
Q2,D2,DBIN
Q3
Instruction Acquisition.
DataBus $\mathrm{N}=\mathrm{MR}$ (read), $\mathrm{MW}=-\mathrm{DBIN}$ (write).
Emulator trace qualifier and range (ETRC).
D3, External Event
D4-D19
External Clock
Control Cable

Emulator address breakpoint (EBRK).
Emulator data bus (bits 0-15).
Emulator memory cycle clock.
Synchronizes emulation and tracing. Trace module will halt emulator for EINT ('EMOn', clock 'TMOn').

| Program Development: | AMPL |
| :--- | :--- |
| Software Commands - | REFERENCE DATA |
| Description and Formats | RER |

## TARGET REGISTERS

| PC,WP,ST | Processor registers. |
| :--- | :--- |
| R0-R15 | Workspace registers |
| DR | Display all registers. |

## CRU READ/WRITE

| CRUB | CRU interface base address. |
| :--- | :--- |
| CRUR (offset, width) | Read target CRU field. |

CRUW (offset, width, value); Write < value> into target CRU field

## KEYWORDS

| ARG | FORM | THEN | GE |
| :--- | :--- | :--- | :--- |
| ARRAY | FUNC | TO | GT |
| BEGIN | IF | UNTIL | HI |
| BY | LOC | WHILE | HIE |
| CASE | MOD | AND | LE |
| DO | NULL | NAND | LO |
| ELSE | OF | OR | LOE |
| END | PROC | XOR | LT |
| ESCAPE | REPEAT | NOT | NE |
| FOR | RETURN | EQ |  |

## KEYWORD CONSTANTS

| D0 | EXT | IO | Q2 |
| :--- | :--- | :--- | :--- |
| D1 | EXTEND | MA | Q3 |
| D2 | GRAPH | MR | REF |
| D3 | IAQ | MW | REL |
| DBIN | IAQX | N | REWIND |
| DEF | IDT | OFF | SEQ |
| DIRECT | ILLA | ON | UNLOAD |
| EDGE | IN | OUT | VDT |
| EOF | INT | Q0 | Y |
| ETBN | INV | Q1 |  |

## ERROR MESSAGES

> 0 - ! UNDEFINED ERROR CODE!
> 1 - I/O ERROR, OS ERROR CODE RETURNED
> 2 - INSUFFICIENT MEMORY TO CONTINUE
> 3 - ! SEGMENT VIOLATION!
> 4 - I/O ERROR: INVALID UNIT ID
> 5 - I/O ERROR: READ/WRITE VIOLATION
> 6 - I/O ERROR: INSUFFICIENT MEMORY FOR OPEN
> 7 - ! DELETE UNIT CONTROL BLOCKS ERROR!
> 8 - TOO MANY IDT DEF/REF SYMBOLS IN LOAD
> 9 - EXCEEDED 15 LOAD OPERATIONS SINCE LAST CLR
> 10 - CANNOT ALLOCATE MEMORY FOR USER SYMBOL TABLE
> 11 - ! ERROR IN I/O UNIT CHAIN POINTERS !
> 12 - OVERLAY ERROR
> 101 - VARIABLE CANNOT BE READ
> 102 - VARIABLE CANNOT BE WRITTEN
> 103 - SYMBOL IS UNDEFINED
> 104 - ! INVALID CODEGEN BRANCH TABLE INDEX!
> 105 - INSUFFICIENT MEMORY TO COMPILE STATEMENT
> 106 - SYMBOL IS DEFINED; CANNOT BE REDEFINED
> 107 - INSUFFICIENT MEMORY TO COMPILE PROC/FUNC
> 108 - INPUT RECORD CANNOT BE CLASSIFIED
> 109 - INPUT STRING EXCEEDS MAXIMUM ALLOWED LENGTH
> 110 - ! INVALID SCANNER BRANCH TABLE INDEX!
> 111 - UNRECOGNIZABLE INPUT ITEM
> 112 - ! UNDEFINED OPERATOR !
> 114 - SYMBOL NOT AN IDT/DEF/REF LOAD SYMBOL
> 115 - USER SYMBOL TABLE FULL
> 116 - CONSTANT EXCEEDS 16 BITS
> 117 - SYNTAX ERROR
> 118 - ! INVALID KEYWORD STRING LENGTH!
> 119 - SYNTAX ERROR IN ONE-LINE-ASSEMBLY STATEMENT
> 120 - INCORRECT NUMBER OF ARRAY SUBSCRIPTS
> 121 - ESCAPE SPECIFIED OUTSIDE A LOOP CONSTRUCT
> 122 - ARRAY REDEFINED WITH INCORRECT SUBSCRIPTS

NOTE: A hexadecimal number is also printed with some error messages. Refer to the AMPL System Operation Guide for complete explanation.

## ERROR MESSAGES

## 201 - SYMBOL NOT FOUND TO DELETE

202 - SYMBOL CANNOT BE DELETED
203 - INVALID DISPLAY FORMAT CHARACTER FOLLOWING:
204 - NO LIST DEVICE ASSIGNED
205 - EMULATOR I/O ERROR CODE RETURNED
209 - INVALID INDEX INTO EMULATOR TRACE BUFFER
210 - !CANNOT ALLOCATE FORM CURRENT VALUE SEGMENT!
211 - INSUFFICIENT MEMORY TO SAVE FORM PARAMETERS
214 - INVALID RESTORE FILE
215 - INSUFFICIENT MEMORY TO COMPLETE THE RESTORE
216 - BAD TRACE OR COMPARISON MODE SELECTED
219 - TRACE MODULE I/O ERROR CODE RETURNED
220 - CANNOT EDIT ON THIS DEVICE TYPE
221 - TRACE INTERFACE CHANGE ILLEGAL WHILE TRACING
222 - INVALID INDEX INTO TRACE MODULE BUFFER
223 - INSUFFICIENT ARGUMENTS IN PROC/FUNC CALL
224 - STACK OVERFLOW; DELETE PROC/FUNC/ARRAY
225 - DELETED PROC/FUNC/ARRAY REFERENCED
226 - INSUFFICIENT ARGUMENTS IN FORM FOR PROC/FUNC
227 - ! INVALID FORM SEGMENT ID !
228 - ! INVALID FORM CURRENT VALUE SEGMENT ID!
229 - INVALID CHARACTER IN LOAD FILE
230 - CHECKSUM ERROR IN LOAD FILE
231 - ARITHMETIC OVERFLOW
233 - PROC/FUNC CALL ARGUMENT OUT OF RANGE
234 - INVALID "ARG" OR "LOC" INDEX FOR WRITING
235 - INVALID "ARG" OR "LOC" INDEX FOR READING
237 - ARRAY ALREADY DEFINED
238 - INVALID ARRAY DIMENSION
240 - REFERENCE TO UNDECLARED ARRAY
241 - INVALID ARRAY SUBSCRIPT
242 - ! ERROR ARRAY SEGMENT LENGTH!
243 - DELETED IDT/DEF/REF LOAD SYMBOL REFERENCED
244 - ALL IDT/DEF/REF LOAD SYMBOLS DELETED
245 - INVALID DEVICE TYPE TO "EINT" OR "TINT"
NOTE: Error messages withing exclamation marks (!) are AMPL internal system errors.
Contact Texas Instruments if problem persists.

POWER BASIC MP 307

## REFERENCE CARD FOR DEVELOPMENT AND EVALUATION BASIC

This card contains a summary of all POWER BASIC $\dagger$ statements and commands for Development and Evaluation BASIC. An explanation preceded by an asterisk (*) indicates the statement or command is not supported by Evaluation BASIC. A * indicates the statement is supported only by the Development BASIC software enhancement package.

## COMMANDS

CONtinue
*Execution continues from last break.
LIST
LIST the user's POWER BASIC program. In LIST will list from specified line number through end of program or until ESC key is struck.
LOAD
Reads a previously recorded POWER BASIC program from an auxiliary device or configures POWER BASIC to execute a BASIC program in EPROM.
LOAD reads program from 733ASR digital cassette.
LOAD 1 or LOAD 2 * reads program from audio cassette drive No. 1 or No. 2.
LOAD <address>* configures POWER BASIC to execute BASIC program in
EPROM at specified address.
NEW
Prepare for entry of NEW POWER BASIC program or set the lower RAM memory bound after auto-sizing.
NEW clears pointers of POWER BASIC and prepares for entry of new program. NEW <address> * sets the lower RAM memory bound used by POWER BASIC after auto-sizing or power-up.

PROGRAM
Program current POWER BASIC application program into EPROM.* RUN

Begin program execution at the lowest line number.
SAVEn ( $n$ is interpreted as in LOADn command)
Record current user program on auxiliary device.
SIZE
Display current program size, variable space allocated, and available memory in bytes.

[^4]
## EDITING

The phrase "(ctrl)" indicates that the user holds down the control key while depressing the key corresponding to the character immediately following.

| (CR) | Enter edited line. |
| :---: | :---: |
| (ctrl) n | *Insert n blanks. |
| (ctrl)Dn | *Delete n characters. |
| (ctrl)H | Backspace one character. |
| (ctrl) F | Forward space one character. |
| $\ln (\mathrm{ctrl}) \mathrm{E}$ | Display for editing source line indicated by line number (In). |
| (ctrl) T | Toggle from one partition to the other partition (only in Evaluation BASIC). |
| (esc) | Cancel input line or break program execution. |
| (Rubout) or (DEL) | Backspace and delete character. |

## STATEMENTS

InBAUD $<\exp 1,><\exp 2>$
*sets baud rate of serial I/O port(s).
InBASE < (exp) >
Sets CRU base address for subsequent CRU operations
InCALL Name <subroutine address> [, <var 1>, <var 2>, <var 3>, <var 4>]
*Transfers to external subroutines. If variable is contained in parentheses, the address will be passed; otherwise, the value will be passed.
InDATA $\left\{\begin{array}{c}<\exp > \\ <\text { string const }>\end{array}\right\}\left[\left\{\begin{array}{ll}\langle<\exp > & <\text { string const }>\end{array}\right\}\right] \ldots$
defines internal data block.

In DEF FN $<x>[(<\arg 1>[, \arg 2][, \arg 3])]=<\exp >$
*Defines user arithmetic function.
$\operatorname{lnDIM}<\operatorname{var}(\operatorname{dim}[, \operatorname{dim}] \ldots$. . $>$ [, . . . $]$
Allocates user variable space for dimensioned or array variables.
InEND
Terminates program execution and returns to edit mode.
In ERROR<In>
*Specifies a subroutine that will be called via a GOSUB statement when an error occurs.
In ESCAPE
InNOESC
*Enables or disables the excape key to interrupt program execution (always enabled in Evaluation BASIC).

```
InFOR <sim-var> = <exp> TO <exp> [STEP <exp>]
```

InNEXT < sim-var>
Open and close program loop. Both identify the same control variable. FOR assigns starting, ending, and optionally stepping values.
InGOSUB<ln>
Transfer of control to an internal subroutine beginning at the specified line. InPOP
*Removal of most previous return address from GOSUB stack without an execution transfer.

## InRETURN

Return from internal subroutine.

## InGOTO<ln>

Transfers program execution to specified line number.
InIF<exp>THEN<statement> InELSE<statement>

Causes conditional execution of the statement following THEN. *ELSE statements execute when IF condition is false.

## InIMASK<LEVEL>

*Set interrupt mask of TMS 9900 processor to specified level.
InTRAP<level>TO<In>
*Assign interrupt level to interrupt subroutine.
InIRTN
*Return from BASIC interrupt service routine.
InINPUT $<$ var $>\left[\left\{\begin{array}{l}\cdot \\ \cdot \\ ;\end{array}\right\}<\right.$ var $\left.>\right] \cdots\left[\left\{\begin{array}{l}\{ \\ ; \\ ;\end{array}\right]\right.$
Accesses numeric constants and strings from the keyboard into variables in the INPUT list.
In [LET] <var> = <exp>
Evaluates and assigns values to variables or array elements.
$\operatorname{InON}\left\{\begin{array}{l}<\operatorname{var}> \\ <\exp >\end{array}\right\}$ THEN GOTO In [,In] . .
InON $\left\{\begin{array}{l}<\text { var }> \\ <\exp >\end{array}\right\}$ THEN GOSUB $\ln [, \ln ] \ldots$
*Transfers execution to the line number specified by the expression or variable.
InPRINT < exp> [,exp] . . .
Print (format free) the evaluated expressions.
InRANDOM [exp]
*Set the seed to the specified expression value.
$\operatorname{InREAD}\left\{\begin{array}{c}<\text { numeric var }> \\ \text { <string var }>\end{array}\right\}\left[,\left\{\begin{array}{c}<\text { numeric var }> \\ <\text { string var }>\end{array}\right\}\right] \ldots$
Assigns values from the internal data list to variables or array elements.

## InREM [text]

Inserts comments.
InRESTOR [exp]
Without an argument, resets pointer to beginning of data sequence; with an argument, resets pointer to line number specified.

## InSTOP

Terminates program execution and returns to Edit mode.
InTIME
Sets, displays, or stores the 24 hour time of day clock.
InTIME <exp>, <exp>, <exp>
Sets and starts clock.
InTIME < string-var>
Enables storing clock time into a string variable.
InTIME
Prints clock time as HR:MN:SD.
InUNIT < exp>
*Designates device(s) to receive all printed output.

## FUNCTIONS

ABS $<(\exp )>\quad$ *Absolute value of expression.
ASC $<$ (string var) $>\quad$ *Returns decimal ASCII code for first character of string variable.
ATN $<(\exp )>$
BIT < (var, exp $)>$
BIT $<($ var, $\exp 1)>=<\exp 2>$
Arctangent of expression in radians.
*Reads or modifies any bit within a variable. Returns a 1 if bit is set and 0 if not set.
Selected bit is set to 1 if assigned value is non-zero and to zero if the assigned value is zero.
$\operatorname{COS}>(\exp )>$
CRB $<(\exp )>$
$\mathrm{CRB}<(\exp 1)>=<(\exp 2)>$

CRF $<(\exp )>$

CRF $<(\exp 1)>=<(\exp 2)>\quad$ Stores $\exp 1$ bits of $\exp 2$ to CRU lines as selected by

EXP $<(\exp )>\quad$ *Raise the constant e to the power of the evaluated
INP $<(\exp )>$

CRU BASE. Exp 1 if valid for 0 thru 15. If $\exp 1=0,16$ bits will be stored. expression.
Reads CRU bit as selected by CRU base + exp. Exp is valid for - 127 thru 128.
Sets or resets CRU bit as selected by CRU base $+\exp$ 1. If $\exp 2$ is non-zero, the bit will be set, else reset. Exp 1 is valid for -127 thru 128.
Reads $n$ CRU bits as selected by CRU base where exp evaluates to $n$. Exp-is valid for 0 thru 15. If $\exp =0,16$ bits will be read. Returns the signed integer portion of the expression.

LOG $<($ exp $)>$.
MEM $<($ exp $)>$
MEM $<(\exp 1)>=<(\exp 2)>$
MCH < (string 1), (string 2) $>$
NYK < (exp)>

RND
SIN < (exp)>
SQR < (exp)>
SRH $<$ (string 1), (string 2) $>$
SYS < (exp)>

TIC < (exp) >
*Returns natural logarithm of the expression.
Reads byte from user memory at address specified by exp. Exp must be in the integer range, ( 0 to 65535).
Stores byte exp 2 into user memory specified by exp 1. Exp 1 and exp 2 must be in the integer range.
*Returns the number of characters to which the two strings agree.
Conditionally samples the keyboard in run time mode. If $\exp <>0$, return decimal value of last key struck and clear key register. ( 0 if no key struck.)
If $\exp =0$, return a 1 if the last key struck has the same decimal value as the expression. Clear key register if TRUE, else return 0 if FALSE.
Returns a random number between 0 and 1 .
Sine of the expression in radians.
Square root of expression.
*Refurn the position of string 1 in string 2, 0 if not found.
*Obtains system parameters generated during program execution. Example: SYS(0) = INPUT control character, SYS(1) = Error code number, SYS(2) = error line number.
Returns the number of time tics less the expression value. One TIC equals 40 milliseconds ( $1 / 25$ second).

## STRINGS

ASCII Character
Conversion Function

Assignment

## Character Match

Function
Character Search
Function
Concatenate

ASC (string-var)
*Convert first character of string to ASCII numeric representation.
<string-var> $=\left\{\begin{array}{l}\text { <string-var> } \\ \text { <string-constant }>\end{array}\right\}$
Store string into string-var ending with a null.
MCH (<string 1>, <string 2>)
*Return the number of characters to which the 2 strings agree.
SRH (<string 1>, <string 2>)
*Return the position of string 1 in string 2. Zero is returned if not found.
<string-var> $>$
$\left\{\begin{array}{l}\text { <string-var> } \\ \text { <string-constant }>\end{array}\right\}+\left\{\begin{array}{l}\text { <string-var }> \\ \text { <string-constant }>\end{array}\right\}[+\{\cdots\}]$

Convert to ASCII

Convert to Binary
<string-var> $=<\exp >$
<string-var> = \# <string>, <exp>
*Convert exp to ASCII characters ending with a null.
\# string specifies a formatted conversion.
$<$ var $1>=$ <string>, <var 2>
*Convert string into binary equivalent. Var 2 receives the delimiting non-numeric character in first byte.
Deletion

Insertion

Pick

Replace

String Length
Function
$<$ String-var $>=/<\exp >$
*Delete exp characters from string-var.
<string-var> = / <string>
*Pick byte into string-var.
$<$ string-var $>=\left\{\begin{array}{l}<\text { string-var }> \\ <\text { string-constant }>\end{array}\right\},<\exp >$
Pick number of characters specified by exp into string-var ending with a null:
$<$ string-var $>=\left\{\begin{array}{l}<\text { string-var }> \\ <\text { string-constant }>\end{array}\right\} ;<\exp >$
Replace number of characters specified by exp of string-var with string.
<var> = LEN < (string-var) >
<var> = LEN "string"
*Return the length of string.

INPUT OPTIONS

| string-var | Prompt with colon and input character data. Example: INPUT \$A |
| :---: | :---: |
| , | Delimit expressions. Example A, B |
| , | Suppress prompting or CR LF if at end of line. Examples: INPUT;A <br> INPUT A; |
| \# exp | Allow a maximum of exp characters to be entered. Example: INPUT \# 1'Y or N"\$1 |
| \%exp | *Must enter exactly exp number of characters. Example: INPUT \%4"CODE'C |
| $?<\ln >$ | *Upon an invalid input or entry of a control character, a GOSUB is performed to the line \#. SYS(0) will be equal to -1 if there was an invalid input. Otherwise, SYS(0) will equal the decimal equivalent of the control character. <br> Example: INPUT ?100;A |

## OUTPUT OPTIONS

| , | Delimit expressions or suppress CR LF if at end of line. Examples: PRINT A;B PRINT A; |
| :---: | :---: |
|  | Tab to next print field. Example: PRINT A, B |
| $T A B<(\exp )>$ | Tab to exp column. Example: PRINT TAB (50);A |
| string | Print string or string-var. Example: PRINT ' HI ' '; $\mathrm{SA}(0)$ |
| \# exp | *Print exp as hexadecimal in free format. Example: PRINT \# 123 |
| \#, exp | *Print exp as hexadecimal in byte format. Example: PRINT \# ,50 |
| \#; exp | *Print exp as hexadecimal in word format. Example: PRINT \# ,A |
| <hex value> | *Direct output of ASCII codes. Example: PRINT $\text { " }<O D><O A>"$ |
| \# string | *Print under specified format where: <br> PRINT \#'"9999'" <br> $9=$ digit holder |
|  | $\begin{aligned} & \text { PRINT \# "000-00-0000''SS } \\ & 0=\text { digit holder or force } 0 \end{aligned}$ |
|  | $\begin{aligned} & \text { PRINT \#" } \$ \$ \$, \$ \$ \$ .00 " \text { DLR } \\ & \$=\text { digit holder and floats } \$ \end{aligned}$ |
|  | PRINT \#"SSS.0000"4*ATN1 $S=$ digit holder and floats sign |
|  | PRINT \#" $\lll<.00>$ "' <br> $<=$ digit holder and float on negative $>$ number |
|  | PRINT \#"990.99E"N <br> $E=$ sign holder after decimal |
|  | PRINT \#"990.99' N <br> . = decimal point specifier |
|  | PRINT \#'999,990.99" N , = suppressed if before significant digit |
|  | PRINT \#" $999,990 \wedge 00$ "। $\Lambda=$ translates to decimal point |
|  | PRINT \#'HI = 99"' any other character is printed. |

## GENERAL INFORMATION

## ARITHMETIC OPERATIONS

| A $=\mathrm{B}$ | Assignment |
| :--- | :--- |
| $\mathrm{A}-\mathrm{B}$ | Negation or subtraction |
| $\mathrm{A}+\mathrm{B}, \$ \mathrm{~A}+\$ \mathrm{~B}$ | Addition or string concatenation |
| $\mathrm{A} * \mathrm{~B}$ | Multiplication |
| $\mathrm{A} / \mathrm{B}$ | Division |
| $\mathrm{A} \wedge \mathrm{B}$ | Exponentiation |
| - A | Unary Minus |
| +A | Unary Plus |
| LOGICAL OPERATORS |  |
| LNOT A | "1's complement of integer. |
| A LAND B | "Bit wise AND. |
| A LOR B | "Bit wise OR. |
| A LXOR B | "Bit wise exclusive OR. |

RELATIONAL OPERATORS
1 if TRUE and 0 if FALSE
$A=B$
$A==B$
$A<B$
$A<=B$
$A>B$
$A>=B$
$A<>B$
NOT A
A AND B
A OR B

TRUE if equal, else FALSE.
*TRUE if approximately equal (1E-7), else FALSE
TRUE if less than, else FALSE.
TRUE if less than or equal, else FALSE.
TRUE if greater than, else FALSE.
TRUE if greater than or equal, else FALSE.
TRUE if not equal, else FALSE.
"TRUE if zero, else FALSE.
*TRUE if both non-zero, else FALSE.
*TRUE if either non-zero, else FALSE.

## OPERATOR PRECEDENCE

1. Expressions in parentheses
2. Exponentiation and negation
3. ",/
4.,+-
4. $<=,<>$
5. $>=,<$
6. $=,>$
7. $==$, LXOR
8. NOT, LNOT
9. AND, LAND
10. OR, LOR
11. ( = )ASSIGNMENT

## SPECIAL CHARACTERS

:: Separates statements typed on same line.
! Tail remark used for comments after program statement
; Equivalent to PRINT.

## ERROR CODES

| $1=$ | SYNTAX ERROR | $37=$ | ILLEGAL DELIMITER |
| :---: | :---: | :---: | :---: |
| $2=$ | UNMATCHED PARENTHESIS | $38=$ | UNDEFINED FUNCTION |
| $3=$ | INVALID LINE NUMBER | $39=$ | UNDIMENSIONED VARIABLE |
| $4=$ | ILLEGAL VARIABLE NAME | $40=$ | UNDERFINED VARIABLE |
| $5=$ | TOO MANY VARIABLES | $41=$ | EXPANSION EPROM NOT INSTALLED |
| $6=$ | ILLEGAL CHARACTER | $42=$ | INTERRUPT W/O TRAP |
| $7=$ | EXPECTING OPERATOR | $43=$ | INVALID BAUD RATE |
| $8=$ | ILLEGAL FUNCTION NAME | $44=$ | TAPE READ ERROR |
| $9=$ | ILLEGAL FUNCTION ARGUMENT | $45=$ | EPROM VERIFY ERROR |
| $10=$ | STORAGE OVERFLOW | $46=$ | INVALID DEVICE NUMBER |
| $11=$ | STACK OVERFLOW |  |  |
| $12=$ | STACK UNDERFLOW |  |  |
| $13=$ | NO SUCH LINE NUMBER |  |  |
| $14=$ | EXPECTING STRING VARIABLE |  |  |
| $15=$ | INVALID SCREEN COMMAND |  |  |
| $16=$ | EXPECTING DIMENSIONED VARIABLE |  |  |
| $17=$ | SUBSCRIPT OUT OF RANGE |  |  |
| $18=$ | TWO FEW SUBSCRIPTS |  |  |
| $19=$ | TOO MANY SUBSCRIPTS |  |  |
| $20=$ | EXPECTING SIMPLE VARIABLE |  |  |
| $21=$ | DIGITS OUT OF RANGE ( $0<\#$ of digit | <12) |  |
| $22=$ | EXPECTING VARIABLE |  |  |
| $23=$ | READ OUT OF DATA |  |  |
| $24=$ | READ TYPE DIFFERS FROM DATA TYP |  |  |
| $25=$ | SQUARE ROOT OF NEGATIVE NUMBE |  |  |
| $26=$ | LOG OF NON-POSITIVE NUMBER |  |  |
| $27=$ | EXPRESSION TOO COMPLEX |  |  |
| $28=$ | DIVISION BY ZERO |  |  |
| $29=$ | FLOATING POINT OVERFLOW |  |  |
| $30=$ | FIX ERROR |  |  |
| $31=$ | FOR WITHOUT NEXT |  |  |
| $32=$ | NEXT WITHOUT FOR |  |  |
| $33=$ | EXP FUNCTION HAS INVALID ARGUM | ENT |  |
| $34=$ | UNNORMALIZED NUMBER |  |  |
| $35=$ | PARAMETER ERROR |  |  |
| $36=$ | MISSING ASSIGNMENT OPERATOR |  |  |25 = SQUARE ROOT OF NEGATIVE NUMBER$26=$ LOG OF NON-POSITIVE NUMBER27 = EXPRESSION TOO COMPLEX$28=$ DIVISION BY ZERO$29=$ FLOATING POINT OVERFLOW$31=$ FOR WITHOUT NEXT$33=$ EXP FUNCTION HAS INVALID ARGUMENT$35=$ PARAMETER ERROR

Cross Support

The Cross Assembler data base which is assigned to PUNIT, is read by the FORTRAN program as the first file at execution time. It is the actual Cross Assembler program written in internal code, and it is suggested that it be assigned to a permanent disk file.

| INTERNAL NAME | DEFAULT <br> UNIT | DEVICE TYPE | RECORD <br> LENGTH | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| IUNIT | 5 | CR,CS <br> MT,DF | 80 | TMS 9900 Source Input |
| LUNIT | 6 | CS,MT | 80 | Listing Output |
| OUNIT | 7 | CS,MT | 80 | TMS9900 Object Output |
| SUNIT | 10 | MT, DF | 80 | Assembly Scratch |
| PUNIT | 11 | CR,CS | 80 | Data Base INPUT |

CR-CARD READER; CS—CASSETTE TAPE; MT—MAGNETIC TAPE; DF-DISKFILE; CP— CARD PUNCH; LP-LINE PRINTER

CROSS ASSEMBLER SYSTEM FILES

## ASSEMBLER DIRECTIVES

## AORG places the expression value in the location counter, and defines the succeeding locations as absolute.

## ABSOLUTE ORIGIN

Syntax Definition:

$$
[<\text { label }>] \not \square \ldots . \text { AORGøb . . . <wd-exp> }>\not \subset \ldots .[<\text { comment }>]
$$

RORG places the expression value in the location counter, and defines the succeeding locations as relocatable.

RELOCATABLE ORIGIN
Syntax Definition:

$$
[<\text { label }>\nmid \ldots \text {. . RORGøb . . . }[<\exp >] \not b \ldots .[<\text { comment }>]
$$

DORG places the expression value in the location counter, and defines the succeeding locations as a dummy section. No object code is generated in a dummy section.

DUMMY ORIGIN
DORG
Syntax Definition:

$$
<\text { label }>\not \emptyset \ldots \text { DORG } \not \emptyset \ldots<\exp >\not \emptyset \ldots[<\text { comment }>]
$$

BSS first assigns the label, if present, and increments the location counter by the value of the expression.

BLOCK STARTING WITH SYMBOL
Syntax Definition:

$$
[<\text { label }>] \not \equiv \ldots \text { BSS } \not \varnothing \ldots<w d-\exp >\not \emptyset \ldots .[<\text { comment }>]
$$

BSS first increments the location counter by the value of the expression, and then assigns the label, if present.

BLOCK ENDING WITH SYMBOL
Syntax Definition:

$$
[<\text { label }>] \not b \ldots \text {. . BES } \nmid \ldots<w d-\exp >\nmid \ldots .[<\text { comment }>]
$$

EQU assigns an assembly-time constant to the label.
DEFINE ASSEMBLY-TIME CONSTANT
Syntax Definition:

$$
<\text { label }>\not \subset \ldots \text { EQUø } \ldots<\exp >\not \subset \ldots[<\text { comment }>]
$$

EVEN first assigns the label, if present, and then aligns the location counter on a word boundary (even address).

WORD BOUNDARY
Syntax Definition:

$$
[<\text { label }>] \not \subset \ldots \text {. . EVEN } \not \varnothing \ldots \text {. . }[<\text { comment }>]
$$

OPTIONS allows cross referencing when XREF is specified, and allows printing of the symbol table when SYMT is present.

OUTPUT OPTIONS
Syntax Definition:

IDT assigns a name to the program, and must precede any code-generating directive or instruction.

PROGRAM IDENTIFIER
Syntax Definition:

$$
[<\text { label }>] \not \varnothing \ldots \text { IDT } \not \subset \ldots<\text { string }>\not \subset \ldots .[<\text { comment }>]
$$

TITL supplies a string to be printed at the top of each subsequent source listing page.
PAGE TITLE
Syntax Definition:

$$
[<\text { label }>] \not \emptyset \ldots \text { TITLゆ } \ldots<\text { string }>\not \emptyset \ldots[<\text { comment }>]
$$

LIST restores printing of the source listing.
LIST SOURCE
Syntax Definition:

$$
[<\text { label }>] \not \subset \ldots \text { LISTø } \ldots \text {. . }<\text { comment }>]
$$

UNL inhibits printing of the source listing.
NO SOURCE LIST
Syntax Definition:

$$
[<\text { label }>] \not \emptyset \ldots \text { UNL } \not \subset \ldots[<\text { comment }>]
$$

PAGE directs the assembler to continue the source listing on the next page.
PAGE EJECT
Syntax Definition:

$$
[<\text { label }>] \not \subset \ldots \text { PAGE } \not \subset \ldots[<\text { comment }>]
$$

BYTE places expressions in successive bytes, optionally assigning the label the address of the first byte.

INITIALIZE BYTE
Syntax Definition:

$$
[<\text { label }>] \nmid \ldots \text {. BYTE } \varnothing \ldots<\exp >[,<\exp >] \ldots \nmid \ldots[<\text { comment }>]
$$

DATA places expressions in successive words, optionally assigning the label the address of the first word.

INITIALIZE WORD
Syntax Definition:

$$
[<\text { label }>] \not \emptyset \ldots \text { DATA } \not \emptyset \ldots<\exp >[,<\exp >] \ldots \not \subset \ldots[<\text { comment }>]
$$

TEXT places characters in successive bytes, arithmetically negating the last character, and optionally assigns the label the address of the first character.

INITIALIZE TEXT
Syntax Definition:

$$
[<\text { label }>] \phi \ldots \text { TEXT } \not \ldots \ldots[-]<\text { string }>\not \subset \ldots[<\text { comment }>]
$$

DEF makes symbols available to other programs as external references.

## EXTERNAL DEFINITION

Syntax Definition:
[<label>]ø . . . DEFø . . . <symbol> [,<symbol>] . . ø . . . [<comment>]
REF directs the assembler to look externally for symbols.
EXTERNAL REFERENCE
Syntax Definition:

DXOP assigns an extended operation to a symbol.
DEFINE EXTENDED OPERATIONS
Syntax Definition:

$$
[<\text { label }>] \not \emptyset \ldots \text { DXOPø } \ldots<\text { symbol }>,<\text { term }>\not \emptyset \ldots[<\text { comment }>]
$$

END terminates the assembly
PROGRAM END
Syntax Definition:

$$
[<\text { label }>] \not \emptyset \ldots \text { END } \nmid \ldots[<\text { symbol }>] \not \subset \ldots[<\text { comment }>]
$$

NOP places a no-operation code in the object file.
NO OPERATION
Syntax Definition:

$$
[<\text { label }>] \not \subset \ldots \text { NOPम } \ldots[<\text { comment }>]
$$

RT assembles as a return from subroutine by substituting a branch through register 11 . RETURN
Syntax Definition:

$$
[<\text { label }>] \not \subset \ldots \text {. . RTø } \ldots \text {. . }[<\text { comment }>]
$$

## SIMULATOR FILES

| INTERNAL NAME | $\begin{gathered} \text { DEFAULT } \\ \text { UNIT } \end{gathered}$ | DEVICE TYPE | RECORD LENGTH | FUNCTION | WHERE USED |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INCOPY | 4 | MT, DF | 80 | Batch copy file | C |
| INCOM | 5 | $\begin{aligned} & \text { TE,CR } \\ & \text { MT,DF } \end{aligned}$ | 80 | Simulation command | C |
| OUTPRT <br> OUTTRC | 6 | MT,DF <br> TE,CR | $\begin{aligned} & 80 \text { or } \\ & 136 \end{aligned}$ | Listing output | $L, C, R$ |
| INLOD | 10 | TE,CR MT,DF | 80 | Linker commands | L |
| OUTCOM | 11 | TE,LP | $\begin{aligned} & 80 \text { or } \\ & 136 \end{aligned}$ | Prompts and error msg. for linker output | L |
| OUTSAV | 17 | $\begin{aligned} & \mathrm{MT}, \mathrm{CP} \\ & \mathrm{DF} \end{aligned}$ | 80 | Absolute object | L,S |
| INSCR | 20 | MT, DF | 136 | Input scratch file | C,R,S |
| OUTSCR | 21 | MT, DF | 136 | Output scratch file | $L, C, R$ |

Device type legend
TE-terminal; CR-card reader; MT—magnetic tape; DF-disk file; CP—card punch
Where used legend
L-link processor; C-command processor; R—run processor; S-save processor
In addition to the above unit number assignments, the user must also assign unique FORTRAN logical unit numbers to each TMS9900 object code module to be included in the LINK processor.

## SIMULATOR DIRECTIVES

ORIGIN COMMAND. The "ORIGIN" command can be used to specify where relocatable code is to be loaded.

ORIGIN hex-number
INCLUDE COMMAND. The "INCLUDE" command directs the loader to load an object module from a data set (e.g., card reader, disc, tape). The data set must be a sequential data set and may contain one or more object modules. At least one "INCLUDE" command should be used in the LINK processor command stream. The format for the command is as follows:

INCLUDE n
ENTRY COMMAND. The "ENTRY" command specifies the program entry point to the loader. The format for the command is as follows:

ENTRY name

## SUMMARY OF CONTROL LANGUAGE STATEMENTS

The formats of the control statements for the "COMMAND" processor are shown below, with a brief description following:
[label] $\left\{\begin{array}{l}R \\ R U N\end{array}\right\}\left[{ }^{*}\right]\left\{\begin{array}{l}\text { F } \\ \text { FOR }\end{array}\right\} n\left[\begin{array}{l}\left.\left.\left\{\begin{array}{l}\text { FR } \\ \text { FROM }\end{array}\right\} \text { i1 }\right]\left[\left\{\begin{array}{l}T \\ \text { TO }\end{array}\right\}\right] \text { i2 [,label] }\right] ~\end{array}\right.$
Specifies where to start and stop simulation.
Control passes to statement at label operand when a breakpoint occurs.
[label] $\left\{\begin{array}{l}\text { T } \\ \text { TRACE }\end{array}\right\}$ [list]
[label] $\left\{\begin{array}{l}\text { NOT } \\ \text { NOTRACE }\end{array}\right\}$ [list]
[label] $\left\{\begin{array}{l}\text { RE } \\ \text { REFER }\end{array}\right\}[$ list]
[label] $\left\{\begin{array}{l}\text { NOR } \\ \text { NOREFER }\end{array}\right\}$ [list]
[iabel] $\left\{\begin{array}{l}\text { A } \\ \text { ALTER }\end{array}\right\}$ [list]
[label] $\left\{\begin{array}{l}\text { NOA } \\ \text { NOALTER }\end{array}\right\}$ [list]
[label] $\left\{\begin{array}{l}P \\ \text { PROTECT }\end{array}\right\}$ [list]
[label] IF (logical expression) label
[label] $\left\{\begin{array}{l}\text { JUMP } \\ \text { J label }\end{array}\right.$
[label] $\left\{\begin{array}{l}\text { TI } \\ \text { TIME }\end{array}\right\}[n]$
Specifies locations to be traced.
Disables trace for specified locations.
Specifies locations for reference breakpoint.
Disables reference breakpoint at specified locations.
Specifies locations for alteration breakpoint.
Disables alteration breakpoint at specified locations.
Specifies areas for memory protection.
Conditional transfer of control program.
Unconditional transfer of control program.
Prints the value of 9900 time and optionally sets a new value.
[label] $\left\{\begin{array}{l}D \\ \text { DISPLAY }\end{array}\right\}$ [D] $\left\{\begin{array}{l}C P \\ C P U\end{array}\right\}$ [register list] Prints contents of registers.
[label] $\left\{\begin{array}{l}D \\ D I S P L A Y\end{array}\right\}\left[\begin{array}{l}D \\ D \\ C\end{array}\right]\left\{\begin{array}{l}M \\ M E M O R Y\end{array}\right\}$ list Prints contents of memory.

Prints values from symbol table.
[label] $\left\{\begin{array}{l}\text { D } \\ \text { DISPLAY }\end{array}\right\}\left\{\begin{array}{l}\text { CR } \\ \text { CRU }\end{array}\right\}\left\{\begin{array}{l}1 \\ \text { INPUT } \\ 0 \\ \text { OUTPUT }\end{array}\right\}$ list Prints CRU values.
[label] $\left\{\begin{array}{l}S \\ \text { SET }\end{array}\left\{\begin{array}{l}C \\ C P U\end{array}\right\}\right.$ register-value list Places values into registers.
[label] $\left\{\begin{array}{l}\text { S } \\ \text { SET }\end{array}\right\}\left\{\begin{array}{l}M \\ M E M O R Y\end{array}\right\}$ location-value list Places values into memory.
[label] $\left\{\begin{array}{l}S \\ S E T\end{array}\right\}\left\{\begin{array}{l}\mid \mathrm{INT}\}\end{array}\right.$ level, $\mathrm{n}_{1}\left[, n_{2}, n_{3}\right] \quad$ Sets up one or more interrupts
[label] $\left\{\begin{array}{l}\text { E } \\ E N D\end{array}\right\}$
Disables breakpoints and traces, and initializes simulation. Passes control to next control statement.
 for program being simulated.

Defines output lines and fields, or prints output of program being simulated.

Connects input CRU lines to output CRU lines.

Evaluates and prints values of expressions in decimal and hexadecimal form.

Specifies batch mode.
Loads Wp and PC from locations $\mathrm{FFFC}_{16}$ and FFFE $_{16}$.
Specify clock period.
[label] $\left.\left\{\begin{array}{l}\text { M } \\ \text { MEMORY }\end{array}\right\}\left\{\begin{array}{l}\text { RA } \\ \text { RAM } \\ R O \\ R O M\end{array}\right\}\left\{\begin{array}{l}R \\ R E A D\end{array}\right\}=n_{1} \quad\left[\begin{array}{l}\text { W } \\ \text { WRITE }\end{array}\right\}=n_{2}\right]$ list
Define available memory. Default is 32 K RAM.
[label] $\left\{\begin{array}{l}\text { SA } \\ \text { SAVE }\end{array}\right\}$
[label]


Create absolute object module.
Specifies number of columns available for printing.

## MONITOR COMPLETION CODES

The simulator signals completion by executing and writing an appropriate STOP I statement, where I takes on one of the following values:

CODE MEANING
0 Normal completion
1 Abnormal completion from LNKPRC
2 Premature EOF
-If this error occurs it indicates that a premature EOF was encountered while attempting to reposition the BATCH command file.
3 Internal error; invalid label value
4 Roll memory overflow
5 Loader error
-If this error occurs it means an attempt was made to load an object file into simulated memory and it failed causing termination of the link processor.
8 Abnormal completion from LOADER
9 Abnormal completion from CMDPRC
99 Internal error
-Illegal completion from CMDPRC
Internal error
999 Internal error
-lllegal parameter passed to WRITER
If an error of 99 or 999 results, an internal error has occurred and the error should be reported to TEXAS INSTRUMENTS INC.

LINK PROCESSOR ERRORS

| CODE | MESSAGE |
| :--- | :--- |
| LO1 | Load not completed |
| L02 | Multiply defined external symbol (name) |
| L03 | Empty object file on unit |
| L04 | Attempt to load undefined memory |
| L05 | Tag D follows tag 0 |
| L06 | Invalid tag character |
| L09 | Undefined external memory |
| L13 | Empty memory on save |
| L14 | (name) not in external symbol table |
| L18 | Maximum memory size exceeded |
| L19 | Missing end |
| L21 | Checksum error (computed value) |
| L22 | Odd origin value specified-even value used |
| L24 | Ref chain loop |
| L25 | Object module does not start with tag 0 |
| L26 | Odd value (value) specified for tag (tag) even value used |
| L27 | Missing F tag in record (number) |
| L28 | Bad REF chain for (name) |
| L29 | Bad object format in object module |
| L30 | Illegal hex digit in field (digit) |

## COMMAND PROCESSOR ERRORS

| CODE |  |  | CODE |  |  |
| ---: | :--- | :--- | :--- | :--- | :--- |
| NUMBERNAME | MESSAGE | NUMBER | NAME | MESSAGE |  |
| 1 | BADCHR | Bad character | 18 | RANGE | Range error |
| 2 | BADCMD | Unrecognizable command | 19 | SYNTAX | Syntax error |
| 3 | BADIGT | Bad digit. | 20 | TOOMNY | Too many values |
| 4 | BADMOD | Bad module name | 21 | UNDEF | Undefined symbol |
| 5 | BADREG | Bad register mnemonic |  |  |  |
| 6 | BADVAL | Bad value |  |  |  |
| 7 | CRUSPC | CRU specification error |  |  |  |
| 8 | FLDCNT | Too few/many fields |  |  |  |
| 9 | HITEOF | Hit EOF |  |  |  |
| 10 | HITEOL | Hit end-of-line |  |  |  |
| 11 | MEMDEF | Undefined |  |  |  |
| 12 | MISSEQ | Missing equal sign |  |  |  |
| 13 | NODATA | No data found |  |  |  |
| 14 | NOROL | No data rolls available |  |  |  |
| 15 | NOSET | Set not performed |  |  |  |
| 16 | NOTIMP | Command not implemented |  |  |  |
| 17 | ORDER | Command out of order |  |  |  |


| RUN PROCESSOR ERRORS |  |
| :---: | :--- |
| CODE | MESSAGE |
| 1 | PC interrupt vector entry in undefined memory |
| 2 | WP interrupt vector entry in undefined memory |
| 3 | Register out of address space (WP 65502) |
| 4 | Registers in undefined memory |
| 5 | Registers in ROM |
| 6 | PC interrupt vector refer breakpoint |
| 7 | WP interrupt vector refer breakpoint |
| 8 | Register alter breakpoint |
| 9 | Register protect breakpoint |
| 10 | Register refer breakpoint |
| 11 | Undefined opcode |
| 12 | Undefined memory reference |
| 13,14 | Unused |
| 15 | PC refer breakpoint |
| 16 | Unimplemented opcode |
| $17,18,19$ | Unused |
| 20 | Destination address in undefined memory |
| 21 | Destination refer breakpoint |
| 22 | Destination alter breakpoint |
| 23 | Destination ROM breakpoint |
| 24 | Unused |
| 25 | Source address in undefined memory |
| 26 | Source refer breakpoint |
| 27 | Source ealter breakpoint |
| 28 | Source ROM breakpoint |

## TMSUTL

## CONCEPT

TMSUTL is a general purpose ultility program that accepts as input TI microprocessor object format, PROM manufacturing formats, or ROM manufacturing formats. This data is syntax checked, output options are gathered, the input data converted and an output file is produced.


## INPUT, OUTPUT CONTROL CARD FORMATS

## GENERAL DESCRIPTION

INPUT frmt [addr1 addr2] [WIDTH = x] [PARTITION = y]
frmt $\quad-$ is the format number (integer 1-12).
addr1 $\quad-\quad$ is the starting address where input data is to be stored.
addr2 $\quad-\quad$ is the maximum address where data is to be stored.
$x \quad-\quad$ is the bit width of the input words.
$\mathrm{y} \quad-\quad$ is the number of input data set partitions 1 Y 4
OUTPUT num addr1 addr2 WIDTH $=x$ PARTITION $=y$
num $\quad-$ is the format number (integer 1-12).
addr1 $\quad-$ is the minimum address to be output.
addr2 $\quad$ - is the maximum address to be output.
$x \quad-\quad$ is the bit width of an output word.
$y \quad-$
EOF-End of COMMAND FILE indicator

## AVAILABLE FORMATS

| FORMAT \# FORMAT | INPUT | OUTPUT |  |
| :---: | :--- | :---: | :---: |
| 1 | Hexadecimal \# 1 (PROM) | X | X |
| 2 | Hexadecimal \#2 (ROM) | X | X |
| 3 | BNPF | X | X |
| 4 | $271 \& 371$ ROM/HILO of prototyping System | X | X |
| 5 | TMS8080/TMS1000 Absolute Object from | X | X |
|  | SIM8080/SIM1000 Loader/Simulator |  |  |
| 6 | TMS1000 Absolute ROM Object from Assembler | X | X |
| 7 | TMS1000 Listed Absolute Object | X | X |
| 8 | TMS1000 OPLA Data | X |  |
| 9 | TMS9900 Standard Absolute Object of Cross | X | X |
|  | Support System (Assembler or Loader/Simulator) \& |  |  |
| 10 | Prototyping System | $\mathrm{XMS9900}$ Compressed Absolute Object of | X |
| 11 | Prototyping System | Tl4700 ROM | X |
| 12 | Tl4800 ROM | X | X |

## TMSUTL FORMAT PATHS

|  | Output Format $\longrightarrow$ | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1) | Hexadecimal \#2 <br> (PROM) | YES | YES |  | YES |  | NO | YES | NO | NO | NO |  | YES |
| 2) | Hexadecimal \#2 (ROM) |  | YES | YES | YES | NO | NO | YES | NO | NO | NO |  | YES |
| 3) | BNPF | YES | YES | YES | YES | YES | YES | YES | NO | YES | YES | YES | YES |
| 4) | 271 \& 371 ROM/ HILO of Prototyping System | YES | YES | YES | YES | NO | NO | YES | NO | NO | NO | YES | YES |
|  | TMS1000 / TMS8080 Absolute Object from Loader/Simulator |  |  |  |  |  | YES | YES | NO | NO | NO | YES | YES |
| 6) | TMS1000 Absolute ROM Objects from Assembler for masking | YES |  |  | YES | YES | YES | YES | NO | NO | NO | YES | YES |
| 7) | TMS1000 Listed Absolute Object | YES | YES |  | YES | YES | YES | YES | NO | NO | NO | YES | YES |
| 8) | TMS1000 OPLA Data | YES | YES | YES | NO | NO | NO | NO | NO | NO | NO | NO | NO |
| 9) | TMS9900 Standard Absolute Object of Cross Support System (Assembler or Loader/Simulator) \& Prototyping System | $\overline{Y E S}$ |  |  | YES | NO | NO | NO | NO | YES | YES | YES | YES |
| 10) | TMS9900 <br> Compressed Absolute Object of Protoyping System | $\overline{Y E S}$ |  |  | YES | NO | NO | NO | NO | YES | YES | YES | YES |
| 11) | T14700 ROM | YES | YES | YES | YES | YES | NO | YES | NO | NO | NO | YES | YES |
| 12) | TI4800 ROM | YES | YES | YES | YES | YES | NO | YES | NO | NO | NO | YES | YES |

## DATA DELIMITERS

The following is a table of data delimiters or end-of-module records for Input Data.

| FORMAT \# |  | TYPES |
| :---: | :---: | :---: |
| 1. Hex | format 1 | End of file record (:00) |
| 2. H | format 2 | Trailer record - "END OF TEXT"' (hollerith code 12-9-3) character followed by 79 non-blank characters (without asterisks) |
| 3. BN |  | End of file record (\$ in column 1) |
| 4. 27 | /371 ROM and HILO of Prototyping System | End of file record (\$END) |
| 5. Lo | 8080/TMS1000 Absolute Object from der/Simulator | End record ( + END) |
| 6. TM | 1000 Absolute ROM Object | End of file record (\$END) |
| 7. TM | 1000 Listed Absolute Object | End of file record (\$END) |
| 8. TM | 1000 OPLA Data | End of file record (\$END) |
| 9. TM | 9900 Standard Absolute Object | End of module record (:) |
| 10. TM | 9900 Binary Compressed Absolute Object | End of file record (\$END) |
| 11. Tl4 | 00 ROM | End of file record (\$END) |
| 12. T/4 | 00 ROM | End of file record (\$END) |
| ADDRESS RANGES FOR FORMATS |  |  |
| FORMAT\# FORMAT |  | ADDRESS RANGE |
| 1 | $\text { Hexadecimal \# } 1 \text { (PROM) }$ | $(0-\mathrm{FFFF})_{\mathrm{H}}$ |
| 2 | Hexadecimal \# 2 (ROM) | None |
| 3 | BNPF | None |
| 4 | 271 \& 371 ROM/HILO of Prototyping System | $m$ None |
| 5 | TMS8080/TMS1000 Absolute Object from Loader/ (0-255) Simulator |  |
| 6 | TMS1000 Absolute ROM Object | $(0-800)_{\mathrm{H}}$ |
| 7 | TMS1000 Listed Absolute Object | (0-1 Chapter 0-15 page 0-3F location) ${ }_{\mathrm{H}}$ |
| 8 | TMS1000 OPLA Data | $(0-1 F)_{\mathrm{H}}$ |
| 9 | TMS9900 Standard Absolute Object | $(0-\mathrm{FFFF})_{\mathrm{H}}$ |
| 10 | TMS9900 Compressed Absolute Object | (0-FFFF) H |
| 11 | TI4700 ROM | $(0-400)_{\mathrm{H}}$ |
| 12 | TI4800 ROM | $(0-400)_{H}$ |

INPUT AND OUTPUT WIDTHS FOR FORMATS

| FORMAT\# | FORMAT | WIDTH (BITS) |
| :---: | :--- | :---: |
| 1 | Hexadecimal \# 1 (PROM) | 8 |
| 2 | Hexadecimal \# 2 (ROM) | 8 |
| 3 | BNPF | 2 or 4 or 8 or 16 |
| 4 | $271 \& 371$ ROM/HILO of Prototyping System | 4 or 8 |
| 5 | TMS8080/TMS1000 Absolute Object from Loader/ | 8 |
|  | Simulator |  |
| 6 | TMS1000 Object from Assembler | 8 |
| 7 | TMS1000 Listed Absolute Object | 8 |
| 8 | TMS1000 OPLA Data | 8 or 16 |
| 9 | TMS9900 Standard Absolute Object | 16 |
| 10 | TMS9900 Compressed Absolute Object | 16 |
| 11 | TI4700 ROM | 8 |
| 12 | TI4800 ROM | 4 or 8 |

## FILES DEFINITIONS \& DESCRIPTIONS



CTLUNT - Input file for control cards.
INUNT - Input file for data.
INTIN - Intermediate file for storage of input data. It must be a rewindable file with a logical record length of 80 bytes.
INTOT - Intermediate file for storage of internal data. It must be a rewindable file with a logical record length of 80 bytes.
OTUNT - Output file for translated data.
LSTUNT - Print file for listing of data and error messages.
MRGUNT - Intermediate file for storage of internal data. It must be a rewindable file with a logical record length of 80 bytes.

## TMSUTL ERROR MESSAGES

... INPUT CONTROL CARD MISSING. Input control card missing or misplaced; it should be the first control card.
... INVALID CONTROL CARD FIELD. Control card has an invalid field. Dollar signs point to the beginning and the end of the field.
... OUTPUT FORMAT INCOMPATIBLE WITH INPUT FORMAT. The output format specified can not be converted from the input format specified.
... OUTPUT FORMAT MISSING. Output control card missing or misplaced; it should follow the Input card.
... ADDR2 ADDR1 OR BOTH NOT SPECIFIED. Either minimum or maximum address is invalid. Addr1 must be less than or equal to Addr2.
$\cdots$ WIDTH INVALID FOR I/O FORMAT SPECIFIED. For the format specified the bit width is invalid.
... PARTITION ERR. The Input bit width times the number of input partitions is not equal to the width times the number of output partitions.
... ERROR DETECTED ON INPUT CARD. The format of a data card is invalid, check the field pointed to by the dollar signs.
... INPUT OUT OF SEQUENCE. The addresses of the input data are not in sequential order.
... \# OF WORDS INPUT FOR CURRENT PARTITION NOT EQUAL TO THAT IN PREVIOUS PARTITION. The number of words input for each partition is not equal. Check the input data.
... ADDRESS OUT OF RANGE. Either Addr1 or Addr2 is out of range or the address read on the input data is out of range of the format specified.

STOP CODES ERROR

1

STOP CODES ERROR

92
93
94
95

2 Format not implemented yet in EOF.
3 Format not implemented yet in TRANS.

90 DECHEX unable to find H or blank.
91 Data will not fit in card field passed to AFORMT.
Input data error. (A message describing the error is output before this is issued.)

Invalid format number in EOF.
Invalid width passed to INWORD.
SHFTR called with invalid arguments.
TRANS called with an invalid format number.

CHAPTER 8

## Product Data Book

|  | TMS 9900 | TMS 9900-40 | SBP 9900A | TMS 9980A TMS 9981 | TMS 9985 | TMS 9940 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Number of bytes addressable |  | 65 k | 65k | 16k | $\begin{aligned} & 65 \mathrm{k} \\ & 256 \mathrm{RAM} \end{aligned}$ | $\begin{aligned} & \hline 2 \mathrm{k} \text { EPROM } \\ & 128 \text { RAM } \end{aligned}$ |
| Number of Interrupts |  | 16 | 16 | 5 | 5 | 4 |
| Number of Pins |  | 64 | 64 | 40 | 40 | 40 |
| Power Supply <br> Requirements | +5, | , +12 | $\begin{aligned} & 500 \mathrm{Ma} \\ & (\text { Note 1) } \end{aligned}$ | +5, | +5 | +5 |
| Technology |  | N-MOS | $\mathrm{I}^{2} \mathrm{~L}$ | N-MOS | N-MOS | N-MOS |
| Environmental (Temperature) |  | $70^{\circ} \mathrm{C}$ | $-55-125^{\circ} \mathrm{C}$ | $0-70^{\circ} \mathrm{C}$ | $0-70^{\circ} \mathrm{C}$ | $0-70^{\circ} \mathrm{C}$ |
| Clock Rate | 3.3 MHz | 4 MHz | 3 MHz | 10 MHz | 5 MHz | 5 MHz |
| Relative Thruput | 1.0 | 1.3 | 0.9 | 0.6 | $\left\lvert\, \begin{aligned} & 0.65-0.8 \\ & \text { (Note 2) } \end{aligned}\right.$ | 1.2 |
| Number of Address Bus Lines |  | 15 | 15 | 14 | 16 | (Note 3) |
| Number of Data Bus Lines |  | 16 | 16 | 8 | 8 | (Note 3) |
| Clock |  | M904 | SN54LS124 | On chip | On chip | On chip |

Note 1: Voltage for the SBP 9900A is 1.5 to 30 volts with a series resistor.
Note 2: The relative thruput is 0.65 with an off-chip RAM and 0.8 with an on-chip RAM.
Note 3: There are 32 general purpose pins which can be programmed for I/O. While the memory and data buses are not available, 8 address bits are accessible for CRU I/O expansion.

## FAMILY DESCRIPTION

The TMS 9900 micrprocessor is a single-chip 16-bit central processing unit (CPU) produced using N-channel silicon-gate MOS technology. The instruction set of the TMS 9900 includes the capabilities offered by full minicomputers. The unique memory-to-memory architecture features multiple register files, resident in memory, which allow faster response to interrupts and increased programming flexibility. The separate bus structure simplifies the system design effort. Texas Instruments provides a compatible set of MOS and TTL memory and logic function circuits to be used with a TMS 9900 system. The system is fully supported by software and a complete prototyping system.

There is a TMS 9900-40 part designed for 4-MHz operation. Refer to the separate " -40 " (dash forty) electrical specification tables for exact characteristics.

The SBP 9900A is basically the same as the TMS 9900 but it employs $I^{2} \mathrm{~L}$ technology to enhance environmental specifications. It is a static, bipolar microprocessor operating from a single phase clock over the frequency range from 0 to 3 MHz . The I/O is fully TTL compatible so that no special peripheral circuits are required. The power supply is specified as a single input injector current which may be varied over the range from 10 mA to 1 A with a corresponding change in speed (described in the specific SBP 9900A section). The architecture is the same for the SBP 9900A as the TMS 9900 with minor differences in clock and control lines.

Software compatibility with other 9900 microprocessor family members provides a common body of hardware/software within Texas Instruments 990 minicomputer family.
The TMS 9980A/TMS 9981 is another software-compatible member of TI's 9900 family of microprocessors. Designed to minimize the system cost for smaller systems, the TMS 9980A/TMS 9981 is a single-chip 16-bit central processing unit (CPU) which has an 8-bit data bus, on-chip clock, and is packaged in a 40-pin package. The instruction set of the TMS 9980A/TMS 9981 includes the capabilities offered by full minicomputers and is exactly the same as the 9900's.

The TMS 9940 is a single-chip, 16 -bit microprocessor containing a CPU, memory (RAM and EPROM/ROM), and extensive I/O. Except for four instructions which do not apply to the TMS 9940 microcomputer configuration, the TMS 9940 instruction set matches that of the TMS 9900 and includes capabilities offered by minicomputers. In addition, the TMS 9940 instruction set includes two instructions which facilitate manipulation of binary coded decimal (BCD) data, and a single-word load-interrupt-mask (LIIM) instruction.
The unique memory-to-memory architecture features multiple register files, resident in the RAM, which allow faster response to interrupts and increased programming flexibility. The memory consists of 128 bytes of RAM and 2048 bytes of EPROM. The TMS 9940 implements four levels of interrupts including an internal decrementer which can be programmed as a timer or an event counter. All members of the TMS 9900 family of peripheral circuits are compatible with the TMS 9940. The TMS 9940 is fully supported by software and hardware development systems and by factory applications engineers and technical answering services.

The TMS 9985 is a software compatible member of TI's 9900 family of microprocessors and microcomputers and contains a 16-bit CPU, 256 bytes of RAM, on chip timer/event counter, external 16-bit address bus and 8-bit data bus, and is in a 40 -pin package. The instruction set of the TMS 9985 includes the capabilities offered by full minicomputers and is exactly the same as the TMS 9940 microcomputer's. The unique memory-to-memory architecture features multiple register files, resident in memory, which allows faster response to interrupts and increased programming flexibility. In addition, the TMS 9985 has excellent I/O flexibility with CRU, memory mapped I/O and direct memory access.

## Common Key Features

- 16-Bit Architecture
- 69 Powerful Instructions Include:

Multiply and Divide
5 Addressing Modes
Bit, Byte, and Word Addressing One, Two and Three Word Instructions

- Rapid Hardware Context Switching
- Multiple 16-Word Register Files (Workspaces) Reside in Memory
- Separate I/O, Memory and Interrupt Bus Structures
- Programmed and DMA I/O Capability
- Communications Register Unit (CRU) for Low and Medium Speed Devices
- Efficient Memory-to-Memory Architecture
- Extended Operations (XOP) Feature Allows Users to Augment the Instruction Set
- Maskable Vectored Priority Interrupts for Multiprogramming Requirements
- Software Compatible with 990 Minicomputer Family


## Key Features of Specific Devices

## TMS 9900

- 3.3-MHz Speed (4.0 MHz Speed for the TMS 9900-40)
- Up to 65,536 Bytes of Memory
- 16 Prioritized Interrupts
- 64-Pin Package
- N-Channel Silicon-Gate Technology
- $0-70^{\circ} \mathrm{C}$ Ambient Temperature Range
- Directly TTL Compatible I/O


## SBP 9900A

- 3-MHz Speed
- Up to 65,536 Bytes of Memory
- 16 Prioritized Interrupts
- 64-Pin Package
- $I^{2}$ L Technology
- -55 to $125^{\circ} \mathrm{C}$ Ambient Temperature Range
- Single de Power Supply
- Directly TTL Compatible I/O


## TMS 9980A/ TMS9981

- $10-\mathrm{MHz}$ Speed
- Up to 16,384 Bytes of Memory
- 8-Bit Memory Data Bus
- 4 Prioritized Interrupts
- On-Chip 4-Phase Clock Generator
- 40-Pin Package
- N-Channel Silicon-Gate Technology
- $0-70^{\circ} \mathrm{C}$ Ambient Temperature Range


## TMS 9980A/ TMS 9981 Differences

The TMS 9980A and the TMS 9981, although very similar, have several differences of which the user should be aware.

1. The TMS 9980A requires a $\mathrm{V}_{\mathrm{BB}}$ supply (pin 21) while the TMS 9981 has an internal charge pump to generate $\mathrm{V}_{\mathrm{BB}}$ from $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{DD}}$.
2. The TMS 9981 has an optional on-chip crystal oscillator in addition to the external clock mode of the TMS 9980A.
3. The pin-outs are not the same for D0-D7, INT0-INT2, and $\overline{\phi 3}$.

## TMS 9985

- $5-\mathrm{MHz}$ Speed
- Up to 65,536 Bytes of Memory
- 8-Bit Memory Data Bus
- 5 Prioritized Interrupts
- 40-Pin Package
- N-Channel Sílicon-Gate Technology
- $0-70^{\circ} \mathrm{C}$ Ambient Temperature Range
- On Chip Timer/Event Counter
- 256 Bits of RAM on Chip
- Separate Memory, I/O and Interrupt Bus Structures
- On Chip Programmable Flags (16)
- Multiprocessor System Interface
- Single 5-Volt Supply
- Speed Selected Versions


## TMS 9940

- $5-\mathrm{MHz}$ Speed
- 2048 Bytes of EPROM or ROM
- 128 Bytes of RAM
- 4 Prioritized Interrupts
- 40-Pin Package
- N-Channel Silicon-Gate Technology
- $0-70^{\circ} \mathrm{C}$ Ambient Temperature Range
- On-Chip Timer/Event Counter
- 32 Bits General Purpose I/O
- 256 Bits I/O Expansion
- Multiprocessor System Interface
- Single 5-Volt Power Supply
- Power Down Capability for Low Standby Power
- Easy Test Function
- Offered as either an EPROM device as a mask ROM device
- Speed Selected Versions


## Organization of CPU Data Manuals and Instruction Set

Data manuals for the five CPU's in the 9900 family are reproduced in this section with the TMS 9900 first, followed by the SBP 9900A, TMS 9980A/81, and TMS 9940 data manuals. Following this there is an abbreviated version of the TMS 9985 manual. Since the information regarding the instruction set is common to all of the CPU's, it has been removed from the individual manuals and is printed at the end of this section.

## TMS 9900

## 1. INTRODUCTION

### 1.1 DESCRIPTION

The TMS 9900 microprocessor is a single-chip 16 -bit central processing unit (CPU) produced using $N$-channel silicon-gate MOS technology (see Figure 1). The instruction set of the TMS 9900 includes the capabilities offered by full minicomputers. The unique memory-to-memory architecture features multiple register files, resident in memory, which allow faster response to interrupts and increased programming flexibility. The separate bus structure simplifies the system design effort. Texas Instruments provides a compatible set of MOS and TTL memory and logic function circuits to be used with a TMS 9900 system. The system is fully supported by software and a complete prototyping system.

### 1.2 KEY FEATURES

- 16-Bit Instruction Word
- Full Minicomputer Instruction Set Capability Including Multiply and Divide
- Up to 65,536 Bytes of Memory
- $\quad 3.3-\mathrm{MHz}$ Speed
- Advanced Memory-to-Memory Architecture
- Separate Memory, I/O, and Interrupt-Bus Structures
- $\quad 16$ General Registers
- 16 Prioritized Interrupts
- Programmed and DMA I/O Capability
- N-Channel Silicon-Gate Technology


## 2. ARCHITECTURE

The memory word of the TMS 9900 is 16 bits long. Each word is also defined as 2 bytes of 8 bits. The instruction set of the TMS 9900 allows both word and byte operands. Thus, all memory locations are on even address boundaries and byte instructions can address either the even or odd byte. The memory space is 65,536 bytes or 32,768 words. The word and byte formats are shown below.


### 2.1 REGISTERS AND MEMORY

The TMS 9900 employs an advanced memory-to-memory architecture. Blocks of memory designated as workspace replace internal-hardware registers with program-data registers. The TMS 9900 memory map is shown in Figure 2. The first 32 words are used for interrupt trap vectors. The next contiguous block of 32 memory words is used by the extended operation (XOP) instruction for trap vectors. The last two memory words, FFFC 16 and FFFE 16 , are used for the trap vector of the LOAD signal. The remaining memory is then available for programs, data, and workspace registers. If desired, any of the special areas may also be used as general memory.


Figure 1 - ARCHITECTURE


FIGURE 2 - MEMORY MAP

Three internal registers are accessible to the user. The program counter (PC) contains the address of the instruction following the current instruction being executed. This address is referenced by the processor to fetch the next instruction from memory and is then automatically incremented. The status register (ST) contains the present state of the processor and will be further defined in the Instruction Set section. The workspace pointer (WP) contains the address of the first word in the currently active set of workspace registers.

A workspace-register file occupies 16 contiguous memory words in the general memory area (see Figure 2). Each workspace register may hold data or addresses and function as operand registers, accumulators, address registers, or
index registers. During instruction execution, the processor addresses any register in the workspace by adding the register number to the contents of the workspace pointer and initiating a memory request for the word. The relationship between the workspace pointer and its corresponding workspace is shown below.


The workspace concept is particularly valuable during operations that require a context switch, which is a change from one program environment to another (as in the case of an interrupt) or to a subroutine. Such an operation, using a conventional multi-register arrangement, requires that at least part of the contents of the register file be stored and reloaded. A memory cycle is required to store or fetch each word. By exchanging the program counter, status register, and workspace pointer, the TMS 9900 accomplishes a complete context switch with only three store cycles and three fetch cycles. After the switch the workspace pointer contains the starting address of a new 16 -word workspace in memory for use in the new routine. A corresponding time saving occurs when the original context is restored. instructions in the TMS 9900 that result in a context switch include:

1. Branch and Load Workspace Pointer (BLWP)
2. Return from Subroutine (RTWP)
3. Extended Operation (XOP).

Device interrupts, $\overline{\operatorname{RESET}}$, and $\overline{\text { LOAD }}$ also cause a context switch by forcing the processor to trap to a service subroutine.

### 2.2 INTERRUPTS

The TMS 9900 employs 16 interrupt levels with the highest priority level 0 and lowest level 15 . Level 0 is reserved for the $\overline{\text { RESET }}$ function and all other levels may be used for external devices. The external levels may also be shared by several device interrupts, depending upon system requirements.

The TMS 9900 continuously compares the interrupt code (ICO through IC3) with the interrupt mask contained in status-register bits 12 through 15 . When the level of the pending interrupt is less than or equal to the enabling mask level (higher or equal priority interrupt), the processor recognizes the interrupt and initiates a context switch following

## TMS 9900 <br> ARCHITECTURE

completion of the currently executing instruction. The processor fetches the new context WP and PC from the interrupt vector locations. Then, the previous context WP, PC, and ST are stored in workspace registers 13, 14, and 15, respectively, of the new workspace. The TMS 9900 then forces the interrupt mask to a value that is one less than the level of the interrupt being serviced, except for level-zero interrupt, which loads zero into the mask. This allows only interrupts of higher priority to interrupt a service routine. The processor also inhibits interrupts until the first instruction of the service routine has been executed to preserve program linkage should a higher priority interrupt occur. All interrupt requests should remain active until recognized by the processor in the device-service routine. The individual service routines must reset the interrupt requests before the routine is complete.

If a higher priority interrupt occurs, a second context switch occurs to service the higher priority interrupt. When that routine is complete, a return instruction (RTWP) restores the first service routine parameters to the processor to complete processing of the lower-priority interrupt. All interrupt subroutines should terminate with the return instruction to restore original program parameters. The interrupt-vector locations, device assignment, enabling-mask value, and the interrupt code are shown in Table 1.

TABLE 1
INTERRUPT LEVEL DATA

| Interrupt Leval | Vector Location (Memory Address In Hex) | Device Assignment | Interrupt Mask Values To Enable Respective Interrupts (ST12 thru ST 15) | $\begin{gathered} \text { Interrupt } \\ \text { Codes } \\ \text { IC0 thru IC3 } \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: |
| (Highest priority) 0 | 00 | Reset | 0 through $\mathrm{F}^{*}$ | 0000 |
| 1 | 04 | External device | 1 through $F$ | 0001 |
| 2 | 08 |  | 2 through F | 0010 |
| 3 | OC |  | 3 through F | 0011 |
| 4 | 10 |  | 4 through F | 0100 |
| 5 | 14 |  | 5 through F | 0101 |
| 6 | 18 |  | 6 through F | 0110 |
| 7 | 1 C |  | 7 through F | 0111 |
| 8 | 20 |  | 8 through F | 1000 |
| 9 | 24 |  | 9 through F | 1001 |
| 10 | 28 |  | A through F | 1010 |
| 11 | 2 C |  | $B$ through F | 1011 |
| 12 | 30 |  | $C$ through $F$ | 1100 |
| 13 | 34 |  | D through F | 1101 |
| 14 | 38 | $\downarrow$ | $E$ and F | 1110 |
| (Lowest priority) 15 | 3C | External device | Fonly | 1111 |

- Level 0 can not be disabled.

The TMS 9900 interrupt interface utilizes standard TTL components as shown in Figure 3. Note that for eight or less external interrupts a single SN74148 is required and for one external interrupt $\overline{\text { INTREQ }}$ is used as the interrupt signal with a hard-wired code ICO through IC3.

### 2.3 INPUT/OUTPUT

The TMS 9900 utilizes a versatile direct command-driven I/O interface designated as the communications-register unit (CRU). The CRU provides up to 4096 directly addressable input bits and 4096 directly addressable output bits. Both input and output bits can be addressed individually or in fields of from 1 to 16 bits. The TMS 9900 employs three dedicated I/O pins (CRUIN, CRUOUT, and CRUCLK) and 12 bits (A3 through A14) of the address bus to interface with the CRU system. The processor instructions that drive the CRU interface can set, reset, or test any bit in the CRU array or move between memory and CRU data fields.


### 2.4 SINGLE-BIT CRU OPERATIONS

The TMS 9900 performs three single-bit CRU functions: test bit (TB), set bit to one (SBO), and set bit to zero (SBZ). To identify the bit to be operated upon, the TMS 9900 develops a CRU-bit address and places it on the address bus, A3 to A14.

For the two output operations (SBO and SBZ), the processor also generates a CRUCLK pulse, indicating an output operation to the CRU device, and places bit 7 of the instruction word on the CRUOUT line to accomplish the specified operation (bit 7 is a one for SBO and a zero for SBZ). A test-bit instruction transfers the addressed CRU bit from the CRUIN input line to bit 2 of the status register (EQUAL).

The TMS 9900 develops a CRU-bit address for the single-bit operations from the software base address contained in workspace register 12 and the signed displacement count contained in bits 8 through 15 of the instruction. The displacement allows two's complement addressing from base minus 128 bits through base plus 127 bits. The hardware base address, bits 3 through 14 of W12, is added to the signed displacement specified in the instruction and the result is loaded onto the address bus. Figure 4 illustrates the development of a single-bit CRU address.

### 2.5 MULTIPLE-BIT CRU OPERATIONS

The TMS 9900 performs two multiple-bit CRU operations: store communications register (STCR) and load communications register (LDCR). Both operations perform a data transfer from the CRU-to-memory or from memory-to-CRU as illustrated in Figure 5. Although the figure illustrates a full 16 -bit transfer operation, any number of bits from 1 through 16 may be involved. The LDCR instruction fetches a word from memory and right-shifts it to serially transfer it to CRU output bits. If the LDCR involves eight or fewer bits, those bits come from the right-justified field within the addressed byte of the memory word. If the LDCR involves nine or more bits, those bits come from the right-justified field within the whole memory word. When transferred to the CRU interface, each successive bit receives an address that is sequentially greater than the address for the previous bit. This addressing mechanism results in an order reversal of the bits; that is, bit 15 of the memory word (or bit 7 ) becomes the lowest addressed bit in the CRU and bit 0 becomes the highest addressed bit in the CRU field.

An STCR instruction transfers data from the CRU to memory. If the operation involves a byte or less transfer, the transferred data will be stored right-justified in the memory byte with leading bits set to zero. If the operation involves from nine to 16 bits, the transferred data is stored right-justified in the memory word with leading bits set to zero.


FIGURE 4 - TMS 9900 SINGLE-BIT CRU ADDRESS DEVELOPMENT


When the input from the CRU device is complete, the first bit from the CRU is the least-significant-bit position in the memory word or byte.

Figure 6 illustrates how to implement a 16 -bit input and a 16 -bit output register in the CRU interface. CRU addresses are decoded as needed to implement up to 256 such 16 -bit interface registers. In system application, however, only the exact number of interface bits needed to interface specific peripheral devices are implemented. It is not necessary to have a 16 -bit interface register to interface an 8 -bit device.


FIGURE 6 - TMS 9900 16-BIT INPUT/OUTPUT INTERFACE

### 2.6 EXTERNAL INSTRUCTIONS

The TMS 9900 has five external instructions that allow user-defined external functions to be initiated under program control. These instructions are CKON, CKOF, RSET, IDLE, and LREX. These mnemonics, except for IDLE, relate to functions implemented in the 990 minicomputer and do not restrict use of the instructions to initiate various user-defined functions. IDLE also causes the TMS 9900 to enter the idle state and remain until an interrupt, $\overline{\operatorname{RESET}}$, or LOAD occurs. When any of these five instructions are executed by the TMS 9900 , a unique 3 -bit code appears on the most-significant 3 bits of the address bus (AO through A2) along with a CRUCLK pulse. When the TMS 9900 is in an idle state, the 3-bit code and CRUCLK pulses occur repeatedly until the idle state is terminated. The codes are:

| EXTERNAL INSTRUCTION | AO | A1 | A2 |
| :---: | :---: | :---: | :---: |
| IREX | H | $H$ | $H$ |
| CKOF | $H$ | $H$ | L |
| CKON | $H$ | L | $H$ |
| RSET | L | $H$ | $H$ |
| IDLE | L | $H$ | L |

Figure 7 illustrates typical external decode logic to implement these instructions. Note that a signal is generated to inhibit CRU decodes during external instructions.


FIGURE 7 - EXTERNAL INSTRUCTION DECODE LOGIC

### 2.7 LOAD FUNCTION

The $\overline{L O A D}$ signal allows cold-start ROM loaders and front panels to be implemented for the TMS 9900 . When active, $\overline{\text { LOAD }}$ causes the TMS 9900 to initiate an interrupt sequence immediately following the instruction being executed. Memory location FFFC is used to obtain the vector (WP and PC). The old PC, WP and ST are loaded into the new workspace and the interrupt mask is set to $\mathbf{0 0 0 0}$. Then, program execution resumes using the new PC and WP.

## ARCHITECTURE



FIGURE 8 - TMS 9900 CPU FLOW CHART

### 2.8 TMS 9900 PIN DESCRIPTION

Table 2 defines the TMS 9900 pin assignments and describes the function of each pin.

TABLE 2
TMS 9900 PIN ASSIGNMENTS AND FUNCTIONS


## TABLE 2 (CONTINUED)

| SIGNATURE | PIN | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| DBIN | 29 | OUT | BUS CONTROL <br> Data bus in. When active (high), DBIN indicates that the TMS 9900 has disabled its output buffers to allow the memory to place memory-read data on the data bus during MEMEN. DBIN remains low in all other cases except when HOLDA is active. |
| $\overline{\text { MEMEN }}$ | 63 | OUT | Memory enable. When active (low), MEMEN indicates that the address bus contains a memory address. |
| WE | 61 | OUT | Write enable. When active (low), $\bar{W}$ indicates that memory-write data is available from the TMS 9900 to be written into memory. |
| CRUCLK | 60 | OUT | CRU clock. When active (high), CRUCLK indicates that external interface logic should sample the output data on CRUOUT or should decode external instructions on AO through A2. |
| CRUIN | 31 | IN | CRU data in. CRUIN, normally driven by 3 -state or open-collector devices, receives input data from external interface logic. When the processor executes a STCR or TB instruction, it samples CRUIN for the level of the CRU input bit specified by the address bus (A3 through A14). |
| CRUOUT | 30 | OUT | CRU data out. Serial I/O data appears on the CRUOUT line when an LDCR, SBZ, or SBO instruction is executed. The data on CRUOUT should be sampled by external I/O interface logic when CRUCLK goes active (high). <br> INTERRUPT CONTROL |
| INTREQ | 32 | IN | Interrupt request. When active (low), INTREQ indicates that an external interrupt is requested. If INTREQ is active, the processor loads the data on the interrupt-code-input lines ICO through IC3 into the internal interrupt-code-storage register. The code is compared to the interrupt mask bits of the status register. If equal or higher priority than the enabled interrupt level (interrupt code equal or less than status register bits 12 through 15) the TMS 9900 interrupt sequence is initiated. If the comparison fails, the processor ignores the request. INTREO should remain active and the processor will continue to sample ICO through IC3 until the program enables a sufficiently low priority to accept the request interrupt. |
| ICO (MSB) | 36 | IN | Interrupt codes. ICO is the MSB of the interrupt code, which is sampled when INTREQ is active. When |
| IC1 | 35 | IN | ICO through IC3 are LLLH, the highest external-priority interrupt is being requested and when HHHH, |
| IC2 | 34 | IN | the lowest-priority interrupt is being requested. |
| IC3 (LSB) | 33 | IN | MEMORY CONTROL |
| $\overline{\text { HOLD }}$ | 64 | IN | Hold. When active (low), $\overline{H O L D}$ indicates to the processor that an external controller (e.g., DMA devicel desires to utilize the address and data buses to transfer data to or from memory. The TMS 9900 enters the hold state following a hold signal when it has completed its present memory cycle.* The processor then places the address and data buses in the high-impedance state (along with $\overline{\overline{W E}}, \overline{M E M E N}$, and DBIN) and responds with a hold-acknowledge signal (HOLDA). When HOLD is removed, the processor returns to normal operation. |
| HOLDA | 5 | OUT | Hold acknowledge. When active (high), HOLDA indicates that the processor is in the hold state and the address and data buses and memory control outputs (WE, MEMEN, and DBIN) are in the high-impedance state. |
| READY | 62 | IN | Ready. When active (high), READY indicates that memory will be ready to read or write during the next clock cycle. When not-ready is indicated during a memory operation, the TMS 9900 enters a wait state and suspends internaloperation until the memory systems indicate ready. |
| WAIT | 3 | OUT | Wait. When active (high), WAIT indicates that the TMS 9900 has entered a wait state because of a not-ready condition from memory. |

[^5] maximum number of consecutive memory cycles is three.

TABLE 2 (CONCLUDED)

| SIGNATURE | PIN | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| IAQ | 7 | OUT | TIMING AND CONTROL <br> Instruction acquisition. IAQ is active (high) during any memory cycle when the TMS 9900 is acquiring an instruction. IAQ can be used to detect illegal op codes. |
| LOAD | 4 | IN | Load. When active (low), $\overline{\text { LOAD }}$ causes the TMS 9900 to execute a nonmaskable interrupt with memory address FFFC 16 containing the trap vector (WP and PC). The load sequence begins after the instruction being executed is completed. $\overline{L O A D}$ will also terminate an idle state. If $\overline{L O A D}$ is active during the time $\overline{\operatorname{RESET}}$ is released, then the $\overline{\text { LOAD }}$ trap will occur after the $\overline{\mathrm{RESET}}$ function is completed. $\overline{\mathrm{LOAD}}$ should remain active for one instruction period. IAQ can be used to determine instruction boundaries. This signal can be used to implement cold-start ROM loaders. Additionally, front-panel routines can be implemented using CRU bits as front-panel-interface signals and software-control routines to control the panel operations. |
| $\overline{\text { RESET }}$ | 6 | IN | Reset. When active (low), $\overline{\operatorname{RESET}}$ causes the processor to be reset and inhibits $\overline{\mathrm{WE}}$ and CRUCLK. When $\overline{\text { RESET }}$ is released, the TMS 9900 then initiates a level-zero interrupt sequence that acquires WP and PC from locations 0000 and 0002 , sets all status register bits to zero, and starts execution. $\overline{\text { RESET }}$ will also terminate an idie state. RESET must be held active for a minimum of three clock cycles. |

### 2.9 TIMING

### 2.9.1 MEMORY

A basic memory read and write cycle is shown in Figure 9. The read cycle is shown with no wait states and the write cycle is shown with one wait state.
$\overline{M E M E N}$ goes active (low) during each memory cycle. At the same time that $\overline{M E M E N}$ is active, the memory address appears on the address bus bits AO through A14. If the cycle is a memory-read cycle, DBIN will go active (high) at the same time $\overline{M E M E N}$ and A0 through A14 become valid. The memory-write signal $\overline{W E}$ will remain inactive (high) during a read cycle. If the read cycle is also an instruction acquisition cycle, IAQ will go active (high) during the cycle.

The READY signal, which allows extended memory cycles, is shown high during $\phi 1$ - of the second clock cycle of the read operation. This indicates to the TMS 9900 that memory-read data will be valid during $\phi 1$ of the next clock cycle. If READY is low during $\phi 1$, then the TMS 9900 enters a wait state suspending internal operation until a READY is sensed during a subsequent $\phi 1$. The memory read data is then sampled by the TMS 9900 during the next $\phi 1$, which completes the memory-read cycle.

At the end of the read cycle, $\overline{M E M E N}$ and DBIN go inactive (high and low, respectively). The address bus may also change at this time, however, the data bus remains in the input mode for one clock cycle after the read cycle.

A write cycle is similar to the read cycle with the exception that $\overline{W E}$ goes active (low) as shown and valid write data appears on the data bus at the same time the address appears. The write cycle is shown as an example of a one-wait-state memory cycle. READY is low during $\phi 1$ resulting in the WAIT signal shown.

### 2.9.2 HOLD

Other interfaces may utilize the TMS 9900 memory bus by using the hold operation (illustrated in Figure 10) of the TMS 9900. When HOLD is active (low), the TMS 9900 enters the hold state at the next availabie non-memory cycle. Considering that there can be a maximum of three consecutive memory cycles, the maximum delay between HOLD going active to HOLDA going active (high) could be $\mathrm{t}_{\mathrm{c}(\phi)}$ (for setup) $+(6+3 W) \mathrm{t}_{\mathrm{c}}(\phi)+\mathrm{t}_{\mathrm{c}}(\phi)$ (delay for HOLDA), where $W$ is the number of wait states per memory cycle and $t_{c}(\phi)$ is the clock cycle time. When the TMS 9900 has entered the hold state, HOLDA goes active (high) and AO through A15, D0 through D15 DBIN, $\overline{M E M E N}$, and $\overline{W E}$ go into a high-impedance state to allow other devices to use the memory buses. When $\overline{H O L D}$ goes inactive (high), the TMS 9900 resumes processing as shown. If hold occurs during a CRU operation, the TMS 9900 uses an extra clock cycle (after the removal of the $\overline{H O L D}$ signal) to reassert the CRU address providing the normal setup times for the CRU bit transfer that was interrupted.

### 2.9.3 CRU

CRU interface timing is shown in Figure 11. The timing for transferring two bits out and one bit in is shown. These transfers would occur during the execution of a CRU instruction. The other cycles of the instruction execution are not illustrated. To output a CRU bit, the CRU-bit address is placed on the address bus A0 through A14 and the actual bit data on CRUOUT. During the second clock cycle a CRU pulse is supplied by CRUCLK. This process is repeated until the number of bits specified by the instruction are completed.

The CRU input operation is similar in that the bit address appears on A0 through A14. During the subsequent cycle the TMS 9900 accepts the bit input data as shown. No CRUCLK pulses occur during a CRU input operation.


RD $=$ READ DATA

FIGURE 9 - TMS 9900 MEMORY BUS TIMING

FIGURE 10 - TMS 9900 HOLD TIMING



### 3.6 TMS 9900 INSTRUCTION EXECUTION TIMES

Instruction execution times for the TMS 9900 are a function of:

1) Clock cycle time, $t_{c}(\phi)$
2) Addressing mode used where operands have multiple addressing mode capability
3) Number of wait states required per memory access.

Table 3 lists the number of clock cycles and memory accesses required to execute each TMS 9900 instruction. For instructions with multiple addressing modes for either or both operands, the table lists the number of clock cycles and memory accesses with all operands addressed in the workspace-register mode. To determine the additional number of clock cycles and memory accesses required for modified addressing, add the appropriate values from the referenced tables. The total instruction-execution time for an instruction is:

$$
T=t_{c}(\phi)(C+(W * M))
$$

where:
$\mathrm{T}=$ total instruction execution time;
$\mathrm{t}_{\mathrm{c}}(\phi)=$ clock cycle time;
C = number of clock cycles for instruction execution plus address modification;
$W=$ number of required wait states per memory access for instruction execution plus address modification;
$\mathrm{M}=$ number of memory accesses.
TABLE 3
INSTRUCTION EXECUTION TIMES

| INSTRUCTION | $\begin{gathered} \text { CLOCK } \\ \text { CYCLES } \\ \text { C } \\ \hline \end{gathered}$ | MEMORY ACCESS M | ADDRESS MODIFICATION ${ }^{\dagger}$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | SOURCE | DEST |
| A | 14 | 4 | A | A |
| $A B$ | 14 | 4 | B | B |
| ABS (MSB $=0)$ | 12 | 2 | A | - |
| $(M S B=1)$ | 14 | 3 | A | - |
| Al | 14 | 4 | - | - |
| ANDI | 14 | 4 | - | - |
| B | 8 | 2 | A | - |
| BL | 12 | 3 | A | - |
| BLWP | 26 | 6 | A | - |
| C | 14 | 3 | A | A |
| CB | 14 | 3 | B | B |
| Cl | 14 | 3 | - | - |
| CKOF | 12 | 1 | - | - |
| CKON | 12 | 1 | - | - |
| CLR | 10 | 3 | A | - |
| COC | 14 | 3 | A | - |
| CZC | 14 | 3 | A | - |
| DEC | 10 | 3 | A | - |
| DECT | 10 | 3 | A | - |
| DIV (ST4 is set) | 16 | 3 | A | - |
| DIV (ST4 is reset) | 92-124 | 6 | A | - |
| IDLE | 12 | 1 | - | - |
| INC | 10 | 3 | A | - |
| INCT | 10 | 3 | A | - |
| INV | 10 | 3 | A | - |
| Jump (PC is changed) | 10 | 1 | - | - |
| (PC is not changed) | 8 | 1 | - | - |
| LDCR ( $C=0$ ) | 52 | 3 | A | - |
| $(1 \leqslant C \leqslant 8)$ | $20+2 \mathrm{C}$ | 3 | $B$ | - |
| $(9 \leqslant C \leqslant 15)$ | 20+2C | 3 | A | - |
| LI, | 12 | 3 | - | - |
| LIMI | 16 | 2 | - | - |
| LREX | 12 | 1 | - | - |
|  | 26 | 5 | - | - |
| $\overline{\text { LOAD }}$ function | 22 | 5 | - | - |
| Interrupt context switch | 22 | 5 | - | - |


| INSTRUCTION | CLOCK cyCLES C | $\begin{gathered} \text { MEMORY } \\ \text { ACCESS } \\ \text { M } \\ \hline \end{gathered}$ | ADDRESS MODIFICATION ${ }^{\dagger}$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | SOURCE | DEST |
| LWPI | 10 | 2 | - | - |
| MOV | 14 | 4 | A | A |
| MOVB | 14 | 4 | B | B |
| MPY | 52 | 5 | A | - |
| NEG | 12 | 3 | A | - |
| ORI | 14 | 4 | - | - |
| RSET | 12 | 1 | - | - |
| RTWP | 14 | 4 | - | - |
| S | 14 | 4 | A | A |
| SB - | 14 | 4 | B | B |
| SBO | 12 | 2 | - | - |
| SBZ | 12 | 2 | - | - |
| SETO | 10 | 3 | A | - |
| Shift ( $C \neq 0$ ) | 12+2C | 3 | - | - |
| $\begin{gathered} (\mathrm{C}=0, \text { Bits } 12-15 \\ \text { of } W R O=0) \end{gathered}$ | 52 | 4 | - | - |
| $\text { of } W R P=N \neq 01$ | $20+2 \mathrm{~N}$ | 4 | - | - |
| SOC | 14 | 4 | A | A |
| SOCB | 14 | 4 | B | 8 |
| STCR ( $\mathrm{C}=0$ ) | 60 | 4 | A | - |
| (1¢Cく7) | 42 | 4 | B | - |
| ( $\mathrm{C}=8$ ) | 44 | 4 | B | - |
| (9*C* 15) | 58 | 4 | A | - |
| STST | 8 | 2 | - | - |
| STWP | 8 | 2 | - | - |
| SWPB | 10 | 3 | A | - |
| SZC | 14 | 4 | A | A |
| SZCB | 14 | 4 | B | B |
| TB | 12 | 2 | - | - |
| X** | 8 | 2 | A | - |
| XOP | 36 | 8 | A | - |
| XOR | 14 | 4 | A | - |
| $\begin{aligned} & \text { Undefined op codes } \\ & \text { 0000-01FF,0320- } \\ & \text { 033F,0C00-0FFF. } \\ & 0780-07 F F \end{aligned}$ | 6 | 1 | - | - |

[^6]ADDRESS MODIFICATION - TABLE A

| ADDRESSING MODE | $\begin{gathered} \hline \text { CLOCK } \\ \text { CYCLES } \\ \mathrm{C} \\ \hline \end{gathered}$ | MEMORY ACCESSES M |
| :---: | :---: | :---: |
| WR ( $T_{S}$ or $\left.T_{D}=00\right)$ | 0 | 0 |
| WR indirect ( $T_{S}$ or $T_{D}=01$ ) | 4 | 1 |
| WR indirect autoincrement ( $T_{S}$ or $T_{D}=11$ ) | 8 | 2 |
| Symbolic ( $T_{S}$ or $T_{D}=10$, S or $D=0$ ) | 8 | 1 |
| Indexed $\left(T_{S}\right.$ or $T_{D}=10$, S or $D \neq 0$ ) | 8 | 2 |

## ADDRESS MODIFICATION - TABLE B

| ADDRESSING MODE | $\begin{gathered} \text { CLOCK } \\ \text { CYCLES } \\ \mathrm{C} \\ \hline \end{gathered}$ | MEMORY <br> ACCESSES <br> M |
| :---: | :---: | :---: |
| WR ( $T_{S}$ or $T_{D}=00$ ) | 0 | 0 |
| WR indirect ( $T_{S}$ or $T_{D}=01$ ) | 4 | 1 |
| WR indirect autoincrement ( $T_{S}$ or $T_{D}=11$ ) | 6 | 2 |
| Symbolic ( $T_{S}$ or $T_{D}=10$, S or $\mathrm{D}=0$ ) | 8 | 1 |
| Indexed $T_{S}$ or $T_{D}=10$, S or D $\neq 0$ ) | 8 | 2 |

As an example, the instruction MOVB is used in a system with $\mathfrak{t}_{\mathrm{c}}(\phi)=0.333 \mu$ and no wait states are required to access memory. Both operands are addressed in the workspace register mode:

$$
T=t_{c}(\phi)(C+(W * M))=0.333(14+(0 * 4))=4.662 \mu \mathrm{~s}
$$

If two wait states per memory access were required, the execution time is:

$$
T=0.333(14+(2 \cdot 4)) \mu \mathrm{s}=7.326 \mu \mathrm{~s} .
$$

If the source operand was addressed in the symbolic mode and two wait states were required:

$$
\begin{aligned}
& \mathrm{T}=\mathrm{t}_{\mathrm{c}}(\phi)(\mathrm{C}+(\mathrm{W} * M)) \\
& \mathrm{C}=14+8=22 \\
& \mathrm{M}=4+1=5 \\
& \mathrm{~T}=0.333(22+(2 * 5)) \mu \mathrm{s}=10.656 \mu \mathrm{~s} .
\end{aligned}
$$

## 4. TMS 9900 ELECTRICAL SPECIFICATIONS

### 4.1 ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)*


"Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: Under absolute maximum ratings voltage values are with respect to the most negative supply. $\mathrm{V}_{\mathrm{BB}}$ (substrate), unfess otherwise noted. Throughout the remainder of this section, voltage values are with respect to $\mathrm{V}_{\mathrm{SS}}$.

### 4.2 RECOMMENDED OPERATING CONDITIONS

|  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $V_{\text {BB }}$ | -5.25 | -5 | -4.75 | $\checkmark$ |
| Supply voltage, VCC | 4.75 | 5 | 5.25 | V |
| Supply voltage, VDD | 11.4 | 12 | 12.6 | $V$ |
| Supply voltage, VSS |  | 0 |  | V |
| High لevel input voltage, $\mathrm{V}_{\text {IH }}$ (all inputs except clocks) | 2.2 | 2.4 | $\mathrm{VCC}^{+1}$ | V |
| High-level clock input voltage, $\mathrm{V}_{1} \mathrm{H}(\phi)$ | $V_{\text {DD-2 }}$ |  | VDD | V |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ (all inputs except clocks) | -1 | 0.4 | 0.8 | V |
| Low-level clock input voltage, $\mathrm{V}_{\mathrm{IL}}(\phi)$ | -0.3 | 0.3 | 0.6 | $\checkmark$ |
| Operating free-air temperature, $T_{A}$ | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

### 4.3 ELECTRICAL CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS (UNLESS OTHERWISE NOTED)

| PARAMETER |  |  | TEST CONDITIONS | MIN | TYP ${ }^{\text {+ }}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Input current | Data bus during DBIN | $V_{1}=V_{\text {SS }}$ to $V_{\text {CC }}$ |  | $\pm 50$ | $\pm 100$ | $\mu \mathrm{A}$ |
|  |  | $\bar{W} E, \overline{M E M E N}$, DBIN, Address bus, Data bus during HOLDA | $V_{1}=V_{S S}$ to $V_{C C}$ |  | $\pm 50$ | $\pm 100$ |  |
|  |  | Clock | $V_{1}=-0.3$ to 12.6 V |  | $\pm 25$ | $\pm 75$ |  |
|  |  | Any other inputs | $V_{\text {I }}=V_{\text {SS }}$ to $V_{\text {CC }}$ |  | $\pm 1$ | $\pm 10$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  | $\mathrm{I}_{0}=-0.4 \mathrm{~mA}$ | 2.4 |  | $\mathrm{V}_{\text {cc }}$ | $\checkmark$ |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage |  | $1 \mathrm{O}=3.2 \mathrm{~mA}$ |  |  | 0.65 | V |
|  |  |  | $1 \mathrm{O}=2 \mathrm{~mA}$ |  |  | 0.50 |  |
| IBB(av) | Supply current from $\mathrm{V}_{\text {BB }}$ |  |  |  | 0.1 | 1 | mA* |
| ${ }^{1} \mathrm{CC}(\mathrm{av})$ | Supply current from VCC |  |  |  | 50 | 75 | $m A^{*}$ |
| IDD(av) | Supply current from VDD |  |  |  | 25 | 45 | mA* |
| $C_{i}$ | Input capacitance (any inputs except clock and data bus) |  | $V_{B B}=-5, \quad f=1 M H z$ unmeasured pins at $V_{S S}$ |  | 10 | 15 | pF |
| $\mathrm{C}_{\mathbf{i}(\phi 1)}$ | Clock-1 input capacitance |  | $V_{B B}=-5, \quad f=1 \mathrm{MHz}$ <br> unmeasured pins at $V_{S S}$ |  | 100 | 150 | pF |
| $\mathrm{C}_{\mathbf{i}(\phi)}$ | Clock-2 input capacitance |  | $V_{B B}=-5, \quad f=1 M H z$ unmeasured pins at $V_{S S}$ |  | 150 | 200 | pF |
| $\mathrm{C}_{\mathrm{i}(\phi)}{ }^{\text {( }}$ | Clock-3 input capacitance |  | $V_{B B}=-5, \quad f=1 M H z,$ unmeasured pins at $V_{S S}$ |  | 100 | 150 | pF |
| $\mathrm{C}_{i(\phi 4)}$ | Clock-4 input capacitance |  | $V_{B B}=-5, \quad f=1 \mathrm{MHz}$ unmeasured pins at $V_{\text {SS }}$ |  | 100 | 150 | pF |
| $\mathrm{C}_{\text {DB }}$ | Data bus capacitance |  | $V_{B B}=-5, \quad f=1 \mathrm{MHz},$ unmeasured pins at $V_{S S}$ |  | 15 | 25 | pF |

${ }^{\dagger}$ All typical values are at $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.
*D.C. Component of Operating Clock

### 4.4 TIMING REQUIREMENTS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS

|  | PARAMETER | MIN | NOM | MAX | UNT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{c}(\phi)$ | Clock cycle time | 300 | 333 | 500 | ns |
| $t_{r}(\phi)$ | Clock rise time | 5 | 12 |  | ns |
| ${ }^{\prime}(\underline{\prime}(\phi)$ | Clock fall time | 10 | 12 |  | ns |
| $t_{\text {w }}(\phi)$ | Clock pulse width, high level | 40 | 45 | 100 | ns |
| ${ }^{\text {t }}$ ( $\phi$ ) | Clock spacing, time between any two adjacent clock pulses | 0 | 5 |  | ns |
| $\mathrm{t}_{\mathrm{d}}(\phi)$ | Time between rising edge valid any two adjacent clock pulses | 73 | 83 |  | ns |
| ${ }_{\text {t }}$ | Data or control setup time before clock 1 | 30 |  |  | ns |
| $t_{h}$ | Data hold time after clock 1 | 10 |  |  | ns |

### 4.5 SWITCHING CHARACTERISTICS OVER FULLRANGE OF RECOMMENDED OPERATING CONDITIONS

|  | PARANETER | TEST CONDITIONS | NWN TYP | MAX | UNTT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH (B) or tPHL (B) | All other outputs | $C_{L}=200 \mathrm{pF}$ | 20 | 40 | ns |
| tPLH (C) or tPHL (C) | Propagation delay CRUCLK, WE, MEMEN, WAIT, DBIN |  |  | 30 | ns |


figure 12 - Clock timing


FIGURE 13-SIGNAL TIMING

## TMS 9900-40 ELECTRICAL SPECIFICATIONS

## ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)*

| Supply voltage, $\mathrm{V}_{\text {cc }}$ (see Note 1) |
| :---: |
| Supply voltage, $\mathrm{V}_{\text {D }}$ (see Note 1) |
| Supply voltage, $\mathrm{V}_{\text {ss }}$ (see Note 1) |
| All input voltages (see Note 1) |
| Output voltage (with respect to $\mathrm{V}_{5 s}$ ) |
| Continuous power dissipation |
| Operating free-air temperature range |
| Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

"Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: Under absolute maximum ratings voltage values are with respect to the most negative supply, $\mathrm{V}_{\mathrm{BB}}$ (substrate), unless otherwise noted. Throughout the remainder of this section, voltage values are with respect to $V_{s s}$

## RECOMMENDED OPERATING CONDITIONS

|  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{BB}}$ | -5.25 | -5 | -4.75 | V |
| Supply voltage, $\mathrm{V}_{C C}$ | 4.75 | 5 | 5.25 | V |
| Supply Voltage, $\mathrm{V}_{\text {DD }}$ | 11.4 | 12 | 12.6 | V |
| Supply voltage, $\mathrm{V}_{\text {s }}$ |  | 0 |  | V |
| High-level input volrage, $\mathrm{V}_{\mathrm{IH}}$ (all inputs except clocks) | 2.2 | 2.4 | $\mathrm{V}_{\mathrm{cc}}+1$ | V |
| High-level clock input voltage, $\mathrm{V}_{\mathrm{IH}(\phi)}$ | $V_{D D}-2$ |  | $V_{D D}$ | V |
| Low-level input voltage, $\mathrm{V}_{11}$ (all inputs except clocks) | -1 | 0.4 | 0.8 | V |
| Low-level clock input voltage, $\mathrm{V}_{\mathrm{IL}(\phi)}$ | -0.3 | 0.3 | 0.6 | V |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

## DESIGN GOAL

This document describes the design specifications for a product under development. Texas Instruments reserves the right to change these specifications in any manner, without notice.

ELECTRICAL CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS (UNLESS OTHERWISE NOTED)

| PARAMETER |  |  | TEST CONDITIONS | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Input current | Data bus during DBIN | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {CC }}$ |  | $\pm 50$ | $\pm 100$ | $\mu \mathrm{A}$ |
|  |  | WE, MEMEN, DBIN, Address bus, Data bus during HOLDA | $V_{1}=V_{s s}$ to $V_{c c}$ |  | $\pm 50$ | $\pm 100$ |  |
|  |  | Clock* | $V_{1}=-0.3$ to 12.6 V |  | $\pm 25$ | $\pm 75$ |  |
|  |  | Any other inputs | $\mathrm{V}_{1}=\mathrm{V}_{\text {ss }}$ to $\mathrm{V}_{\mathrm{cc}}$ |  | $\pm 1$ | $\pm 10$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  | $\mathrm{I}_{\mathrm{O}}=-0.4 \mathrm{~mA}$ | 2.4 |  | $\mathrm{V}_{c c}$ | mA |
| Vol | Low-level output voltage |  | $\mathrm{I}_{0}=3.2 \mathrm{~mA}$ |  |  | 0.65 | mA |
|  |  |  | $10=2 \mathrm{~mA}$ |  |  | 0.50 | mA |
| $\mathrm{I}_{\text {BB }}(\mathrm{av})$ | Supply current from $\mathrm{V}_{B B}$ |  |  |  | 0.1 | 1 | pF |
| Icc(av) | Supply current from $V_{C C}$ |  |  |  | 50 | 75 |  |
| $\mathrm{I}_{\mathrm{DD}}$ (av) | Supply current from $V_{D D}$ |  |  |  | 25 | 45 | pF |
| $\mathrm{C}_{i}$ | Input Capacitance (any inputs except clock and data bus) |  | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V}, \\ & \text { unmeasured pins at } \mathrm{V}_{\mathrm{SS}} \end{aligned}$ |  | 10 | 15 | pF |
| $\mathrm{C}_{(1} \phi_{1)}$ | Clock-1 input capacitance |  | $f=1 \mathrm{MHz}, V_{B B}=-5 \mathrm{~V},$ <br> unmeasured pins at $\mathrm{V}_{\text {SS }}$ |  | 100 | 150 | pF |
| $\mathrm{C}_{i(1} \phi_{2)}$ | Clock-2 input capacitance |  | $f=1 \mathrm{MHz}, V_{B B}=-5 \mathrm{~V},$ <br> unmeasured pins at $V_{S S}$ |  | 150 | 200 | pF |
| $\mathrm{C}_{1( } \phi_{3)}$ | Clock-3 input capacitance |  | $f=1 \mathrm{MHz}, V_{B B}=-5 \mathrm{~V},$ <br> unmeasured pins at $V_{S S}$ |  | 100 | 150 | pF |
| $\mathrm{C}_{\left(1 \phi_{4)}\right.}$ | Clock-4 input capacitance |  | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V},$ <br> unmeasured pins at $\mathrm{V}_{S S}$ |  | 100 | 150 |  |
| $\mathrm{C}_{\text {DB }}$ | Data bus capacitance |  | $f=1 \mathrm{MHz}, V_{B B}=-5 \mathrm{~V},$ <br> unmeasured pins at $V_{S S}$ |  | 15 | 25 | pF |

$\dagger$ All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal voltages.
*D.C. component of operating clock.
TIMING REQUIREMENTS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS

| PARAMETER | MIN | NOM $\quad$ MAX | UNIT |
| :--- | :--- | :--- | :---: |
| $\mathrm{t}_{\mathrm{c}}(\phi)$ | Clock cycle time | 2.40 | 2.50 |
| $\mathrm{t}_{\mathrm{r}}(\phi)$ | Clock rise time | 5 | 12 |
| $\mathrm{t}_{\mathrm{f}}(\phi)$ | Clock fall time | 10 | 12 |
| $\mathrm{t}_{\mathrm{w}}(\phi)$ | Pulse width, high level | 33 | ns |
| $\mathrm{t}_{\mathrm{s}}(\phi)$ | Clock spacing, time between any two <br> adjacent clock pulses | 0 | 45 |
| $\mathrm{t}_{\mathrm{D}}(\mathrm{O})$ | Time between rising edges, valid between <br> any two adjacent clock pulses | 55 | 63 |
| $\mathrm{t}_{\text {su }}$ | Data or control setup time before clock $\phi 1$ | 25 | ns |
| $\mathrm{t}_{\mathrm{h}}$ | Data hold time after clock $\phi 1$ | 10 | ns |

## SWITCHING CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {PLH }}(\mathrm{c})$ or $\mathrm{t}_{\text {PHL }}(\mathrm{c})$ propagation delay CRUCLK, $\overline{\text { WE, }}$ MEMEN, WAIT, DBIN | $\mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ |  | 20 | 20 | ns |
| $\mathrm{t}_{\text {PLH }}(\mathrm{B})$ or $\mathrm{t}_{\text {PHL }}(\mathrm{B})$ all other outputs |  |  | 30 | 30 | ns |

DESIGN GOAL
See page $8-28$ for Design Goal

## SBP 9900A



Figure 1. SBP 9900 A Architecture.

## ARCHITECTURE



Figure 2. 9900 CPU Flow Chart

## ARCHITECTURE

The Memory word of the 9900 is 16 bits long. Each word is also defined as 2 bytes of 8 bits. The instruction set of the 9900 allows both word and byte operands. Thus, all memory locations are on even address boundaries and byte instructions can address either the even or odd byte. The memory space is 65,536 bytes or 32,768 words. The word and byte formats are shown below.


## Registers and Memory

The 9900 family employs an advanced memory-to-memory architecture. Blocks of memory designated as workspace replace internal-hardware registers with program-data registers.

Three internal registers are accessible to the user. The program counter (PC) contains the address of the instruction following the current instruction being executed. This address is referenced by the processor to fetch the next instruction from memory and is then automatically incremented. The status register (ST) contains the present state of the processor. The workspace pointer (WP) contains the address of the first word in the currently active set of workspace registers.

A workspace-register file occupies 16 contiguous memory words in the general memory area (see Figure 3). Each workspace register may hold data or addresses and function as operand registers, accumulators, address registers, or index registers. During instruction execution, the processor addresses any given register in the workspace by adding the register number to the contents of the workspace pointer and initiating a memory request for the word. The relationship between the workspace pointer and its corresponding workspace is shown below.



## Interrupts

The architecture of the 9900 family allows vectoring of 16 interrupts. These interrupts are assigned levels from 0 to 15 . The interrupt at level 0 has the highest priority and the interrupt at level 15 has the lowest priority. The 9900 implements all 16 interrupt levels. Level 0 is reserved for $\overline{\text { RESET }}$ function.

The 9900 continuously compares the interrupt code with the interrupt mask contained in the status-register. When the level of the pending interrupt is less than or equal to the enabling mask level (higher or equal priority interrupt), the processor recognizes the interrupt and initiates a context switch following completion of the currently executing instruction. The processor fetches the new context WP and PC from the interrupt vector locations. Then, the previous context WP, PC, and ST are stored in workspace registers 13, 14, and 15 , respectively, of the new workspace. The 9900 then forces the interrupt mask to a value that is one less than the level of the interrupt being serviced, except for level-zero interrupt, which loads zero into the mask. This allows only interrupts of higher priority to interrupt a service routine. The processor also inhibits interrupts until the first instruction of the service routine has been executed to preserve program linkage should a higher priority interrupt occur. All interrupt requests should remain active until recognized by the processor in the device-service routine. The individual service routines must reset the interrupt requests before the routine is complete.

If a higher priority interrupt occurs, a second context switch occurs to service the higher priority interrupt. When that routine is complete, a return instruction (RTWP) restores the first service routine parameters to the processor to complete processing of the lower-priority interrupt. All interrupt subroutines should terminate with the return instruction to restore original program parameters. The interrupt-vector locations, device assignment, enabling-mask value, and the interrupt code are shown in Table 1.

Table 1. Interrupt Level Data
$\left.\begin{array}{|c|c|c|c|c|}\hline \text { Interrupt Level } & \begin{array}{c}\text { Vector Location } \\ \text { (Memory Address } \\ \text { In Hex) }\end{array} & \begin{array}{c}\text { Interrupt Mask Values To } \\ \text { Enable Respective Interrupts } \\ \text { (ST12 thru ST15) }\end{array} & \begin{array}{c}\text { Interrupt } \\ \text { Codes }\end{array} \\ \text { ICO thru IC3 }\end{array}\right]$

[^7]The 9900 interrupt interface utilizes the TMS 9901 Programmable Systems Interface as shown in Figure 4.


Figure 4. 9900 Interrupt Interface

## Input/Output

The 9900 Utilizes a versatile direct command-driven I/O interface designated as the communications-register unit (CRU). The CRU provides up to 4096 directly addressable input bits and 4096 directly addressable output bits. Both input and output bits can be addressed individually or in fields of from 1 to 16 bits. The 9900 employs three dedicated I/O pins (CRUIN, CRUOUT, and CRUCLK) and certain bits of the address bus to interface with the CRU system. The processor instructions that drive the CRU interface can set, reset, or test any bit in the CRU array or move between memory and CRU data fields.

## Single-Bit CRU Operations

The 9900 performs three single-bit CRU functions: test bit (TB), set bit to one (SBO), and set bit to zero (SBZ). To identify the bit to be operated upon, the 9900 develops a CRU-bit address and places it on the address bus, A3 to A14.

For the two output operations (SBO and SBZ), the processor also generates a CRUCLK pulse, indicating an output operation to the CRU device, and places bit 7 of the instruction word on the CRUOUT line to accomplish the specified operation (bit 7 is a one for SBO and a zero for SBZ). A test-bit instruction transfers the addressed CRU bit from the CRUIN input line to bit 2 of the status register (EQUAL).

The 9900 develops a CRU-bit address for the single-bit operations from the software base address contained in workspace register 12 and the signed displacement count contained in bits 8 through 15 of the instruction. The displacement allows two's complement addressing from base minus 128 bits through base plus 127 bits. The hardware base address, bits 3 through 14 of WR12, is added to the signed displacement specified in the instruction and the result is loaded onto the address bus. Figure 5 illustrates the development of a single-bit CRU address.


Figure 5. Single-Bit CRU Address Development

## ARCHITECTURE

## Multiple-Bit CRU Operations

The 9900 performs two multiple-bit CRU operations: store communications register (STCR) and load communications register (LDCR). Both operations perform a data transfer from the CRU-to-memory or from memory-to-CRU as illustrated in Figure 6. Although the figure illustrates a full 16-bit transfer operation, any number of bits from 1 to 16 may be involved. The LDCR instruction fetches a word from memory and right-shifts it to serially transfer it to CRU output bits. If the LDCR involves eight or fewer bits, those bits come from the right-justified field within the addressed byte of the memory word. If the LDCR involves nine or more bits, those bits come from the right-justified field within the whole memory. When transferred to the CRU interface, each successive bit receives an address that is sequentially greater than the address for the previous bit. This addressing mechanism results in an order reversal of the bits, that is, bit 15 of the memory word (or bit 7) becomes the lowest addressed bit in the CRU and bit 0 becomes the highest addressed bit in the CRU field.

An STRC instruction transfers data from the CRU to memory. If the operation involves a byte or less transfer, the transferred data will be stored right-justified in the memory byte with leading bits set to zero. If the operation involves from nine to 16 bits, the transferred data is stored right-justified in the memory word with leading bits set to zero.


Figure 6. 9900 LDCR / STRC Data Transfers

When the input from the CRU device is complete, the first bit from the CRU is the least-significant-bit position in the memory word or byte.

Figure 7 illustrates how to implement a 16-bit input and a 16-bit output register in the CRU interface using the TMS 9901. CRU addresses are decoded as needed to implement up to 256 such 16 -bit interface registers. In system application, however, only the exact number of interface bits needed to interface specific peripheral devices are implemented. It is not necessary to have a 16 -bit interface register to interface an 8 -bit device.


Figure 7. SBP 9900A 16-bit Input/Output Interface

## External Instructions

The 9900 has five external instructions that allow user-defined external functions to be initiated under program control. These instructions are CKON, CKOF, RSET, IDLE, and LREX. These mnemonics, except for IDLE, relate to functions implemented in the 9900 minicomputer and do not restrict use of the instructions to initiate various user-defined functions. IDLE also causes the 9900 to enter the idle state and remain until an interrupt, $\overline{\text { RESET, or }} \overline{\text { LOAD }}$ occurs. When any of these five instructions are executed by the 9900 , a unique 3-bit code appears on the address bus along with a CRUCLK pulse. The user must provide external hardware to decode this 3 bit code and implement this external function. When the 9900 is in an idle state, the 3-bit code and CRUCLK pulses occur repeatedly until the idle state is terminated. The codes are:

| EXTERNAL INSTRUCTION | AO | A1 | A2 |
| :---: | :---: | :---: | :---: |
| LREX | $H$ | $H$ | $H$ |
| CKOF | $H$ | $H$ | L |
| CKON | $H$ | L | $H$ |
| RSET | L | $H$ | $H$ |
| IDLE | L | $H$ | L |

Figure 8 illustrates typical external decode logic to implement these instructions. Note CRUCLK to the CRU is inhibited during external instructions.


Figure 8. External Instruction Decode Logic

## Load Function

The $\overline{\mathrm{LOAD}}$ signal allows cold-start ROM loaders and front panels to be implemented for the 9900 . When active, $\overline{\text { LOAD }}$ causes the 9900 to initiate an interrupt sequence immediately following the instruction being executed. A memory location is used to obtain the vector (WP and PC). The old PC, WP and ST are loaded into the new workspace and the interrupt mask is set to 0000 . Then, program execution resumes using the new PC and WP.

## SBP 9900A PIN DESCRIPTION

Table 2 describes the function of each SBP 9900A pin, and Figure 9 illustrates their assigned locations.
Table 2. 9900 Pin Assignments and Functions


NC-No internal connection
level HIGH), DBIN indicates that the SBP 9900 A has disabled its output buffers to allow the memory to place memory-read data on the data bus during MEMEN. DBIN remains at logic level LOW in all other cases except when HOLDA is active (pulled to logic level HIGH).

MEMORY ENABLE. When active (logic levet LOW), $\overline{M E M E N}$ indicates that the address bus contains a memory address.

WRITE ENABLE. When active (logic level LOW), $\overline{W E}$ indicates that the SBP 9900 A data bus is outputting data to be written into memory.

## Table 2. (Continued)

| SIGNATURE | PIN | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| CRUCLK | 60 | OUT | COMMUNICATIONS-REGISTER-UNIT (CRU) CLOCK. When active (pulled to logic level HIGH), CRUCLK indicates to the external interface logic the presence of output data on CRUOUT, or the presence of an encoded external instruction on A0 through A2. |
| CRUIN | 31 | IN | CRU DATA IN. CRUIN, normally driven by 3-state or open-collector devices, receives input data from the external interface logic. When the SBP 9900A executes a STCR or TB instruction, it samples CRUIN for the level of the CRU input bit specified by the address bus (A3 through A14). |
| CRUOUT | 30 | OUT | CRU DATA OUT. CRUOUT outputs serial data when the SBP 9900A executes a LDCR, SBZ, SBO instruction. The data on CRUOUT should be sampled by the external interface logic when CPUCLK goes active (pulled to logic level HIGH). |
|  |  |  | INTERRUPT CONTROL |
| $\overline{\text { INTREQ }}$ | 32 | IN | INTERRUPT REQUEST. When active (logic level LOW), INTREQ indicates that an external interrupt is requesting service. If $\overline{\operatorname{NNTREQ}}$ is active, the SBP 9900A loads the data on the interrupt-code input-lines ICO through IC3 into the internal interrupt-code storage register. The code is then compared to the interrupt mask bits of the status register. If equal or higher priority than the enabled interrupt level (interrupt code equal or less than status register bits 12 through 15), the SBP 9900A initiates the interrupt sequence. If the comparison fails, the SBP 9900A ignores the interrupt request. In that case, $\overline{\text { INTREQ }}$ should be held active. The SBP 9900A will continue to sample ICO through IC3 until the program enables a sufficiently low interrupt-level to accept the requesting interrupt. |
| ICO (MSB) | 36 | IN | INTERRUPT CODES ICO (MSB) through IC3 (LSB), receiving an interrupt identify code, are sampled by the SBP 9900A when INTREQ is active (logic level LOW). When ICO through IC3 are LLLH, the higher priority external interrupt is requesting service; when HHHH , the lowest priority external interrupt is requesting service. |
| ICO (LSB) | 33 | IN |  |
|  |  |  | MEMORY CONTROL |
| $\widehat{\text { HOLD }}$ | 64 | IN | When active (logic level LOW), $\overline{\text { HOLD }}$ indicates to the SBP 9900A that an external controller (e.g., DMA device) desires to use both the address bus and data bus to transfer data to or from memory. In response, the SBP 9900A enters the hold state after completion of its present memory cycle. The SBP 9900A then allows its address bus, data bus, $\bar{W}, \overline{M E M E N}, ~ D B I N, ~ a n d ~ H O L D A ~ f a c i l i t i e s ~ t o ~ b e ~ p u l l e d ~ t o ~ t h e ~ l o g i c ~ l e v e l ~ H I G H ~ s t a t e . ~$ When $\overline{H O L D}$ is deactivated, the SBB 9900A returns to normal operation from the point at which it was stopped. |
| HOLDA | 5 | OUT | HOLD ACKNOWLEDGE. When active (pulled to logic level HIGH), HOLDA indicates that the SBP 9900A is in the hold state and that its address bus, data bus, $\overline{W E}, \overline{M E M E N}$, and DBIN facilities are pulled to the logic level HIGH state. |
| READY | 62 | IN | When active (logic level HIGH), READY indicates that the memory will be ready to read or write during the next clock cycle. When not-ready is indicated during a memory operation, the SBP 9900A enters a wait state and suspends internal operation until the memory systems activate READY. |
| WAIT | 3 | OUT | When active (pulled to logic level HIGH), WAIT indicates that the SBP 9900A has entered a wait state in response to a not-ready condition from memory. |
|  |  |  | TIMING AND CONTROL |
| IAQ | 7 | IN | INSTRUCTION ACQUISITION. IAQ is active (pulled to logic level HIGH) during any SBP 9900A initiated instruction acquisition memory cycle. Consequently, IAQ may be used to facilitate detection of illegal op codes. |
| $\overline{\text { CYCEND }}$ | 59 | OUT | CYCLE END. When active (logic level LOW), $\overline{\text { CYCEND }}$ indicates that the SBP 9900A will initiate a new microinstruction cycle on the low-to-high transition of the next CLOCK. |
| $\overline{\text { LOAD }}$ | 4 | IN | When active (logic level LOW), $\overline{\text { LOAD }}$ causes the SBP 9900A to execute a nonmaskable interrupt with memory addresses FFFC $_{16}$ and FFFE $_{16}$ containing the associated trap vectors (WP and PC). The load sequence is initiated after the instruction being executed is completed. $\overline{\text { LOAD }}$ will also terminate an idle state. If $\overline{\mathrm{LOAD}}$ is active during the time $\overline{\operatorname{RESET}}$ is active, the $\overline{\mathrm{LOAD}}$ trap will occur after the $\overline{\operatorname{RESET}}$ function is completed. $\overline{\operatorname{LOAD}}$ should remain active for one instruction execution period (IAQ may be used to monitor instruction boundaries). $\overline{L O A D}$ may be |

Table 2. (Continued)

| SIGNATURE | PIN | $1 / 0$ | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\overline{\text { LOAD (Cont.) }}$ |  |  | used to implement cold-start ROM loaders. Additionally, front-panel routines may be implemented using CRU |
| $\overline{\text { RESET }}$ | 6 | IN | When active (logic level LOW), $\overline{\text { RESET }}$ causes the SBP 9900A to reset itself and inhibit $\overline{\text { WE }}$ and CRUCLK. When $\widehat{R E S E T}$ is released, the SBP 9900A initiates a level-zero interrupt sequence acquiring the WP and PC trap vectors from memory locations $0000_{16}$ and $0002_{16}$, sets all status register bits to logic level LOW, and then fetches the first instruction of the reset program environment. $\overline{\text { RESET }}$ must be held active for a minimum of three CLOCK cycles. |

## TIMING

## SBP 9900A Memory

The SBP 9900A basic memory timing for a memory-read cycle with no wait states, and a memory-write cycle with one wait state, is as shown in Figure 10. During each memory-read or memory-write cycle, $\overline{\text { MEMEN }}$ becomes active (logic level LOW) along with valid memory-address data appearing on the address bus (A0 through A14).


Figure 10. SBP 9900A Memory Bus Timing
In the case of a memory-read cycle, DBIN becomes active (pulled to logic level HIGH) at the same time memory-address data becomes valid; the memory write strobe $\overline{\mathrm{WE}}$ remains inactive (pulled to logic level HIGH). If the memory-read cycle is initiated for acquisition of an instruction, IAQ becomes active (pulled to logic level HIGH) at the same time MEMEN becomes active. At the end of a memory-read cycle, MEMEN and DBIN together become inactive. At this time, though the address may change, the data bus remains in the input mode until terminated by the next high-to-low transition of the clock.

In the case of a memory-write cycle, $\overline{\mathrm{WE}}$ becomes active (logic level LOW) with the first high-to-low transition of the clock after $\overline{M E M E N}$ becomes active; DBIN remains inactive. At the end of a memory-write cycle, $\overline{\mathrm{WE}}$ and MEMEN together become inactive.

During either a memory-read or a memory-write operation, READY may be used to extend the duration of the associated memory cycle such that the speed of the memory system may be coordinated with the speed of the SBP 9900 A . If READY is inactive (logic level LOW) during the first low-to-high transition of the clock after MEMEN becomes active, the SBP 9900A will enter a wait state suspending further progress of the memory cycle. The first low-to-high transition of the clock after READY becomes active terminates the wait state andallows normal completion of the memory cycle.

## SBP 9900A Hold

The SBP 9900A hold facilities allow both the ' 9900 A and external devices to share a common memory. To gain memory-bus control, an external device requiring direct memory access (DMA) sends a hold request (HOLD) to the SBP 9900A. When the next available non-memory cycle occurs, the SBP 9900A enters a hold state and signals its surrender of the memory-bus to the external device via a hold acknowledge (HOLDA). Receiving the hold acknowledgement, the external device proceeds to utilize the common memory. After its memory requirements have been satisfied, the external device returns memory-bus control to the SBP 9900A by releasing HOLD.

When $\overline{\text { HOLD }}$ becomes active (logic level LOW), the SBP 9900A enters a hold state at the beginning of the next available non-memory cycle as shown below. Upon entering a hold state, HOLDA becomes active (pulled to logic level HIGH) with the following signals pulled to a HIGH logic level by the individual pull-up resistors tied to each respective open-collector output: DBIN, MEMEN, $\overline{\text { WE }}, \mathrm{A} 0$ through A14, and D0 through D15. When HOLD becomes inactive, the SPB 9900A exits the hold state and regains memory-bus control. If HOLD becomes active during a CRU operation, the SBP 9900A uses an extra clock cycle after the deactivation of $\overline{\text { HOLD }}$ to reassert the CRU address thereby providing the normal setup time for the CRU-bit transfer.


Figure 11. SBP 9900A Hold Timing

## SBP 9900A CRU

The transfer of two data-bits from memory to a peripheral CRU device, and the transfer of one data-bit from a peripheral CRU device to memory, is shown in Figure 12. To transfer a data-bit to a peripheral CRU device, the SBP 9900A outputs the corresponding CRU-bit-address on address bus bits A3 through A14 and the respective data-bit on CRUOUT. During the second clock cycle of the operation, the SBP 9900A outputs a pulse, on CRUCLK, indicating to the peripheral CRU device the presence of a data-bit. This process is repeated until transfer of the entire field of data-bits specified by the CRU instruction has been accomplished. To transfer a data-bit from a peripheral CRU device, the SBP 9900A outputs the corresponding CRU-bit-Address on address bus bits A3 through A14 and receives the respective data-bit on CRUIN. No CRUCLK pulses occur during a CRU input operation.


Figure 12. SBP 9900A CRU Interface Timing

## MICROINSTRUCTION CYCLE

The SBP 9900 includes circuitry which will indicate the completion of a microinstruction cycle. Designated as the $\overline{\text { CYCEND }}$ function, it provides CPU status that can simplify system design. The CYCEND output will go to a low logic level as a result of the low-to-high transition of each clock pulse which initiates the last clock of a microinstruction.

## SBP 9900A INSTRUCTION EXECUTION TIMES

Instruction execution times for the SBP 9900A are a function of:

1) Clock cycle time, $t_{c}(\phi)$
2) Addressing mode used where operands have multiple addressing mode capability
3) Number of wait states required per memory access.

Table 3 lists the number of clock cycles and memory accesses required to execute each SBP 9900A instruction.
For instructions with multiple addressing modes for either or both operands, the table lists the number of clock cycles and memory accesses with all operands addressed in the workspace-register mode. To determine the additional number of clock cycles and memory accesses required for modified addressing, add the appropriate values from the referenced tables. The total instruction-execution time for an instruction is:

$$
\begin{aligned}
& \mathrm{T}=\mathrm{t}_{\mathrm{c}}(\phi)(\mathrm{C}+\mathrm{W} \cdot \mathrm{M}) \\
& \text { where: } \\
& \mathrm{T}=\text { total instruction execution time; } \\
& \mathrm{t}_{\mathrm{c}}(\phi)=\text { clock cycle time; } \\
& \mathrm{C}=\text { number of clock cycles for instruction execution plus address modification; } \\
& \mathrm{W}=\text { number of required wait states per memory access for instruction execution plus address modification; } \\
& \mathrm{M}=\text { number of memory accesses. }
\end{aligned}
$$

Table 3. Instruction Execution Times

| INSTRUCTION | clock cycles c | MEMORY ACCESS M | ADDRESS MODIFICATION ${ }^{\dagger}$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | SOURCE | DEST |
| A | 14 | 4 | A | A |
| $A B$ | 14 | 4 | B | B |
| ABS ( $M S B=0$ ) | 12 | 2 | A | - |
| (MSB $=1$ ) | 14 | 3 | A | - |
| AI | 14 | 4 | - | - |
| ANDI | 14 | 4 | - | - |
| B | 8 | 2 | A | - |
| BL | 12 | 3 | A | - |
| BLWP | 26 | 6 | A | - |
| C | 14 | 3 | A | A |
| CB | 14 | 3 | B | B |
| CI | 14 |  | - | - |
| CKOF | 12 | 1 | - | - |
| CKON | 12 | 1 | - | - |
| CLR | 10 | 3 | A | - |
| COC | 14 | 3 | A | - |
| CZC | 14 | 3 | A | - |
| DEC | 10 | 3 | A | - |
| DECT | 10 | 3 | A | - |
| DIV (ST4 is set) | 16 | 3 | A | - |
| DIV (ST4 is reset) | 92.124 | 6 | A | - |
| IDLE | 12 | 1 | - | - |
| INC | 10 | 3 | A | - |
| INCT | 10 | 3 | A | - |
| INV | 10 | 3 | A | - |
| Jump IPC is changed) | 10 | 1 | - | - |
| (PC is not changed) | 8 | 1 | - | - |
| LDCR ( $\mathrm{C}=0$ ) | 52 | 3 | A | - |
| (1 $<$ C $<88$ ) | 20+2C | 3 | B | - |
| (9<C<15) | 20+2C | 3 | A | - |
| 4 | 12 | 3 | - | - |
| LIMI | 14 | 2 | - | - |
| I_REX | 12 | 1 | - | - |
| $\overline{\text { RESET }}$ function | 26 | 5 | - | - |
| $\overline{\text { LOAD function }}$ | 22 | 5 | - | - |
| Interrupt context switch | 22 | 5 | - | - |



[^8]Table A. Address Modification

| ADDRESSING MODE | CLOCK <br> CYCLES <br> $C$ | MEMORY <br> ACCESSES <br> $M$ |
| :--- | :---: | :---: |
| WR $\left(T_{S}\right.$ or $\left.T_{D}=00\right)$ <br> WR indirect $\left(T_{S}\right.$ or $\left.T_{D}=01\right)$ <br> WR indirect auto- <br> increment $\left(T_{S}\right.$ or $\left.T_{D}=11\right)$ <br> Symbolic $\left(T_{S}\right.$ or $T_{D}=10$, <br> $S$ or $D=0)$ <br> Indexed $\left(T_{S}\right.$ or $T_{D}=10$, <br> $S$ or $D \neq 0)$$\frac{0}{0}$ |  |  |

Table B. Address Modification

| ADDRESSING MODE | CLOCK CYCLES c | MEMORY <br> ACCESSES <br> M |
| :---: | :---: | :---: |
| WR ( $T_{S}$ or $\left.T_{D}=00\right)$ | 0 | 0 |
| WR indirect ( $T_{S}$ or $T_{D}=01$ ) | 4 | 1 |
| WR indirect autoincrement ( $T_{S}$ or $T_{D}=11$ ) | 6 | 2 |
| $\begin{aligned} & \text { Symbolic ( } T_{S} \text { or } T_{D}=10, \\ & S \text { or } D=0) \end{aligned}$ | 8 | 1 |
| $\begin{aligned} & \text { Indexed }\left(T_{S} \text { or } T_{D}=10,\right. \\ & S \text { or } D \neq 0) \end{aligned}$ | 8 | 2 |

As an example, the instruction MOVB is used in a system with $\mathrm{t}_{\mathrm{c}}(\phi)=0.333 \mu_{\mathrm{s}}$ and no wait states are required to access memory. Both operands are addressed in the workspace register mode:

$$
\mathrm{T}=\mathrm{t}_{\mathrm{c}}(\phi)(\mathrm{C}+\mathrm{W} \cdot \mathrm{M})=0.333(14+0 \cdot 4) \mu_{\mathrm{S}}=4.662 \mu_{\mathrm{s}} .
$$

If two wait states per memory access were required, the execution time is:

$$
\mathrm{T}=0.333(14+2 \cdot 4) \mu_{\mathrm{s}}=7.326=\mu \mathrm{s} .
$$

If the source operand was addressed in the symbolic mode and two wait states were required:

$$
\begin{aligned}
& \mathrm{T}=\mathrm{t}_{\mathrm{c}}(\phi)(\mathrm{C}+\mathrm{W} \cdot \mathrm{M}) \\
& \mathrm{C}=14+8=22 \\
& \mathrm{M}=4+1=5 \\
& \mathrm{~T}=0.333(22+2 \cdot 5) \mu_{\mathrm{S}}=10.656 \mu_{\mathrm{s}} .
\end{aligned}
$$

## INTERFACING

The input/output ( $\mathrm{I} / \mathrm{O}$ ) accommodations have been designed for TTL compatibility. Direct interfacing, supportable by the entire families of catalog devices, is shown in Figure 13.


Figure 13. Typical SBP 9900 A System

## Input Circuit

The input circuit used on the SBP 9900A is basically an RTL configuration which has been modified for TTL compatibility as shown in Figure 14A. An input-clamping diode is incorporated to limit negative excursions (ringing) when the SBP 9900A is on the receiving end of a transmission line; an input switching threshold of nominally +1.5 volts has been specified for improved noise immunity. This threshold is achieved via two resistors which function as a voltage divider to increase the one $V_{B E}$ threshold of the $I^{2} L$ input transistor to +1.5 volts. Since this input circuit is independent of injector current, input threshold compatibility is maintained over the entire speed/power performance range.


Figure 14. Schematics of Equivalent Inputs, Outputs, Inputs/Outputs


Figure 15. Typical Input Characteristics

The input circuit characteristics for input current versus input voltage are shown in Figure 15. The 10K and 20K ohm load lines and threshold knee at +1.5 volts provide a high-impedance characteristic to reduce input loading and improve the low-logic level input noise immunity over some standard TTL inputs. Full compatibility is maintained with virtually all 5 volt logic families even when the SBP 9900A is powered down (injector current reduced).

## Sourcing Inputs

The inputs may be sourced directly by most 5 volt logic families. Five volt functions which feature internal pull-up resistors at their outputs require no external interface components; five volt functions which feature open-collector outputs generally require external pull-up resistors.

## Terminating Unused Inputs

Inputs which are selected to be hardwired to a logic-level low may be connected directly to ground. Inputs which are selected to be hardwired to a logic-level high must be tied, via a current limiting (pull-up) resistor, to a logic-level-high low-impedance voltage source such as $\mathrm{V}_{\mathrm{cc}}$. A single transient protecting resistor may be utilized common to ( N ) inputs.

## Output Circuit

The output circuit selected for the SBP 9900A is an injected open-collector transistor shown in Figure 14B. Since this transistor is injected, output sourcing capability is directly related to injector current. In other words, the number of loads which may be sourced by an SBP 9900A output is directly reduced as injector current is reduced.

The output circuit characteristic for logic-level low output voltage ( $\mathrm{V}_{\mathrm{OL}}$ ) versus logic-level low output current ( $\mathrm{I}_{\mathrm{oL}}$ ) is shown in Figure 16. At rated injector current, the SBP 9900A output circuit offers a low-level output voltage of typically 220 mV .


Figure 16. Typical Output Characteristics

The output circuit characteristics for 1 ) logic-level high output voltage $\left(\mathrm{V}_{\mathrm{OH}}\right)$ and current $\left(\mathrm{I}_{\mathrm{OH}}\right), 2$ ) rise times, and 3) next stage input noise immunity, are a function of the load circuit being sourced. The load circuit may be either:
A) the direct input, if no source current is required, of a five-volt logic family function,
or, for greater noise immunity and improved rise times,
B) the direct input of a five-volt logic family function in conjunction with a discrete pull-up resistor.

When a discrete pull-up resistor $\left(\mathrm{R}_{\mathrm{L}}\right)$ is utilized, the fanout requirements placed on a particular SBP 9900A output restrict both the maximum and minimum value of $R_{L}$.

## POWER SOURCE

$I^{2} L$ is a current-injected logic. When placed across a curve tracer, the processor will resemble a silicon switching diode. Any voltage or current source capable of supplying the desired current at the injector mode voltage required will suffice. A dry-cell battery, a 5 -volt TTL power supply, a programmable current supply (for power-up/power-down operation) - literally whatever power source is convenient can be used for most cases. For example, if a 5 -volt TTL power supply is to be used, a series dropping resistor would be connected between the 5 -volt supply and the injector pins of the I ${ }^{2}$ L device, as illustrated in Figure 17, to select the desired operating current.

An alternate solution utilizes the Texas Instruments TL497 switc̣ing-regulator as illustrated in Figure 18.


GENERAL FORMULA (OHM'S LAW)

$$
\begin{gathered}
\text { R}_{\text {DROP }}=\frac{V_{\text {SUPPLY }}-V_{C C}}{I_{C C}} \\
\text { EXAMPLE FOR } V_{S U P P L Y}=5 V, \text { AND ICC }=500 \mathrm{~mA}: \\
\text { RDROP }=\frac{5-1.05}{0.5}=\frac{3.95}{0.5}=7.9 \text { OHMS }
\end{gathered}
$$

Figure 17. Injector Current Calculations


Figure 18. Switching-Regulator Injector Source

Operating from a constant current power source, the SBP 9900A may be powered-up/powered-down with complete maintenance of data integrity to execute instructions over a speed/power range spanning several orders of user-selectable injector-supply-current range as illustrated in Figure 19.

Figures 20 and 21 show the typical injector node voltages which occur across the temperature and injector current ranges.


Figure 19. SBP 9900A Clock Period vs. Injector Current


Figure 20. SBP 9900A Injector Node Voltage vs. Free-Air Temperature

## ELECTRICAL SPECIFICATIONS



Figure 21. SBP 9900 A Injector Node Voltage vs. Injector Current

## ELECTRICAL SPECIFICATIONS

SBP 9900A Recommended Operating Conditions, Unless Otherwise Noted $I_{\text {Cc }}=500 \mathrm{~mA}$

|  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current, ICC |  | 450 | 500 | 550 | mA |
| High-level output voltage, $\mathrm{V}_{\mathrm{OH}}$ |  |  |  | 5.5 | V |
| Low-level output current, 1 OL |  |  |  | 20 | mA |
| Clock frequency; ${ }^{\text {clock }}$ |  | 0 |  | 2 | MHz |
| Width of clock pulse, $\mathrm{t}_{\mathbf{w}}$ | High (67\%) ( $\mathrm{V}_{1 \mathrm{H}}=2.5 \mathrm{~V}$ max) | 330 |  |  | ns |
|  | Low (33\%) | 170 |  |  |  |
| Clock rise time, $\mathrm{t}_{\mathrm{r}}$ |  | 10 |  |  | ns |
| Clock fall time, $\mathrm{t}_{\mathrm{f}}$ |  | 10 |  |  | ns |
| Setup time, $\mathrm{t}_{\text {su }}$ (see Figure 24) | HOLD | $210 \uparrow$ |  |  | ns |
|  | READY | $140 \uparrow$ |  |  |  |
|  | D0-D15 | $85 \uparrow$ |  |  |  |
|  | CRUIN | $65 \uparrow$ |  |  |  |
|  | INTREQ | $25 \uparrow$ |  |  |  |
|  | ICO-IC3 | $25 \uparrow$ |  |  |  |
| Hold time, $\mathrm{th}_{\text {h }}$ (see Figure 24) | HOLD | $25 \uparrow$ |  |  | ns |
|  | READY | $65 \uparrow$ |  |  |  |
|  | D0-D15 | $65 \uparrow$ |  |  |  |
|  | CRUIN | $55 \uparrow$ |  |  |  |
|  | INTREQ | $90 \uparrow$ |  |  |  |
|  | ICO-IC3 | $90 \uparrow$ |  |  |  |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | SBP $9900 \mathrm{M} / \mathrm{N}$ | -55 |  | 125 | ${ }^{\circ} \mathrm{C}$ |
|  | SBP 9900E | -40 |  | 85 |  |

[^9]SBP 9900A Electrical Characteristics (Over Recommended Operating Free-Air Temperature Range, Unless Otherwise Noted)

| PARAMETER |  |  | TEST CONDITIONS ${ }^{\text { }}$ | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IH }}$ | High-level input voltage |  |  | 2 |  |  | V |
| $V_{\text {IL }}$ | Low-level input voltage |  |  |  |  | 0.8 | $V$ |
| VIK | Input clamp voltage |  | $I_{C C}=$ MIN, $\quad I_{1}=-12 \mathrm{~mA}$ |  |  | -1.5 | V |
| 1 OH | High-level output current |  | $\begin{array}{ll} I_{C C}=500 \mathrm{~mA}, & \mathrm{~V}_{1 \mathrm{H}}=2 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, & V_{O H}=5.5 \mathrm{~V} \end{array}$ |  |  | 400 | $\mu \mathrm{A}$ |
| VOL | Low-level output voltage |  | $\begin{array}{ll} I_{C C}=500 \mathrm{~mA}, & V_{\mathrm{IH}}=2 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, & I_{\mathrm{OL}}=20 \mathrm{~mA} \end{array}$ |  |  | 0.4 | V |
| 11 | Input current | Clock |  |  | 480 | 600 | $\mu \mathrm{A}$ |
|  |  | All other inputs | ${ }^{1} \mathrm{CC}=500 \mathrm{~mA}, \quad V_{1}=2.4 \mathrm{~V}$ |  | 240 | 300 |  |

${ }^{\dagger}$ For conditions shown as MAX, use the appropriate value specified under recommended operating conditions.
$\ddagger$ All typical values are at $\mathrm{I}_{\mathrm{C}} \mathrm{C}=500 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$.

SBP 9900A Switching Characteristics, ( $\mathrm{I}_{\mathrm{CC}}=\mathrm{NOM}, \mathrm{T}_{\mathrm{A}}=$ Recommended Operating Free-Air Temperature
Range Unless Otherwise Noted) See Figures 22 And 23.

| PARAMETER | FROM | TO | TEST CONDITIONS | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {max }}$ | MAXIMUM CLOCK FREQUENCY |  | $C_{L}=150 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=280 \Omega$ | 2 |  |  | MHz |
| ${ }^{\text {P PLH }}$ or tPHL | CLOCK | ADDRESS BUS (A0 - A14) |  |  | 170 | 225 | ns |
| ${ }^{\text {tPLH }}$ or TPHL | CLOCK | DATA BUS (D0 - D15) |  |  | 170 | 265 | ns |
| ${ }^{\text {TPLH }}$ or TPHL | CLOCK | WRITE ENABLE (WE) |  |  | 220 | 295 | ns |
| ${ }^{\text {tPLH }}$ or ${ }^{\text {TPHL }}$ | CLOCK | CYCLE END (CYCEND) |  |  | 170 | 225 | ns |
| tPLH or tPHL | CLOCK | DATA BUS IN (DBIN) |  |  | 190 | 250 | ns |
| ${ }^{\text {tPLH }}$ or ${ }^{\text {tPHL }}$ | CLOCK | MEMORY ENABLE (MEMEN) |  |  | 155 | 205 | ns |
| tPLH or TPHL | CLOCK | CRU CLOCK (CRUCLK) |  |  | 187 | 280 | ns |
| tPLH or tPHL | CLOCK | CRU DATA OUT (CRUOUT) |  |  | 210 | 265 | ns |
| ${ }^{\text {t PLH }}$ or ${ }^{\text {tPHL }}$ | CLOCK | HOLD ACKNOWLEDGE (HLDA) |  |  | 320 | 410 | ns |
| tPLH or tPhL | CLOCK | WAIT |  |  | 155 | 210 | ns |
| tPLH or tPHL | CLOCK | INSTRUCTION ACQUISITION (1AQ) |  |  | 155 | 210 | ns |

$\ddagger$ All typical values are at $25^{\circ} \mathrm{C}$.


Figure 22. Switching Times - Voltage Waveforms


Figure 23. Switching Times Load Circuits

| Product Data Book | SBP 9900A |
| :--- | :--- |
|  | ELECTRICAL SPECIFICATIONS |

Clock Frequency vs. Temperature
Stability of the operational frequency over the full temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ is illustrated in Figure 24. The effects of temperature on clock frequency are nil above $0^{\circ} \mathrm{C}$. Below $0^{\circ} \mathrm{C}$ the effects are typically less than $-8 \%$ with respect to the typical performance.


Figure 24. SBP 9900A A-C Performance vs. Temperature

## TMS 9980A/ <br> TMS 9981

## 1. INTRODUCTION

### 1.1 DESCRIPTION

The TMS 9980A/TMS 9981 is a software-compatible member of TI's 9900 family of microprocessors. Designed to minimize the system cost for smaller systems, the TMS 9980A/TMS 9981 is a single-chip 16 -bit central processing unit (CPU) which has an 8 -bit data bus, on-chip clock, and is packaged in a 40 -pin package (see Figure 1 ). The instruction set of the TMS 9980A/TMS 9981 includes the capabilities offered by full minicomputers and is exactly the same as the 9900 's. The unique memory-to-memory architecture features multiple register files, resident in memory, which allow faster response to interrupts and increased programming flexibility. The separate bus structure simplifies the system design effort. Texas Instruments provides a compatible set of MOS and TTL memory and logic function circuits to be used with a TMS 9980A/TMS 9981 system.

### 1.2 KEY FEATURES

- 16-Bit Instruction Word
- Full Minicomputer Instruction Set Capability Including Multiply and Divide
- Up to 16,384 Bytes of Memory
- $\quad$-Bit Memory Data Bus
- Advanced Memory-to-Memory Architecture
- Separate Memory, I/O, and Interrupt-Bus Structures
- 16 General Registers
- 4 Prioritized Interrupts
- Programmed and DMA I/O Capability
- On-Chip 4.Phase Clock Generator
- $40-$ Pin Package
- N-Channel Silicon-Gate Technology


### 1.3 TMS 9980A/TMS 9981 DIFFERENCES

The TMS 9980A and the TMS 9981 although very similar, have several differences which user should be aware.

1. The TMS 9980A requires a $V_{B B}$ supply (pin 21) while the $T M S 9981$ has an internal charge pump to generate $V_{B B}$ from $V_{C C}$ and $V_{D D}$.
2. The TMS 9981 has an optional on-chip crystal oscillator in addition to the external clock mode of the TMS 9980A.
3. The pin-outs are not compatible for DO-D7, INTO-INT2, and $\bar{\phi} 3$.


FIGURE 1 - ARCHITECTURE

## 2. ARCHITECTURE

The memory for the TMS 9980A/TMS 9981 is addressable in 8 -bit bytes. A word is defined as 16 bits or 2 consecutive bytes in memory. The words are restricted to be on even address boundaries, i.e., the most-significant half ( 8 bits) resides at even address and the least-significant half resides at the subsequent odd address. A byte can reside at even or odd address. The word and byte formats are shown below.


## 21 REGISTERS AND MEMORY

The TMS 9980A/TMS 9981 employs an advanced memory-to-memory architecture. Blocks of memory designated as workspace replace internal hardware registers with program-data registers. The TMS 9980A/TMS 9981 memory map is shown in Figure 2. The first two words ( 4 bytes) are used for RESET trap vector. Addresses 000416 through 001316 are used for interrupt vectors. Addresses 0040 through 007 F are used for the extended operation (XOP) instruction trap vectors. The last four bytes at address 3 FFC 16 to 3 FFF are used for trap vector for the LOAD function.

The remaining memory is available for programs, data, and workspace registers. If desired, any of the special areas may also be used as general memory.

Three internal registers are accessible to the user. The program counter (PC) contains the address of the instruction following the current instruction being executed. This address is referenced by the processor to fetch the next instruction from memory and is then automatically incremented. The status register (ST) contains the present state of the processor and will be further defined in Section 3.4. The workspace pointer (WP) contains the address of the first word in the currently active set of workspace registers.


FIGURE 2 - MEMORY MAP

A workspace-register file occupies 16 contiguous memory words in the general memory area. Each workspace register may hold data or addresses and function as operand registers, accumulators, address registers, or index registers. During instruction execution, the processor addresses any register in the workspace by adding the register number to the contents of the workspace pointer and initiating a memory request for the word. The relationship between the workspace pointer and its corresponding workspace is shown below.


The workspace concept is particularly valuable during operations that require a context switch, which is a change from one program environment to another (as in the case of an interrupt or call to a subroutine). Such an operation, using a conventional multi-register arrangement, requires that at least part of the contents of the register file be stored and reloaded. A memory cycle is required to store or fetch each word. By exchanging the program counter, status register, and workspace pointer, the TMS 9980A/TMS 9981 accomplishes a complete context switch with only six store cycles and six fetch cycles. After the switch the workspace pointer contains the starting address of a new 16 -word workspace in memory for use in the new routine. A corresponding time saving occurs when the original context is restored. Instructions in the TMS 9980A/TMS 9981 that result in a context switch include:

1. Branch and Load Workspace Pointer (BLWP)
2. Return from Subroutine (RTWP)
3. Extended Operation (XOP)

Device interrupts, $\overline{\operatorname{RESET}}$, and $\overline{\text { LOAD }}$ also cause a context switch by forcing the processor to trap to a service subroutine.

### 2.2 INTERRUPTS

The architecture of the 9900 family allows vectoring of 16 interrupts. These interrupts are assigned levels from 0 to 15 . The interrupt at level 0 has the highest priority and the interrupt at level 15 has the lowest priority. The TMS 9900 implements all 16 interrupt levels. The TMS 9980A/TMS 9981 implements only 5 levels (level 0 and levels 1 through 4). Level 0 is reserved for $\overline{\text { RESET function. }}$

Levels 1 through 4 may be used for external devices. The external levels may also be shared by several device interrupts, depending upon system requirements. The TMS 9980A/TMS 9981 continuously compares the interrupt code (ICO through IC2) with the interrupt mask contained in status-register bits 12 through 15 . When the level of the pending interrupt is less than or equal to the enabling mask level (higher or equal priority interrupt), the processor recognizes the interrupt and initiates a context switch following completion of the currently executing instruction. The processor fetches the new context WP and PC from the interrupt vector locations. Then, the previous context WP, PC, and ST are stored in workspace registers 13,14 , and 15, respectively, of the new workspace. The TMS 9980A/TMS 9981 then forces the interrupt mask to a value that is one less than the level of the interrupt being serviced. This allows only interrupts of higher priority to interrupt a service routine. The processor also inhibits interrupts until the first instruction of the service routine has been executed to allow modification of interrupt mask if needed (to mask out certain-interrupts). All interrupt requests should remain active until recognized by the processor in the device-service routine. The individual service routines must reset the interrupt requests before the routine is complete. The interrupt code (ICO-IC2) may change asynchronously within the constraints specified in Section 2.10.4.

If a higher priority interrupt occurs, a second context switch occurs to service the higher-priority interrupt. When that routine is complete, a return instruction (RTWP) restores the first service routine parameters to the processor to complete processing of the lower-priority interrupt. All interrupt subroutines should terminate with the return instruction to restore original program parameters. The interrupt-vector locations, device assignment, enabling mask value and the interrupt code are shown in Table 1.

TABLE 1
INTERRUPT LEVEL DATA

| INTERRUPT CODE (ICO-IC2) | FUNCTION | VECTOR LOCATION (MEMORY ADDRESS IN HEX) | DEVICE ASSIGNMENT | INTERRUPT MASK VALUES <br> TO ENABLE <br> (ST12 THROUGH ST15) |
| :---: | :---: | :---: | :---: | :---: |
| 110 | Level 4 | 0010 | External Device | 4 Through F |
| 101 | Level 3 | 000 C | External Device | 3 Through F |
| 100 | Level 2 | 0008 | External Device | 2 Through F |
| 011 | Level 1 | 0004 | External Device | 1 Through F |
| $0 \quad 01$ | Reset | 0000 | Reset Stimulus | Don't Care |
| 010 | Load | 3 F F C | Load Stimulus | Don't Care |
| 000 | Reset | 0000 | Reset Stimulus | Don't Care |
| 111 | No-Op | --- | ---- | ----- |

Note that $\overline{\operatorname{RESET}}$ and $\overline{\text { LOAD }}$ functions are also encoded on the interrupt code input lines. Figure 3 illustrates some of the possible configurations. To realize $\overline{\text { RESET }}$ and one interrupt no external component is needed. If $\overline{\text { LOAD }}$ is also needed, a three input AND gate is wired as shown. If the system requires more than one interrupt, a single SN74148 (TIM 9907) is required.


FIGURE 3 - TMS 9980A/TMS 9981 INTERRUPT INTERFACE

### 2.3 INPUT/OUTPUT

The TMS 9980A/TMS 9981 utilizes a versatile direct command-driven I/O interface designated as the communicationsregister unit (CRU). The CRU provides up to 2,048 directly addressable output bits. Both input and output bits can be addressed individually or in fields of from 1 to 16 bits. The TMS 9980A/TMS 9981 employs CRUIN, CRUCLK, and A13 (for CRUOUT) and 11 bits (A2-A12) of the address bus to interface with the CRU system. The processor instructions that drive the CRU interface can set, reset, or test any bit in the CRU array or move between memory and CRU data fields.

### 2.4 SINGLE-BIT CRU OPERATIONS

The TMS 9980A/TMS 9981 performs three single-bit CRU functions: test bit (TB), set bit to one (SBO), and set bit to zero (SBZ). To identify the bit to be operated upon, the TMS 9980A/TMS 9981 develops a CRU-bit address and places it on the address bus, A2 to A12.

For the two output operations (SBO and SBZ), the processor also generates a CRUCLK pulse, indicating an output operation to the CRU device and places bit 7 of the instruction word on the A13 line to accomplish the specified
operation (bit 7 is a one for SBO and a zero for SBZ). A test-bit instruction transfers the addressed CRU bit from the CRUIN input line to bit 2 of the status register (EQUAL).

The TMS 9980A/TMS 9981 develops a hardware base address for the single-bit operations from the software base address contained in workspace register 12 and the signed displacement count contained in bits 8 through 15 of the instruction. The displacement allows two's complement addressing from base minus 128 bits through base plus 127 bits. The hardware base address (bits 4 through 14 of WR12) is added to the signed displacement specified in the instruction and the result is loaded into the address bus. Figure 4 illustrates the development of a single-bit CRU address.


FIGURE 4 - TMS 9980A/TMS 9981 SINGLE-BIT CRU ADDRESS DEVELOPMENT

### 2.5 MULTIPLE-BIT CRU OPERATIONS

The TMS 9980A/TMS 9981 performs two multiple-bit CRU operations: store communications register (STCR) and load communications register (LDCR). Both operations perform a data transfer from the CRU-to-memory or from memory-to-CRU as illustrated in Figure 5. Although the figure illustrates a full 16 -bit transfer operation, any number of bits from 1 through 16 may be involved. The LDCR instruction fetches a word from memory and right-shifts it to serially transfer it to CRU output bits. If the LDCR involves eight or fewer bits, those bits come from the right-justified field within the addressed byte of the memory word. If the LDCR involves nine or more bits, those bits come from the right-justified field within the whole memory word. When transferred to the CRU interface, each successive bit receives an address that is sequentially greater than the address for the previous bit. This addressing mechanism results in an order reversal of the bits; that is, bit 15 of the memory word (or bit 7) becomes the lowest addressed bit in the CRU and bit 0 becomes the highest addressed bit in the CRU field.

An STCR instruction transfers data from the CRU to memory. If the operation involves a byte or less transfer, the transferred data will be stored right-justified in the memory byte with leading bits set to zero. If the operation involves from nine to 16 bits, the transferred data is stored right-justified in the memory word with leading bits set to zero.

When the input from the CRU device is complete, the first bit from the CRU is the least-significant-bit position in the memory word or byte.


FIGURE 5 - TMS 9980ATMS 9981 LDCR/STCR DATA TRANSFERS
Figure 6 illustrates how to implement a 16 -bit input and a 16 -bit output register in the CRU interface. CRU addresses are decoded as needed to implement up to 128 such 16 -bit interface registers. In system application, however, only the exact number of interface bits needed to interface specific peripheral devices are implemented. It is not necessary to have a 16 -bit interface register to interface an 8 -bit device.

### 2.6 EXTERNAL INSTRUCTIONS

The TMS 9980A/TMS 9981 has five external instructions that allow user-defined external functions to be initiated under program control. These instructions are CKON, CKOF, RSET, IDLE, and LREX. These mnemonics, except for IDLE, relate to functions implemented in the 990 minicomputer and do not restrict use of the instructions to initiate various user-defined functions. IDLE also causes the TMS 9980A/TMS 9981 to enter the idle state and remain until an interrupt, RESET, or LOAD occurs. When any of these five instructions are executed by the TMS 9980A/TMS 9981, a unique 3 -bit code appears on the address bus, bits A13, A0, and A1, along with a CRUCLK pulse. When the TMS 9980A/TMS 9981 is in an idle state, the 3-bit code and CRUCLK pulses occur repeatedly until the idle state is terminated. The codes are:

| EXTERNAL. INSTRUCTION | A13 | A0 | A1 |
| :---: | :---: | :---: | :---: |
| LREX | $H$ | $H$ | $H$ |
| CKOF | $H$ | $H$ | L |
| CKON | $H$ | L | $H$ |
| RSET | L | $H$ | H |
| IDLE | L | $H$ | L |
| CRU INSTRUCTIONS | $H / L$ | L | L |



FIGURE 6 - TMS 9980A/9981 16-BIT INPUT/OUTPUT INTERFACE

Note that during external instructions bits (A2-A12) of the address bus may have any of the possible binary patterns. Since these bits (A2-A12) are used as CRU addresses, CRUCLK to the CRU must be gated with a decode of 0 on A0 and $A 1$ to avoid erroneous strobe to CRU bits during external instruction execution.

Figure 7 illustrates typical external decode logic to implement these instructions. Note CRUCLK to the CRU is inhibited during external instructions.


Figure 7 - external instruction decode logic

### 2.7 NON-MASK ABLE INTERRUPTS

### 2.7.1 LOAD Function

The LOAD stimulus is an unmaskable interrupt that allows cold-start ROM loaders and front panels to be implemented for the TMS 9980A/TMS 9981. When the TMS 9980A/TMS 9981 decodes LOAD on ICO-IC2 lines, it initiates an interrupt sequence immediately following the instruction being executed. Memory location 3FFC is used to obtain the vector (WP and PC). The old PC, WP, and ST are loaded into the new workspace and the interrupt mask is set to 0000. Then the program execution resumes using the new PC and WP. Recognition of LOAD by the processor will also terminate the idle condition. External stimulus for LOAD must be held active (on ICO-IC2) for one instruction period by using IAQ signal.

### 2.7.2 RESET

When the TMS 9980A/TMS 9981 recognizes a RESET on ICO-IC2, it resets and inhibits $\bar{W} E$ and CRUCLK. Upon removal of the RESET code, the TMS 9980A/TMS 9981 initiates a level-zero interrupt sequence that acquires WP and PC from location 0000 and 0002 , sets all status register bits to zero and starts execution. Recognition of RESET by the processor will also terminate an idle state. External stimulus for RESET must be held active for a minimum of three clock cycles.
CAUSES IMMED ENTRY HERE
ET RESET VECTOR (WP AND PC) FROM LOCATION 0.2 STORE PREVIOUS PC, WP, AND ST IN NEW WORKSPACE. SET INTERRUPT MASK (ST 12-ST 15) $=0$


(WP AND PC) FROM LOCATION 3FFC ${ }_{16,3 \text { FFF } 16}$ STORE PREVIOUS PC, WP, AND ST IN NEW WORKSPACE. SET INTERRUPT MASK (ST12-ST15) $=0$


FIGURE 8 - TMS 9980A/TMS 9981 CPU FLOW CHART

### 2.8 TMS 9980A PIN DESCRIPTION

Table 2 defines the TMS 9980A pin assignments and describes the function of each pin.

TABLE 2
TMS 9980A PIN ASSIGNMENTS AND FUNCTIONS


## TABLE 2 (CONTINUED)

| SIGNATURE | PIN | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\overline{M E M E N}$ | 40 | OUT | Memory enable. When active (low), $\overline{M E M E N}$ indicates that the address bus contains a memory address. When HOLDA is active, MEMEN is in the high impedance state. |
| WE | 38 | OUT | Write enable. When active (low), $\overline{W E}$ indicates that memory-write data is available from the TMS 9980 to be written into memory. When HOLDA is active, $\overline{W E}$ is in the high-impedance state. |
| CRUCLK | 37 | OUT | CRU clock. When active (high), CRUCLK indicates that external interface logic should sample the output data on CRUOUT or should decode external instructions on AO, A1, A13. |
| CRUIN | 19 | IN | CRU data in. CRUIN, normally driven by 3 -state or open-collector devices, receives input data from external interface logic. When the processor executes a STCR or TB instruction, it samples CRUIN for the level of the CRU input bit specified by the address bus (A2 through A12). |
| INT2 | 23 | IN | Interrupt code. Refer to Section 2.2 for detailed description. |
| INTI | 24 | IN |  |
| INTO | 25 | in |  |
|  |  |  | MEMORY CONTROL |
| $\overline{\text { HOLD }}$ | 1 | IN | Hold. When active (low), $\overline{\text { HOLD }}$ indicates to the processor that an external controller (e.g., DMA device) desires to utilize the address and data buses to transfer data to or from memory. The TMS 9980A enters the hold state following a hold signal when it has completed its present memory cycle.* The processor then places the address and data buses in the high-impedance state (along with $\overline{W E} \overline{M E} \overline{M E N}$, and DBIN) and responds with a hold-acknowledge signal (HOLDA). When HOLD is removed, the processor returns to normal operation. |
| HOLDA | 2 | OUT | Hold acknowledge. When active (high), HOLDA indicates that the processor is in the hold state and the address and data buses and memory control outputs ( $\overline{W E}, \overline{M E M E N}$, and DBIN) are in the high-impedance state. |
| READY | 39 | IN | Ready. When active (high), READY indicates that memory will be ready to read or write during the next clock cycle. When not-ready is indicated during a memory operation, the TMS 9980A enters a wait state and suspends internal operation until the memory systems indicated ready. |
| IAQ | 3 | OUT | TIMING AND CONTROL. <br> Instruction acquisition. IAQ is active (high) during any memory cycle when the TMS 9980A is acquiring an instruction. IAQ can be used to detect illegal op codes. It may also be used to synchronize LOAD stimulus. |

### 2.9 TMS 9981 PIN DESCRIPTION

Table 3 defines the TMS 9981 pin assignments and describes the function of each pin.

TABLE 3
TMS 9981 PIN ASSIGNMENTS AND FUNCTIONS


TABLE 3 (CONTINUED)

| SIGNATURE | PIN | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| MEMEN | 40 | OUT | Memory enable. When active (low), MEMEN indicates that the address bus contains a memory address. When HOLDA is active, MEMEN is in the high-impedance state. |
| $\overline{W E}$ | 38 | OUT | Write enable. When active (low), WE indicates that memory-write data is available from the TMS 9981 to be written into memory. When HOLDA is active, $\overline{W E}$ is in the high-impedance state. |
| CRUCLK | 37 | OUT | CRU clock. When active (high), CRUCLK indicates that external interface logic should sample the output data on CRUOUT or should decode external instructions on A0, A1, A13. |
| CRUIN | 19 | IN | CRU data in. CRUIN, normally driven by 3 -state or open-collector devices, receives input data from external interface logic. When the processor executes a STCR or TB instruction, it samples CRUIN for the level of the CRU input bit specified by the address bus (A2 through A12). |
| INT2 | 22 | IN | Interrupt code. Refer to Section 2.2 for detailed description. |
| INT1 | 23 | IN |  |
| INTO | 24 | IN |  |
| HOLD | 1 | IN | MEMORY CONTROL |
|  |  |  | Hold. When active (low), HOLD indicates to the processor that an external controller (e.g., DMA device) desires to utilize the address and data buses to transfer data to or from memory. The TMS 9981 enters the hold state following a hold signal when it has completed its present memory cycle.* The processor then places the address and data buses in the high-impedance state (along with $\bar{W} E, \overline{M E M E N}$, and DBIN) and responds with a hold-acknowledge signal (HOLDA). When HठLD is removed, the processor returns to normal operation. |
| HOLDA | 2 | OUT | Hold acknowledge. When active (high), HOLDA indicates that the processor is in the hold state and the address and data buses and memory control outputs (WE, MEMEN, and DBIN) are in the high-impedance state. |
| READY | 39 | IN | Ready. When active (high), READY indicates that memory will be ready to read or write during the next clock cycle. When not-ready is indicated during a memory operation, the TMS 9981 enters a wait state and suspends internal operation until the memory systems indicated ready. |
| IAQ | 3 | OUT | TIMING AND CONTROL <br> Instruction acquisition. IAQ is active (high) during any memory cycle when the TMS 9981 is acquiring an instruction. IAQ can be used to detect illegal op codes. It may also be used to synchronize LOAD stimulus. |

*If the cycle following the present memory cycle is also a memory cycle it, too, is completed before TMS 9981 enters hold state.

### 2.10 TIMING

### 2.10.1 Memory

Basic memory read and write cycles are shown in Figures 9a and 9b. Figure 9a shows a read and a write cycle with no wait states while Figure $9 b$ shows a read and a write cycle for a memory requiring one wait state.
$\overline{M E M E N}$ goes active (low) during each memory cycle. At the same time that MEMEN is active, the memory address appears on the address bits AO through A13. Since the TMS 9980A/TMS 9981 has an 8 -bit data bus, every memory operation consists of two consecutive memory cycles. Address bit A13 is 0 for the first of the two cycles and goes to 1 for the second. If the cycle is a memory-read cycle, DBIN will go active (high) at the same time $\overline{M E M E N}$ and AO through A13 become valid. The memory-write ( $\overline{\mathrm{WE}}$ ) signal remains inactive during a read cycle.

The READY signal allows extended memory cycle as shown in Figure 9b.

FIGURE 9a - TMS 9980A/TMS 9981 MEMORY BUS TIMING (NO WAIT STATES)



#### Abstract

At the end of the read cycle, $\overline{M E M E N}$ and DBIN go inactive (high and low respectively). The address bus also changes at this time, however, the data bus remains in the input mode for one clock cycle after the read cycle.

A write cycle is similar to read cycle except that $\overline{W E}$ goes active (low) as shown and valid write data appears on the data bus at the same time the address appears.


### 2.10.2 HOLD

Other interfaces may utilize the TMS 9980A/TMS 9981 memory bus by using the hold operation (illustrated in Figure 10) of the TMS 9980A/TMS 9981. When $\overline{\text { HOLD }}$ is active (low), the TMS 9980A/TMS 9981 enters the hold state at the next available non-memory cycle clock period. When the TMS 9980A/TMS 9981 has entered the hold state HOLDA goes active (high), A0 through A13, D0 through D7, DBIN, $\overline{M E M E N}$, and $\overline{W E}$ go into high-impedance state to allow other devices to use the memory buses. When $\overline{\text { HOLD goes inactive, TMS 9980A/TMS } 9981 \text { resumes processing as }}$ shown. Considering that there can be a maximum of 6 consecutive memory operations, the maximum delay between
 where $W$ is the number of wait states per memory cycle and $\mathrm{t}_{\mathrm{c}(\phi)}$ is the clock cycle time. If hold occurs during a CRU operation, the TMS 9980A/TMS 9981 uses an extra clock cycle (after the removal of the $\overline{H O L D}$ signal) to reassert the CRU address providing the normal setup times for the CRU bit transfer that was interrupted.

### 2.10.3 CRU

CRU interface timing is shown in Figure 11. The timing for transferring two bits out and one bit in is shown. These transfers would occur during the execution of a CRU instruction. The other cycles of the instruction execution are not illustrated. To output a CRU bit, the CRU-bit address is placed on the address bus A2 through A12 and the actual bit data on A13. During the second clock cycle a CRU pulse is supplied by CRUCLK. This process is repeated until the number of bits specified by the instruction are completed.

The CRU input operation is similar in that the bit address appears on A2 through A12. During the subsequent cycle, the TMS 9980A/TMS 9981 accepts the bit input data as shown. No CRUCLK pulses occur during a CRU input operation.

### 2.10.4 Interrupt Code (ICO-IC2)

The TMS 9980A/TMS 9981 uses 4 phase clock ( $\phi 1, \phi 2, \phi 3$, and $\phi 4$ ) for timing and control of the internal operations. ICO-IC2 are sampled during $\phi 4$ and then during $\phi 2$.

If these two successive samples are equal, the code is accepted and latched for internal use on the subsequent $\phi 1$. In systems with simple interrupt structures this allows the interrupt code to change asynchronously without the TMS 9980A/TMS 9981 accepting erroneous codes. Figure 3 shows systems with a single level of external interrupt implemented that would require no external timing. When implementing multiple external interrupts, as in the bottom diagram of Figure 3, external synchronization of interrupt requests is required. See Figure 12 for a timing diagram. In systems with more than one external interrupt, the interrupts should be synchronized with the $\overline{\phi 3}$ output of the TMS 9980A/TMS 9981 to avoid code transitions on successive sample cycles. This synchronization ensures that the TMS 9980A/TMS 9981 will service only the proper active interrupt level.




FIGURE 12 - INTERRUPT CODE TIMING

### 3.6 TMS 9980A/TMS 9981 INSTRUCTION EXECUTION TIMES

Instruction execution times for the TMS 9980A/TMS 9981 are a function of:

1) Clock cycle time, $\mathrm{t}_{\mathrm{c}}(\phi)$
2) Addressing mode used where operands have multiple addressing mode capability
3) Number of wait states required per memory access.

Table 4 lists the number of clock cycles and memory accesses required to execute each TMS 9980A/TMS 9981 instruction. For instructions with multiple addressing modes for either or both operands, Table 4 lists the number of clock cycles and memory accesses with all operands addressed in the workspace-register mode. To determine the additional number of clock cycles and memory accesses required for modified addressing, add the appropriate values from the referenced tables. The total instruction-execution time for an instruction is:

$$
T=t_{c}(\phi)(C+W \cdot M)
$$

where:
$\mathrm{T}=$ total instruction time;
$\mathrm{t}_{\mathrm{c}}(\phi)=$ clock cycle time;
$C=$ number of clock cycles for instruction execution plus address modification;
$W=$ number of required wait states per memory access for instruction execution plus address modification;
$M=$ number of memory accesses.
As an example, the instruction MOVB is used in a system with $\mathrm{t}_{\mathrm{c}(\phi)}=0.400 \mu$ s and no wait states are required to access memory. Both operands are addressed in the workspace register mode:

$$
\mathrm{T}=\mathrm{t}_{\mathrm{C}}(\phi)(\mathrm{C}+\mathrm{W} \cdot \mathrm{M})=0.400(22+0 \cdot 8)=8.8 \mu \mathrm{~s}
$$

If two wait states per memory access were required, the execution time is:

$$
\mathrm{T}=0.400(22+2 \cdot 8) \mu \mathrm{s}=15.2 \mu \mathrm{~s} .
$$

If the source operand was addressed in the symbolic mode and two wait states were required:

$$
\begin{aligned}
& T=\mathrm{t}_{\mathrm{C}}(\phi)(\mathrm{C}+\mathrm{W} \cdot \mathrm{M}) \\
& \mathrm{C}=22+10=32 \\
& M=8+2=10
\end{aligned}
$$

$$
T=0.400(32+2 \cdot 10)=20.8 \mu \mathrm{~s} .
$$

TABLE 4
INSTRUCTION EXECUTION TIMES

| INSTRUCTION | CLOCK CYCLES C | MEMORY ACCESS M | ADDRESS MODIFICATION*** |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | SOURCE | DESTINATION |
| A | 22 | 8 | A | A |
| $A B$ | 22 | 8 | B | B |
| ABS (MSB $=0$ ) | 16 | 4 | A | - |
| ( $\mathrm{MSB}=1$ ) | 20 | 6 | A | - |
| AI | 22 | 8 | - | - |
| ANDI | 22 | 8 | - | - |
| B | 12 | 4 | A | - |
| BL | 18 | 6 | A | $\square$ |
| BLWP | 38 | 12 | A | - |
| C | 20 | 6 | A | A |
| CB | 20 | 6 | B | B |
| Cl | 20 | 6 | - | - |
| CKOF | 14 | 2 | - | - |
| CKON | 14 | 2 | - | - |
| CLR | 16 | 6 | A | - |
| COC | 20 | 6 | A | - |
| CZC | 20 | 6 | A | - |
| DEC | 16 | 6 | A | - |
| DECT | 16 | 6 | A | - |
| DIV (ST4 is set) | 22 | 6 | A | - |
| DIV (ST4 is reset)* | 104-136 | 12 | A | - |
| IDLE | 14 | 2 | - | - |
| INC | 16 | 6 | A | - |
| INCT | 16 | 6 | A | - |
| INV | 16 | 6 | A | - |
| Jump (PC is changed) | 12 | 2 | - | - |
| (PC is not changed) | 10 | 2 | - | - |
| $\operatorname{LDCR}(\mathrm{C}=0)$ | 58 | 6 | A | - |
| $(1<\mathrm{C}<8)$ | 26+2C | 6 | B | - |
| $(9<C<15)$ | 26+2C | 6 | A | - |
| LI | 18 | 6 | - | - |
| LIMI | 22 | 6 | - | - |
| LREX | 14 | 2 | - | - |
| LWPI | 14 | 4 | - | - |
| MOV | 22 | 8 | A | A |
| MOVB | 22 | 8 | B | B |
| MPY | 62 | 10 | A | - |
| NEG | 18 | 6 | A | - |
| ORI | 22 | 8 | - | - |
| RSET | 14 | 2 | - | - |
| RTWP | 22 | 8 | - | - |
| S | 22 | 8 | A | A |
| SB | 22 | 8 | B | B |
| SBO | 16 | 4 | - | - |
| SBZ | 16 | 4 | - | - |
| SETO | 16 | 6 | A | - |
| Shift ( $C \neq 0)$ | $18+2 \mathrm{C}$ | 6 | - | - |
| $\begin{gathered} (C \neq 0, \text { Bits } 12-15 \\ \text { of WRO }=0) \\ \text { (C }=0 \text {, Bits } 12-15 \end{gathered}$ | 60 | 8 | - | - |
| of WRP $=N \neq 0$ ) | $28+2 \mathrm{~N}$ | 8 | - | - |
| SOC | 22 | 8 | A | A |
| SOCB | 22 | 8 | B | B |
| STCR ( $C=0$ ) | 68 | 8 | A | - |
| $(1 \leqslant C \leqslant 7)$ | 50 | 8 | B | - |
| $(\mathrm{C}=8)$ | 52 | 8 | B | - |
| $(9 \leqslant C \leqslant 15)$ | 66 | 8 | A | - |

*Execution time is dependent upon the partial quotient after each clock cycle during execution.
** The letters $A$ and $B$ refer to the respective tables that follow.

TABLE 4 (CONTINUED)


* Execution time is added to the execution time of the instruction located at the source address.
** The letters $A$ and $B$ refer to the respective tables that follow.

| ADDRESS MODIFICATION - TABLE A |  |  |
| :--- | :---: | :---: |
| ADDRESSING MODE CLOCK CYCLES MEMORY ACCESSES <br> CR $\left(T_{S}\right.$ or $\left.T_{D}=00\right)$ 0 0 <br> WR indirect $\left(T_{S}\right.$ or $\left.T_{D}=01\right)$ 6 2 <br> WR indirect auto-increment $\left(T_{S}\right.$ or $\left.T_{D}=11\right)$ 12 4 <br> Symbolic $\left(T_{S}\right.$ or $T_{D}=10, S$ or $\left.D=0\right)$ 2  <br> Indexed $\left(T_{S}\right.$ or $T_{D}=10, S$ or $\left.D \neq 0\right)$ 10 4 | 12 | 0 |

ADDRESS MODIFICATION - TABLE B

| ADDRESSING MODE | CLOCK CYCLES | MEMORY ACCESSES <br> M |
| :--- | :---: | :---: |
| WR (TS or $\left.T_{D}=00\right)$ | 0 | 0 |
| WR indirect $\left(T_{S}\right.$ or $\left.T_{D}=01\right)$ | 6 | 2 |
| WR indirect auto-increment $\left(T_{S}\right.$ or $\left.T_{D}=11\right)$ | 10 | 4 |
| Symbolic $\left(T_{S}\right.$ or $T_{D}=10, S$ or $\left.D=0\right)$ | 10 | 2 |
| Indexed $\left(T_{S}\right.$ or $T_{D}=10, S$ or $\left.D \neq 0\right)$ | 12 | 4 |

4. TMS 9980A/TMS 9981 ELECTRICAL SPECIFICATIONS

### 4.1 ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)*


"Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: Under absolute maximum ratings voltage values are with respect to $V_{\text {SS }}$.

### 4.2 RECOMMENDED OPERATING CONDITIONS

|  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\text {BB }}$ (9980A only) | -5.25 | -5 | -4.75 | V |
| Supply voltage, $\mathrm{V}_{\mathrm{CB}}$ | 4.75 | 5 | 5.25 | V |
| Supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | 11.4 | 12 | 12.6 | V |
| Supply voltage, $\mathrm{V}_{\text {SS }}$ |  | 0 |  | V |
| High-level input voltage, $\mathrm{V}_{1} \mathrm{H}$ | 2.2 | 2.4 | $\mathrm{V}_{\mathrm{CC}}{ }^{+1}$ | V |
| Low-level input voltage, $\mathrm{V}_{\mathrm{IL}}$ | -1 | 0.4 | 0.8 | V |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 | 20 | 70 | C |

### 4.3 ELECTRICAL CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS (UNLESS OTHERWISE NOTED)

| PARAMETER |  |  | TEST CONDITIONS | MIN | TYP* | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 11 | Input current | Data bus during DBIN | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{CC}}$ |  |  | $\pm 75$ | $\mu \mathrm{A}$ |
|  |  | $\overline{W E}, \overline{M E M E N}, \overline{D B I N}$ during HOLDA | $V_{1}=V_{S S}$ to $V_{C C}$ |  |  | $\pm 75$ |  |
|  |  | Any other inputs | $V_{1}=V_{S S}$ to $V_{C C}$ |  |  | $\pm 10$ |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  | ${ }^{1} \mathrm{O}=-0.4 \mathrm{~mA}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage |  | $\mathrm{I}_{\mathrm{O}}=2 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  |  | $\mathrm{I}_{\mathrm{O}}=3.2 \mathrm{~mA}$ |  |  | 0.65 |  |
| $\mathrm{I}_{\mathrm{BB}}$ | Supply current from $V_{\text {BB }}$ (9980A Only) |  |  |  |  | 1 | mA |
| ${ }^{1} \mathrm{CC}$ | Supply current from $V_{\text {CC }}$ |  | $0^{\circ} \mathrm{C}$ |  | 50 | 60. | mA |
|  |  |  | $70^{\circ} \mathrm{C}$ |  | 40 | 50 |  |
| 1 DD | Supply current from V ${ }_{\text {DD }}$ |  | $0^{\circ} \mathrm{C}$ |  | 70 | 80 | mA |
|  |  |  | $70^{\circ} \mathrm{C}$ |  | 65 | 75 |  |
| $C_{1}$ | Input capacitance (any inputs except data bus) |  | $f=1 \mathrm{MHz}$, unmeasured pins at $V_{S S}$ |  | 15 |  | pF |
| $C_{\text {DB }}$ | Data bus capacitance |  | $f=1 \mathrm{MHz}$, unmeasured pins at $V_{S S}$ |  | 25 |  | pF |
| $\mathrm{C}_{\mathrm{O}}$ | Output capacitance (any output except data bus) |  | $f=1 \mathrm{MHz}$, unmeasured pins at $V_{S S}$ |  | 15 |  | pF |

[^10]
### 4.4 CLOCK CHARACTERISTICS

The TMS 9980A and TMS 9981 have an internal 4-phase clock generator/driver. This is driven by an external TTL compatible signal to control the phase generation. In addition, the TMS 9981 provides an output (OSCOUT) that in conjunction with CKIN forms an on chip crystal oscillator. This oscillator requires an external crystal and two capacitors as shown in Figure 13. The external signal or crystal must be 4 times the desired system frequency.


FIGURE 13 - CRYSTAL OSCILATOR CIFCUIT

### 4.4.1 Internal Crystal Oscillator (9981 Only)

The internal crystal oscillator is used as shown in Figure 13. The crystal should be a fundamental series resonant type. $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ represent the total capacitance on these pins including strays and parasitics.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX |
| :--- | :---: | :---: | :---: | :---: |
| Crystal frequency | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ | 6 |  | 10 |
| $\mathrm{C}_{1}, \mathrm{C}_{2}$ | $0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}$ | 10 | 15 | 25 |

### 4.4.2 External Clock

The external clock on the TMS 9980A and optional on the TMS 9981, uses the CKIN pin. In this mode the OSCOUT pin of the TMS 9981 must be left floating. The external clock source must conform to the following specifications.

| PARAMETER |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {fext }}$ | External source frequency* | 6 |  | 10 | MHz |
| $\mathrm{V}_{\mathrm{H}}$ | External source high level | 2.2 |  |  | V |
| $V_{L}$ | External source low level |  |  | 0.8 | V |
| $\mathrm{T}_{\mathrm{r}} / \mathrm{T}_{\mathrm{f}}$ | External source rise/fall time |  | 10 |  | ns |
| TWH | External source high level pulse width | 40 |  |  | ns |
| TWL | External source low level pulse width | 40 |  |  | ns |

## ELECTRICAL SPECIFICATIONS

### 4.5 SWITCHING CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS

The timing of all the inputs and outputs are controlled by the internal 4 phase clock; thus all timings are based on the width of one phase of the internal clock. This is $1 / f$ (CKIN) (whether driven or from a crystal). This is also $1 / 4 f_{\text {system }}$. In the following table this phase time is denoted $\mathrm{t}_{\mathrm{w}}$.

All external signals are with reference to $\phi 3$ (see Figure 14).

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{tr}_{\mathrm{r}}(\phi 3)$ | Rise time of $\phi 3$ | $\left.\begin{array}{rl} t w & =1 / f(C K I N) \\ & =1 / 4 \text { system } \end{array}\right] \begin{gathered} C_{L}=200 \mathrm{pf} \end{gathered}$ | 3 | 5 | 10 | ns |
| $\mathrm{t}_{\mathrm{f}}(\phi)$ | Fall time of $\phi 3$ |  | 5 | 7.5 | 15 | ns |
| ${ }_{\text {t }}{ }^{( }(\phi 3)$ | Pulse width of $\phi 3$ |  | ${ }^{w_{w}{ }^{-15}}$ | ${ }^{1}{ }_{w}-10$ | $\mathrm{t}_{\mathrm{w}}+10$ | ns |
| $\mathrm{t}_{\text {su }}$ | Data or control setup time* |  | $\mathrm{t}_{\mathrm{w}}$-30 |  |  | ns |
| th | Data hold time* |  | $2 \mathrm{t}_{\mathrm{tw}}+10$ |  |  | ns |
| tPHL (WE) | Propagation delay time WE high to low |  | ${ }_{\text {w }}$ - 10 | ${ }^{\text {tw }}$ | $\mathrm{t}_{\mathbf{w}}+20$ | ns |
| tPLH ( $\overline{W E}$ ) | Propagation delay time WE low to high |  | $t_{w}$ | $\mathrm{tw}^{+10}$ | $\mathrm{t}_{\mathrm{w}}+30$ | ns |
| ${ }^{\text {tPHL }}$ (CRUCLK) | Propagation delay time, CRUCLK high to low |  | -20 | -10 | +10 | ns |
| tPLH(CRUCLK) | Propagation delay time, CRUCLK low to high |  | $2 t_{w}-10$ | $2 \mathrm{t}_{\mathrm{w}}$ | $2 t_{w}+20$ | ns |
| tov | Delay time from output valid to $\phi 3$ low |  | $t_{w}-50$ | ${ }_{\text {tw }}$-30 |  | ns |
| tox | Delay time from output invalid to $\phi 3$ low |  |  | ${ }^{\text {tw }}$ - 20 | ${ }^{t} w$ | ns |

-All inputs except ICO-IC2 must be synchronized to meet these requirements. ICO-IC2 may change asynchronously. See section 2.10 .4 .


FIGURE 14 - EXTERNAL SIGNAL TIMING DIAGRAM

## INTRODUCTION

## DESCRIPTION

The TMS 9940 is a single-chip, 16-bit microcomputer containing a CPU, memory (RAM and EPROM/ROM), and extensive I/O. Except for four instructions that do not apply to the TMS 9940 microcomputer configuration, the TMS 9940 instruction set matches that of the TMS 9900 and includes capabilities offered by minicomputers. In addition, the TMS 9940 instruction set includes two instructions that facilitate manipulation of binary coded decimal (BCD) data, and a single-word load-interrupt-mask (LIIM) instruction.

The unique memory-to-memory architecture features multiple register files, resident in the RAM, which allow faster response to interrupts and increased programming flexibility. The memory consists of 128 bytes of RAM and 2048 bytes of EPROM/ROM. The TMS 9940 implements four levels of interrupts, including an internal decrementer which can be programmed as a timer or an event counter. All members of the TMS 9900 family of peripheral circuits are compatible with the TMS 9940 . The TMS 9940 is fully supported by software and hardware development systems. The TMS 9940 is fully supported by factory applications engineers and technical answering services.

## KEY FEATURES

- 16-bit instruction word;
- Minicomputer instruction set including multiply and divide;
- 2048 bytes of EPROM (TMS 9940E)/ROM (TMS 9940M) on chip;
- 128 bytes of RAM on chip;
- 16 general purpose registers;
- 4 prioritized interrupts;
- On-chip timer/event counter;
- 32 bits general purpose I/O Ports;
- 256 bits I/O expansion;
- Easy test function ;
- Multiprocessor system interface;
- Power down capability for low stand-by power;
- Five speed ranges for maximum performance;
- N-channel silicon gate MOS, 5 volt power supply;
- An EPROM device, the TMS 9940 E , is contained in a $40-\mathrm{pin}, 600$-mil, dual-in-line ceramic package with quartz lid;
- A mask ROM device, the TMS 9940 M , is contained in a 40 -pin, $600-\mathrm{mil}$, dual-in-line plastic or ceramic package.

PARTS IDENTIFICATION

| EPROM DEVICE | MASK- <br> ROM DEVICE | OSCILLATOR <br> FREQUENCY <br> MHz <br> $(N O M)$ |
| :--- | :--- | :---: |
| TMS 9940E | TMS 9940M | 5 |
| TMS 9940E-40 | TMS 9940M-40 | 4 |
| TMS 9940E-30 | TMS 9940M-30 | 3 |
| TMS 9940E-20 | TMS 9940M-20 | 2 |
| TMS 9940E-10 | TMS 9940M-10 | 1 |

[^11]

| CB $\vee A L U E$ | 0 | 1 |
| :--- | :--- | :--- |
| $C B 0$ | $\mathrm{I} / \mathrm{O} \Rightarrow \mathrm{PO}-\mathrm{P} 10$ | $\mathrm{~A} 1-\mathrm{A} 8 \Rightarrow \mathrm{PO}-\mathrm{P} 7, \mathrm{CRUIN} \Rightarrow \mathrm{P} 8, \mathrm{CRUOUT} \Rightarrow \mathrm{P} 9, \mathrm{CRUCLK} \Rightarrow \mathrm{P} 10$ |
| CB 1 | $\mathrm{I} / \mathrm{O} \Rightarrow \mathrm{P} 11-\mathrm{P} 12$ | $\overline{T C} \Rightarrow \mathrm{P} 11, \mathrm{TD} \Rightarrow \mathrm{P} 12$ |
| $\mathrm{CB2}$ | $\mathrm{I} / \mathrm{O} \Rightarrow \mathrm{P} 13$ | $\bar{\emptyset} \Rightarrow \mathrm{P} 13$ |
| $\mathrm{CB3}$ | $\mathrm{I} / \mathrm{O} \Rightarrow \mathrm{P} 14-16$ | $\overline{\mathrm{HOLD}} \Rightarrow \mathrm{P} 14, \overline{\mathrm{HOLDA}} \Rightarrow \mathrm{P} 15, \overline{\mathrm{IDLE}} \Rightarrow \mathrm{P} 16$ |
| TE | $\mathrm{FREQ}(\mathrm{XTAL}) \div 30 \Rightarrow$ | $\mathrm{P} 17(I N P U T) \Rightarrow$ Decrementer CLK |
|  | Decrementer $C L K$ |  |

GYกLOGLIHOYV
$0+66$ SNL

## ARCHITECTURE

Memory for the TMS 9940 is organized in 8-bit bytes. The processors are nevertheless 16 -bit processors requiring two memory accesses for each 16-bit word. A word is defined as 16 bits or two consecutive bytes in memory. The words are restricted to be on even address boundaries, i.e., the most significant half ( 8 bits) resides at even address and the least significant half resides at the subsequent odd address. A byte can reside at even or odd addresses. The word and byte formats are shown below.


## Registers and Memory

The TMS 9940 employs an advanced memory-to-memory architecture where blocks of memory designated as workspaces replace dedicated hardware registers with program-data registers. The TMS 9940 memory map is shown in Figure 2. The $2 \mathrm{k} \times 8$ EPROM/ROM is assigned memory addresses $0000_{16}$ through $07 \mathrm{FF}_{16}$, and the $128 \times 8$ RAM is assigned memory addresses $8300_{16}$ through $837 \mathrm{~F}_{16}$.

The first eight words in the EPROM/ROM (addresses $0000_{16}$ through $000 \mathrm{~F}_{16}$ ) are used for the interrupt vectors, and 24 words (addresses $0050_{16}$ through $007 \mathrm{~F}_{16}$ ) are used for the extended operation (XOP) instruction trap vectors. The remaining memory is available for programs, data, and workspace registers. If desired, any of the special areas may also be used as general EPROM/ROM memory.

Three machine registers are accessible to the user. The 15 -bit program counter (PC) contains the address of the instruction following the current instruction being executed. This address is referenced by the processor to fetch the next instruction from memory and is then automatically incremented. The 16-bit status register (ST) contains the present state of the processor. The 11-bit workspace register (WP) points to the first word in the currently active set of workspace registers.

The workspace-register files are nonoverlapping and contain 16 contiguous memory words. Each workspace register may hold data or an address, and function as an operand register, accumulator, address register, or index. register. During instruction execution, the processor addresses any register in the workspace by concatenating the 11 -bit WP value (bits 0 to 10 ) with two times the specified register number (bits 11 to 15 ) as shown below. WP addresses in RAM will be one of four values: $8300_{16}, 8320_{16}, 8340_{16}$, and $8360_{16}$.

0
1011
15

| WP ADDRESS | $2 \times R$ NO. |
| :---: | :---: |



Figure 2. TMS 9940 Memory Map
Up to four nonoverlapping workspaces can be defined in the RAM. The relationship between the workspace pointer value and its corresponding workspace are shown below:


The workspace concept is particularly valuable during operations that require a context switch, which is a change from one program environment to another (as in the case of an interrupt or call to a subroutine). Such an operation, using a conventional multi-register arrangement, requires that at least part of the contents of the register file be stored and reloaded. The TMS 9940 , however, can accomplish a complete context switch simply by exchanging the values in the PC, ST, and WP. Instructions in the TMS 9940 that result in a context switch include:

1. Branch and Load Workspace Pointer (BLWP);
2. Return from Subroutine (RTWP);
3. Extended Operation (XOP).
 switch by forcing the processor to trap to a service subroutine.

## Interrupts

The TMS9940 implements four hardware interrupt levels. The highest priority interrupt level (level 0 ) is reserved for the $\overline{\text { RESET }}$ function followed by a user defined external interrupt $\overline{\text { INT1 }}$ (level 1 ), the decrementer (level 2), and the second user defined external interrupt $\overline{\text { INT2 }}$ (level 3). The $\overline{\text { RESET }}$ function will be accepted whenever it goes active (e.g., in the middle of an instruction), whereas all other levels are accepted at the end of the presently executing instruction.
The TMS9940 external interrupt interface consists of three discrete input lines ( $\overline{\operatorname{RESET}}, \overline{\mathrm{INT}}, \overline{\mathrm{INT}})$. The input levels are standard TTL levels and the signals require no external synchronization.

The TMS9940 continuously compares the value of the highest priority active interrupt level with the interrupt mask contained in status register bits 14 and 15 . When the level of the pending interrupt is less than or equal to the enabling mask value (higher or equal priority interrupt), the processor recognizes the interrupt and initiates a context switch. The processor fetches the new context WP and PC from the interrupt vector locations and stores the previous context WP into R13, PC into R14, and ST into R15, of the new workspace. The interrupt mask is loaded with a value that is one less than the interrupt level being serviced (NOTE: $\overline{\text { RESET }}$ forces the mask value to zero) so that only higher priority interrupts will be recognized during the service routine. The processor also inhibits interrupts until the first instruction of the service routine has been executed to preserve program linkage should a higher priority interrupt occur.
$\overline{\mathrm{RESET}}$ must be held active for a minimum of five clock cycles to guarantee recognition. When $\overline{\mathrm{RESET}}$ is removed the status register and configuration word are set to zero and a level zero interrupt is initiated.
The decrementer interrupt is discussed in detail in a later section. If the decrementer is programmed as an external event counter with a start value of $1, \mathrm{P} 17 / \mathrm{EC}$ will function as a positive edge-triggered interrupt input.
External device interrupt requests are priority level sensitive and, if masked out, must remain active until recognized by the processor executing in the device service routine. The individual service routines must reset the interrupt mask and request before the service routine is complete. A typical schematic to latch in an interrupt requests is shown below:


If a higher priority interrupt becomes active during a service routine, a second context switch occurs to service the higher priority interrupt. When that routine is complete, a return instruction (RTWP) restores the first service routine parameters to the processor to complete processing of the lower priority interrupt. All interrupt service routines should end with the return instruction to restore original program parameters. The interrupt-vector locations, device assignments, and enabling-mask values are shown on Table 1 .

Table 1. Interrupt Level Data

| Interrupt Level |  | Vector Location <br> (Memory Address In Hex) | Device Assignment | Interrupt Mask Value <br> To Enable Respective Interrupts ST14 \& ST15 |
| :---: | :---: | :---: | :---: | :---: |
| (Highest Priority) |  | 0000 | Reset | 0 through 3** |
|  | 1 | 0004 | External Device | 1 through 3 |
|  | 2 | 0008 | Decrementer | 2 and 3 |
| (Lowest Priority) 3 |  | O00C | External Device | 3 only |

*Level 0 cannot be disabled.
As shown in Table 3, the positive-logic value of the interrupt pins may be read by CRU instructions even though the interrupt may be masked.

## Input/Output

The TMS9940 has a communications register unit (CRU) drive I/O interface. The I/O features implemented on a single 32-bit channel ( P 0 to P 31 ) are:

- General Purpose I/O: The 32-bits (P0 to P31) of individually controlled I/O data.
- I/O Expansion Via CRU: 256 user configured external I/O bits (P0 to P10).
- Multiprocessor System Interface (P11 and P12): A register for passing commands/data between processors.
- External event counter (P17).
- Power Down

The system engıneer's flexibility in the TMS9940 applications is extended greatly by software I/O structuring. The key element is only four bits, called configuration bits (CB), contained in the configuration control register. This register holds the multiplexer control that selects optional modes for 17 of the $32 \mathrm{I} / \mathrm{O}$ terminals. The configuration bits controlling these modes are as follows:

| Configuration Bit | Function Controllers. |
| :---: | :--- |
| CB 0 | CRU I/O Expansion |
| CB 1 | Multiprocessor System Interface |
| CB 2 | External synchronization (Clock output) |
| CB 3 | Power down and hold Logic |

The decrementer used as an event counter has its input available from P17 continuously and does not need a configuration bit to control it.

Generally, a dedicated control system will need only one configuration set up; however, the flexibility allows for multiple configurations dynamically changing for more I/O capacity.

The TMS9940 allows the user to configure part of the I/O pins as special functions for system applications. The configurable pins are shown in Table 2.

Table 2. Configuration Bit Effects

| MODE | PIN |  | CONFIGURATION BIT (CB) |  |  |  | $\begin{gathered} 1 / 0 \\ C B=1 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | NAME | NO. | NO. | $\begin{gathered} \hline \text { CRU BIT } \\ \text { (HEX) } \end{gathered}$ | EFFECT OF CB BIT |  |  |
|  |  |  |  |  | 0 | 1 |  |
| CRU <br> Expansion | PO/A1 (MSB) | 23 | 0 | 183 | PO | A1 | OUT |
|  | P1/A2 | 24 | 0 | 183 | P1 | A2 | OUT |
|  | P2/A3 | 25 | 0 | 183 | P2 | A3 | OUT |
|  | P3/A4 | 26 | 0 | 183 | P3 | A4 | OUT |
|  | P4/A5 | 27 | 0 | 183 | P4 | A5 | OUT |
|  | P5/A6 | 28 | 0 | 183 | P5 | A6 | OUT |
|  | P6/A7 | 29 | 0 | 183 | P6 | A7 | OUT |
|  | P7/A8 | 30 | 0 | 183 | P7 | A8 | OUT |
|  | P8/CRUIN | 18 | 0 | 183 | P8 | CRUIN | IN |
|  | P9/CRUOUT | 17 | 0 | 183 | P9 | CRUOUT | OUT |
|  | P10/CRUCLK | 16 | 0 | 183 | P10 | cruclk | OUT |
| MPSI | $\mathrm{P} 11 / \overline{\mathrm{TC}}$ | 14 | 1 | 184 | P11 | $\overline{T C}$ | 1/0 |
|  | P12/TD | 11 | 1 | 184 | P12 | TD | 1/0 |
| SYNC | P13/ $\bar{\phi}$ | 15 | 2 | 185 | P13 | $\bar{\phi}$ | OUT |
| Power | $\mathrm{P} 14 / \overline{\mathrm{HLD}}$ | 10 | 3 | 186 | P14 | HLD | IN |
| Down \& | P15/ $\overline{\text { HLDA }}$ | 9 | 3 | 186 | P15 | HLDA | OUT |
| Hold | P16/IDLE | 8 | 3 | 186 | P16 | IDLE | . OUT |

Note: P17 is continuously available if the decrementer is used as an event counter.
That is, CB0 controls the I/O Expansion Channel, CB1 controls the MPSI, CB2 allows a clock output, and CB 3 configures $\overline{\mathrm{HLD}}, \overline{\mathrm{HLDA}}$, and $\overline{\mathrm{IDLE}}$ for power down. Application of $\overline{\mathrm{RESET}}$ forces the configuration bits to zero, the all I/O line condition. The configuration can then be changed by outputting the desired bit value to the designated CRU address. (See Table 3.)

## Communications Register Unit (CRU)

The CRU is a bit-oriented I/O interface through which both input and output bits can be directly addressed individually, or in fields of from 1 to 16 bits. The processor instructions that drive the CRU interface can set, reset, or test any bit in the CRU array or move between memory and CRU data fields. The CRU bit address assignments for all I/O and dedicated functions are shown in Table 3.

CRU instructions that manipulate external data are the only instructions which send CRUCLK pulses out of terminal 16.

Table 3. CRU Bit Address Assignments

| CRU Bit Address | CRU Read Data | CRU Write Data |
| :---: | :---: | :---: |
| 000 | 1/O Expansion | 1/O Expansion |
| - | 1 | 1 |
| OFF | 1/O Expansion | 1/O Expansion |
| 180 | \|NT1 | - |
| 181 | Decrementer interrupt | Clear Decrementer Interrupt |
| 182 | INT2 | - |
| 183 | - | Configuration Bit 0 |
| 184 | - | Configuration Bit 1 |
| 185 | - | Configuration Bit 2 |
| 186 | - | Configuration Bit 3 |
| 190 | Decrementer (LSB) | Decrementer (LSB) |
| - | 1 | 1 |
| 190 | Decrementer (MSB) | Decrementer (MSB) |
| 19E | - | T/C (See Decrementer) |
|  |  | $1=$ Timer, $0=$ Counter |
| 1 AO | MPSI (LSB) | MPSI (LSB) |
| . | 1 | 1 |
| 1 AF | MPSI (MSB) | MPSI (MSB) |
| 1 BO | FLAG 0 | FLAG 0 |
|  | . | 1 |
| 1 BF | FLAG F | FLAG F |
| 1 CO | - | PO Direction |
| . |  | $(1)=$ OUT, $0=\mathbb{N}$ ) |
|  |  | 1 |
| 1DF | - | P31 Direction |
|  |  | $(1)=O U T, 0=1 N)$ |
| 1 EO | PO DATA | PO DATA |
| - | 1 | 1 |
| 1 FF | P31 DATA | P31 DATA |

Note: CRU addresses not listed above are not usable.

## Single-Bit CRU Operations

The TMS9940 performs three single-bit CRU functions: test bit (TB), set bit to one (SBO), and set bir to zero (SBZ). To identify the bit to be operated upon, the TMS9940 develops a CRU-bit address and places it on the address bus.

For the two output operations (SBO and SBZ) the processor also generates a CRUCLK pulse, indicating an output operation to the CRU device, and places bit 7 of the instruction word on the CRUOUT line to accomplish the specified operation (bit 7 is a one for SBO and a zero for SBZ). A test-bit instruction transfers the addressed CRU bit from the CRUIN input line to bit 2 of the status register (EQUAL).

## ARCHITECTURE

The TMS 9940 develops a hardware base address for the single-bit operations from the software base address contained in workspace register 12 and the signed displacement count contained in bits 8 through 15 of the instruction. The displacement allows two's complement addressing from base minus 128 bits through base plus 127 bits. The hardware base address (bits 6 through 14 of WR12) is added to the signed displacement specified in the instruction, and the result is loaded onto the address bus. Figure 3 illustrates the development of a single-bit CRU address for the SBO, SBZ, and TB instruction.


Figure 3. TMS9940 Single-Bit CRU Address Development

## Multiple-Bit CRU Operations

The TMS9940 performs two multiple-bit CRU operations: store communications register (STCR) and load communications register (LDCR). Both operations perform a data transfer from the CRU-to-memory or from memory-to-CRU as illustrated in Figure 4. Although the figure illustrates a full 16-bit transfer operation, any number of bits from 1 through 16 may be involved. The LDCR instruction fetches a word from memory and right-shifts it to transfer it serially to CRU output bits. If the LDCR involves eight or fewer bits, those bits come from the right-justified field within the addressed byte of the memory word. If the LDCR involves nine or more bits, those bits come from the right-justified field within the whole memory word. When transferred to the CRU interface, each successive bit receives an address that is sequentially greater than the address for the previous bit. This addressing mechanism results in an order reversal of the bits; this is, bit 15 of the memory word (or bit 7) becomes the lowest addressed bit in the CRU, and bit 0 becomes the highest bit in the CRU field.

An STCR instruction transfers data from the CRU to memory. If the operation involves a byte or less transfer, the transferred data will be stored right-justified in the memory byte with leading bits set to zero. if the operation involves from 9 to 16 bits, the transferred data is stored right-justified in the memory word with leading bits set to zero.

When the input from the CRU device is complete, the first bit from the CRU is in the least-significant-bit position in the memory word or byte.


Figure 4. TMS9940 LDCR/STCR Data Transfers

## General Purpose I/O

The TMS9940 contains 32 I/O pins which can be used as individually controlled I/O lines with each line independently programmed as an input or output. $\overline{\text { RESET forces all I/O lines to the input mode until programmed, }}$ by an I/O command. Once programmed, the line will stay in the designated state until it is reprogrammed or RESET again becomes active. Reading a line will input data present on the pin without affecting its direction. The lines can be accessed individually by the single bit CRU instructions (SBO, SBZ, TB) or in groups of 1 to 16 by the multiple bit CRU instructions (STCR, LDCR). The I/O data and direction bits are accessed through dedicated bit addresses as shown in Table 3 .

When an I/O port is programmed to be an input, the previous output data is reset to zero. Thus the data direction and configuration bits should be set first, then the desired output data is set by the appropriate CRU instruction. The equivalent logic for the output control of ports 17 to 31 is shown below.


## I/O Expansion

The TMS9940 allows direct I/O expansion for up to 256 bits by use of a standard 9900 family CRU interface. I/O lines P0-P10 can be configured as an 8-bit address bus (A1-A8), CRUIN, CRUOUT, and CRUCLK to interface to any CRU based peripheral. (See the configuration section for details.)

Figure 5 illustrates how to implement a system containing a TMS9901 programmable system interface, a TMS9902 asynchronous communications controller, and a TMS9903 synchronous communications controller.


Figure 5. TMS 9940 Input/Output Expansion Interface

## Multiprocessor System Interface (MPSI)

The MPSI is a two-wire interface for transferring data in a multiple processor system. Since the TMS9940 can execute instructions out of its RAM, the MPSI allows the capability of efficiently downloading instruction sequences which can then be executed. Thus, multiple processor systems can reconfigure themselves in system applications. The MPSI can also be used to transfer data to be operated on, such as in a master-slave situation with the master distributing tasks to the slaves.


For multiple TMS9940 systems the MPSI is connected as shown. Additional CPU's can be connected simply by "wire ORing" to the MPSI signals.
A block diagram of the internal MPSI logic is shown in Figure 6.
The protocol of the system is such that all devices are "receivers" except when actually transmitting data (the "sender" mode). The TD input signal feeds a 16-bit shift register that is clocked by the TC input to allow 16 bits of data to be shifted into the shift register completely transparent to the rest of the CPU operation. After the data has been sent, the "sender" interrupts the "receiver" (through a normal interrupt input) so that the "receiver" can execute an STCR instruction to input its MPSI data from its dedicated MPSI CRU bit addresses (see Table 3). As needed, the "receiver" can then interrupt the "sender" to acknowledge receipt and/or request new data.

To become a "sender" the TMS9940 executes an LDCR instruction to the dedicated MPSI CRU addresses. Automatically, the TD signal switches to the output mode to send data, and the TC signal sends out the CRUCLK strobe. After completion of the instruction, TD and TC again revert to the input mode to switch the device back to "receiver" status.

The MPSI is compatible with the standard 9900 family CRU interface. An example illustrating the TMS9940 and TMS9900 communicating through the MPSI is shown in Figure 7.


Figure 6. MPSI Block Diagram

(A) ONE-WAY COMMUNICATION; TMS 9900 DOWNLOADS TO TMS 9940

(B) TWO-WAY COMMUNICATION

Figure 7. TMS 9900 and TMS9940 Communication through MPSI

Decrementer (Timer/Event Counter)
The TMS9940 contains a 14-bit decrementing register which can function as a programmable real-time clock, an event timer, or an external event counter. A block diagram of the timer/counter is shown below.


When RESET is active, a zero value is forced into the clock register to disable the decrementer. Writing a non-zero value into the clock register through the dedicated CRU bit addresses (bits $190_{16}$ to $19 \mathrm{D}_{16}$ as shown in Table 3) enables the decrementer to start at the programmed value, count down to zero at a rate equal to system oscillator $\times 1 / 30$, issue an interrupt, and restart at the programmed value. The interrupt is then automatically cleared by the interrupt context switch.

The decrementer is programmed to function as a timer or event counter by a dedicated Timer Enable CRU bit, TE (see Table 3). Writing a one (1) into TE will program the decrementer as a timer, and a zero will program the decrementer as an event counter.

When programmed as a timer, the decrementer can function as an interval timer simply by loading the proper start value in CRU bits $190_{16}$ to $19 \mathrm{D}_{16}$. The decrementer will then issue interrupts at the chosen interval.

The decrementer can also be used as an event timer when programmed as a timer by reading the timer values through the dedicated CRU bit addresses at the start and stop points of the event of interest and comparing the two values. The difference will be a direct measurement of the elapsed time.

When programmed as an event counter, the decrementer functions as above except that pin $\mathrm{P} 17 / \mathrm{EC}$ is the clock input instead of the system clock. A positive edge transition on P17/EC will decrement the count. When the count reaches zero, the decrementer is reloaded with the programmed start value and an interrupt is issued. Note that $\mathrm{P} 17 / \mathrm{EC}$ can function as a positive edge-triggered interrupt by loading a start value of one.

## Flag Register

The TMS9940 incorporates a 16-bit flag register internally. Each of the bits is under program control and can be SET, RESET, and TESTED. The bits are accessed through dedicated CRU bit addresses and utilize the CRU instructions (LDCR, STCR, TB, SBO, SBZ) or control. The CRU bit addresses assignments for the flag register are shown in Table 3.

## Power Down

Applications which have low duty cycles (for example, those which are human interactive) and/or require low power dissipation, can make use of the power down capability to lower average power. The TMS9940 is powered by two separate power supplies: (1) $\mathrm{V}_{\mathrm{CC} 1}$, which powers the RAM and interrupt logic, and (2) $\mathrm{V}_{\mathrm{CC} 2}$, which powers the rest of the circuitry. A diagram showing the way to connect power to use the power down feature is shown below.


In the above circhit when the IDLE instruction is executed, a low value will be output on $\overline{\mathrm{IDLE}}$ to open the power supply switch. Inputting an interrupt into the CPU will force the processor out of IDLE and drive $\overline{\text { IDLE }}$ HIGH, which will close the switch and power up the rest of the circuitry. The HLD input is a Schmitt Trigger input which will keep the CPU stopped until $\mathrm{V}_{\mathrm{CC}_{2}}$ has settled. The particular values of R and C chosen are system dependent.

To use the power down feature configuration bit (CB) 3 must be set to a 1 to enable (low) $\overline{\mathrm{HLD}}, \overline{\mathrm{HLDA}}$, and $\overline{\mathrm{IDLE}}$. Execution of the IDLE instruction will disable the decrementer interrupt (level 2) and INT2 (level 3) and the processor can be powered down with the circuit shown in the figure. External lows to either $\overline{\text { RST }}$ or INT1 can be used to force the CPU out of the IDLE state; however, if the processor was powered down, $\overline{\mathrm{INT} 1}$ must be used to maintain RAM data integrity as the RAM write latches temporarily float during RESET. If decrementer CB is equal to a zero when IDLE is executed, the decrementer interrupt and INT2 are not disabled and the CPU cannot be powered down.

## Hold and Hold Acknowledge

Multiple processor operation may require temporary suspension of operation of one microcomputer (e.g., where both microcomputers access common devices through the general purpose I/O lines). This could entail a "master/slave" situation. One microcomputer (master) can place the other (slave) on hold by activating the slaves' $\overline{\mathrm{HLD}}$ line. When in the hold state, the slave issues $\overline{\mathrm{HLDA}}$. When the master deactivates the slaves' $\overline{\mathrm{HLD}}$ line, the slave leaves the hold state. Configuration bit 3 must be a one at the slave so that its $\overline{\mathrm{HLD}}$ pin will be active.
Synchronization Mode ( $\bar{\phi}$ )
A clock output for use with external hardware is available on terminal $15, \mathrm{P} 13 / \bar{\phi}$. When configured in the sync mode (see Table 2), P13/ $\bar{\phi}$ sends out the internal clock that is half of the oscillator frequency.

## TMS9940 Terminal Assignments

Table 4 defines the TMS9940 pin assignments and describes the function of each pin.
Table 4. TMS9940 Pin Assignments and Functions


TMS 9940

Table 4. TMS 9940 Pin Assignments and Functions (Continued)

| SIGNATURE | PIN | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| P8/CRUIN | 18 | $1 / 0$ | General Purpose I/O Line. P8 can also be configured as the CRUIN data input signal for the I/O expansion channel (see I/O Section for configuration details). |
| P9/CRUOUT | 17 | 1/0 | General Purpose I/O Line. P9 can also be configured as the CRUOUT data output signal for the I/O expansion channel (see I/O Section for configuration details). |
| P10/CRUCLK | 16 | $1 / 0$ | General Purpose I/O Line. P10 can also be configured as the CRUCLK data strobe output signal for the I/O expansion channel (see I/O Section for configuration details). |
| $\mathrm{P} 11 / \overline{\mathrm{TC}}$ | 14 | 1/0 | General Purpose I/O Line. P11 can also be configured as the transfer clock for the Multiprocessor System Interface (see I/O Section for configuration details). |
| P12/TD | 11 | 1/0 | General Purpose I/O Line. P12 can also be configured as the transfer data signal for the Multiprocessor System Interface (see I/O Section for configuration details). |
| P13/¢ | 15 | 1/0 | General Purpose I/O Line. P13 can also be configured as a clock output signal (see 1/O Section for configuration details). |
| P14/ $/$ HLD | 10 | $1 / 0$ | General Purpose 1/O Line. P14 can also be configured as the $\overline{\mathrm{HOLD}}$ (active low) Schmitt Trigger input to force the processor to stop until $\overline{\mathrm{HOLD}}$ returns to the inactive state. (See I/O Section for configuration details.) |
| P15/ $/$ HLDA | 9 | $1 / 0$ | General Purpose 1/O Line. P15 can also be configured as the Hold Acknowledge output (active low). When the processor enters the HOLD state, $\overline{\text { HOLDA }}$ becomes active. (See I/O Section for configuration details.) |
| P16/IDLE | 8 | 1/0 | General Purpose I/O. P16 can also be configured as the IDLE output signal (active low) for power down. (See I/O Section for configuration details.) |
| P17/EC | 7 | 1/0 | General Purpose 1/O Line. P17 can also be programmed as the event counter input. The decrementer will decrement on each positive transition of EC. (See Decrementer Section for programming details.) |
| P18 | 6 | 1/0 | General Purpose 1/O Line |
| P19 | 5 | $1 / 0$ | General Purpose 1/O Line |
| P20 | 4 | $1 / 0$ | General Purpose 1/O Line |
| P21 | 3 | 1/0 | General Purpose 1/O Line |
| P22 | 2 | 1/0 | General Purpose 1/O Line |
| P23 | 1 | 1/0 | General Purpose 1/O Line |
| P24 | 31 | $1 / 0$ | General Purpose I/O Line |

Table 4. TMS 9940 Pin Asignments and Functions (Concluded)

| SIGNATURE | PIN | $1 / 0$ |  |
| :--- | :---: | :---: | :--- |
| P25 | 32 | $1 / 0$ | General Purpose I/O Line |
| P26 | 33 | $1 / 0$ | General Purpose I/O Line |
| P27 | 34 | $1 / 0$ | General Purpose I/O Line |
| P28 | 35 | $1 / 0$ | General Purpose I/O Line |
| P30 | 36 | $1 / 0$ | General Purpose I/O Line |
| P31 | 38 | $1 / 0$ | General Purpose I/O Line |
|  | 39 | $1 / 0$ | General Purpose I/O Line |

## TMS9940 INSTRUCTION SET

## Definition

Each instruction of the TMS9940 set performs one of the following operations:

- Arithmetic, logical, comparison, or manipulation operations on data;
- Loading or storage of machine registers (program counter, workspace pointer, or status);
- Data transfer between memory and external devices via the CRU;
- Control functions.

This instruction set is identical to that of the TMS 9900 with the following exceptions:

- Instructions added (as dedicated XOP's 0 to 3);

$$
\begin{array}{lll}
- \text { DCA } & \text { LIIM } & - \text { DCS }
\end{array}
$$

- Instructions deleted

$$
\begin{array}{ll}
\text {-RSET } & \text {-CKOF } \\
\text {-CKON } & \text {-LREX }
\end{array}
$$

A complete listing of the instructions and addressing modes is found in a later section.

## TMS9940 Instruction Execution Times

Instruction execution times for the TMS9940 are a function of:

1. Clock cycle time, $\mathrm{t}_{\mathrm{c}}(\phi) \equiv 2 \cdot \mathrm{t}_{\mathrm{cy}}$ where $\mathrm{t}_{\mathrm{cy}} \equiv$ ' $1 /$ Oscillator Frequency ( $\mathrm{f}_{\mathrm{osc}}$ )
2. Addressing mode used where operands have multiple addressing mode capability.

Table 5 lists the number of clock cycles required to execute each TMS9940 instruction. For instructions with multiple addressing modes for either or both operands, the table lists the number of clock cycles with all operands addressed in the workspace register mode. To determine the additional number of clock cycles required for modified addressing, add the appropriate values from Table A. The total instruction execution time for an instruction is

$$
\mathrm{T}=\mathrm{t}_{\mathrm{c}}(\phi) \cdot \mathrm{C}
$$

where,
$\mathrm{T}=$ total instruction time
$\mathrm{t}_{\mathrm{c}}(\$)=$ clock cycle time
$\mathrm{C}=$ number of clock cycles required for instruction execution plus address modification.

INSTRUCTION SET

Table 5. TMS 9940 Instruction Execution Times

| INSTRUCTION | CLOCK CYCLES | ADDRESS MODIFICATION |
| :---: | :---: | :---: |
| A | 10 | See Table A |
| AB | 7 | See Table A |
| ABS (MSB $=0$ ) | 12 | See Table A |
| ( $M S B=1$ ) | 12 | See Table A |
| AI | 12 |  |
| ANDI | 12 |  |
| B | 8 | See Table A |
| BL | 10 | See Table A |
| BLWP | 20 | See Table A |
| C | 10 | See Table A |
| CB | 7 | See Table A |
| Cl | 12 |  |
| CLR | 8 | See Table A |
| COC | 10 | See Table A |
| CZC | 10 | See Table A |
| DCA | 7 | See Table A |
| DCS | 7 | See Table A |
| DEC | 8 | See Table A |
| DECT | 8 | See Table A |
| DIV (ST 4 is SET) | 14 | See Table A |
| DIV (ST 4 is RESET)* | 128 | See Table A |
| IDLE | 10 |  |
| INC | 8 | See Table A |
| INCT | 8 | See Table A |
| INV | 8 | See Table A |
| JUMP | 6 |  |
| LDCR ( $\mathrm{C}=0$ ) | 42 | See Table A |
| $(1 \leq \mathrm{C} \leq 8)$ | $8+2 C$ | See Table A |
| ( $9 \leq \mathrm{C} \leq 15$ ) | $10+2 \mathrm{C}$ | See Table A |
| LI | 12 |  |
| LIIM | 10 |  |

Table 5. TMS 9940 Instruction Execution Times (Continued)

| INSTRUCTION | CLOCK CYCLES | ADDRESS MODIFICATION |
| :---: | :---: | :---: |
| LIMI | 14 |  |
| LWPI | 12 |  |
| MOV | 8 | See Table A |
| MOVB | 6 | See Table A |
| MPY | 82 | See Table A |
| NEG | 10 | See Table A |
| ORI | 12 |  |
| RTWP | 14 | See Table A |
| S | 10 | See Table A |
| SB | 7 | See Table A |
| SBO | 10 |  |
| SBZ | 10 |  |
| SETO | 8 | See Table A |
| SHIFT ( $\mathrm{C}=0$ ) | $12+2 \mathrm{~N}$ |  |
| ( $\mathrm{C}=0$, BITS 12-15 of WRO $=0$ ) | 46 |  |
| ( $\mathrm{C}=0, \mathrm{BITS}$ 12-15 of WRO |  |  |
| $=\mathrm{N} \neq 0$ ) | $14+2 N$ |  |
| SOC | 10 | See Table A |
| SOCB | 7 | See Table A |
| STRC ( $\mathrm{C}=0$ ) | 46 | See Table A |
| ( $1 \leq \mathrm{C} \leq 8$ ) | 29 | See Table A |
| ( $9 \leq \mathrm{C} \leq 15$ ) | 46 | See Table |
| STST | 8 |  |
| STWP | 8 |  |
| SWPB | 8 | See Table A |
| SZC | 10 | See Table A |
| SZCB | 7 | See Table A |
| TB | 10 |  |
| X** | 6 | See Table A |
| XOP | 26 | See Table A |
| XOR | 10 | See Table A |
| Reset Function Interrupt Context Switch | 16 |  |
| Interrupt Context Switch | 16 |  |

**Execution time is dependent on the partial quotient after each clock cycle during execution.
8

TABLE A
ADDRESS MODIFICATION

| ADDRESSING MODE | CLOCK CYCLES (C) |
| :--- | :---: |
| WR $\left(T_{s}\right.$ or $\left.T_{d}=00\right)$ | 0 |
| WR indirect $\left(T_{s}\right.$ or $\left.T_{d}=01\right)$ | 2 |
| WR indirect auto increment $\left(T_{s}\right.$ or $\left.T_{d}=11\right)$ |  |
| Symbolic $\left(T_{s}\right.$ or $T_{d}=10, S$ or $\left.D=0\right)$ |  |
| Indexed $\left(T_{s}\right.$ or $T_{d}=10, S$ or $\left.D \neq 0\right)$ | 6 |

## TMS9940E EPROM PROGRAMMING

## Erasure

Before programming, the TMS9940E is erased by exposing the chip through the transparent lid to high intensity ultraviolet light (wavelength: 2537 angstroms). The recommended exposure is 10 watt-seconds per square centimeter. This can be obtained by, for instance, 20 to 30 minutes exposure of a filterless Model S52 shortwave UV lamp about 2.5 centimeters above the EPROM. After exposure all bits are in the " 0 " state.

## Programming

The TMS9940E should be initialized by RESET before the programming sequence begins. The EPROM consists of 16 K bits of program memory organized as 2 K bytes ( 8 bits) located at (starting) address $0000_{16}$. Data is transferred into the CPU for programming through P24(MSB)-P31 (LSB). Taking the PE signal active high $\left(\mathrm{V}_{\mathrm{IP}}\right)$ initializes the internal address pointer of $0000_{16}$ and inputs the first byte of data (see Figure 8). After a minimum delay of 40 clock cycles, PROG can be applied ( $\mathrm{V}_{\mathrm{IP}}, 50 \mathrm{~ms}$ ) and the data present on P24-P31 updated to the next byte. Tha falling edge of PROG inputs the new byte of data to the next location and after a minimum delay of 25 clock cycles the PROG pulse can be applied again. This sequence is continued until the entire 2 K bytes have been programmed. Note that the memory is programmed in sequence starting at $0000_{16}$, and the input data must be valid at the rising edge of PE or falling edge of PROG.

## Programming/Test Function Electrical Characteristics

|  | PARAMETER | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{r}}$ | TST, PE, PROG input rise time |  | 100 |  | ns |
| $\mathrm{t}_{\mathrm{f}}$ | TST, PE, PROG input fall time |  | 100 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Input data setup time to rising edge of PE, TST or to falling edge of PROG |  | 0 |  | ns |
| $t_{\text {h }}$ | Input data hold time past rising edge of PE, TST |  | $80 \mathrm{t}_{\mathrm{c}(\phi)}$ |  | ns |
| $\mathrm{t}_{\mathrm{h}}$ (P-da) | Input data hold time past falling edge of PROG |  | $50 \mathrm{t}_{\mathrm{c}(\boldsymbol{\phi})}$ |  | ns |
| $\mathrm{t}_{\mathrm{L}}$ (P-PE,T) | PE, TST input hold time past falling edge of PROG |  | 0 |  | ns |
| $\mathrm{t}_{\text {su }}$ (P-PE,T) | PROG input setup time to rising edge of PE, TST |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{t}}$ (T-PL) | PROG input pulse low past rising edge of TST, PE |  | $80 \mathrm{t}_{\mathrm{c}(\phi)}$ |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ (PL) | PROG input pulse width low |  | $50 \mathrm{t}_{\mathrm{c}}(\boldsymbol{\phi})$ |  | ns |
| $\mathrm{t}_{\mathrm{w}}$ (PHP) | PROG input pulse width high in the programing mode |  | 50 |  | ms |
| $\mathrm{t}_{\mathrm{w}}$ (PHT) | PROG input pulse width high in the test mode |  | $4 \mathrm{t}_{\mathrm{c}(\phi)}$ |  | ns |

NOTE: Timing diagrams in Figure 8.


Figure 8. EPROM Programming Timing Diagram


Figure 9. Test Function Timing Diagram

## TEST FUNCTION

This test function allows loading a program into the RAM area of the TMS9940 through pins P24 through P31. This program can then be executed, and the results of this execution used to verify operation of the TMS9940. The program could include error messages as well as a successful completion message sent to a peripheral device accessed through the CRU.
The processor should be initialized by $\overline{\text { RESET }}$ before any test sequence begins. Data is directly loaded in sequence into the RAM through P24 (MSB)-P31 (LSB). Taking the TEST signal active high ( $\mathrm{V}_{\mathrm{IP}}$ ) initializes the internal address pointer to $8300_{16}$ (starting address of RAM) and inputs the first byte of data (see Figure 9). After a minimum delay of 40 clock cycles PROG can be applied ( $\mathrm{V}_{\mathrm{IH}}, 4$ clock cycles minimum) and the data present on P24-P31 updated to the next byte. The falling edge of PROG inputs the new byte of data to the next location and, after a minimum delay of 25 clock cycles, PROG can be applied again. This sequence is continued until the desired data has been loaded into the RAM. Taking TEST inactive will then jump the processor to the address specified by the last 16 bits loaded. Note that the RAM is loaded in sequence starting at $8300_{16}$, and the input data must be valid at the rising edge of TST or on the falling edge of PROG.

## TMS9940 ELECTRICAL SPECIFICATIONS

## Absolute Maximum Ratings Over Operating

Free-Air Temperature Range(Unless Otherwise Noted)*
Supply Voltage, $\mathrm{V}_{\mathrm{CC} 1} \dagger$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.3 to 20 V
Supply Voltage, V $_{\text {cc2 } 2}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to 20 V
Programming Voltage, PE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to 35 V
All Input Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.3 to 20 V
Output Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -2 to 7 V
Continuous Power Dissipation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 watt
Operating Free-Air Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
$\dagger$ All voltage values are with respect to $\mathrm{V}_{\text {ss }}$.

## Recommended Operating Conditions

| PARAMETER | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}} 1$ | 5 |  |  | V |
| Supply voltage, $\mathrm{V}_{\mathrm{CC} 2}$ | 5 |  |  | V |
| Supply voltage, $\mathrm{V}_{\text {SS }}$ | 0 |  |  | V |
| High-level input voltage, $\mathrm{V}_{1 \mathrm{H}}$ | 2.0 |  |  | V |
| Low-level input voltage, $V_{\text {IL }}$ |  |  | 0.8 | V |
| Program/test input voltage, $\mathrm{V}_{\text {IP }}$ | 26 |  |  | $\checkmark$ |
| Operating free-air temperature, $T_{A}$ | 0 |  | $+70$ | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics

| PARAMETER | TEST CONDITIONS | MIN | NOM | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{1}$ input current, all inputs | $V_{1}=V_{S S}$ to $V_{C C}$ |  | $\pm 10$ |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$, high-level output voltage, all outputs | $\mathrm{I}_{\mathrm{O}}=-0.4 \mathrm{~mA}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$. low-level output voltage, all outputs | ${ }^{1} \mathrm{O}=2 \mathrm{~mA}$ |  | 0.4 |  | $\checkmark$ |
| ${ }^{\text {CC1 }}$, supply current from $\mathrm{V}_{\mathrm{CC} 1}$ |  |  | 10 |  | mA |
| ${ }^{1} \mathrm{CC} 2$, supply current from $\mathrm{V}_{\mathrm{CC} 2}$ |  |  | 150 |  | mA |
| $\mathrm{C}_{1}$, input capacitance, all inputs | $f=1 \mathrm{MHz}$ unmeasured pins at $\mathrm{V}_{\text {SS }}$ |  | 15 |  | pF |
| $\mathrm{C}_{0}$, output capacitance, all outputs | $f=1 \mathrm{MHz}$ unmeasured pins at $V_{\text {SS }}$ |  | 15 |  | pF |

## Clock Characteristics

The TMS 9940 has an internal oscillator and a two-phase clock generator controlled by an external or crystal. The user may also disable the oscillator and directly inject a frequency source into the XTAL2 input. The crystal frequency and the external frequency source must be double the desired system CLOCK frequency.

## Internal Oscillator

The internal oscillator is enabled by connecting a crystal across XTAL 1 and XTAL 2. The system CLOCK frequency $1 / \mathrm{t}_{\mathrm{c}(\phi)}$, is one-half the crystal oscillator frequency, $\mathrm{f}_{\text {osc }}$.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {osc }}$, TMS 9940E, TMS 9940 M |  | .5 | 5.0 | 5.12 | MHz |
| $\mathrm{f}_{\text {osc }}$, TMS 9940E-40, TMS 9940M-40 |  | .5 | 4.0 | 4.10 | MHz |
| $\mathrm{f}_{\text {osc }}$, TMS 9940E-30, TMS 9940M-30 | $0^{\circ} \mathrm{C} \leq \mathrm{T} \leq+70^{\circ} \mathrm{C}$ | .5 | 3.0 | 3.07 | MHz |
| $\mathrm{f}_{\text {osc }}$, TMS 9940E-20, TMS $9940 \mathrm{M}-20$ |  | .5 | 2.0 | 2.05 | MHz |
| $\mathrm{f}_{\text {osc }}$, TMS 9940E-10, TMS $9940 \mathrm{M}-10$ |  | .5 | 1.0 | 1.02 | MHz |

Note: $\mathrm{t}_{\mathrm{cy}} \equiv 1 / \mathrm{f}_{\text {ose }}$

$$
\mathrm{t}_{\mathrm{c}(\phi)} \equiv 2 \cdot{ }_{\mathrm{t} \mathrm{cy}}
$$

TMS 9940 DESIGN SUPPORT

## Program Support Tools

Table 6 defines four of the major program development methods available for the TMS 9940 microcomputer. Each program development product supports assembly language programming, options 1 and 2 support hardware emulation for target system evaluation.

Table 6. TMS 9940 Program Support

| OPTION | SYSTEM | HOST COMPUTER | ASSEMBLER | EMULATION | SUPPLIER |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | TM 990/40DS <br> Low Cost <br> Standalone <br> Development System | 16-Bit TI Microcomputer TM 990/40DS <br> User Supplied Terminal (TTY, TI 733, or TI 745 ) | Yes, Line-By-Line (Non Symbolic) | Yes, Non-Real Time | Semiconductor Group - TI - |
| 2 | AMPL System <br> (Advanced Microprocessor Prototyping Laboratory) | ```16-Bit TI Minicomputer, FS 990/4 (Includes Terminal)``` | Yes, TXMIRA, Full Assembly | Yes, Real-Time | Digital Systems Group -TI- |
| 3 | TMSWIOIT <br> TransportableFORTRAN Source, <br> Cross-Support Software Package | User - Supplied 16-Bit Minicomputer or larger (eg. 32-Bit Mainframe) User Supplied I/O | Yes, Full Assembly | No | Semiconductor Group <br> $-\mathrm{Tl}-$ |
| 4 | Timeshare | Timeshare 32 -Bit Mainframe User Supplied I/O | Yes, Macro Assembly And Full Assembly | No | $\begin{gathered} \text { G.E. } \\ \text { N.C.S.S. } \\ \text { TYMSHARE } \end{gathered}$ |

Options 3 and 4 support compatible computer simulation based on the TMS 9900 microprocessor; thus, functional instruction simulation without TMS 9400 timing or I/O data is possible.

To determine the most cost-effective tool, the second column relates to the computer equipment required.
Timeshare has a repeating cost to consider, whereas, the remainder are one-time investments.
To assemble short program modules via option 1 , the Line-By-Line Assembler is the fastest method available. It interactively provides mnemonic-to-object assembly, excluding symbolic addressing references. Standalone program debug is then performed through the terminal keyboard.

The bulk of the TMS 9940 instruction set is identical to the TMS 9900 assembly language. Available cross assemblers are:

- PX9 ASM on the CS 990/4 cassette development system
- TXMIRA on the FS 990/4 floppy disk development system
- SYSMAC on the DS 990/10
- TMS 9900 cross-assembler (available on several timesharing networks).

Three instructions on the TMS 9940 are not found on TMS 9900 assemblers: DCA, DCS, and LIIM. However, these mnemonics are made acceptable by the 'DXOP' assembler directive. The 'DXOP' assembler directive is available on all of the above mentioned assemblers. The DXOP function is to define a label for a specific XOP value. The directive should appear at the beginning of the source life. The following listing shows how the DCA, DCS, and LIIM mnemonics are defined using the DXOP directive, and a short sample program using the three instructions. Note that the DXOP directives are used prior to using the instructions.

| SAMPLE TXMIRA9940 SAMPLE PROGRAM |  | 936227** |  | PAGE 0001 |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| 0002 |  | DXOP | DCA, 0 | DEFINE XOP O AS DCA |
| 0003 |  | DXOP | DCS, 1 | DEFINE XOP 1 AS DCS. |
| 0004 |  | DXOP | LIIM, 2 | DEFINE XOP 2 AS LIIM |
| 0005 |  | IDT | 'SAMPLE' |  |
| 00060000 A081 | START | AB | R1, R2 | ADD REGISTERS 1 AND 2 TOGETHER |
| 00070002 2C02 |  | DCA | 2 | CORRECT THE RESULT FOR BCD. |
| 000800041002 |  | JMP | QUIT | GO TO CLEAN UP. |
| 000900066081 | STARTS | SB | R1, R2. | SUBTRACT REGISTER 1 FROM 2. |
| 00100008 2C42 |  | DC8 | R2 | CORRECT THE RESULT FOR BCD. |
| 0011 000A 2C82 | QUIT | LIIM | R2 | LOAD NEW INTERRUPT MASK. |
| 0012 000C 0380 |  | RTWP | GO HOME |  |
| 0013 |  | END | START |  |

## 0000 ERRORS

## Factory Programming - TMS 9940M

Produced from any of the program support tools, a TI standard TMS 9900 family object format is accepted for factory programming. The absolute object form with a custom MPXXXX number in the program identifier field are acceptable. The object file can be sent and subsequently verified through a timeshare transmission or TI 733 - compatible digital cassettes (punched cards, paper tape, FS 990 floppy discs are also accepted) when developed on the TM 990/40DS or non-TI designed support tools, a user can send a master TMS 9940E device containing the code to be produced in volume.

User Programming - TMS 9940E
The TM 990/40DS low-cost development system can program, verify, and download TMS 9940E devices. A TI designed test program or user defined programs (modifying the TIBUGII resident monitor) also provide functional testing on the development system. Refer to the Test Function section for a detailed description.

A programmer module is an accessory to FS 990 minicomputers. The program, verify and download functions work together with the sophisticated AMPL package in FS 990/4 systems.

## Custom Applications

Through a staff of experienced application programmers and microprocessor specialists, Texas Instruments will, upon request, assist customers in evaluating applications, in training designers to program the TMS 9940, and in simulating programs. TI will also contract to write programs to customer's specifications.

TMS 9985

## INTRODUCTION

## Description

The TMS 9985 is a software compatible member of TI's 9900 family of microprocessors and microcomputers and contains a 16 -bit CPU, 256 bytes of RAM, on chip timer/event counter, external 16 -bit address bus and 8 -bit data bus, and is packaged in a 40-pin package. The instruction set of the TMS 9985 includes the capabilities offered by full minicomputers and is exactly the same as the TMS 9940 microcomputer's. The unique memory-to-memory architecture features multiple register files, resident in memory, which allows faster response to interrupts and increased programming flexibility. The separate bus structure (see Figure 8-40) simplifies the system design effort. All members of the TMS 9900 family of peripheral circuits are compatible with the TMS 9985 . The TMS 9985 is fully supported by software and hardware development systems.
Key Features Different from the TMS 9900

- $5-\mathrm{MHz}$ Speed
- 8-Bit Memory Data Bus
- 5 Prioritized Interrupts
- 40-Pin Package
- On Chip Timer/Event Counter
- 256 Bits of RAM on Chip
- Separate Memory, I/O and Interrupt Bus Structures
- On Chip Programmable Flags (16)
- Multiprocessor System Interface
- Single 5-Volt Supply
- Speed Selected Versions


## Differences Between the TMS 9985 and the TMS 9940

The TMS 9985 is so similar to the TMS 9940 that only the differences are described here.

## Key Features Different from the TMS 9940

- $5-\mathrm{MHz}$ Speed
- Up to 65,536 Bytes of Memory
- 256 Bytes of RAM On Chip
- 8-Bit Memory Data Bus
- Separate Memory, I/O and Interrupt Bus Structures
- 5 Prioritized Interrupts


## ARCHITECTURE

Registers and Memory
See the TMS 9940.

## Interrupts

The TMS 9985 implements five hardware interrupt level. Interrupt level data is shown in Table 1.
Table 1. Interrupt Level Data

| INTERRUPT LEVEL | VECTOR LOCATION (MEMORY ADDRESS IN HEX) | DEVICE ASSIGNMENT | INT. MASK VALUE TO ENABLE RESPECTIVE INTERNAL STATUS REGISTERS 14 AND 15 |
| :---: | :---: | :---: | :---: |
| $\begin{array}{lr}\text { (Highest } \\ \text { Priority) } & 0 \\ & 1 \\ & 2 \\ & 3 \\ & 4\end{array}$ |  |  |  |
|  | 0000 | RESET | 0 THROUGH 3* |
|  | FFFC | LOAD | 0 THROUGH 3* |
|  | 0004 | EXTERNAL DEV | 1 THROUGH 3 |
|  | 0008 | DECREMENTER | 2 AND 3 |
|  | 000C | EXTERNAL DEV | 3 ONLY |

[^12]

สษกLOGLIHJYV
S866 SWLL

## Input/Output

The TMS 9985 supports four types of I/O channels:

1. Communications Register Unit (CRU)
2. Memory Mapped (MM)
3. Direct Memory Access (DMA)
4. The Multiprocessor System Interface (MPSI)

The CRU and MPSI are much the same as those in the TMS 9940. See the TMS 9940 for a discussion of the decrementer and flag register.
Memory Mapped I/O Channel
Memory Mapped I/O is a byte oriented I/O interface through which input or output bytes can be directly addressed. The interface is defined to exist in memory address space and is accessed as if it were a memory location. All processor instructions that access memory can be used to drive the Memory Mapped interface, and thus, arithmetic and logical operations can be performed directly on MM I/O. Figure 1 illustrates how to implement a 1 byte input and 1 byte output MM register.

## Direct Memory Access (DMA)

Direct Memory Access (DMA) is a block oriented I/O interface through which blocks of data can be moved into and out of the system memory under external control. The external controller applies $\overline{\mathrm{HOLD}}$ to initiate a DMA request. $\overline{H O L D}$ is sampled during nonmemory cycles and, when detected, forces the TMS 9985 to enter a hold state. The processor places the address and data buses into the high impedance state and responds with a hold acknowledge signal (HOLDA). When HOLD is removed the TMS 9985 will then return to normal operation. Figure 2 shows how to implement a DMA system using the TMS 9911 DMA controller. The maximum latency time between a $\overline{H O L D}$ request and a HOLDA response is equal to 37 clock cycles. The DMA channel cannot be used to move data into or out of the internal RAM.


Figure 2. 8-Bit Memory mapped I/O Interface


Figure 3. TMS 9985 DMA Interface Using the TMS 9911 DMA Controller

## System Configuration

The TMS 9985 allows the user to configure part of the pins as special functions for system applications. The configurable pins are shown below.

Pin Name
$\mathrm{A} 0 / \overline{\mathrm{TC}}$
$\mathrm{A} 1 / \mathrm{TD}$

Configuration Bit
1
1

Configuration

| Output | Input |
| :---: | :---: |
| A0 | TC |
| A1 | TD |

TMS 9985 Pin Description

| SIGNATURE | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| XTAL 1 | IN | Crystal input pin for control of internal oscil- D3 <br> lator. D4 |
| XTAL 2 | IN | Crystal input pin for control of internal oscil- D5 D0 |
|  |  | lator. Also input pin for external oscillator. |
|  |  | D7 [ A13 |
| VCC |  | Supply voltage ( +5 volts) CRUIN - A12 |
| VSS |  | Ground reference CRUCLK A11 |
| $\bar{\phi}$ |  | IAQ/HOLDA [] A10 |
|  | OUT | Clock output signal. The frequency of $\bar{\phi}$ is $1 / 2$ A9 |
|  |  | of the oscillator input frequency. |
| $\overline{\mathrm{RST}}$ | IN |  |
|  |  |  |
|  |  | ger input) the RESET sequence is initiated. $\overline{\text { MEMEN }}$ |
|  |  | RESET must be held active for a minimum of |
|  |  | five clock cycles. DBIN [] A3 |
|  |  | $\overline{\text { WE }} \square \square \mathrm{A}$ |
| $\overline{\text { NT1 }}$ | IN | INTERRUPT 1. When active (LOW), external RDY/ $\overline{\text { HLD }}$ A15/CRUOUT |
|  |  | device interrupt 1 is active. AO/ $\overline{\text { TC }}$ |
| $\overline{\text { INT2 }}$ /EC | IN | INTERRUPT 2 /EVENT COUNTER. When XTAL1 |
|  |  | active (LOW), external device interrupt 2 is active. When the decrementer is programmed as an event counter ( $T / \bar{C}=0$ ), a positive transition on $\overline{\text { INT2 }} / \mathrm{EC}$ will decrement the count. |
| $\overline{\text { LOAD }}$ | IN | $\overline{\text { LOAD }}$. when active (LOW), $\overline{\text { LOAD }}$ causes the TMS 9985 to execute a non maskable interrupt with memory address $\mathrm{FFFC}_{16}$ containing the trap vector (WP and PC). The load sequence begins after the instruction being executed is completed. $\overline{L O A D}$ will also terminate an idle state. If $\overline{L O A D}$ is active during the time $\overline{R E S E T}$ is released, then the LOAD trap will occur after the $\overline{\text { RESET }}$ function is completed. LOAD should remain active for one instruction period. IAQ can be used to determine instruction boundaries. |
| $\mathrm{AO} / \overline{\mathrm{TC}}$ | 1/0 | ADDRESS BIT O/TRANSFER CLOCK when configured as address, AO is the MSB of the 16 bit memory address bus and the 15 bit CRU address bus. When configured for the MPSI, $\overline{T C}$ is the transfer clock Line (See I/O Section for configuration details). |
| A1/TD | 1/0 | ADDRESS BIT 1 /TRANSFER DATA. When configured as address, A 1 is the 2 nd most significant bit of the 16 bit memory address bus and the 15 bit CRU address bus. When configured for the MPSI, TD is the transfer data line (See I/O Section for configuration details). |


| SIGNATURE | 1/0 | DESCRIPTION |
| :---: | :---: | :---: |
| A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 | OUT | ADDRESS BUS. A2 is the 3rd most significant bit of the 16 bit memory address bus and the 15 bit CRU address bus. A14 is the 2nd least significant bit of the 16 bit memory address bus and the LSB of the 15 bit CRU address bus. The address bus assumes the high impedance state when holda is active. |
| A15/ CRUOUT | OUT | ADDRESS BIT $15 /$ CRU OUTPUT DATA. A15/CRUOUT is the LSB of the 16 bit memory address bus and the output data line for CRU output instructions. A15/CRUOUT assumes the high impedance state when HOLDA is active. |
| D0 D1 D2 D3 D4 D5 D6 D7 | 1/0 | DATA BUS. DO is the MSB of the 8 bit data bus, and D7 is the LSB. This bus transfers data to (when writing) and from (when reading) the external memory system when MEMEN is active. The data bus assumes the high impedance state when HOLDA is active. |
| DBIN | OUT | DATA BUS IN. When active (HIGH), DBIN indicates that the TMS 9985 has disabled its output buffers to allow the external memory to place memory-read data on the data bus during $\overline{M E M E N}$. DBIN remains low in all other cases. |
| $\overline{\text { MEMEN }}$ | OUT | MEMORY ENABLE. When active (LOW), $\overline{M E M E N}$ indicates that the address bus contains an external memory address, the READY/ $\overline{H O L D}$ input is sampling READY, and the IAQ/HOLDA output is outputting IAQ. |
| $\overline{W E}$ | OUT | WRITE ENABLE. When active (LOW), $\overline{\text { WE }}$ indicates that memory write data is available from the TMS 9985 to be written into external memory during $\overline{\mathrm{MEMEN}}$. $\overline{\mathrm{WE}}$ remains high in all other cases. |
| CRUIN | IN | CRU DATA IN. CRUIN is the input data line for CRU input instructions and is sampled during the TB instruction. |
| CRUCLK | OUT | CRU CLOCK. When active (HIGH), CRUCLK indicates that the external interface logic should sample the output data on CRUOUT. |
| $\mathrm{RDY} / \overline{\mathrm{HLD}}$ | IN | READY/ $\overline{H O L D}$. When $\overline{M E M E N}$ is active the RDY/ $\overline{H L D}$ input sample READY; when $\overline{M E M E N}$ is inactive, HOLD is sampled. When active (HIGH), READY indicates that external memory will be ready to read or write with no additional wait states. When not-ready is indicated during an external memory operation the TMS 9985 enters a wait state and suspends internal operation until the memory systems indicate ready. When active (LOW), $\overline{H O L D}$ indicates to the processor that an external controller desires to utilize the address and data buses to transfer data to or from external memory. Following a hold signal, the TMS 9985 enters a hold state at the next memory cycle. The processor places the address and data buses in the high impedance state and responds with a hold acknowledge signal (HOLDA). When $\overline{\text { HOLD }}$ is removed, the TMS 9985 returns to normal operation. |
| IAQ/HOLDA | OUT | INSTRUCTION ACQUISITION /HOLD ACKNOWLEDGE. When MEMEN is active the IAQ/HLDA line outputs IAQ; when MEMEN is inactive HOLDA is output. IAQ is active (HIGH), during any memory cycle when the TMS 9985 is acquiring an instruction. HOLDA is active (HIGH) when the processor is in the hold state and the address and data buses are in the high impedance state. |

## Timing

## Memory

Basic memory read and write cycles are shown in Figures 4 and 5. Figure 4 shows read and write cycles with no wait states while Figure 5 shows read and write cycles for a memory requiring one or two wait states.
$\overline{\text { MEMEN }}$ goes active (LOW) during each memory. At the same time that $\overline{\text { MEMEN }}$ is active, the memory address appears on the address bus (A0 through A15). If the cycle is a memory read cycle, DBIN will be active (HIGH) and the data present on the data bus (D0 through D7) will be input into the processor. If the cycle is a memory write cycle, $\overline{\mathrm{WE}}$ will go active (LOW) and data will be input by the CPU onto the data bus. At the end of the cycle $\overline{M E M E N}$ and DBIN or $\overline{\mathrm{WE}}$ will go inactive.

## Hold

Other interfaces may utilize the TMS 9985 memory bus by using the hold operation (illustrated in Figure 6 ). The external $\overline{\text { HOLD }}$ input is sampled during nonmemory cycles and when active (LOW), forces the TMS 9985 to enter the hold state. The processor places the address and data buses into the high impedance state to allow other devices to use the memory buses, and outputs the hold acknowledge signal (HOLDA, active HIGH). When $\overline{\text { HOLD }}$ goes inactive, the TMS 9985 resumes processing as shown. The maximum latency time between a $\overline{\text { HOLD }}$ request and a HOLDA response is equal to 37 clock cycles.

## CRU

CRU interface timing is shown in Figure 7. The timing for transferring two bits out and one bit in is shown. These transfers would occur during the execution of a CRU instruction. The other cycles of the instruction execution are not illustrated. To output a CRU bit, the CRU-bit address is placed on the address bus A0 through A14 and the actual bit data on A15/CRUOUT. During the second clock cycle a CRU pulse is supplied by CRUCLK. This process is repeated until the number of bits specified by the instruction are completed.
The CRU input operation is similar in that the bit address appears on A0 through A14.
During the subsequent cycle, the TMS 9985 accepts the bit input data as shown. No CRUCLK pulses occur during a CRU input operation.

| Product Data Book | TMS 9985 |
| :--- | :--- |
|  | ARCHITECTURE |



Figure 4. TMS 9985 Memory Bus Timing (no wait states)


Fïure 5. TMS 9985 Memory Bus Timing (with wait states)


Figure 6. TMS 9985 Hold Timing


Figure 7. TMS 9985 CRU Interface Timing

## 9900 Instruction Set

## 9900 INSTRUCTION SET

## Defintrion

Each 9900 instruction performs one of the following operations:

- Arithmetic, logical, comparison, or manipulation operations on data
- Loading or storage of internal registers (program counter, workspace pointer, or status)
- Data transfer between memory and external devices via the CRU
- Control functions.


## Addressing Modes

The 9900 instructions contain a variety of available modes for addressing random-memory data (e.g., program parameters and flags), or formatted memory data (character strings, data lists, etc.). The following figures graphically describe the derivation of the effective address for each addressing mode. The applicability of addressing modes to particular instructions is described in the Instructions Section along with the description of the operations performed by the instruction. The symbols following the names of the addressing modes $\left[\mathrm{R},{ }^{*} \mathrm{R},{ }^{*} \mathrm{R}+\right.$, @ LABEL, or @ TABLE (R)] are the general forms used by 9900 assemblers to select the addressing mode for register R .

Workspace Register Addressing R
Workspace Register R contains the operand.


Workspace Register Indirect Addressing *R
Workspace Register R contains the address of the operand.


## Workspace Register Indirect Auto Increment Addressing *R +

Workspace Register R contains the address of the operand. After acquiring the operand, the contents of workspace register R are incremented.


## Symbolic (Direct) Addressing @LABEL

The word following the instruction contains the address of the operand.


Indexed Addressing @ TABLE (R)
The word following the instruction contains the base address. Workspace register R conatins the index value. The sum of the base address and the index value results in the effective address of the operand.


## Immediate Addressing

The word following the instruction contains the operand.


## Program Counter Relative Addressing

The 8 -bit signed displacement in the right byte (bits 8 through 15) of the instruction is multiplied by 2 and added to the updated contents of the program counter. The result is placed in the PC.


## CRU Relative Addressing

The 8-bit signed displacement in the right byte of the instruction is added to the CRU base address (bits 3 through 14 of the workspace register 12). The result is the CRU address of the selected CRU bit.


## Terms and Defintions

The following terms are used in describing the instructions of the 9900:

| TERM | DEFINITION |
| :---: | :---: |
| B | Byte indicator (1=byte, $0=$ word) |
| C | Bit count |
| D | Destination address register |
| DA | Destination address |
| IOP | Immediate operand |
| LSB( n ) | Least significant (right most) bit of ( n ) |
| MSB(n) | Most significant (left most) bit of ( n ) |
| N | Don't care |
| PC | Program counter |
| Result | Result of operation performed by instruction |
| S | Source address register |
| SA | Source address |
| ST | Status register |
| STn | Bit $n$ of status register |
| $T_{D}$ | Destination address modifier |
| TS | Source address modifier |
| W | Workspace register |
| WRn | Workspace register n |
| ( n ) | Contents of $n$ |
| $a \rightarrow b$ | $a$ is transferred to $b$ |
| $\|n\|$ | Absolute value of $n$ |
| $+$ | Arithmetic addition |
| - | Arithmetic subtraction |
| AND | Logical AND |
| OR | Logical OR |
| ( + | Logical exclusive OR |
| - | Logical complement of $n$ |

## Status Register

The status register contains the interrupt mask level and information pertaining to the instruction operation.


| BIT | NAME | INSTRUCTION | CONDITION TO SET BIT TO 1 |
| :---: | :---: | :---: | :---: |
| STO | LOGICAL GREATER THAN | C,CB <br> CI <br> ABS <br> All Others | ```If MSB(SA) = 1 and MSB(DA) =0, or if MSB(SA) = MSB(DA) and MSB of [(DA)-(SA)] = 1 If MSB(W) = 1 and MSB of IOP = 0, or if MSB(W) = MSB of 1OP and MSB of [IOP-(W)] = 1 If (SA)}\not= If result }\not=``` |
| ST1 | ARITHMETIC GREATER THAN | C,CB <br> Cl <br> ABS <br> All Others | ```If MSB(SA) =0 and MSB(DA) = 1, or if MSB(SA) = MSB(DA) and MSB of [(DA)-(SA)] = 1 If MSB(W) = 0 and MSB of IOP = 1, or if MSB(W) = MSB of IOP and MSB of [IOP-(W)] = 1 If MSB (SA) =0 and (SA)}\not= If MSB of result =0 and result }\not=``` |


| BIT | NAME | INSTRUCTION | CONDITION TO SET BIT TO 1 |
| :---: | :---: | :---: | :---: |
| ST2 | EQUAL | $\begin{aligned} & \hline \mathrm{C}, \mathrm{CB} \\ & \mathrm{C} 1 \\ & \mathrm{COC} \\ & \mathrm{CZC} \\ & \text { TB } \\ & \text { ABS } \\ & \text { All others } \end{aligned}$ | $\begin{aligned} & \text { If }(S A)=(D A) \\ & \text { If }(W)=I O P \\ & \text { If }(S A) \text { and }(\overline{D A})=0 \\ & \text { If }(S A) \text { and }(D A)=0 \\ & \text { If } C R U I N=1 \\ & \text { If }(S A)=0 \\ & \text { If result }=0 \end{aligned}$ |
| ST3 | CARRY | $\begin{aligned} & \text { A, AB, ABS, AI, DEC, } \\ & \text { DECT, INC, INCT, } \\ & \text { NEG, S, SB } \\ & \text { SLA, SRA, SRC, SRL } \end{aligned}$ | If CARRY OUT = 1 <br> If last bit shifted out $=1$ |
| ST4 | OVERFLOW | $A, A B$ <br> AI <br> S, SB <br> DEC, DECT <br> INC, INCT <br> SLA <br> DIV <br> ABS, NEG | ```If MSB(SA) = MSB(DA) and MSB of result }\not=\mathrm{ MSB(DA) If MSB(W) = MSB of IOP and MSB of result }\not=M\mathrm{ MSB(W) If MSB(SA) }=\mathrm{ MSB(DA) and MSB of result }\not=\mathrm{ MSB(DA) If MSB(SA) = 1 and MSB of result = 0 If MSB(SA) = 0 and MSB of result = 1 If MSB changes during shift If MSB(SA) =0 and MSB(DA) =1, or if MSB(SA) =MSB(DA) and MSB of [(DA)-(SA)] = 0 If (SA) = 800016``` |
| ST5 | PARITY | $\begin{aligned} & \hline \text { CB, MOVB } \\ & \text { LDCR, STCR } \\ & \text { AB, SB, SOCB, SZCB } \end{aligned}$ | If (SA) has odd number of 1 's <br> If $1 \leqslant C \leqslant 8$ and (SA) has odd number of 1 's <br> If result has odd number of 1 's |
| ST6 | XOP | XOP | If XOP instruction is executed |
| ST12-ST15 | INTERRUPT MASK | LIMI RTWP | If corresponding bit of IOP is 1 If corresponding bit of WR15 is 1 |

The TMS 9940 has a slightly different arrangement of its status register. Note that the first six status bits are the same as for the TMS 9900.

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STO <br> $\mathrm{L}>$ | ST 1 <br> $\mathrm{~A}>$ | ST 2 <br> $=$ | ST 3 <br> C | ST 4 <br> O | ST 5 <br> P | not <br> used <br> $(=0)$ | ST 7 <br> DC |  | not used $(=0)$ |  | ST14 <br> INTERRUPT <br> MASK |  |  |  |


| ST7 | DIGIT <br> CARRY | A,ABS,AI,DEC, <br> DECT,INC,INCT <br> NEG,S <br> AB,DCA,DCS,SB | If carry out of least significatn BCD Digit of most <br> significant byte $=1$ |
| :--- | :--- | :--- | :--- |
| ST14-ST15 carry out of least significant BCD Digit $=1$ |  |  |  |$\quad$| INTERRUPT |
| :--- | :--- | :--- | :--- |
| MASK |$\quad$| LIIM |
| :--- |
| LIMI |
| RTWP |

## Instructions

Dual Operand Instructions with Muttiple Addressing Modes for Source and Destination Operand

|  | 1 | 3 |  | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General format: | OP CODE | B | $T_{D}$ |  |  |  |  | TS |  |  |  |  |  |

If $B=1$ the operands are bytes and the operand addresses are byte addresses. If $B=0$ the operands are words and the operand addresses are word addresses.

The addressing mode for each operand is determined by the T field of that operand.

| TS OR TD | S OR D | ADDRESSING MODE | NOTES |
| :---: | :--- | :--- | :---: |
| 00 | $0,1, \ldots 15$ | Workspace register | 1 |
| 01 | $0,1, \ldots 15$ | Workspace register indirect | 4 |
| 10 | 0 | Symbolic | 2,4 |
| 10 | $1,2, \ldots 15$ | Indexed | 3 |
| 11 | $0,1, \ldots 15$ | Workspace register indirect auto-increment |  |

Notes: 1. When a workspace register is the operand of a byte instruction (bit $3=1$ ), the left byte (bits 0 through 7) is the operand and the right byte (bits 8 through 15) is unchanged.
2. Workspace register 0 may not be used for indexing.
3. The workspace register is incremented by 1 for byte instructions (bit $3=1$ ) and is incremented by 2 for word instructions (bit $3=0$ ).
4. When $T_{s}=T_{D}=10$, two words are required in addition to the instruction word. The first word is the source operand base address and the second word is the destination operand base address.


Dual Operand Instructions with Multiple Addressing Modes for the Source Operand and Workspace Register Addressing for the Destination

General format:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | :--- |
|  |  | 14 | 15 |  |  |  |  |  |  |  |  |  |  |

The addressing mode for the source operand is determined by the $T_{S}$ field.

| $\mathbf{T}_{\mathbf{S}}$ | $\mathbf{S}$ | ADDRESSING MODE | NOTES |
| :--- | :--- | :--- | :--- |
| 00 | $0,1, \ldots 15$ | Workspace register |  |
| 01 | $0,1, \ldots 15$ | Workspace register indirect |  |
| 10 | 0 | Symbolic | 1 |
| 10 | $1,2, \ldots 15$ | Indexed |  |
| 11 | $0,1, \ldots 15$ | Workspace register indirect auto increment | 2 |

Notes: 1. Workspace register 0 may not be used for indexing.
2. The workspace register is incremented by 2 .

| MNEMONIC | OP CODE | MEANING | RESULT COMPARED TO 0 | STATUS BITS AFFECTED | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 012345 |  |  |  |  |
| COC | 001000 | Compare ones corresponding | No | 2 | Test (D) to determine if 1's are in each bit position where 1 's are in (SA). If so, set ST2. |
| CZC | 001001 | Compare zeros corresponding | No | 2 | Test (D) to determine if 0 's are in each bit position where 1 's are in (SA). If so, set ST2. |
| XQR | 001010 | Exclusive OR | Yes | 0-2 | $(\mathrm{D}) \oplus(\mathrm{SA}) \rightarrow$ (D) |
| MPY | 001110 | Multiply | No |  | Multiply unsigned ( $D$ ) by unsigned (SA) and place unsigned 32-bit product in D (most significant) and D+1 (least significant). If WR15 is $D$, the next word in memory after WR 15 will be used for the least significant half of the product. |
| DIV | 0011111 | Divide | No | 4 | If unsigned (SA) is less than or equal to unsigned (D), perform no operation and set ST4. Otherwise, divide unsigned ( $D$ ) and ( $D+1$ ) by unsigned $(S A)$. Quotient $\rightarrow(D)$, remainder $\rightarrow(D+1)$. If $D=15$, the next word in memory after WR 15 will be used for the remainder. |

## Extended Operation (XOP) Instruction

General format:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | ---: | :--- |

The $\mathrm{T}_{\mathrm{S}}$ and S fields provide multiple mode addressing capability for the source operand. When the XOP is executed, ST6 is set and the following transfers occur:

$$
\begin{aligned}
& \left(40_{16}+4 \mathrm{D}\right) \rightarrow(\mathrm{WP}) \\
& \left(42_{16}+4 \mathrm{D}\right) \rightarrow(\mathrm{PC}) \\
& \mathrm{SA} \rightarrow \text { (new WR11) } \\
& (\text { old WP) } \rightarrow \text { (new WR 13) } \\
& \text { (old PC) } \rightarrow \text { (new WR 14) } \\
& \text { (old ST) } \rightarrow \text { (new WR 15) }
\end{aligned}
$$

The TMS 9900 does not test interrupt requests ( $\overline{\text { INTREQ }}$ ) upon completion of the XOP instruction. The TMS 9980A/TMS 9981 tests for reset and load but does not test for interrupt requests (INTREQ) upon completion of the XOP instruction.

The TMS 9940 has the same general format for extended operations as the TMS 9900 with the differences described below.

| MNEMONIC | D FIELD | MEANING | RESULT COMPARED TO ZERO? | STATUS BITS AFFECTED | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| DCA | 0000 | Decimal <br> Correct <br> Addition | Yes | 0-3,5,7 | The byte specified by SA is corrected to form 2 BCD digits as shown in Table 4 |
| DCS | 0001 | Decimal <br> Correct <br> Subtraction | Yes | 0-3,5,7 | The byte specified by SA is corrected to form 2 BCD digits as shown in Table 4 |
| LIIM | 001 x | Load <br> Interrupt <br> Mask | No | 14,15 | Ts must equal $0 . S$, Bits 14 and $15 \rightarrow$ ST 14 and ST 15. |
| XOP | $\begin{aligned} & 01 \times x \\ & 10 \times x \\ & 11 \times x \end{aligned}$ | General XOP | No | - | $\begin{aligned} & (4016+4 D) \rightarrow(W P) \\ & (4216+4 D) \rightarrow(P C) \end{aligned}$ <br> SA $\rightarrow$ (New WR11); <br> (OId WP) $\rightarrow$ (New WR 13); <br> (Old PC) $\rightarrow$ (New WR 14); <br> (Old ST) $\rightarrow$ (New WR 15); <br> Following execution of an XOP instruction, the TMS 9940 inhibits interrupt levels 1,2 , and 3 until one more instruction is executed. |

## RESULT OF DCA AND DCS INSTRUCTIONS



| BYTE BEFORE EXECUTION |  |  |  | BYTE AFTER DCA |  |  |  | BYTE AFTER DCS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C | X | DC | $Y$ | C | X | DC | Y | C | X | DC | Y |
| 0 | $x<10$ | 0 | $Y<10$ | 0 | X | 0 | Y | - | - | - | - |
| 0 | $x<10$ | 1 | $Y<10$ | 0 | X | 0 | $Y+6$ | - | - | - | - |
| 0 | $x<9$ | 0 | $Y \geq 10$ | 0 | $x+1$ | 1 | $Y+6$ | - | - | - | - |
| 1 | $x<10$ | 0 | $Y<10$ | 1 | $x+6$ | 0 | $Y$ | - | - | - | - |
| 1 | $x<10$ | 1 | $Y<10$ | 1 | $x+6$ | 0 | Y16 | - | - | - | - |
| 1 | $x<10$ | 0 | $Y \geq 10$ | 1 | $x+7$ | 1 | $Y+6$ | - | - | - | - |
| 0 | $x \geq 10$ | 0 | $Y<10$ | 1 | $x+6$ | 0 | $Y$ | - | - | - | - |
| 0 | $\mathrm{Z} \geq 10$ | 1 | $Y<10$ | 1 | $x+6$ | 0 | $Y+6$ | - | - | - | - |
| 0 | $x \geq 9$ | 0 | $Y \geq 10$ | 1 | $x+7$ | 1 | $Y+6$ | - | - | - | - |
| 0 | X | 0 | Y | - | - | - | - | 0 | $x+10$ | 1 | $Y+10$ |
| 0 | $x$ | 1 | Y | - | - | - | - | 0 | $x+10$ | 0 | $Y$ |
| 1 | X | 0 | Y | - | - | - | - | 1 | $x$ | 1 | $Y+10$ |
| 1 | X | 1 | $\gamma$ | - | - | - | - | 1. | X | 0 | $Y$ |

Single Operand Instructions


The $\mathrm{T}_{\mathrm{S}}$ and S fields provide multiple mode addressing capability for the source operand.

| MNEMONIC | $\begin{gathered} \text { OP CODE } \\ 0123456789 \end{gathered}$ | MEANING | $\begin{gathered} \text { RESULT } \\ \text { COMPARED } \\ \text { TO } 0 \end{gathered}$ | STATUS BITS AFFECTED | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| B | 0000010001 | Branch | No | - | $S A \rightarrow$ (PC) |
| BL | 0000011010 | Branch and link | No | - | $(P C) \rightarrow(W R 11) ; S A \rightarrow(P C)$ |
| BLWP | 0000010000 | Branch and load | No | - | $(S A) \rightarrow(W P) ;(S A+2) \rightarrow(P C) ;$ <br> (old WP) $\rightarrow$ (new WR 13). |
|  |  | workspace pointer |  |  | (old WP) $\rightarrow$ (new WR 13); <br> (old PC) $\rightarrow$ (new WR 14); |
|  |  |  |  |  | (old ST) $\rightarrow$ (new WR15); |
|  |  |  |  |  | the interrupt input ( $\overline{\text { NTREQ }}$ ) is not |
|  |  |  |  |  | tested upon completion of the |
|  |  |  |  |  | BLWP instruction. |
|  |  |  |  |  | The TMS 9980A/TMS 9981 tests for |
|  |  |  |  |  | reset and load but does not test for |
|  |  |  |  |  | interrupt requests (INTREQ) upon |
| CLR | 00000010011 | Clear | N | - | $0 \rightarrow$ (SA) |
|  |  |  |  |  |  |
| SETO | 000000111100 | Set to ones | No | - | $\mathrm{FFFF}_{16} \rightarrow(\mathrm{SA})$ |
| INV | 000000100101 | Invert | Yes | 0-2 | $(\overline{S A}) \rightarrow$ (SA) |
| NEG | 0000010100 | Negate | Yes | 0-4 | $-(S A) \rightarrow(S A)$ |
| ABS | 0000000111101 | Absolute value* | No | 0.4 | $\\|(S A)\\| \rightarrow(S A)$ |
| SWPB | 00000111011 | Swap bytes | No | - | (SA), bits 0 thru $7 \rightarrow$ (SA), bits |
|  |  |  |  |  | 8 thru 15; (SA), bits 8 thru $15 \rightarrow$ (SA), bits 0 thru 7. |
| INC | 0000010110 | Increment | Yes | 0-4 | $(S A)+1 \rightarrow(S A)$ |
| INCT | 000000100111 | Increment by two | Yes | 0.4 | $(S A)+2 \rightarrow(S A)$ |
| DEC | 000000111000 | Decrement | Yes | 0-4 | $(S A)-1 \rightarrow(S A)$ |
| DECT | 0000011001 | Decrement by two | Yes | 0.4 | $(S A)-2 \rightarrow(S A)$ |
| $\chi^{\dagger}$ | 0000010010 | Execute | No | - | Execute the instruction at SA. |

- Operand is compared to zero for status bit.

If additional memory words for the execute instruction are required to define the operands of the instruction located at SA, these words will be accessed from PC and the PC will be updated accordingly. The instruction acquisition signal (IAQ) will not be true when the 9900 accesses the instruction at SA. Status bits are affected in the normal manner for the instruction executed.

CRU Multiple-Bir Instructions

General format:


The C field specifies the number of bits to be transferred. If $\mathrm{C}=0,16$ bits will be transferred. The CRU base register (WR 12, bits 3 through 14) defines the starting CRU bit address. The bits are transferred serially and the CRU address is incremented with each bit transfer, although the contents of WR 12 is not affected. $\mathrm{T}_{\mathrm{S}}$ and S provide multiple mode addressing capability for the source operand. If 8 or fewer bits are transferred ( $\mathrm{C}=1$ through 8 ), the source address is a byte address. If 9 or more bits are transferred ( $\mathrm{C}=0,9$ through 15), the source address is a word address. If the source is addressed in the workspace register indirect auto increment mode, the workspace register is incremented by 1 if $\mathrm{C}=1$ through 8 , and is incremented by 2 otherwise.

| MNEMONIC | OP CODE | MEANING |  | STATUS | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 012345 |  | $\text { то } 0$ | AFFECTED |  |
| LDCR | 001100 | Load communcation register | Yes | 0.2,5 ${ }^{\dagger}$ | Beginning with LSB of (SA), transfer the specified number of bits from (SA) to the CRU. |
| STCR | 001101 | Store communcation register | Yes | 0-2,5 ${ }^{\dagger}$ | Beginning with LSB of (SA), transfer the specified number of bits from the CRU to (SA). Load unfilled bit positions with 0 . |

${ }^{\dagger}$ ST5 is affected only if $1 \leqslant \mathrm{C} \leqslant 8$.
CRU Single-Bit Instructions


CRU relative addressing is used to address the selected CRU bit.

| MNEMONIC | OP CODE | MEANING | STATUS | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
|  | 01234567 |  | AFFECTED |  |
| SBO | 00011101 | Set bit to one | - | Set the selected CRU output bit to 1 . |
| SBZ | 00001111110 | Set bit to zero | - | Set the selected CRU output bit to 0 . |
| TB | 00011111 | Test bit | 2 | If the selected CRU input bit $=1$, set ST2. |

Jump Instructions

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General format: | OP CODE |  |  |  |  |  |  |  | DISPLACEMENT |  |  |  |  |  |  |  |

Jump instructions cause the PC to be loaded with the value selected by PC relative addressing if the bits of ST are at specified values. Otherwise, no operation occurs and the next instruction is executed since PC points to the next instruction. The displacement field is a word count to be added to PC. Thus, the jump instruction has a range of -128 to 127 words from memory-word address following the jump instruction. No ST bits are affected by jump instruction.

| MNEMONIC | OP CODE |  |  |  |  |  |  |  | MEANING | ST CONDITION TO LOAD PC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  |  |
| JEQ | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | Jump equal | $S T 2=1$ |
| JGT | 0 | 0 | 0 | 1 |  | 1 | 0 | 1 | Jump greater than | ST1 $=1$ |
| JH | 0 | 0 | 0 | 1 |  | 0 | 1 | 1 | Jump high | STO $=1$ and ST2 $=0$ |
| JHE | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | Jump high or equal | ST0 $=1$ or ST2 = 1 |
| JL | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | Jump low | ST0 $=0$ and ST2 $=0$ |
| JLE |  | 0 | 0 | 1 | 0 | 0 | 1 | 0 | Jump low or equal | ST0 $=0$ or ST2 $=1$ |
| JLT |  | 0 | 0 | 1 | 0 | 0 | 0 | 1 | Jump less than | $\mathrm{ST} 1=0$ and $\mathrm{ST} 2=0$ |
| JMP |  | 0 | 0 | 1 | 0 | 0 | 0 | 0 | Jump unconditional | unconditional |
| JNC |  | 0 | 0 | 1 | 0 | 1 | 1 | 1 | Jump no carry | ST3 $=0$ |
| JNE |  | 0 | 0 | 1 | 0 | 1 | 1 | 0 | Jump not equal | ST2 $=0$ |
| JNO |  | 0 | 0 | 1 | 1 | 0 | 0 | 1 | Jump no overflow | $\mathrm{ST} 4=0$ |
| JOC | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | Jump on carry | $\mathrm{ST} 3=1$ |
| JOP | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | Jump odd parity | ST5 $=1$ |

Shift Instructions

General format:


If $\mathrm{C}=0$, bits 12 through 14 of WR 0 contain the shift count. If $\mathrm{C}=0$ and bits 12 through 15 of $\mathrm{WR} 0=0$, the shift count is 16 .


Immediate Register Instructions

General format:

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OP CODE |  |  |  |  |  |  |  |  |  |  | N |  |  |  |  |
| IOP |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| MNEMONIC | OP CODE | MEANING | RESULT | STATUS | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 012345678910 |  | $\text { TO } 0$ | BITS <br> AFFECTED |  |
| AI | 00000010001 | Add immediate | Yes | 0-4 | $(W)+10 P \rightarrow(W)$ |
| ANDI | 00000010010 | AND immediate | Yes | 0-2 | (W) AND IOP $\rightarrow$ (W) |
| Cl | 00000010100 | Compare immediate | Yes | 0-2 | Compare (W) to IOP and set appropriate status bits |
| LI | 00000010000 | Load immediate | Yes | 0-2 | $1 O P \rightarrow(W)$ |
| ORI | 00000010011 | OR immediate | Yes | 0-2 | (W) OR IOP $\rightarrow$ (W) |

Internal Register Load Immediate Instructions



Internal Register Store Instructions


No ST bits are affected.


Return Workspace Pointer (RTWP) Instruction


The RTWP instruction causes the following transfers to occur:

$$
\begin{aligned}
& (\text { WR 15) } \rightarrow(\mathrm{ST}) \\
& (\mathrm{WR} \mathrm{14)} \mathrm{\rightarrow(PC)} \\
& (\text { WR 13 }) \rightarrow(\mathrm{WP})
\end{aligned}
$$

External Instructions


External instructions cause the three most-significant address lines (A0 through A2) to be set to the below-described levels and the CRUCLK line to be pulsed, allowing external control functions to be initiated.

| MNEMONIC | OP CODE | MEANING | STATUS BITS AFFECTED | DESCRIPTION | ADDRESS BUS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 012345678910 |  |  |  | A0 | A1 | A2 |
| IDLE | 00000011010 | Idle |  | Suspend TMS 9900 <br> instruction execution until an interrupt, $\overline{\text { LOAD, or }}$ RESET occurs | L | H | L |
| RSET | 00000001110011 | Reset | 12-15 | $0 \rightarrow$ ST12 thru ST15 | L. | H | H |
| CKOF | 000000001111110 | User defined |  | --- | H | H | L |
| CKON | 000000011111001 | User defined |  | - | H | L | H |
| LREX | 00000001111111 | User defined |  | --- | H | H | H |

Idle Instruction - TMS 9940

General format: $\quad$| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| ---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  | $O P C O D E$ |  |  |  |  |  |  | $N$ |  |  |  |  |

The IDLE instruction stops the TMS 9940 until an interrupt or $\overline{\operatorname{RESET}}$ occurs. See the Power Down section for use of the IDLE instruction.

## Peripheral and Interface Circuits

## 1. INTRODUCTION

### 1.1 DESCRIPTION

The TMS 9901 Programmable Systems Interface (PSI) is a multifunctional component designed to provide low cost interrupt and I/O ports and an interval timer for TMS 9900-family microprocessor systems. The TMS 9901 is fabricated using N-channel silicon-gate MOS technology. The TMS 9901 is TTL-compatible on all inputs and outputs, including the power supply ( +5 V ) and single-phase clock.

### 1.2 KEY FEATURES

- Low Cost
- 9900-Family Peripheral
- Performs Interrupt and I/O Interface functions:
- Six Dedicated Interrupt Lines
- Seven Dedicated I/O Lines
- Nine Programmable Lines as I/O or Interrupt
- Up to 15 Interrupt Lines
- Up to 22 Input Lines
- Up to 16 Output Lines
- Easily Cascaded for Expansion
- Interval or Event Timer
- Single 5 V Power Supply

- Standard 40-Pin Plastic or Ceramic Package
- N-Channel Silicon-Gate MOS Technology.


### 1.3 APPLICATION OVERVIEW

The following example of a typical application may help introduce the user to the TMS 9901 PSI. Figure 1 is a block diagram of a typical application. Each of the ideas presented below is described in more detail in later sections of this manual.

The TMS 9901 PSI interfaces to the CPU through the Communications Register Unit (CRU) and the interrupt control lines as shown in Figure 1. The TMS 9901 occupies 32 bits of CRU input and output space. The five least significant bits of address bus are connected to the S lines of the PSI to address one of the 32 CRU bits of the TMS 9901. The most significant bits of the address bus are decoded on CRU cycles to select the PSI by taking its chip enable ( $\overline{\mathrm{CE}}$ ) line active (LOW).

Interrupt inputs to the TMS 9901 PSI are synchronized with $\bar{\phi}$, inverted, and then ANDed with the appropriate mask bit. Once every $\bar{\phi}$ clock time, the prioritizer looks at the 15 interrupt input AND gates and generates the interrupt control code. The interrupt control code and the interrupt request line constitute the interrupt interface to the CPU.

After reset all I/O ports are programmed as inputs. By writing to any I/O port, that port will be programmed as an output port until another reset occurs, either software or hardware. Data at the input pins is buffered on to the TMS 9901. Data to the output ports is latched and then buffered off-chip by the PSI's MOS-to-TTL buffers.

The interval timer on the TMS 9901 is accessed by writing a ONE to select bit zero, (control bit) which puts the PSI CRU interface in the clock mode. Once in the clock mode the 14-bit clock contents can be read or written. Writing to the clock register will reinitialize the clock and cause it to start decrementing. When the clock counts to zero, it will cause an interrupt and reload to its initial value. Reading the clock contents permits the user to see the decrementer contents at that point in time just before entering the clock mode. The clock read register is not updated when the PSI is in the clock mode.


FIGURE 1- TYPICAL TMS 9901 PROGRAMMABLE
SYSTEM INTERFACE (PSI) APPLICATION

## 2. ARCHITECTURE

The architecture of the TMS 9901 Programmable Systems Interface (PSI) is designed to provide the user maximum flexibility when designating system I/O ports and interrupts. The TMS 9901 can be divided into four subsystems: CRU interface, interrupt interface, input/output interface, and interval timer. Figure 2 is a general block diagram of the TMS 9901 internal architecture. Each of the subsystems of the PSI is discussed in detail in subsequent paragraphs.

### 2.1 CRU Interface

The CPU communicates with the TMS 9901 PSI via the CRU. The TMS 9901 occupies 32 bits in CRU read space and 32 bits in CRU write space. Table 1 shows the mapping for CRU bit addresses to TMS 9901 functions.

The CRU interface consists of five address select lines (S0-S4), chip enable ( $\overline{\mathrm{CE}}$ ), and the three CRU lines (CRUIN, CRUOUT, CRUCLK). The select lines (S0-S4) are connected to the five least significant bits of the address bus; for a TMS 9900 system S0-S4 are connected to A10-A14, respectively. Chip enable ( $\overline{\mathrm{CE}}$ ) is generated by decoding the most significant bits of the address bus on CRU cycles; for a 9900 based system address bits 0-9 would be decoded. When $\overline{C E}$ goes active (LOW), the five select lines point to the CRU bit being accessed. When $\overline{\mathrm{CE}}$ is inactive (HIGH), the PSI's CRU interface is disabled.

## NOTE

When $\overline{C E}$ is inactive (HIGH) the 9901 sets its CRUIN pin to high impedance and disables CRUCLK from coming on chip. This means that CRUIN can be used as an OR tied bus. When $\overline{C E}$ is high the 9901 will still see the select lines, but no command action is taken.

In the case of a write operation, the TMS 9901 strobes data off the CRUOUT line with CRUCLK. For a read operation, the data is sent to the CPU on the CRUIN line.


FIGURE 2-TMS 9901 PSI BLOCK DIAGRAM

Several TMS 9901 devices may be cascaded to expand I/O and interrupt handling capability simply by connecting all CRU and address select lines in parallel and providing each device with a unique chip enable signal: the chip enable ( $\overline{\mathrm{CE}}$ ) is generated by decoding the high-order address bits (A0-A9) on CRU cycles.

For those unfamiliar with the CRU concept, the following is a discussion of how to build a CRU interface. The CRU is a bit addressable ( 4096 bits), synchronous, serial interface over which a single instruction can transfer between one and 16 bits serially. Each one of the 4096 bits of the CRU space has a unique address and can be read and written to. During multi-bit CRU transfers, the CRU address is incremented at the beginning of each CRU cycle to point to the next consecutive CRU bit.

TABLE 1
SELECT BIT ASSIGNMENTS

| SELECT BIT | S | $S_{1}$ | $S_{3}$ |
| :---: | :---: | :--- | :--- |

[^13]
#### Abstract

When a 99XX CPU executes a CRU Instruction, the processor uses the contents of workspace register 12 as a base address. (Refer to the 9900 Microprocessor Data Manual for a complete discussion on how CRU addresses are derived.) The CRU address is brought out on the 15-bit address bus; this means that the least significant bit of R12 is not brought out of the CPU. During CRU cycles, the memory control lines (MEMEN, $\overline{\text { WE, and DBIN }}$ ) are all inactive; MEMEN being inactive (HIGH) indicates the address is not a memory address and therefore is a CRU address or external instruction code. Also, when MEMEN is inactive (HIGH) and a valid address is present, address bits A0-A2 must all be zero to constitute a valid CRU address; if address bits A0-A2 are other than all zeros, they are indicating an external instruction code. In summary, address bits A3-A14 contain the CRU address to be decoded, address bits AO-A2 must be zero and MEMEN must be inactive (HIGH) to indicate a CRU cycle.


### 2.2 Interrupt Interface

A block diagram of the interrupt control section is shown in Figure 3. The interrupt inputs (six dedicated, $\overline{\text { INT1-INT6, }}$, and nine programmable) are sampled on the falling edge of $\bar{\phi}$ and latched onto the chip for one $\bar{\phi}$ time by the SYNC LATCH, each $\bar{\phi}$ time. The output of the sync latch is inverted (interrupts are LOW active) and ANDed with its respective mask bit (MASK $=1$, INTERRUPT ENABLED). On the rising edge of $\bar{\phi}$, the prioritizer and encoder senses the masked interrupts and produces a four-bit encoding of the highest priority interrupt present (see Tables 2 and 3). The four-bit prioritized code and INTREQ are latched off-chip with a sync latch on the falling edge of the next $\bar{\phi}$, which ensures proper synchronization to the processor.

Once an interrupt goes active (LOW), it should stay active until the appropriate interrupt service routine explicitly turns off the interrupt. If an interrupt is allowed to go inactive before the interrupt service routine is entered, an erroneous interrupt code could be sent to the processor. A total of five clock cycles occur between
 interrupt is active and the CPU recognizes that an interrupt is pending, but before the CPU can sample the interrupt control lines the interrupt goes inactive, the interrupt control lines will contain an incorrect code.

The interrupt mask bits on the TMS 9901 PSI are individually set or reset under software contro!. Any unused interrupt line should have its associated mask disabled to avoid false interrupts: To do this, the control bit (CRU bit zero), is first set to a zero for interrupt mode operation. Writing to TMS 9901 CRU bits 1-15 will enable or disable interrupts $1-15$, respectively. Writing a one to an interrupt mask will enable that interrupt; writing a zero will disable that interrupt. Upon application of $\overline{R S T 1}$ (power-up reset), all mask bits are reset (LOW), the interrupt code is forced to all zeros, and INTREQ is held HIGH. Reading TMS 9901 CRU bits 1-15 indicates the status of the respective interrupt inputs; thus, the designer can employ the unused (disabled) interrupt input lines as data inputs (true data in).

### 2.3 Input/Output Interface

A block diagram of the TMS 9901 I/O interface is shown in Figure 4. Up to 16 individually controlled, I/O ports are available (seven dedicated, PO-P6, and nine programmable) and, as discussed above, the unused dedicated interrupt lines also can be used as input lines (true data in). Thus the 9901 can be configured to have more than 16 inputs. $\overline{\text { RST1 }}$ (power-up reset) will program all I/O ports to input mode. Writing data to a port will automatically switch that port to the output mode. Once programmed as an output, a port will remain in output mode until RST1 or $\overline{\text { RST2 }}$ (command bit) is executed. An output port can be read and indicates the present state of the pin. A pin programmed to the output mode cannot be used as an input pin: Applying an input current to an output pin may cause damage to the TMS 9901. The TMS 9901 outputs are latched and buffered off-chip, and inputs are buffered onto the chip. The output buffers are MOS-to-TTL buffers and can drive two standard TTL loads.

TMS 9901 JL, NL PROGRAMMABLE SYSTEMS INTERFACE


TABLE 2
INTERRUPT CODE GENERATION

| INTERRUPT/STATE | Priority | ${ }^{\text {I Co }}$ | $\mathrm{ICl}_{1}$ | ${ }^{1} \mathrm{C} 2$ | ${ }^{\text {IC3 }}$ | INTREQ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { RST } 1}$ | - | 0 | 0 | 0 | 0 | 1 |
| INT 1 | 1 (HIGHEST) | 0 | 0 | 0 | 1 | 0 |
| INT 2 | 2. | 0 | 0 | 1 | 0 | 0 |
| INT 3/CLOCK | 3 | 0 | 0 | 1 | 1 | 0 |
| INT 4 | 4 | 0 | 1 | 0 | 0 | 0 |
| INT 5 | 5 | 0 | 1 | 0 | 1 | 0 |
| $\overline{\text { INT }} 6$ | 6 | 0 | 1 | 1 | 0 | 0 |
| INT 7 | 7 | 0 | 1 | 1 | 1 | 0 |
| $\overline{\text { INT }} 8$ | 8 | 1 | 0 | 0 | 0 | 0 |
| INT 9 | 9 | 1 | 0 | 0 | 1 | 0 |
| INT 10 | 10 | 1 | 0 | 1 | 0 | 0 |
| INT 11 | 11 | 1 | 0 | 1 | 1 | 0 |
| INT 12 | 12 | 1 | 1 | 0 | 0 | 0 |
| $\overline{\text { INT }} 13$ | 13 | 1 | 1 | 0 | 1 | 0 |
| $\overline{\text { INT }} 14$ | 14 | 1 | 1 | 1 | 0 | 0 |
| TNT 15 | 15 (LOWEST) | 1 | 1 | 1 | 1 | 0 |
| \% |  | ' | 1 | 1 | 1 | 1 |

TABLE 3
TMS 9980A OR TMS 9981 INTERRUPT LEVEL DATA

| $\begin{aligned} & \text { INTERRUPT } \\ & \text { CODE } \\ & \text { (ICO-IC2) } \end{aligned}$ | FUNCTION | VECTOR LOCATION (MEMORY ADDRESS IN HEX) | DEVICE ASSIGNMENT | INTERRUPT MASK VALUES TO ENABLE (ST 12 THROUGH ST15) |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{lll} 1 & 1 & 0 \\ 1 & 0 & 1 \\ 1 & 0 & 0 \\ 0 & 1 & 1 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 0 & 0 \\ 1 & 1 & 1 \end{array}$ | Level 4 <br> Level 3 <br> Level 2 <br> Level 1 <br> Reset <br> Load <br> Reset <br> No.Op | $\begin{array}{llll} 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & C \\ 0 & 0 & 0 & 8 \\ 0 & 0 & 0 & 4 \\ 0 & 0 & 0 & 0 \\ 3 & F & F & C \\ 0 & 0 & 0 & 0 \end{array}$ | External Device <br> External Device <br> External Device <br> External Device <br> Reset Stimulus <br> Load Stimulus <br> Reset Stimulus <br> ...... | 4 Through F <br> 3 Through F <br> 2 Through F <br> 1 Through F <br> Don't Care <br> Don't Care <br> Don't Care |

Peripheral
and Interface Circuits

TMS 9901 JL, NL
PROGRAMMABLE SYSTEMS INTERFACE


FIGURE 4-TMS 9901 t/O INTERFACE SECTION


FIGURE 5 - INPUT AND OUTPUT EQUIVALENTS

### 2.4 Programmable Ports

A total of nine pins (INT7/P15-INT15/P7) on the TMS 9901 are user-programmable as either I/O ports or interrupts. These pins will assume all characteristics of the type pin they are programmed to be (as described in Sections 2.2 and 2.3). Any pin which is not being used for interrupt should have the appropriate interrupt mask disabled (mask $=0$ ) to avoid erroneous interrupts to the CPU. To program one of the pins as an interrupt, its interrupt mask simply is enabled and the line may be used as if it were one of the dedicated interrupt lines. To program a pin as an I/O port, disable the interrupt mask and use that pin as if it were one of the dedicated I/O ports.

### 2.5 Interval Timer

Figure 6 is a block diagram of the TMS 9901 interval timer section. The clock consists of a 14 -bit counter that decrements at a rate of $f(\bar{\phi}) / 64$ (at 3 MHz this results in a maximum interval of 349 milliseconds with a resolution of 21.3 microseconds). The clock can be used as either an interval timer or an event timer. To access the clock, select bit zero (control bit) must be set to a one. The clock is enabled to cause interrupts by writing a nonzero value to it and is then disabled from interrupting by writing zero to it or by a $\overline{\text { RST }} 1$. The clock starts operating at no more than two $\bar{\phi}$ times after it is loaded. When the clock decrementer is running, it will decrement down to zero and issue a level-3 interrupt. The decrementer, when it becomes zero, will also be reloaded from the clock register and decrementing will start again. (The zero state is counted as any other decrementer state.) The decrementer always runs, but it will not issue interrupts unless enabled; of course, the contents of the unenabled clock read register are meaningless.


FIGURE 6-TMS 9901 INTERVAL TIMER SECTION

The clock is accessed by writing a one into the control bit (TMS 9901 CRU bit zero) to force CRU bits 1-15 to clock mode. Writing a nonzero value into the clock register then enables the clock and sets its time period. When the clock is enabled, it interrupts on level 3 and external level-3 interrupts are disabled. The mask for level 3 in the PSI must be set to a one so that the processor will see the clock interrupt. When the clock interrupt is active, the clock mask (mask bit 3) must be written into with either a one or zero to clear the interrupt; writing a zero also disables further interrupts.

If a new clock value is required, a new 14-bit clock start value can be programmed by executing a CRU write operation to the clock register. During programming, the decrementer is restarted with the current start value after each start value bit is written. A timer restart is easily implemented by writing a single bit to any of the clock bits. The clock is disabled by RST1 (power up reset) or by writing a zero value into the clock register; $\overline{\text { RST2 }} 2$ does not affect the clock.

The clock read register is updated every time the decrementer decrements when the TMS 9901 is not in clock mode. There are two methods to leave the clock mode : first, a zero is written to the control bit; or second, a TMS 9901 select bit greater than 15 is accessed. Note that when CE is inactive(HIGH), the PSI is not disabled from seeing the select lines. As the CPU is addressing memory, A10-A14 could very easily have a value of 15 or greater - A10-A14 are connected to the select lines; therefore, the TMS 9901 interval timer section can "think" it is out of clock mode and update the clock read register. Very simply, this means that a value cannot be locked into the clock read register by writing a one to CRU select bit zero (the control bit). The 9901 must be out of clock mode for at least one timer period to ensure that the contents of the clock read register has been updated. This means that to read the most recent contents of the decrementer, just before reading, the TMS 9901 must not be in the clock mode. The only sure way to manipulate clock mode is to use the control bit (select bit zero). When clock mode is reentered to access the clock read register, updating of the read register will cease. This is done so that the contents of the clock read register will not change while it is being accessed.

### 2.6 Power-Up Considerations

During hardware reset, $\overline{\operatorname{RST}} 1$ must be active (LOW) for a minimum of two clock cycles to force the TMS 9901 into a known state. RST1 will disable all interrupts, disable the clock, program all I/O ports to the input mode, and force ICO-IC3 to all zeros with INTREQ held HIGH. The system software must enable the appropriate interrupts, program the clock, and configure the I/O ports as required. After initial power-up the TMS 9901 is accessed only as needed to service the clock, enable (disable) interrupts, or read (write) data to the I/O ports. The I/O ports can be reconfigured by use of the $\overline{\mathrm{RST}} 2$ software reset command bit.

### 2.7 Pin Descriptions

Table 4 defines the TMS 9901 pin assignments and describes the function of each pin.
TABLE 4
TMS 9901 PIN ASSIGNMENTS AND FUNCTIONS

| SIGNATURE | PIN | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| INTREQ | 11 | OUT | INTERRUPT Request. When active (low) INTRED indicates that an enabled interrupt has been received. INTREX will stay active until all enabled interrupt inputs are removed. |
| 1 CO (MSB) | 15 | OUT | Interrupt Code lines. ICO-IC3 output the $\overline{\text { CE }}$ |
| IC1 | 14 | OUT | binary code corresponding to the highest |
| IC2 | 13 | OUT | priority enabled interrupt. If no enabled |
| IC3 (LSB) | 12 | OUT | interrupts are active $1 C 0-I C 3=(1,1,1,1)$. |
| CE | 5 | IN |  |
| So | 39 | IN | Address select lines. The data bit being |
| S1 | 36 | IN | accessed by the CRU interface is specified $\square$ <br> ICO 15 $\square$ 26 P2 |
| S2 | 35 | IN | by the 5-bit code appearing on S0-S4. |
| S3 | 25 | IN |  |
| CRUIN | 4 | OUT | CRU data in (to CPU). Data specified by SO-S4 is transmitted to the CPU by CRUIN. When CE is not active CRUIN is in a highimpedance state. |
| CRUOUT | 2 | IN | CRU data out (from CPU). When $\overline{C E}$ is active, data present on the CRUOUT input will be sampled during CRUCLK and written into the command bit specified by SO-S4. |
| CRUCLK | 3 | IN | CRU Clock (from CPU). CRUCLK specifies that valid data is present on the CRUOUT line. |
| FST 1 | 1 | IN |  $\overline{\operatorname{INTERQ}}=1$ disables the clock, and programs all I/O ports to inputs. $\overline{\text { RST1 }}$ has a Schmitt-triger input to allow implementation with an RC circuit as shown in Figure 7. |
| $V_{C C}$ | 40 |  | Supply Voltage. +5 V nominal. |
| $V_{\text {SS }}$ | 16 |  | Ground Reference |
| $\bar{\phi}$ | 10 | IN | System clock ( $\bar{\phi} 3$ in TMS 9900 system, CKOUT in TMS 9980 system). |
| INT1 | 17 | IN |  |
| INT2 | 18 | IN | Group 1, interrupt inputs. |
| NTT3 | 9 | IN | When active (Low) the signal is ANDed with its corresponding |
| NTT4 | 8 | IN | mask bit and if enabled sent to the interrupt control section. |
| INT5 | 7 | IN | $\overline{\text { INT1 }}$ has highest priority. |
| INT6 | 6 | IN |  |
| INT7/ P15 | 34 | 1/0 |  |
| INT8/ P14 | 33 | 1/0 |  |
| INT9/ P13 | 32 | 1/0 |  |
| INT10/P12 | 31 | 1/0 |  |
| INT $11 / \mathrm{P} 11$ | 30 | $1 / 0$ | Group 2, programmable interrupt (active low) or $1 / O$ pins (true logic). Each pin is individually programmable as |
| INT $12 / \mathrm{P} 10$ | 29 | 1/0 | an interrupt, an input port, or an output port. |
| INT13/P9 | 28 | 1/0 |  |
| INT 14/P8 | 27 | 1/0 |  |
| INTT15/P7 | 23 | 1/0 |  |
| PO | 38 | 1/0 |  |
| P1 | 37 | 1/0 |  |
| P2 | 26 | 1/0 |  |
| P3 | 22 | 1/O | Group 3, 1/O ports (true logic). Each pin is individually programmable as an input port or an output port. |
| P4 | 21 | 1/0 |  |
| P5 | 20 | 1/O |  |
| P6 | 19 | 1/0 |  |

## 3. APPLICATIONS

### 3.1 Hardware Interface

Figure 7 illustrates the use of a TMS 9901 PSI in a TMS 9900 system. The TIM 9904 clock generator/driver syncs the RESET for both the TMS 9901 and the CPU. The RC circuit on the TIM 9904 provides the power-up and pushbutton RESET input to the clock chip. Address lines A0-A9 are decoded on CRU cycles to select the TMS 9901. Address lines A10-A14 are sent directly to PSI select lines S0-S4, respectively, to select which TMS 9901 CRU bit is to be accessed.

Figure 8 illustrates the use of a TMS 9901 with a TMS 9985 CPU. No TIM 9904 is needed with the TMS 9985, so the reset circuitry is connected directly to the system reset line. The clock ( $\bar{\phi}$ ) then comes from the TMS 9985. All other circuitry is identical to the TMS 9900 system.


FIGURE 7-TMS 9900/TMS 9901 INTERFACE


### 3.2 Software Interface

Figure 9 lists the TMS 9900 code needed to control the TMS 9901 PSI. The code initializes the PSI to an eight-bit input port, an eight-bit output port, and enables interrupt levels 1-6. The six dedicated interrupt pins are all used for interrupts; their mask bits are set ON. The nine programmable pins are all used as I/O ports; mask bits 7-15 remain reset. P0-P7 are programmed as an eight-bit output port, and P8-P15 are programmed as an eight-bit input port.

Some code is added to read the contents of the clock read-register. The SBZ instruction takes the TMS 9901 out of clock mode long enough for the clock read register to be updated with the most recent decrementer value. When clock mode is reentered, the decrementer will cease updating the clock read-register so that the contents of the register will not be changing during a read operation.

The second section of code is typical code found in a clock interrupt service routine. All interrupts initially are disabled by the routine. These functions are not necessary, but are usually done to ensure system integrity. The interrupt mask should be restored as soon as the sensitive processing is complete. The interrupt is counted in the variable COUNT and is then cleared by writing a one to mask bit 3 . If a zero is written to mask bit 3 to clear the interrupt, clock interrupt will be disabled from that point onward, but the clock will continue to run.

## ASSUMPTION:

- System uses clock at maximum interval ( $349 \mathrm{msec} @ 3 \mathrm{MHz}$ )
- Interrupts 1-6 are used
- Eight bits are used as an output port , PO -P7
- Eight bits are used as an input port, P8 - P15
- $\overline{\operatorname{RST}} 1$ (power-up reset) has been applied
- The most significant byte of R1 contains data to be output.

| LI | R12, PSIBAS | Set up CRU base to point to 9901 |
| :---: | :---: | :---: |
| LDCR | @CLKSET. 0 | 16-bit transfer, set clock to max interval |
| LDCR | @INTSET, 7 | Enter interrupt mode and enable interrupts 1-6 |
| LI | R12, PSIBAS +32 | Set CRU base to I/O ports - output |
| LDCR | R1, 8 | Output byte from R1, program ports $0-7$ as output |
| LI | R12, PSIBAS +48 | Set CRU base to I/O ports - input |
| STCR | R2, 8 | Store a byte from input port into MSBT of R2 |
| LI | R12, PSIBAS | Set CRU base to 9901 |
| SBZ | 0 | Leave clock mode so decremented contents can be latched |
| INCT | R12 | Set CRU base to clock read register |
| SBO | -1 | Enter clock mode |
| STCR | R3, 14 | Read 14-bit clock read register contents into R3 |
| DATA | PFFFF |  |
| BYTE | $>7 \mathrm{E}$ |  |


| CLKINT | \$ |  | Clock interrupt service routine - leve: 3 |
| :--- | :--- | :--- | :--- |
|  | LIMI | 0 | Disable interrupts at CPU |
|  | INC | @COUNT | Count the clock interrupt |
|  | LI | R12, PSIBAS | Set CRU base to point to 9901 |
|  | SBZ | 0 | Enter interrupt mode |
|  | SBO | 3 | Clear clock interrupt |

### 3.3 Interval Timer Application

A TM $990 / 100 \mathrm{M}$ microcomputer board application in which every 10 seconds a specific task must be performed is described below. The TMS 9901 clock is set to interrupt every 333.33 milliseconds. This is accomplished by programming the 14 -bit clock register to $3 D 09_{16}\left(15,625_{10}\right)$. The TM 990/100M microcomputer board system clock runs at 3 MHz , giving a clock resolution of 21.33 microseconds. A decrementer period of 21.33 microseconds multiplied by 15,625 periods until interrupt gives 333.33 milliseconds between interrupts. The interrupt service routine must count 30 interrupts before 10 seconds elapses:

$$
f(D E C)=\frac{f(\phi)}{64}, \quad T(D E C)=\frac{1}{f(D E C)}=\frac{64}{3,000,000}=21.3333 \mu \mathrm{~s}
$$

Figure 10 is a flowchart of the software required to perform the above application, and Figure 11 is a listing of the code. Following the flowchart, the main routine sets up all initial conditions for the 9901 and clock service routine. The interrupt service routine decrements a counter in R2 which was initialized to 30. When the counter in R2 decrements to zero, 10 seconds have elapsed, and the work portion of the service routine is entered. Note carefully that the work portion of the service routine takes longer than 333.33 ms which is the time between clock interrupts from the 9901. Therefore, recursive interrupts are going to occur and some facility must be provided to handle them. Loading a new workspace pointer and transferring the saved WP, PC, and ST (R13-R15) from the interrupt workspace to the new workspace allows one level of recursion.


- THIS bRANCH REQUIRES LONGER TO EXECUTE THAN THE INTERRUPT TIME ( 333.3 ms ) ; THEREFORE, CODE TO ALLOW ONE LEVEL OF RECURSION IS INCLUDED


## DEVICE INITIALIZATION

```
FFOO DEEG LWFI SFFEO
FFOE FFEO
```



```
FEOE 11 \O
FEOG DEED LUFI PFFEG IHTEFFUFT % WOEKSFARE
FEOH FFEG
FEDL DEO1 LI F1, FH1S [HTH FOF GSS.SSMS ELDG&
FEOE FH1S
```



```
FE1E I!1E
```



```
FE1G U1010
FE1S 3BL1 LILF F1,15 LDHD F901 ELOE
FE1H 1EOD SEZ O SET GGO1 TO INTEFFUFT MLIDE
FE1G 1[IS SEG S
IHPMASK IFTEGFUFT 3
```


## MAIN PROGRAM



```
FI|E FFDG
F[|4 0300 LIMI % EHFELE IHT I-S
FJIG 000%
```



NOTE: This code was assembled using the TM 990/402 line-by-line assembler.

TMS 9901 JL ，NL
PROGRAMMABLE SYSTEMS INTERFACE

INTERRUPT 3 SERVICE ROUTINE （WP＝FF68）

```
FJNO ロ&NE DEL FE
ZIGE 13OE .NEG OFIGS
FIG4 1NOG SED 3
FISG ISE0 FTGIF
F[GG 目目的 FE,SO
FLIEH DOIE
F[GG |450 E F%FESO
FIIEE FCS0
```

ERINTT Itant 30 IH FE
IF ZEFC THEN IHMF
GLEAF GЭ01 CLDEK IHTEFFILFT
FETUEN TU IHTEFFLIFTEI FOUITIHE
FELDALI RE FQR 10 SEE GOUNT LIDUN
EFARHEH TG SUBFOIITIHE

ROUTINE TO BE PERFORMED EVERY 10 SECONDS，IT TAKES
LONGER THAN 333．33 MS WHICH IS 9901 CLOCK PERIOD＇

FLGE FFEO

FCSG FFEE

FISH FFB4
FEBL：LSEO MDU 3 FFFBSPR15
FESE FFBG

FEGE OSOM LIMI 3
FI： 94 0013


```
                                    ETHHELE IHT O-S
```

PTBF

# TMS 9901 JL , NL <br> PROGRAMMABLE SYSTEMS INTERFACE 

## 4. TMS 9901 ELECTRICAL SPECIFICATIONS

### 4.1 Absolute Maximum Ratings Over Operating Free Air Temperature Range (Unless Otherwise Noted)*


"Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

### 4.2 Recommended Operating Conditions*

| PARAMETER | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ | 4.75 | 5.0 | 5.25 | V |
| Supply voltage, VSS |  | 0 |  | V |
| High-level input voltage, $\mathrm{V}_{\text {IH }}$ | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{SS}}-.3$ |  | 0.8 | V |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

##  (Unless Otherwise Noted)*

|  | PARAMETER | TEST CONDITIONS | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | High level output voltage | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ | 2.4 | $V_{\text {CC }}$ | V |
|  |  | $\mathrm{I}^{\mathrm{OH}}=-200 \mu \mathrm{~A}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| VOL | Low level output voltage | $\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ | VSS | 0.4 | V |
| 1 | Input current (any input) | $\mathrm{V}_{\text {I }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |  | $\pm 100$ | $\mu \mathrm{A}$ |
| ICC(av) | Average supply current from $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{t}_{\mathrm{c}(\phi)}=330 \mathrm{~ns}, \quad \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |  | 150 | mA |
| $\mathrm{C}_{1}$ | Small signal input capacitance, any input | $\mathrm{f}=1 \mathrm{MHz}$ |  | 15 | pF |

### 4.4 Timing Requirements Over Full Range of Operating Conditions

| PARAMETER |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{c}(\phi)$ | Clock cycle time | 300 | 333 | 2000 | ns |
| $\operatorname{tr}^{( }(\phi)$ | Clock rise time | 5 |  | 40 | ns |
| ${ }^{\text {I }} \mathrm{f}(\phi)$ | Clock fall time | 10 |  | 40 | ns |
|  | Clock pulse width (high level) | 225 |  |  | ns |
| ${ }^{\text {w }}$ w $(\phi \mathrm{L})$ | Clock pulse width (low level) | 45 |  | 300 | ns |
| $\mathrm{t}_{\mathrm{w} \text { (CC) }}$ | CRUCLK pulse width | 100 | 185 |  | ns |
| ${ }^{\text {t }}$ Lu1 | Setup time for CE, S0-S4, or CRUOUT before CRUCLK | 100 |  |  | ns |
| tsu2 | Setup time for interrupt before $\bar{\phi}$ low | 60 |  |  | ns |
| ${ }^{\text {t }}$ su3 | Setup time for inputs before valid CRUIN | 200 |  |  | ns |
| th | Hold time for CE, S0-S4, or CRUOUT after CRUCLK | 60 |  |  | ns |

*NOTE: All voltage values are referenced to $\mathrm{V}_{\mathrm{SS}}$.

Peripheral and Interface Circuits

## TMS 9901 JL, NL

PROGRAMMABLE SYSTEMS INTERFACE

### 4.5 Switching Characteristics Over Full Range of Recommended Operating Conditions

| PARAMETER | TEST CONDITION | MIN TYP MAX | UNIT |
| :---: | :---: | :---: | :---: |
| tpd1 Propagation delay, $\overline{C E}$ to valid CRUIN | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | 300 | ns |
| tpd2 Propagation delay, S0-S4 to valid CRUIN | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | 320 | ns |
| $t_{\text {pd3 }}$ Propagation delay, $\bar{\phi}$ low to valid INTREQ, ICO-IC3 | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | 110 | ns |
| $\mathrm{t}_{\mathrm{pd}} \cdot \mathrm{Propagation} \mathrm{delay} ,\mathrm{CRUCLK} \mathrm{to} \mathrm{valid} \mathrm{data} \mathrm{out} \mathrm{(P0-P15)}$ | $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | 300 | ns |


cruout
NOTE 1: ALL TIMING MEASUREMENTS ARE FROM $10 \%$ and $90 \%$ POINTS.

FIGURE 12-SWITCHING CHARACTERISTICS

## 5. TMS 9901-40 ELECTRICAL SPECIFICATIONS

### 5.1 ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)*


*Stresses beyond those listed under "Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum rated conditions for extended period may affect device reliability.

### 5.2 RECOMMENDED OPERATING CONDITIONS

|  | MIN | NOM |
| :--- | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ | MAX | UNIT |
| Supply voltage, $\mathrm{V}_{\mathrm{SS}}$ | 4.75 | 5 |
| High-input voltage, $\mathrm{V}_{\mathrm{IH}}$ | 5.25 | V |
| Low-level input voltage, $\mathrm{V}_{\mathrm{IL}}$ | 2.0 | 2.4 |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | $\mathrm{V}_{5 S}-.3$ | 0.4 |
|  | 0 | V |

### 5.3 ELECTRICAL CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS (UNLESS OTHERWISE NOTED)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP MAX | . UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ | 2.4 | $V_{\text {cc }}$ | V |
|  |  | $\mathrm{lOH}=-200 \mu \mathrm{~A}$ | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| Vol | Low level output voltage | $\mathrm{l}_{\mathrm{a}}=3.2 \mathrm{~mA}$ | $\mathrm{V}_{\text {Ss }}$ | 0.4 | $\mu \mathrm{A}$ |
| 1 | Input current (any input) | $\mathrm{V}_{1}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{Cc}}$ |  | $\pm 100$ | V |
| $\mathrm{I}_{\text {ç(ay) }}$ | Average supply current from $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{t}_{\mathrm{c}}(\phi)=330 \mathrm{~ns}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 150 | mA |
| $\mathrm{C}_{i}$ | Small Signal Input Capacitance, any input | $\mathrm{f}=1 \mathrm{MHz}$ |  | 15 | mF |

### 5.4 TIMING REQUIREMENTS OVER FULL RANGE OF OPERATING CONDITIONS

|  | PARAMETER | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{c}}(\phi)$ | Clock cycle time | 240 | 250 | 667 | ns |
| $\mathrm{t}_{\mathrm{r}}(\phi)$ | Clock rise time | 5 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{f}}(\phi)$ | Clock fall time | 10 |  | 40 | ns |
| $\mathrm{t}_{\text {w }}(\phi$ L) | Clock pulse width (low level) | 40 |  | 300 | ns |
| $\mathrm{t}_{\text {w }}(\phi \mathrm{H})$ | Clock pulse width (high level) | 180 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{CC})$ | CRUCLK pulse width | 80 | 125 |  | ns |
| $t_{\text {wl }}$ | Setup time for SO-S4, $\overline{\mathrm{CE}}$, or CRUOUT before CRUCLK | 80 | 80 |  | ns |
| $\mathrm{t}_{\mathrm{w} 2}$ | Setup time, interrupt before $\bar{\phi}$ low | 50 | 50 |  | ns |
| $t_{603}$ | Setup time for inputs before valid CRUIN | 180 | 180 |  | ns |
| $t_{n}$ | Hold time for $\overline{C E}, \mathrm{SO}$-S4, or CRUOUT after CRUCLK | 50 | 50 |  | ns |

DESIGN GOAL
This document describes the design specifications for a product under development. Texas Instruments reserves the right to change these specifications in any manner, without notice.

Peripheral and Interface Clrcults

TMS 9901-40 JL, NL
PROGRAMMABLE SYSTEMS INTERFACE

### 5.5 SWITCHING CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPDI | propagation delay, $\overline{\mathrm{CE}}$ to Valid CRUIN | $C_{L}=100 \mathrm{FF}$ |  | 220 | 220 | ns |
| $\mathrm{tPO}_{\mathrm{P}}$ | propagation delay, SO-S4 to Valid CRUIN |  |  | 240 | 240 | ns |
| $\mathrm{t}_{\mathrm{pO}}$ | propagation delay, $\phi$ low to Valid $\overline{\text { INTREQ, }}$ IC0-IC3 |  |  | 80 | 80 | ns |
| tPD | propagation delay, CRUCLK to Valid Data Out (PO-P15) |  |  | 200 | 200 | ns |

## DESIGN GOAL

This document describes the design specifi-
cations for a product under development.
Texas Instruments reserves the right to
change these specifications in any manner,
without notice.

## 1. INTRODUCTION

### 1.1 DESCRIPTION

The TMS 9902 Asynchronous Communications Controller (ACC) is a peripheral device designed for use with the Texas Instruments 9900 family of microprocessors. The TMS 9902 is fabricated using N-channel, silicon gate, MOS technology. The TMS 9902 is TTL-compatible on all inputs and outputs, including the power supply ( +5 V ) and single-phase clock. The TMS 9902 ACC provides an interface between a microprocessor and a serial, asynchronous, communications channel. The ACC performs the timing and data serialization and deserialization functions, facilitating microprocessor control of the asynchronous channel. The TMS 9902 ACC accepts EIA Standard RS-232-C protocol.

### 1.2 KEY FEATURES

- Low Cost, Serial, Asynchronous Interface
- Programmable, Five- to Eight-Bit, I/O Character Length
- Programmable 1, 11/2, and 2 Stop Bits
- Even, Odd, or No Parity
- Fully Programmable, Data Rate Generation
- Interval Timer with Resolution from 64 to 16,320 Microseconds
- TTL-Compatibility, Including Power Supply
- $\quad$ Standard 18-Pin Plastic or Ceramic Package
- N-Channel, Silicon Gate Technology


### 1.3 TYPICAL APPLICATION

Figure 1 shows a general block diagram of a system incorporating a TMS 9902 ACC. Following is a tutorial discussion of this application. Subsequent sections of this Data Manual detail most aspects of TMS 9902 use.

The TMS 9902 interfaces with the CPU through the communications register unit (CRU). The CRU interface consists of five address select lines (SO-S4), chip enable ( $\overline{\mathrm{CE}}$ ), and three CRU lines (CRUIN, CRUUOUT, CRUCLK). An additional input to the CPU is the ACC interrupt line (INT). The TMS 9902 occupies 32 bits of CRU space; each of the 32 bits are selected individually by processor address lines A10-A14 which are connected to the ACC select lines S0-S4, respectively. Chip enable ( $\overline{\mathrm{CE}}$ ) is generated by decoding address lines A0-A9 for CRU cycles. Under certain conditions the TMS 9902 causes interrupts. The interrupt logic shown in Figure 1 can be a TMS 9901.

The ACC interfaces to the asynchronous communications channel on five lines: request to send ( $\overline{\mathrm{RTS}}$ ), data set ready ( $\overline{\mathrm{DSR}}$ ), clear to send ( $\overline{\mathrm{CTS}}$ ), serial transmit data (XOUT), and serial receive data (RIN). The request to send ( $\overline{\mathrm{RTS}}$ ) goes active (LOW) whenever the transmitter is activated. However, before data transmission begins, the clear to send (CTS) input must be active. The data set ready ( $\overline{\mathrm{DSR}}$ ) input does not affect the receiver or transmitter. When $\overline{\mathrm{DSR}}$ or $\overline{\mathrm{CTS}}$ changes level, an interrupt is generated.


FIGURE 1. TYPICAL APPLICATION, TMS 9902 ASYNCHRONOUS COMMUNICATION CONTROLLER (ACC)

## 2. ARCHITECTURE

The TMS 9902 asynchronous communications controller (ACC) is designed to provide a low cost, serial, asynchronous interface to the 9900 family of microprocessors. The TMS 9902 ACC is diagrammed in Figure 2. The ACC has five main subsections: CRU interface, transmitter section, receiver section, interval timer, and interrupt section.

### 2.1 CRU INTERFACE

The communications register unit (CRU) is the means by which the CPU communicates with the TMS 9902 ACC. The ACC occupies 32 bits of CRU read and write space. Figure 3 illustrates the CRU interface between a TMS 9902 and a TMS 9900 CPU; Figure 4 illustrates the CRU Interface for a TMS 9980A or 9981 CPU. The CRU lines are tied directly to each other as shown in Figures 3 and 4 . The least significant bits of the address bus are connected to the select lines. In a TMS 9900 CPU system A14-A10 are connected to S4-S0 respectively. The most significant address bits are decoded to select the TMS 9902 via the chip enable ( $\overline{\mathrm{CE}}$ ) signal. When $\overline{C E}$ is inactive (HIGH), the CRU interface of the 9901 is disabled.

## NOTE

When $\overline{\mathrm{CE}}$ is inactive (HIGH) the 9902 sets its CRUIN pin to high impedance and disables CRUCLK from coming on chip. This means the CRUIN line can be used as an OR-tied bus. The 9902 is still able to see the select lines even when $\overline{\mathrm{CE}}$ is high.

For those unfamiliar with the CRU concept, the following is a discussion of how to build a CRU interface. The CRU is a bit addressable ( 4096 bits), synchronous, serial interface over which a single instruction can transfer between one and 16 bits serially. Each one of the 4096 bits of the CRU space has a unique address and can be read and written to. During multi-bit CRU transfers, the CRU address is incremented at the beginning of each CRU cycle to point to the next consecutive CRU bit.



FIGURE 3. TMS 9902 - TMS 9900 CRU INTERFACE


FIGURE 4. TMS 9902 - TMS 9980A OR 9981 CRU INTERFACE

When a 9900 CPU executes a CRU Instruction, the processor uses the cantents of workspace register 12 as a base address. (Refer to the 9900 Microprocessor Data Manual for a complete discussion on how CRU addresses are derived.) The CRU address is brought out on the 15 -bit address bus; this means that the least significant bit of R12 is not brought out of the CPU. During CRU cycles, the memory control lines (MEMEN, WE, and DBIN) are all inactive; MEMEN being inactive (HIGH) indicates the address is not a memory address and therefore is a CRU address or external instruction code. Also, when MEMEN is inactive (HIGH) and a valid address is present, address bits A0-A2 must all be zero to constitute a validCRU address; if address bits A0-A2 are other than all zeros, they are indicating an external instruction code. In summary, address bits A3-A14 contain the CRU address to be decoded, address bits AO-A2 must be zero and MEMEN must be inactive (HIGH) to indicate a CRU cycle.

### 2.1.1 CPU OUTPUT FOR CRU

The TMS 9902 ACC occupies 32 bits of output CRU space, of which 23 bits are used: 31 and 21-0. These 23 bits are employed by the CPU to communicate command and control information to the TMS 9902. Table 1 shows the mapping between CRU address select (S lines) and ACC functions. Each CRU addressable output bit on the TMS 9902 is described in detail following Table 1.

TABLE 1
TMS 9902 ACC OUTPUT BIT ADDRESS ASSIGNMENTS


Bit 31 (RESET) -

Bit 30-Bit 22-

Reset. Writing a one or zero to bit 31 causes the device to reset, consequently disabling all interrupts, initializing the transmitter and receiver, setting RTS inactive (HIGH), setting all register load control flags (LDCTRL, LDIR, LRDR, and LXDR) to a logic one level, and resetting the BREAK flag. No other input or output operations should be performed for $11 \bar{\phi}$ clock cycles after issuing the RESET command.

Not used.

Peripheral
and Interface Circuits

TMS 9902 JL, NL
ASYNC. COMMUNICATIONS CONTROLLER

| INTERRUPT | SELECT | INTERRUPT | INTERRUPT |
| :---: | :---: | :---: | :---: |
| ENABLE | BIT | FLAG | ENABLED |
| DSCENB | 21 | DSCH | DSCINT |
| TIMENB | 20 | TIMELP | TIMINT |
| XIENB | 19 | XBRE | XINT |
| RIENB | 18 | RBRL | RINT |

Bit 21 (DSCENB) -

Bit 20 (TIMENB) -

Bit 19 (XBIENB) -

Bit 18 (RIENB) -

Bit 17 (BRKON) —

Bit 16 (RTSON) -

Bit 15 (TSTMD) -

Bits 14-11 -

Data Set Change Interrupt Enable. Writing a one to bit 21 causes the INT output to be active (LOW) whenever DSCH (Data Set Status Change) is a logic one. Writing a zero to bit 21 causes DSCH interrupts to be disabled. Writing either a one or zero to bit 21 causes DSCH to reset. (Refer also to Section 2.5).

Timer Interrupt Enable. Writing a one to bit 20 causes the $\overline{\text { NT }}$ output to be active whenever TIMELP (Timer Elapsed) is a logic one. Writing a zero to bit 20 causes TIMELP interrupts to be disabled. Writing either a one or zero to bit 20 causes TIMELP and TIMERR (Timer Error) to reset. (Refer also to Sections 2.4 and 2.5.)

Transmit Buffer Interrupt Enable. Writing a one to bit 19 causes the $\overline{\text { INT }}$ output to be active whenever XBRE (Transmit Buffer Register Empty) is a logic one. Writing a zero to bit 19 causes XBRE interrupts to be disabled. The state of XBRE is not affected by writing to bit 19. (Refer also to Sections 2.2 and 2.5.)

Receiver Interrupt Enable. Writing a one to bit 18 causes the $\bar{N} T$ active whenever RBRL (Receiver Buffer Register Loaded) is a logic one. Writing a zero to bit 18 disables RBRL interrupts. Writing either a one or zero to bit 18 causes RBRL to reset. (Refer also to Sections 2.3 and 2.5.)

Break On. Writing a one to bit 17 causes the XOUT (Transmitter Serial Data Output) to go to a logic zero whenever the transmitter is active and the Transmit Buffer Register (XBR) and the Transmit Shitt Register (XSR) are empty. While BRKON is set, loading of characters into the XBR is inhibited. Writing a zero to bit 17 causes BRKON to reset and the transmitter to resume normal operation.

Request To Send On. Writing a one to bit 16 causes the $\overline{\text { RTS }}$ output to be active (LOW). Writing a zero to bit 16 causes RTS to go to a logic one after the XSR (Transmit Shift Register) and XBR (Transmit Buffer Register) are empty, and BRKON is reset. Thus, the RTS output does not become inactive (HIGH) until after character transmission is completed.

Test Mode. Writing a one to bit 15 causes $\overline{\mathrm{RTS}}$ to be internally connected to $\overline{C T S}$, XOUT to be internally connected to RIN, $\overline{\text { DSR }}$ to be internally held LOW, and the Interval Timer to operate 32 times its normal rate. Writing a zero to bit 15 re-enables normal device operation. There seldom is reason to enter the test mode under normal circumstances, but this function is useful for diagnostic and inspection purposes.

Register Load Control Flags. Output bits 14-11 control which of the five registers are loaded when writing to bits $10-0$. The flags are prioritized as shown in Table 2.

TABLE 2
TMS 9902 ACC REGISTER LOAD SELECTION

| REGISTER LOAD CONTROL FLAG |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| STATUS |  |  |  |  |
| LDCTRL | LDIR | LRDR | LXDR |  |
| 1 | $\times$ | $\times$ | $\times$ | REGISTER ENABLED |
| 0 | 1 | $\times$ | $\times$ | Control Register |
| 0 | 0 | 1 | $\times$ | Interval Register |
| 0 | 0 | $\times$ | 1 | Receive Data Rate Register* |
| 0 | 0 | 0 | 0 | Transmit Data Rate Register* |
| 0 |  | Transmit Buffer Register |  |  |

*If both LRDR and LXDR bits are set, both registers are loaded, assuming LDCTRL and LDIR are disabled; if only one of these registers is to be loaded, only that register bit is set, and the other register bit reset.

Bit 14 (LDCTRL) -

$$
\text { Bit } 13 \text { (LDIR) — }
$$

Bit 12 (LRDR) -

Bit 11 (LXDR) -

Load Control Register. Writing a one to bit 14 causes LDCTRL to be set to a logic one. When LDCTRL $=1$, any data written to bits $0-7$ is directed to the Control Register. Note that LDCTRL is also set to a logic one when a one or zero is written to bit 31 (RESET). Writing a zero to bit 14 causes LDCTRL to reset to a logic zero, disabling loading of the Control Register. LDCTRL is also automatically reset to logic zero when a datum is written to bit 7 of the Control Register, reset normally occurs as the last bit is written when loading the Control Register with a LDCR instruction.

Load Interval Register. Writing a one to bit 13 causes LDIR to set to a logic one. Ẃ̛hen LDIR - i añ LDCTRL $=0$, aniy data witten to bits $0-7$ is directed to the Interval Register. Note that LDIR is also set to a logic one when a datum is written to bit 31 (RESET); however, Interval Register loading is not enabled until LDCTRL is set to a logic zero. Writing a zero to bit 13 causes LDIR to be reset to logic zero, disabling loading of the Interval Register. LDIR is also automatically reset to logic zero when a datum is written to bit 7 of the Interval Register; reset normally occurs as the last bit is written when loading the Interval Register with a LDCR instruction.

Load Receive Data Rate Register. Writing a one to bit 12 causes LRDR to set to a logic one. When LRDR $=1$, LDIR $=0$, and LDCTRL $=0$, any data written to bits $0-10$ is directed to the Receive Data Rate Register. Note that LRDR is also set to a logic one when a datum is written to bit 31 (RESET); however, Receive Data Rate Register loading is not enabled until LDCTRL and LDIR are set to a logic zero. Writing a zero bit to 12 causes LRDR to reset to a logic zero, disabling loading of the Receive Data Rate Register. LRDR is also automatically reset to logic zero when a datum is written to bit 10 of the Receive Data Rate Register; reset normally occurs as the last bit is written when loading the Receive Data Rate Register with a LDCR instruction.

Load Transmit Data Rate Register. Writing a one to bit 11 causes LXDR to set to a logic one. When LXDR $=1$, LDIR $=0$, and LDCTRL $=0$, any data written to bits 0.10 is directed to the Transmit Data Rate Register. Note that loading of both the Receive and Transmit Data Rate Registers is enabled when LDCTRL $=0$, LDIR $=0$, LRDR $=1$, and LXDR $=1$; thus these two registers may be loaded simultaneously when data is received and transmitted at the same rate. LXDR is also set to a logic one when a datum is written to bit 31 (RESET); however, Transmit Data Rate Register loading is not enabled until LDCTRL and LDIR are to logic zero. Writing a zero to bit 11 causes LXDR to reset to logic zero, consequently disabling loading of the Transmit Data Rate Register. Since bit 11 is the next bit addressed after loading the Transmit Data Rate Register, the register may be loaded and the LXDR flag reset with a single LDCR instruction where 12 bits (Bits $0-11$ ) are written and a zero is written to Bit 11.

Bits 14-11 (All Zeros) Bits 10-0 (Data) -

## Load Transmit Buffer Register. See Section 2.1.2.5.

Data. Information written to bits $10-0$ is loaded into the controlling registers as indicated by LDCTRL, LDIR, LRDR, and LXDR (see Table 2). The different register bits are described in Section 2.1.2 below.

### 2.1.2 REGISTERS

### 2.1.2.1 Control Register

The Control Register is loaded to select character length, device clock operation, parity, and the number of stop bits for the transmitter; control register loading occurs when LDCTRL is active (see Table 2). Table 3 shows the bit address assignments for the Control Register.

TABLE 3
CONTROL REGISTER BIT ADDRESS ASSIGNMENTS

| ADDRESS $_{10}$ | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 7 | SBS1 | \} Stop Bit Select |
| 6 | SBS2 | $\}$ - Stop Bin Select |
| 5 | PENB | Parity Enable |
| 4 | PODD | Odd Parity Select |
| 3 | CLK4M | $\bar{\phi}$ Input Divide Select |
| 2 | - | Not Used |
| 1 | RCL1 | \} Character Length Select |
| 0 | RCL0 |  |



Bits 7 and 6
(SBS1 and SBS2) -

Stop Bit Selection. The number of stop bits to be appended to each transmitter character is selected by bits 7 and 6 of the Control Register as shown below. The receiver only tests for a single stop bit, regardless of the status of bits 7 and 6.

STOP BIT SELECTION

| SBS1 | SBS2 | NUMBER OF TRANSMITTED |
| :---: | :---: | :---: |
| BIT 7 | BIT 6 | STOP BITS |
| 0 | 0 | $11 / 2$ |
| 0 | 1 | 2 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

Bits 5 and 4
(PENB and PODD) -

Parity. Selection. The type of parity generated for transmission and detected for reception is selected by bits 5 and 4 of the Control Register as shown below. When parity is enabled (PENB $=1$ ), the parity bit is transmitted and received in addition to the number of bits selected for the character length. Odd parity is such that the total number of ones in the character and parity bit, exclusive of stop bit(s), will be odd. For even parity, the total number of ones will be even.

PARITY SELECTION

| PENB <br> BIT 5 | PODD |  |
| :---: | :---: | :--- |
| BIT 4 | PARITY |  |
| 0 | 0 | None |
| 0 | 1 | None |
| 1 | 0 | Even |
| 1 | 1 | Odd |

Bit 3 (CLK4M) - $\quad \bar{\phi}$ Input Divide Select. The $\bar{\phi}$ input to the TMS 9902 ACC is used to generate internal dynamic logic clocking and to establish the time base for the Interval Timer, Transmitter, and Receiver. The $\bar{\phi}$ input is internally divided by either 3 or 4 to generate the two-phase internal clocks required for MOS logic, and to establish the basic internal operating frequency (fint) and internal clock period (tint). When bit 3 of the Control Register is set to a logic one (CLK4M $=1$ ), $\bar{\phi}$ is internally divided by 4 , and when CLK4M $=0, \bar{\phi}$ is divided by 3 . For example, when $\mathrm{f} \bar{\phi}=3 \mathrm{MHz}$, as in a standard 3 MHz TMS 9900 system, and CLK4M $=0$, $\bar{\phi}$ is internally divided by 3 to generate an internal clock period tint of $1 \mu \mathrm{~s}$. The figure below shows the operation of the internal clock divider circuitry. The internal clock frequency should be no greater than 1.1 MHz ; thus, when $\ddagger \bar{\phi}>$ 3.3 MHz, CLK4M should be set to a logic one.


Bits 1 and 0
(RCL1 and RCLO) -
Character Length Select. The number of data bits in each transmitted and received character is determined by bits 1 and 0 of the Control Register as shown below:

CHARACTER LENGTH SELECTION

| RCL1 | RCLO | CHARACTER <br> BIT 1 |
| :---: | :---: | :---: |
| 0 | 0 | 5 Bits |
| 0 | 1 | 6 Bits |
| 1 | 0 | 7 Bits |
| 1 | 1 | 8 Bits |

### 2.1.2.2 Interval Register

The Interval Register is enabled for loading when LDCTRL $=0$ and LDIR $=1$ (see Table 2). The Interval Register is used to select the rate at which interrupts are generated by the TMS 9902 Interval Timer. The figure below shows the bit assignments for the Interval Register when enabling for loading.


The figure below illustrates the establishment of the interval for the Interval Timer. For example, if the Interval Register is loaded with a value of $8016(12810)$ the interval at which Timer Interrupts are generated is titvl $=$ $t_{\text {int }} \cdot 64 \cdot M=(1 \mu \mathrm{~s})(64)(128)=8.192 \mathrm{~ms}$ when $\mathrm{t}_{\mathrm{int}}=1 \mu \mathrm{~s} . \mathrm{t}_{\mathrm{int}}=\mathrm{n} / f \bar{\phi}$ where $n=4$ if CLK $4 \mathrm{M}=1,3$ if CLK 4 M $=0$.

time interval selection

### 2.1.2.3 Receive Data Rate Register

The Receive Data Rate Register (RDR) is enabled for loading when LDCTRL $=0$, LDIR $=0$, and $L R D R=1$ (see Table 2). The Receive Data Rate Register is used to select the bit rate at which data is received. The diagram shows the bit address assignments for the Receive Data Rate Register when enabled for loading.


The diagram below illustrates the manner in which the receive data rate is established. Basically, two programmable counters are used to determine the interval for half the bit period of receive data. The first counter divides the internal system clock frequency (fint) by either 8 (RDV8 = 1) or 1 (RDV8 = 0). The second counter has ten stages and may be programmed to divide its input signal by any value from 1 (RDR9 - RDRO $=0000000001$ ) to 1023 (RDR9 - RDR0 $=1111111111$ ). The frequency of the output of the second counter (frhbt) is double the receive-data rate. For example, assume the Receive Data Rate Register is loaded with a value of $11000111000 ;$ RDV8 $=1$, and RDR9 - RDR0 $=1000111000=23816=$ 56810 . Thus, for fint $=1 \mathrm{MHz}$, (see Control Register, bit 3) the receive data rate $=\mathrm{frcv}=\left[\left(1 \times 10^{6} \div 8\right) \div\right.$ $568] \div 2=110.04$ bits per second.


## RECEIVE DATA RATE SELECTION

Quantitatively, the receive-data rate $f_{R C V}$ is described by the following algebraic expression:

$$
\mathrm{frcv}_{\mathrm{rcv}}=\frac{\mathrm{f}_{\text {RHBT }}}{2}=\frac{\mathrm{f}_{\text {int }}}{(2)(\mathrm{m})(\mathrm{n})}=\frac{\mathrm{f}_{\text {int }}}{(2)(8 \text { RDV8)(RDR9 }- \text { RDR0 })}
$$

### 2.1.2.4 Transmit Data Rate Register

The Transmit Data Rate Register (XDR) is enabled for loading when LDCTRL $=0, \operatorname{LDIR}=0$, and LXDR $=1$ (see Table 2). The Transmit Data Rate Register is used to select the data for the transmitter. The figure below shows the bit address assignments for the Transmit Data Rate Register when enabled for loading.


The transmit data rate is selected with the Transmit Data Rate Register in the same manner the receive data rate is selected with the Receive Data Rate Register. The algebraic Expression for the Transmit Data Rate $f_{x m t}$ is

$$
\mathrm{f}_{\mathrm{Xmt}}=\frac{\mathrm{f}_{\mathrm{XHBT}}}{2}=\frac{\mathrm{f}_{\mathrm{int}}}{(2)(8 \mathrm{XDV})(\mathrm{XDR} 9-\mathrm{XDR0})}
$$

For example, if the Transmit Data Rate Register is loaded with a value of 00110100001 ; XDV8 $=0$, and XDR9 $-\mathrm{XDRO}=1 \mathrm{A1} 16=41710$, if $\mathrm{f}_{\mathrm{int}}=1 \mathrm{MHz}$ the transmit data rate $=\mathrm{f}_{\mathrm{xmt}}=\left[\left(1 \times 10^{6} \div 1\right) \div 417\right] \div 2=$ 1199.0 bits per second.

### 2.1.2.5 Transmit Buffer Register

The Transmit Buffer Register (XBR) is enabled for loading when LDCTRL $=0$, LDIR $=0$, LRDR $=0, L X D R=$ 0 , and BRKON = 0 (see Table 2). The Transmit Buffer Register is used to store the next character to be transmitted. When the transmitter is active, the contents of the Transmit Buffer Register are transferred to the Transmit Shift Register (XSR) each time the previous character has been completely transmitted (XSR becomes empty). The bit address assignments for the Transmit Buffer Register are shown below:


TRANSMIT BUFFER REGISTER BIT ADDRESS ASSIGNMENTS
ILI-8
table 4. CRU OUTPUT bit address Assignments


NOTE 1 LOADING OF THE BIT INDICATED BY OOMICICAUSES THE LOAD CONTROL FLAG FOR THAT REGISTER TO RESET AUTOMATICALLY.

All eight bits should be transferred into the register, regardless of the selected character length. The extraneous high order bits will be ignored for transmission purposes; however, loading of bit 7 is internally detected which causes the Transmit Buffer Register Empty (XBRE) status flag to reset.

### 2.1.3 INPUT TO CPU FOR CRU

The TMS 9902 ACC occupies 32 bits of input CRU space. The CPU reads the 32 bits from the ACC to sense the status of the device. Table 5 shows the mapping between CRU bit address and TMS 9902 read data. Each CRU addressable read bit is described following Table 5.

Status and data information is read from the ACC using $\overline{C E}$, SO-S4, and CRUIN. The following figure illustrates the relationship of the signals used to access four bits of data from the ACC.

| S0-S4 | don't care | n | $n+1$ | $n+2$ | $n+3$ | don't care |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CRUIN | $\mathrm{Hi}-\mathrm{Z}$ | bit n | bit $\mathrm{n}+1$ | bit $\mathrm{n}+2$ | bit $\mathrm{n}+3$ | Hi. Z |

ACC DATA ACCESS SIGNAL TIMING

TABLE 5
TMS 9902 ACC INPUT BIT ADDRESS ASSIGNMENTS

| ADDRESS $_{2}$ |  |  |  |  | ADDRESS $_{10}$ | NAME | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SO |  | S2 | S3 | S4 |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 31 | INT | Interrupt |
| 1 | 1 | 1 | 1 | 0 | 30 | FLAG | Register Load Control Flag Set |
| 1 | 1 | 1 | 0 | 1 | 29 | DSCH | Data Set Status Change |
| 1 | 1 | 1 | 0 | 0 | 28 | CTS | Clear to Send |
| 1 | 1 | 0 | 1 | 1 | 27 | DSR | Data Set Ready |
| 1 | 1 | 0 | 1 | 0 | 26 | RTS | Request to Send |
| 1 | 1 | 0 | 0 | 1 | 25 | TIMELP | Timer Elapsed |
| 1 | 1 | 0 | 0 | 0 | 24 | TIMERR | Timer Error |
| 1 | 0 | 1 | 1 | 1 | 23 | XSRE | Transmit Shift Register Empty |
| 1 | 0 | 1 | 1 | 0 | 22 | XBRE | Transmit Buffer Register Empty |
| 1 | 0 | 1 | 0 | 1 | 21 | RBRL | Receive Buffer Register Loaded |
| 1 | 0 | 1 | 0 | 0 | 20 | DSCINT | Data Set Status Change Interrupt (DSCH. DSCENB) |
| 1 | 0 | 0 | 1 | 1 | 19 | TIMINT | Timer Interrupt (TIMELP - TIMENB) |
| 1 | 0 | 0 | 1 | 0 | 18 | - | Not Used (always $=0$ ) |
| 1 | 0 | 0 | 0 | 1 | 17 | XBINT | Transmitter Interrupt (XBRE - XBIENB) |
| 1 | 0 | 0 | 0 | 0 | 16 | RBINT | Receiver Interrupt (RBRL - RIENB) |
| 0 | 1 | 1 | 1 | 1 | 15 | RIN | Receive Input |
| 0 | 1 | 1 | 1 | 0 | 14 | RSBD | Receive Start Bit Detect |
| 0 | 1 | 1 | 0 | 1 | 13 | RFBD | Receive Full Bit Detect |
| 0 | 1 | 1 | 0 | 0 | 12 | RFER | Receive Framing Error |
| 0 | 1 | 0 | 1 | 1 | 11 | ROVER | Receive Overrun Error |
| 0 | 1 | 0 | 1 | 0 | 10 | RPER | Receive Parity Error |
| 0 | 1 | 0 | 0 | 1 | 9 | RCVERR | Receive Error |
| 0 | 1 | 0 | 0 | 0 | 8 | - | Not Used (always $=0$ ) |
|  |  |  |  |  | 7.0 | RBR7-RBR0 | Receive Buffer Register (Received Data) |

Bit 31 (INT) —
Bit 30 (FLAG) -
Bit 29 (DSCH) -

Bit 28 (CTS) —

Bit 27 (DSR) -

Bit 26 (RTS) —

Bit 25 (TIMELP) -

Bit 24 (TIMERR) -

Bit 23 (XSRE) -

Bit 22 (XBRE) -

Bit 21 (RBRL) —

Bit 20 (DSCINT) -

Bit 19 (TIMINT) -

INT = DSCINT (Data Set Status Change Interrupt) + TIMINT (Timer Interrupt) + XBINT (Transmitter Interrupt) + RBINT (Receiver Interrupt). The interrupt output (INT) is active (LOW) when this status signal is a logic one. (Refer also to Section 2.6.)

FLAG = LDCTRL + LDIR + LRDR + LXDR + BRKON. When any of the register load control flags or BRKON is set, FLAG $=\mathbf{1}$ (see Section 2.1.1).

Data Set Status Change. DSCH is set when the $\overline{\mathrm{DSR}}$ or $\overline{\mathrm{CTS}}$ input changes state. To ensure recognition of the state change, $\overline{\mathrm{SSR}}$ or CTS must remain stable in its new state for a minimum of two internal clock cycles. DSCH is reset by an output to bit 21 (DSCENB).

Clear To Send. The CTS signal indicates the inverted status of the CTS device input.

Data Set Ready. The DSR signal indicates the inverted status of the $\overline{\mathrm{DSR}}$ device input.

Request To Send. The RTS signal indicates the inverted status of the $\overline{\text { RTS }}$ device output.

Timer Elapsed. TIMELP is set each time the Interval Timer decrements to 0. TIMELP is reset by an output to bit 20 (TIMENB).

Timer Error. TIMERR is set whenever the Interval Timer decrements to 0 and TIMELP (Timer Elapsed) is already set, indicating that the occurrence of TIMELP was not recognized and cleared by the CPU before subsequent intervals elapsed. TIMERR is reset by an output to bit 20 (TIMENB, Timer Interrupt Enable).

Transmit Shift Register Empty. When XSRE = 1, no data is currently being transmitted and the XOUT output is at logic one unless BRKON (see Section 2.1.1) is set. When XSRE $=0$, transmission of data is in progress.

Transmit Buffer Register Empty. When XBRE $=1$, the transmit buffer register does not contain the next character to be transmitted. XBRE is set each time the contents of the transmit buffer register are transferred to the transmit shift register, XBRE is reset by an output to bit 7 of the transmit buffer register (XBR7), indicating that a character has been loaded.

Receive Buffer Register Loaded. RBRL is set when a complete character has been assembled in the receive shift register, and the character is transferred to the receive buffer register. RBRL is reset by an output to bit 18 (RIENB, Receiver Interrupt Enable).

Data Set Status Change Interrupt. DSCINT $=$ DSCH (Data Set Status Change)AND DSCENB(Data Set Status Change Interrupt Enable). DSCINT indicates the presence of an enabled interrupt caused by the changing of state of DSR or CTS.

Timer Interrupt. TIMINT = TIMELP (Timer Elapsed)AND TIMENB (Timer Interrupt Enable). TIMINT indicates the presence of an enabled interrupt caused by the interval timer.

Bit 17 (XBINT) -
Bit 16 (RBINT) -

Bit 13 (RFBD) -

Bit 12 (RFER) -

Bit 11 (ROVER) -

Bit 7-Bit 0
(RBR7-RBRO) -

Transmitter Interrupt. XBINT = XBRE (Transmit Buffer Register Empty) AND XBIENB (Transmit Buffer Interrupt Enable). XBINT indicates the presence of an enabled interrupt caused by the transmitter.

Receiver Interrupt. RBINT = RBRL (Receive Buffer Register Loaded) AND RIENB (Receiver Interrupt Enable). RBINT indicates the presence of an enabled interrupt caused by the receiver.

Receive Input. RIN indicates the status of the RIN input to the device.
Receive Start Bit Detect. RSBD is set a half bit time after the 1-to-0 transition of RIN, indicating the start bit of a character. If RIN is not still 0 at such time, RSBD is reset. Otherwise, RSBD remains true until the complete character has been received. This bit is normally used only for testing purposes.

Receive Full Bit Detect. RFBD is set one bit time after RSBD is set to indicate the sample point for the first data bit of the received character. RSBD is reset when the character has been completely received. This bit is normally used only for testing purposes.

Receive Framing Error. RFER is set when a character is received in which the stop bit, which should be a logic one, is a logic zero. RFER should only be read when RBRL (Receive Buffer Register Loaded) is a one. RFER is reset when a character with the corroct stop bit is reccived.

Receive Overrun Error. ROVER is set when a new character is received before the RBRL (Receive Buffer Register Loaded) fiag is reset, indicating that the CPU failed to read the previous character and reset RBRL before the present character is completely received. ROVER is reset when a character is received and RBRL is 0 when the character is transferred to the receive buffer register.

Receive Parity Error. RPER is set when a character is received in which the parity is incorrect. RPER is reset when a character with correct parity is received.

Receive Error. RCVERR $=$ RFER (Receive Framing Error) + ROVER (Receiver Overrun Error) + RPER (Receive Parity Error). The RCVERR signal indicates the presence of an error in the most recently received character.

Receive Buffer Register. The Receive Buffer Register contains the most recently received character. For character lengths of fewer than eight bits, the character is right-justified, with unused most significant bit(s) all zero(es). The presence of valid data in the Receive Buffer Register is indicated when RBRL (Receive Buffer Register Loaded) is a logic one.

Peripheral
and Interface Circuits

## TMS 9902 JL, NL <br> ASYNC. COMMUNICATIONS CONTROLLER

### 2.2 TRANSMITTER OPERATION

The operation of the transmitter is diagrammed in Figure 5. The transmitter is initialized by issuing the RESET command (output to bit 31), which causes the internal signals XSRE (Transmit Shift Register Empty) and XBRE (Transmit Buffer Register Empty) to set, and BRKON to reset. Device outputs $\overline{\text { RTS }}$ and XOUT are set, placing the transmitter in its idle state. When RTSON (Request-to-Send On) is set by the CPU, the RTS output becomes active (LOW) and the transmitter becomes active when the CTS input goes LOW.

### 2.2.1 Data Transmission

If the Transmit Buffer Register contains a character, transmission begins. The contents of the Transmit Buffer Register are transferred to the Transmit Shift Register, causing XSRE to reset and XBRE to set. The first bit transmitted (start bit) is always a logic zero. Subsequently, the character is shifted out, LSB first. Only the number of bits specified by RCL1 and RCLO (character length select) of the Control Register are shifted. If parity is enabled, the correct parity bit is next transmitted. Finally the stop bit(s) selectedby SBS1 and SBS0 of the Control Register are transmitted. Stop bits are always logic one. XSRE is set to indicate that no transmission is in progress, and the transmitter again tests XBRE to determine if the CPU has yet loaded the next character. The timing for a transmitted character is shown below.


TRANSMITTED CHARACTER TIMING

### 2.2.2 BREAK Transmission

The BREAK message is transmitted only if $\mathrm{XBRE}=1, \overline{\mathrm{CTS}}=0$, and BRKON $=1$. After transmission of the BREAK message begins, loading of the Transmit Buffer Register is inhibited and XOUT is reset. When BRKON is reset by the CPU, XOUT is set and normal operation continues. It is important to note that characters loaded into the Transmit Buffer Register are transmitted prior to the BREAK message, regardless of whether or not the character has been loaded into the Transmit Shift Register before BRKON is set. Any character to be transmitted subsequent to transmission of the BREAK message may not be loaded into the Transmit Buffer Register until after BRKON is reset.

### 2.2.3 Transmission Termination

Whenever XSRE $=1$ and BRKON $=0$ the transmitter is idle, with XOUT set to one. If RTSON is reset at this time, the $\overline{\text { RTS }}$ device output will go inactive (HIGH), disabling further data transmission until RTSON is again set. $\overline{\text { RTS }}$ will not go inactive, however, until any characters loaded into the Transmit Buffer Register prior to resetting RTSON are transmitted and BRKON $=0$.


FIGURE 5. TMS 9902 TRANSMITTER OPERATION

### 2.3 RECEIVER OPERATION

### 2.3.1 Receiver Initialization

Operation of the TMS 9902 receiver is diagrammed in Figure 6. The receiver is initialized whenever the CPU issues the RESET command. The RBRL (Receive Buffer Register Loaded) flag is reset to indicate that no character is currently in the Receive Buffer Register, and the RSBD (Receive Start Bit Detect) and RFBD (Receive Full Bit Detect) flags are reset. The receiver remains in the inactive state until a one to zero transition is detected on the RIN device input.

### 2.3.2 Start Bit Detection

The receiver delays a half bit time and again samples RIN to ensure that a valid start bit has been detected. If RIN = 0 after the half-bit delay, RSBD is set and data reception begins. If RIN = 1, no data reception occurs.

### 2.3.3 Data Reception

In addition to verifying the valid start bit, the half-bit delay after the one-to-zero transition also establishes the sample point for all subsequent data bits in a valid received character. Theoretically, the sample point is in the center of each bit cell, thus maximizing the limits of acceptable distortion of data cells. After the first full bit delay the least significant data bit is received and RFBD is set. The receiver continues to delay one-bit intervals and sample RIN until the selected number of bits are received. If parity is enabled, one additional bit is read for parity. After an additional bit delay, the received character is transferred to the Receive Buffer Register, RBRL is set, ROVER (Receive Overrun Error) and RPER (Receive Parity Error) are loaded with appropriate values, and RIN is tested for a valid stop bit. If RIN = 1, the stop bit is valid. RFER (Receive Framing Error), RSBD, and RFBD are reset, and the receiver waits for the next start bit to begin reception of the next character.

If RIN $=0$ when the stop bit is sampled, RFER is set to indicate the occurrence of a framing error. RSBD and RFBD are reset, but sampling for the start bit of the next character does not begin until RIN $=1$. The timing for a received character is depicted below.



FIGURE 6. TMS 9902 RECEIVER OPERATION

TMS 9902 JL, NL
ASYNC. COMMUNICATIONS CONTROLLER

### 2.4 INTERVAL TIMER OPERATION

A flowchart of the operation of the Interval Timer is shown in Figure 7. Execution of the RESET command by the CPU causes TIMELP (Timer Elapsed) and TIMERR (Timer Error) to reset and LDIR (Load Interval Register) to set. Resetting LDIR causes the contents of the Interval Register to be loaded into the Interval Timer, thus beginning the selected time interval. The timer is decremented every 64 internal clock cycles (every two internal clock cycles when in Test Mode) until it reaches zero, at which time the Interval Timer is reloaded by the Interval Register and TIMELP is set. If TIMELP was already set, TIMERR is set to indicate that TIMELP was not cleared by the CPU before the next time period elapsed. Each time LDIR is reset, the contents of the Interval Register are loaded into the Interval Timer, thus restarting the timer (refer also to Section 2.1.2.2).


FIGURE 7. TMS 9902 INTERVAL TIMER OPERATION


INTERVAL TIMER SELECTION

## TMS 9902 JL, NL

ASYNC. COMMUNICATIONS CONTROLLER

### 2.5 INTERRUPTS

The interrupt output ( $\overline{\mathrm{NT}}$ ) is active (LOW) when any of the following conditions occurs and the corresponding interrupt has been enabled on the TMS 9902 by the CPU:
(1) $\overline{\mathrm{DSR}}$ or $\overline{\mathrm{CTS}}$ changes levels $(\mathrm{DSCH}=1)$;
(2) a character has been received and stored in the Receive Buffer Register (RBRL =1);
(3) the Transmit Buffer Register is empty (XBRE =1); or
(4) the selected time interval has elapsed (TIMELP $=1$ ).


FIGURE 8. INT OUTPUT GENERATION

Figure 8 illustrates the logical equivalent of the ACC interrupt section. Table 6 lists the actions necessary to clear those conditions of the TMS 9902 that cause interrupts.

TABLE 6
TMS 9902 INTERRUPT CLEARING

| MNEMONIC | CAUSE | ACTION TO RESET |
| :---: | :--- | :--- |
| DSCINT | $\overline{\text { CTS or DSR change state }}$ | Write a bit to DSCENB (bit 21)* |
| RINT | Recieve Buffer Full | Write a bit to RIENB (bit 18)* |
| XINT | Transmit Buffer Register Empty | Load Transmit Buffer |
| TIMINT | Timer Elapsed | Write a bit to TIMENB (bit 20)** |

[^14]
## Peripheral <br> and Interface Circuits

## TMS 9902 JL , NL

ASYNC. COMMUNICATIONS CONTROLLER

### 2.6 TMS 9902 TERMINAL ASSIGNMENTS AND FUNCTIONS

| SIGNATURE | PIN | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| INT | 1 | 0 | Interrupt - when active (LOW), the $\overline{\mathrm{NT}}$ output indicates that at least one of the interrupt condi- <br> TMS 9902 tions has occurred. |
| XOUT | 2 | 0 | Transmitter Serial Data Output line - XOUT, remains inactive (HIGH) when TMS 9902 is not transmitting. |
| RIN | 3 | 1 | Receiver Serial Data Input Line - RCV must be held in the inactive (HIGH) state when not receiving data. A transition from HIGH to LOW activates the receiver circuitry. |
| CRUIN | 4 | 0 | Serial data output pin from TMS 9902 to CRUIN input pin of the CPU. |
| $\overline{\text { RTS }}$ | 5 | 0 | Request-to-Send output from TMS 9902 to modem. RTS is enabled by the CPU and remains active (LOW) during transmission from the TMS 9902. |
| $\stackrel{\text { CTS }}{ }$ | 6 | 1 | Clear-to-Send input from modem to TMS 9902. When active (LOW), it enables the transmitter section of TMS 9902. |
| $\overline{\text { DSR }}$ | 7 | 1 | Data Set Ready input from modem to TMS 9902. $\overline{\mathrm{DSR}}$ generates an interrupt when it changes state. |
| CRUOUT | 8 | 1 | Serial data input line to TMS 9902 from CRUOUT line of the CPU. |
| VSS | 9 | 1 | Ground reference voltage. |
| S4 (LSB) | 10 | 1 | Address Select Lines. The data bit being accessed by the CPU interface is specified by the 5-bit code |
| S3 | 11 | 1 | appearing on S0-S4. |
| S2 | 12 | 1 |  |
| S1 | 13 | 1 |  |
| S0 | 14 | 1 |  |
| CRUCLK | 15 | 1 | CRU Clock. When active (HIGH), indicates valid data on the CRUOUT line for the 9902. |
| $\bar{\phi}$ | 16 | 1 | TTL Clock. |
| $\overline{\mathrm{CE}}$ | 17 | 1 | Chip Enable - when CE is inactive (HIGH), TMS 9902 CRU interface is disabled. CRUUIN remains at high-impedance when CE is inactive (HIGH). |
| $V_{C C}$ | 18 | 1 | Supply voltage ( +5 V nominal). |

## 3. DEVICE APPLICATION

This section describes the software interface between the CPU and the TMS 9902 ACC and discusses some of the design considerations in the use of this device for asynchronous communications applications.

### 3.1 DEVICE INITIALIZATION

The ACC is initialized by the RESET command from the CPU (output bit 31), followed by loading the Control, Interval, Receive Data Rate, and Transmit Data Rate registers. Assume that the value to be loaded into the CRU Base Register (register 12) in order to point to bit 0 is 004016 . In this application characters have seven bits of data plus even parity and one stop bit. The $\bar{\phi}$ input to the $A C C$ is a 3 MHz signal. The ACC divides this signal frequency by three to generate an intemal clock frequency of 1 MHz . An interrupt is generated by the Interval Timer every 1.6 milliseconds when timer interrupts are enabled. The transmitter operates at a data rate of 300 bits per second, and the receiver operates at 1200 bits per second.

## NOTE

To operate both the transmitter and receiver at 300 bits per second, delete the "LDCR @RDR, 11 " instruction (see below), and the "LDCR @XDR, 12" instruction will cause both data rate registers to be loaded and LRDR and LXDR to reset.

### 3.1.1 Initialization Program

The initialization program for the configuration described above is shown below. The RESET command disables all interrupts, initializes all controllers, and sets the four register load control flags (LDCTRL, LDIR, LRDR, and LXDR). Loading the last bit of each of the registers causes the load control flag to reset automatically.

| LI | R12,>40 | INITIALIZE CRU BASE |
| :--- | :--- | :--- |
| SBO | 31 | RESET COMMAND |
| LDCR | @ CNTRL,8 | LOAD CONTROL AND RESET LDCTRL |
| LDCR | @ INTVL,8 | LOAD INTERVAL AND RESET LDIR |
| LDCR | @ RDR,11 | LOAD RDR AND RESET LRDR |
| LDCR | @ XDR,12 | LOAD XDR AND RESET LXDR |


| CNTRL | BYTE | $>$ A2 |
| :--- | :--- | :--- |
| INTVL | BYTE | $1600 / 64$ |
| RDR | DATA | $>1$ A1 |
| XDR | DATA | $>4 D 0$ |

The RESET command initializes all subcontrollers, disables interrupts, and sets LDCTRL, LDIR, LRDR, and LXDR, enabling loading of the control register.

Peripheral and Interface Circuits

TMS 9902 JL , NL
ASYNC. COMMUNICATIONS CONTROLLER

### 3.1.2 Control Register

The options listed in Table 3 in Section 2.1.2.1 are selected by loading the value shown below.

VALUE


### 3.1.3 Interval Register

To set up the interval register to generate an interrupt every 1.6 milliseconds, load the value into the interval register to specify the number of 64 -microsecond increments in the total interval desired.

$25 \times 64$ MICROSECONDS $=1.6$ MILLISECONDS

### 3.1.4 Receive Data Rate Register

To set the data rate for the receiver to 1200 bits per second, load the value into the Receive Data Rate register as shown below:

| 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RDV8 | RDR9 | RDR8 | RDR7 | RDR6 | RDR5 | RDR4 | RDR3 | RDR2 | RDR1 | RDR0 |



$$
10^{6} \div 1 \div 417 \div 2=1199.04 \text { BITS PER SECOND }
$$

### 3.1.5 Transmit Data Rate Register

To program the data rate for the transmitter for 300 bits per second, load the following value into the Transmit Data Rate register:

$1 \times 10^{6} \div 8 \div 208 \div 2=300.48$ BITS PER SECOND

### 3.2 DATA TRANSMISSION

The subroutine shown below demonstrates a simple loop for transmitting a block of data.

|  | LI | R0, LISTAD | INITIALIZE LIST POINTER |
| :--- | :--- | :--- | :--- |
|  | LI | R1, COUNT | INITIALIZE BLOCK COUNT |
|  | LI | R12, CRUBAS | INITIALIZE CRU BASE |
|  | SBO | 16 | TURN ON TRANSMITTER |
| XMTLP | TB | 22 | WAIT FOR XBRE = 1 |
|  | JNE | XMTLP |  |
|  | LDCR | *R0+ 8 | LOAD CHARACTER INCREMENT POINTER |
|  |  | RESET XBRE |  |
|  |  |  | DEC |
|  | R1 | DECREMENT COUNT |  |
|  | JNE | XMTLP | LOOP IF NOT COMPLETE |
|  | SBZ | 16 | TURN OFF TRANSMITTER |

After initializing the list pointer, block count, and CRU base address, RTSON is set to cause the transmitter and the RTS output to become active. Data transmission does not begin, however, until the $\overline{\mathrm{CTS}}$ input becomes active. After the final character is loaded into the Transmit Buffer register, RTSON is reset. The transmitter and the $\overline{\mathrm{RTS}}$ output do not become inactive until the final character is transmitted.

## Peripheral <br> and Interface Circuits <br> TMS $9902 \mathrm{JL}, \mathrm{NL}$ <br> ASYNC. COMMUNICATIONS CONTROLLER

### 3.3 DATA RECEPTION

The following software will cause a block of data to be received and stored in memory.

| CARRET | BYTE | $>0 D$ |  |
| :--- | :--- | :--- | :--- |
| RCVBLK | LI | R2, RCVLST | INITIALIZE LIST COUNT |
|  | LI | R3, MXRCNT | INITIALIZE MAX COUNT |
|  | LI | R4, CARRET | SET UP END OF BLOCK CHARACTER |
| RCVLP | TB | 21 | WAIT FOR RBRL $=1$ |
|  | JNE | RCVLP |  |
|  | STCR | *R2,8 | STORE CHARACTER |
|  | SBZ | 18 | RESET RBRL |
|  | DEC | R3 | DECREMENT COUNT |
|  | JEQ | RCVEND | END IF COUNT $=0$ |
|  | CB | *R2+,R4 | COMPARE TO EOB CHARACTER, INCREMENT |
|  |  |  | POINTER |
| RCVEND | JNE | RCVLP | LOOP IF NOT COMPLETE |
|  | RT |  | END OF SUBROUTINE |

### 3.4 REGISTER LOADING AFTER INITIALIZATION

The Control, Interval, and Data Rate registers may be reloaded after initialization. For example, it may be desirable to change the interval of the timer. Assume that the interval is to be changed to 10.24 milliseconds; the instruction sequence is:

| SBO | 13 | SET LOAD CONTROL FLAG |
| :--- | :--- | :--- |
| LDCR | @ INTVL2,8 | LOAD REGISTER, RESET FLAG |

INTVL2 BYTE 10240/64

When transmitter interrupts are enabled, caution should be exercised to ensure that a transmitter interrupt does not occur while the load control flag is set. For example, if a transmitter interrupt occurs between execution of the "SBO 13" and the next instruction, the transmit buffer is not enabled for loading when the Transmitter Interrupt service routine is entered because the LDIR flag is set. This situation may be avoided by the following sequence:

BLWP @ITVCHG CALL SUBROUTINE

| ITVCPC | LIMI | 0 | MASK ALL INTERRUPTS |
| :--- | :--- | :--- | :--- |
|  | MOV | @24(R13),R12 | LOAD CRU BASE ADDRESS |
|  | SBO | 13 | SET FLAG |
|  | LDCR | @INTVL2,8 | LOAD REGISTER AND RESET FLAG |
|  | RTWP |  | RESTORE MASK AND RETURN |

ITVCHG DATA ACCWP, ITVCPC
INTVL2 BYTE 10240/64
In this case all interrupts are masked, ensuring that all interrupts are disabled while the load control flag is set.

### 3.5 INTERFACE TO A DATA TERMINAL

Following is a discussion of the TMS 9902 interface to a TI Model 733 data terminal as implemented on the TM 990/100M microcomputer module. Figure 9 diagrams the hardware interface, and Table 7 lists the software interface. The 733 data terminal is an ASCII-code, serial, asynchronous, EIA device equipped with a keyboard, thermal printer, and digital cassette tape.

### 3.5.1 Hardware Interface

The hardware interface between the TMS 9902 and the 733 data terminal is shown in Figure 9. The asynchronous communication conforms to EIA Standard RS-232-C. The 75188 and 75189 performs the necessary level shifting between TTL levels and RS-232-C levels. The ACC chip enable (9902SEL) signal comes from decode circuitry which looks at A0-A9 on CRU cycles. The interrupt output (INT) of the TMS 9902 is sent to the TMS 9901 for prioritization and encoding. When the 9902 is communicating with a terminal, the $\overline{\mathrm{RTS}}$ pin can be connected to the $\overline{\mathrm{CTS}}$ pin because the terminal will always be in the clear-to-send ( $\overline{\mathrm{CTS}}$ ) condition.

### 3.5.2 Software

The software required to initialize, read from, and write to the TMS 9902 ACC is listed in Table 7. These routines are taken directly from TIBUG (TM 990/402-1) which is the monitor that runs on the TM 990/100M boards. The coding shown is part of a routine entered because of a power-up reset. Before this section of code was entered, not shown, R12 is set to the correct value of the TMS 9902 CRU base address. The baud rate is detected by measuring the start bit length when an " $A$ " is entered via the keyboard. The variable COUNT is incremented every time the SPLOOP loop is executed. When a zero is seen at 9902 bit 15 (RIN) the start bits are finished being received. The value of COUNT is then compared against a table of known values in TABLE to determine the baud rate.

TIBUG assumes that all 1200-baud data terminals are TI Model 733 data terminals. The TI Model 733 communicates at 1200 baud, but prints at 300 baud; this means that bits travel the communications line at 1200 baud, but the spacing between characters is 300 baud. A wait loop is included in the write character routine to handle this spacing requirement. The TIBUG T command is used to indicate that a 1200 baud terminal is true 1200 baud; i.e., not a TI 733.

This code is taken from the middle of TIBUG; thus constructs and symbols are used which are not defined here. Lines 261 and 262 of the code contain XOP calls. The READ OPCODE is really a call to XOP 13 and the MESG opcode is a call to XOP 14, which in turn calls XOP 12. This can be figured out if the assembled code for these opcodes is examined. Following is a list of EQU statements that appear at the beginning of TIBUG, but are not shown here:

| COUNT | EQU | 3 |
| :--- | ---: | ---: |
| POINT | EQU | 7 |
| LINK | EQU | 11 |
| CRUBAS | EQU | 12 |

Once again, these values could easily be obtained by looking at the assembled code for the statement in which the symbol is used.


TABLE 7

## TMS 9902 SOFTWARE

tibug
TIBUG
***COMMAND SEARCH ANI SYSTEM INZ***

Peripheral
and Interface Circuits

T I HIIGi
*** WRITE EHARACTER ***
TABLE 7 (Continued)



## 4. TMS 9902 ELECTRICAL SPECIFICATIONS

\subsection*{4.1 Absolute Maximum Ratings Over Operating Free Air Temperature Range (Unless Otherwise Noted)* <br> 

"Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

### 4.2 Recommended Operating Conditions *

| PARAMETER | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ | 4.75 | 5.0 | 5.25 | $V$ |
| Supply voltage, VSS |  | 0 |  | V |
| High-level input voltage, $\mathrm{V}_{\text {IH }}$ | 2.0 |  | $V_{\text {CC }}$ | V |
| Low-level input voltage, $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {SS }}-3$ |  | 0.8 | V |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

### 4.3 Electrical Characteristics Over Full Range of Recommended Operating Conditions (Unless Otherwise Noted) *

|  | PARAMETER | TEST CONDITIONS | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | High level output voltage | ${ }^{1} \mathrm{OH}=-100 \mu \mathrm{~A}$ | 2.4 | $\mathrm{V}_{\text {CC }}$ | V |
|  |  | $\mathrm{I}^{\mathrm{OH}}=-200 \mu \mathrm{~A}$ | 2.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| VOL | Low level output voltage | $\mathrm{OL}=3.2 \mathrm{~mA}$ | $\mathrm{V}_{\text {SS }}$ | 0.4 | V |
| 1 | Input current (any input) | $\mathrm{V}_{1}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| ICC(av) | Average supply current from VCC | $\mathrm{t}_{\mathrm{C}}(\phi)=330 \mathrm{~ns}, \quad \mathrm{~T}_{A}=70^{\circ} \mathrm{C}$ |  | 100 | mA |
| $\mathrm{C}_{i}$ | Small signal input capacitance, any input | $\mathrm{f}=1 \mathrm{MHz}$ |  | 15 | pF |

### 4.4 Timing Requirements Over Full Range of Operating Conditions

| PARAMETER |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{c}(\phi)$ | Clock cycle time | 300 | 333 | 667 | ns |
| $\operatorname{tr}(\phi)$ | Clock rise time | 5 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{f}}(\phi)$ | Clock fall time | 10 |  | 40 | ns |
| $\left.{ }^{\text {t }} \mathrm{W}(\phi) \mathrm{H}\right)$ | Clock pulse width (high level) | 225 |  |  | ns |
| ${ }^{\text {W }}$ W $(\phi$ L $)$ | Clock pulse width (low level) | 45 |  |  | ns |
| $t_{\text {w }}$ (CC) | CRUCLK pulse width | 100 | 185 |  | ns |
| ${ }^{\text {t }}$ ( ${ }^{\text {c }}$ | Setup time for CE before CRUCLK | 150 |  |  | ns |
| $t_{\text {su2 }}$ | Setup time for S0-S4, or CRUOUT before CRUCLK | 180 |  |  | ns |
| th | Hold time for CE, S0-S4, or CRUOUT after CRUCLK | 60 |  |  | ns |

*NOTE: All voltage values are referenced to $V_{S S}$.

### 4.5 Switching Characteristics Over Full Range of Recommended Operating Conditions

|  | PARAMETER | TEST | MIN | TYP |
| :---: | :---: | :---: | :---: | :---: |
|  | CONDITION | MAX | UNIT |  |
| tpd1 | Propagation delay, $\overline{\text { CE }}$ to valid CRUIN | $\mathrm{CL}=100 \mathrm{pF}$ | 300 | ns |
| tpd2 | Propagation delay, SO-S4 to valid CRUIN | $\mathrm{CL}=100 \mathrm{pF}$ |  |  |



SWITCHING CHARACTERISTICS
NOTE: ALL SWITCHING TIMES ARE ASSUMED TO BE AT 10\% OR 90\% VALUES.


INPUT AND OUTPUT EQUIVALENTS

## 5. TMS 9902-40 ELECTRICAL SPECIFICATIONS

### 5.1 ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)*

Supply voltage, Vcc . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.3 V to 10 V
All Inputs and Output Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to 10 V
Continuous Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.6 W
Operating Free-Air Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
"Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to Absolute Maximum Rated conditions for extended periods may affect device reliability.

### 5.2 RECOMMENDED OPERATING CONDITIONS

|  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\text {cc }}$ | 4.75 | 5 | 5.25 | V |
| Supply voltage, $\mathrm{V}_{\text {ss }}$ |  | 0 |  | V |
| High-level input voltage, $\mathrm{V}_{1 H}$ | 2.0 | 2.4 | $\mathrm{V}_{\mathrm{cc}}$ | V |
| Low-lovol input voitage, $V_{\text {ut }}$ | $\mathrm{V}_{55}$ - 3 | 0.4 | 0.8 | V |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

### 5.3 ELECTRICAL CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS (UNLESS OTHERWISE NOTED)

|  | PARAMETERS | TEST CONDITIONS | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {OH }}$ | High-level output voltage | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ | 2.4 | $\mathrm{V}_{\mathrm{cc}}$ | V |
|  |  | $\mathrm{IOH}=-200 \mu \mathrm{~A}$ | 2.2 | $\mathrm{V}_{\mathrm{cc}}$ |  |
| Vol | Low-level output voltage | $\mathrm{l}_{\mathrm{OL}}=3.2 \mathrm{~mA}$ |  | 0.4 | V |
| 1 | Input current (any input) | $\mathrm{V}_{1}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{cc}}$ |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{Icc}(\mathrm{AV})$ | Average supply current from $V_{c c}$ | $\mathrm{t}_{\mathrm{c}}(\phi)=330 \mathrm{~ns}, \quad \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 100 | mA |
| $\mathrm{C}_{1}$ | Small Signal Input Capacitance, any input | $f=1 \mathrm{MHz}$ |  | 15 | pF |

### 5.4 TIMING REQUIREMENTS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS

|  | PARAMETER | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{c}(\phi)$ | Clock cycle time | 240 | 250 | 667 | ns |
| $\mathrm{t}_{\mathrm{r}}(\phi)$ | Clock rise time | 8 |  | 40 | ns |
| $t_{\dagger}(\phi)$ | Clock fall time | 10 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{w}}(\phi \mathrm{H})$ | Clock pulse width (high level) | 180 |  |  | ns |
| $t_{w}(\phi)$ | Clock pulse width (low level) | 40 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{CC})$ | CRUCLK pulse width | 80 |  |  | ns |
| \& $_{\text {wil }}$ | Setup time for $\overline{C E}$ before CRUCLK | 110 | 110 |  | ns |
| $\mathrm{t}_{\text {su2 }}$ | Setup time for S0-S4 or CRUOUT before CRUCLK | 150 | 150 |  | ns |
| $t_{n}$ | Hold time for CE, SO-S4, or CRUOUT after CRUCLK | 50 | 50 |  | ns |

### 5.5 SWITCHING CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS

| PARAMETERS | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tpol $^{\text {Propagation delay, } \mathrm{CE} \text { to valid CRUIN }}$ | $C_{L}=100 \mathrm{pF}$ |  | 220 | 220 | ns |
| $t_{\text {P02 }}$ Propagation delay, $\mathrm{SO}-\mathrm{S} 4$ to valid CRUIN |  |  | 240 | 240 | ns |

## 1. INTRODUCTION

### 1.1 DESCRIPTION

The TMS 9903 Synchronous Communications Controller (SCC) is a 20 pin peripheral device for the Texas Instruments TMS 9900 family of microprocessors. The TMS 9903 is TTL compatible on all inputs and outputs, including the power supply ( +5 V ) and single phase clock. The SCC provides an interface between the microprocessor and a serial synchronous or asynchronous channel, performing data serialization and deserialization, facilitating microprocessor control of the communications channel. The TMS 9903 is fabricated using N -channel, silicon gate, MOS technology.

### 1.2 KEY FEATURES

- DC to 250 kilobits per second (kb/s) data rate, half or full duplex
- Dynamic character length selection
- Multiple line protocol capabilities: SDLC, Bi -Sync, HDLC, ADCCP
- Programmable CYCLIC-redundancy-check (CRC) generation and detection
- Interface to unclocked or NRZI data
- Programmable sync registers
- Interval timer with resolution from 64-16,320 microseconds ( $\mu \mathrm{s}$ )
- Automatic zero insert and delete for SDLC, HDLC
- Fully TTL-compatible, including single +5 V power supply and clock
- Standard 20-pin plastic or ceramic package


### 1.3 TYPICAL APPLICATION

Figure 1 shows a general block diagram of a TMS 9900 based system incorporating a TMS 9903 SCC; Figure 2 is a similar diagram depicting a TMS 9980A or TMS 9981 based system. Following is an introductory discussion of the 9900 based application. Subsequent sections of this Data Manual detail most aspects of TMS 9903 usage.

The TMS 9903 interfaces with the CPU through the communications register unit (CRU). The CRU interface consists of five address select lines (S0-S4), chip enable ( $\overline{\mathrm{CE}}$ ), and three CRU lines (CRUIN, CRUOUT, CRUCLK). An additional input to the CPU is the SCC interrupt line (INT). The TMS 9903 occupies 32 bits of CRU space; each of the 32 bits are selected individually by processor address lines A10-A14 which are connected to SCC select lines S0-S4, respectively. Chip enable ( $\overline{\mathrm{CE}}$ ) is generated by decoding address lines A0-A9 for CRU cycles. Under certain conditions the TMS 9903 causes interrupts, the SCC INT line is sent to the TMS 9901 for prioritization and encoding.

Peripheral and Interface Circuits

TMS $9903 \mathrm{JL}, \mathrm{NL}$
SYNC. COMMUNICATIONS CONTROLLER


FIGURE 1. TMS 9903 SYNCHRONOUS COMMUNICATION CONTROLLER IN A TMS 9900 SYSTEM


FIGURE 2. TMS 9903 SYNCHRONOUS COMMUNICATION CONTROLLER IN A TMS 9980 A, 9981, SYSTEM

The SCC interfaces to the synchronous communications channel on seven lines: request to send ( $\overline{\mathrm{RTS}}$ ), data set ready ( $\overline{\mathrm{DSR}}$ ), clear to send ( $\overline{\mathrm{CTS}}$ ), serial transmit data (XOUT), serial receive data (RIN), receiver clock (SCR), and transmitter clock ( $\overline{\mathrm{SCT}}$ ). The request to send ( $\overline{\mathrm{RTS}}$ ) goes active (LOW) whenever the transmitter is activated. However, before data transmission begins, the clear to send ( $\overline{\mathrm{CTS}}$ ) input must be active. The data set ready ( $\overline{\mathrm{DSR}}$ ) input does not affect the receiver or transmitter. When $\overline{\mathrm{DSR}}, \overline{\mathrm{CTS}}$, or automatic request-to-send (RTSAUT) changes level, an interrupt is generated, if enabled.

The TMS 9903 is capable of six different modes of operation, including two asynchronous modes. Standard synchronous protocols such as SDLC, HDLC, Bi-Sync, and ADCCP can be directly implemented on the SCC.

## 2. ARCHITECTURE

The TMS 9903 synchronous communications controller (SCC) is designed to provide a low cost, serial, synchronous or asynchronous interface to the 9900 family of microprocessors. A block diagram for the TMS 9903 is shown in Figure 3. The SCC has five main subsections: CRU interface, transmitter section, receiver section, interval timer, and interrupt section.

### 2.1 CRU INTERFACE

The communications register unit (CRU) is the means by which the CPU communicates with the TMS 9903 SCC. The SCC occupies 32 bits of CRU read and write space. Figure 4 illustrates the CRU interface between a TMS 9903 and a TMS 9900 CPU; Figure 5 illustrates the CRU interface for a TMS 9980A or TMS 9981 CPU. The CRU lines are tied directly to each other as shown in Figures 4 and 5 . The least significant bits of the address bus are connected to the select lines. In a TMS 9900 CPU system A14-A10 are connected to S4-S0 respectively. The most significant address bits are decoded to select the TMS 9903 via the chip enable ( $\overline{\mathrm{CE}}$ ) signal. When $\overline{\mathrm{CE}}$ is inactive (HIGH), the SCC CRU interface is disabled.

## NOTE

When $\overline{\mathrm{CE}}$ is inactive (high) the 9903 places the CRUIN line in its high impedence state and disables CRUCLK from coming on chip. Thus CRUIN can be used as an OR tied bus. CE being inactive will not disable the select lines from coming on chip, although no device action is taken.

For those unfamiliar with the CRU concept, the following is a discussion of how to build a CRU interface. The CRU is a bit addressable (4096 bits), synchronous, serial interface over which a single instruction can transfer between one and 16 bits serially. Each one of the 4096 bits of the CRU space has a unique address and can be read and written to. During multi-bit CRU transfers, the CRU address is incremented at the beginning of each CRU cycle to point to the next consecutive CRU bit.

When a 99XX CPU executes a CRU Instruction, the processor uses the contents of workspace register 12 as a base address. (Refer to the 9900 Microprocessor Data Manual for a complete discussion on how CRU addresses are derived.) The CRU address is brought out on the 15-bit address bus; this means that the least significant bit of R12 is not brought out of the CPU. During CRU cycles,the memory control lines (MEMEN, $\bar{W}$, and DBIN) are all inactive; $\overline{M E M E N}$ being inactive (HIGH) indicates the address is not a memory address and therefore is a CRU address or external instruction code. Also, when MEMEN is inactive (HIGH) and a valid address is present, address bits A0-A2 must all be zero to constitute a valid CRU address; if address bits A0-A2 are other than all zeros, they are indicating an external instruction code. In summary, address bits A3-A14 contain the CRU address to be decoded, address bits A0-A2 must be zero and MEMEN must be inactive (HIGH) to indicate a CRU cycle.

Peripheral
and Interface Circuits

TMS 9903 JL , NL
SYNC. COMMUNICATIONS CONTROLLER


FIGURE 3. TMS 9903 SYNCHRONOUS COMMUNICATION CONTROLLER BLOCK DIAGRAM


FIGURE 4. TMS 9903 CONTROL SIGNALS (TMS 9900 SYSTEM)


FIGURE 5. TMS 9903 CONTROL SIGNALS (TMS 9980A or 9981 SYSTEM)

TABLE 1. TMS 9903 OUTPUT SELECT BIT ASSIGNMENTS


### 2.1.1 CPU Output for CRU

The TMS 9903 SCC occupies 32 bits of output CRU space, of which all are used. These bits are employed by the CPU to communicate command and control information to the TMS 9903. Table 1 shows the mapping between CRU address select (S lines) and SCC functions by operational mode; modes 4 and 7 are not implemented. Each CRU addressable output bit on the TMS 9903 is described in detail following Table 1.

Bit 31

All modes (RESET)-

Bit 30
All modes (CLRXMT)—
(CLRRCV)-

Bit 29
All modes (CLXCRC)-
(CLRCRC)-

Bit 28
Modes 0, 2, 5, 6
Modes 1 (XZINH)—

Mode 3 (RSYNDL)-

Bit 27
Modes 0, 1, 2, 3 (LDSYN2)-

Modes 5, 6

Reset. Writing a one or zero to bit 31 causes the device to reset, disabling all interrupts, initializing all controllers, and resetting all flags except LDCTRL and XBRE which are set.

Clear Transmitter. Writing a one to bit 30 initializes the transmitter and disables transmit interrupts.

Clear Receiver. Writing a zero to bit 30 initializes the receiver and clears all receive interrupts.

Clear Transmit CRC Register (XCRC). Writing a one to bit 29 in all modes clears the XCRC register to all zeros.

Clear Receive CRC Register (RCRC). Writing a zero to bit 29 in all modes clears the RCRC register to all zeros.

Not Used.
Transmit Zero Insertion Inhibit. Writing a one to bit 28 in mode 1 causes the contents of the transmit buffer register (XBR) to be transmitted without the insertion of a zero after five consecutive ones. Writing a zero to bit 28 in mode 1 cause the transmitter to insert a zero after five consecutive ones are transmitted.

Received Sync Character Delete. Writing a one to bit 28 in mode 3 causes received characters which are identical to the contents of sync character register 1 (SYNC1) to be ignored. This function is disabled when XPRNT (bit 23 ) is set. Writing a zero to bit 28 in mode 3 causes RSYNDL to be reset.

Load Sync Character Register 2. Writing a one to bit 27 in mode 0, 1, 2, or 3 enables loading of sync character register 2 (SYNC2) from output bit addresses $0-9$. Writing a zero to bit 27 in mode $0,1,2,3$ resets LDSYN2.

Not Used.

Peripheral and Interface Circuits
Bit 26
Modes 0, 5, 6
Mode 1 (RHRRD)-
Modes 2, 3 (LDSYN1)-

## Bit 25

All modes (LXBC)-

Bit 24
All modes (LXCRC)-

Bit 23
Mode 0 (XPRNT)-

Mode 1 (XPRNT)-

## Mode 2

Mode 3 (XPRNT)-

Modes 5 and 6 (BRKON)-

Not Used.
Receive Holding Register Read. Writing a one to bit 26 in mode 1 enables reading of the receive-holding register (RHR) contents at input bit addresses $0-15$. Writing a zero to bit 26 in mode 1 resets RHRRD, RHRL (receive holding register loaded), RHROV (receive holding register overrun), and RZER (receive zero error).

Load Sync Character Register 1. Writing a one to bit 26 in mode 2 or 3 enables loading of sync character register 1 (SYNC1) from output bit addresses $0-9$. Writing a zero to bit 26 in mode 2 or 3 resets LDSYN1.

Load Transmit Buffer and CRC Register. Writing a one to bit 25 in all modes enables loading of XBR (transmit buffer register) and XCRC (transmit CRC register) from output bit addresses $0-8$, and enables reading of XCRC at input bit addresses $0-15$. Writing a zero to bit 25 in all modes resets LXBC an XBRE (transmit buffer register empty).

Load Transmit CRC Register. Writing a one to bit 24 in all modes enables loading the XCRC register from output bit addresses $0-9$, and enables reading XCRC at input bit addresses $0-15$. Writing a zero to bit 24 in all modes resets LXCRC.

Transparent. Writing a one to bit 23 in mode 0 causes the contents of SYNC2 to be transmitted whenever no data is available and the transmitter is active. Writing a zero to bit 23 in mode 0 causes the transmitter abort signal (XABRT) to set and transmitter operation to be suspended when no data is available and the transmitter is active.

Transparent. Writing a one to bit 23 in mode 1 causes the contents of SYNC2 to be transmitted without zero insertion when no data is available and the transmitter is active. Writing a zero to bit 23 in mode 1 causes XABRT to be set and transmit operations to be suspended when no data is available.

Not Used.

Transparent. Writing a one to bit 23 in mode 3 causes fill sequence of (contents of SYNC2) followed by (contents of SYNC1) to be transmitted when no data is available. Writing a zero to bit 23 in mode 3 causes the fill sequence of (contents of SYNC1) followed by (contents of SYNC1) to be transmitted when no data is available.

Break ON. Writing a one to bit 23 in mode 5 or 6 causes the output to go to a constant zero level when no data is available and the transmitter is active. Writing a zero to bit 23 in mode 5 and 6 causes BRKON to be reset. The transmit buffer register should not be loaded during transmission of a break.

INTERRUPT ENABLE FLAGS

| INTERRUPT <br> ENABLE | SELECT <br> BIT | INTERRUPT <br> FLLAG | INTERRUPT <br> NAME | DESCRIPTION |
| :---: | :---: | :---: | :---: | :--- |
| XAIENB | 22 | XABRT | XAINT | Transmitter Abort |
| DSCENB | 21 | DSCH | DSCINT | Data Set Status Change (CTS, RTS, RTSAUT) |
| TIMENB | 20 | TIMELP | TIMINT | Timer Elapsed |
| XBIENB | 19 | XBRE | XBINT | Transmit Buffer Register Empty |
| RIENB | 18 | RBRL | RINT | Receiver Buffer Register Loaded |
| RIENB | 18 | RHRL | RINT | Receiver Holding Register Loaded |
| RIENB | 18 | RABRT | RINT | Receiver Abort |

Refer to Section 2.6

Bit 22
Modes 0 and 1 (XAIENB)-

Modes 2, 3, 5 and 6
Bit 21
All modes (DSCENB)-

Bit 20
All modes (TIMENB)-

Bit 19
Allmodes (XBIENB)-

Bit 18
Modes 0, 2, 3, 5, 6 (RIENB)-

Mode 1 (RIENB)-

Transmitter Abort Interrupt Enable. Writing a one to bit 22 in mode 0 or 1 resets XABRT (transmitter abort) and enables XABRT interrupts. Writing a zero to bit $\mathbf{2 2}$ in mode 0 or 1 resets XABRT and disables XABRT interrupts.

Not Used.

Data Set Status Change Interrupt Enable. Writing a one to bit 21 in all modes resets DSCH (data set status change) and enables DSCH interrupts. Writing a zero to bit 21 in all modes resets DSCH and disables DSCH interrupts.

Timer Interrupt Enable. Writing a one to bit 20 in all modes resets TIMELP (timer elapsed) and TIMERR (timer error) and enables TIMELP interrupts. Writing a zero to bit 20 in all modes resets TIMELP and TIMERR and disables TIMELP interrupts.

Transmit Buffer Register Empty Interrupt Enable. Writing a one to bit 19 in all modes enables XBRE interrupts. Writing a zero to bit 19 in all modes disables XBRE interrupts.

Receiver Interrupt Enable. Writing a one to bit 18 in mode 0, 2, 3, 5, or 6 resets RBRL (receive buffer register loaded) and ROVER (receiver overrun), and enables RBRL interrupts. Writing a zero to bit 18 in mode $0,2,3,5,6$ resets RBRL and ROVER, and disables RBRL interrupts.

Receiver Interrupt Enable. Writing a one to bit 18 in mode 1 resets RBRL, RFLDT, ROVER, and RABRT (receiver abort), and enables RBRL, RABRT, and RHRL (receive holding register loaded) interrupts. Writing a zero to bit 18 in mode 1 resets RBRL, RFLDT, ROVER, and RABRT, and disables RBRL, RABRT, and RHRL interrupts.

Bit 17
Allmodes (RTS) -

Request to Send. Writing a one to bit 17 in all modes resets the $\overline{R T S}$ output and disables automatic control of $\overline{R T S}$ by the internal RTSAUT (automatic RTS control) signal. Writing a zero to bit 17 in all modes sets the $\overline{\text { RTS }}$ output HIGH and disables automatic control by RTSAUT.

Peripheral
and Interface Circults

TMS 9903 JL, NL
SYNC. COMMUNICATIONS CONTROLLER

Bit 16
All modes (XMTON)-

Bit 15
All modes (TSTMD)—

Transmitter On. Writing a one to bit 16 in all modes enables data transmission. Writing a zero to bit 16 in all modes disables data transmission when no data is available.

Test Mode. Writing a one to bit 15 in all modes causes the timer to decrement at 32 times the normal rate, and internally connects XOUT to RIN, RTSAUT to CTS, and SCR to $\overline{S C T}$. $\overline{S C T}$ is internally generated at the frequency to which TIMELP is set. Writing a zero to bit 15 in all modes resets TSTMD and enables normal device operation. The test mode should not be used in a loop configuration of mode 1 ; test mode is useful for testing and inspection purposes.

TABLE 2. REGISTER LOAD CONTROL FLAGS

| FLAG* | CRUOUT <br> BIT ADDRESS | REGISTER LOADED | BITS/REGISTER |
| :--- | :---: | :--- | :---: |
| LDSYN2 | 27 | Sync Register 2 (SYNC2) | 10 |
| LDSYN1 | 26 | Sync Register 1 (SYNC1) | 10 |
| LXBC | 25 | Xmt CRC Register (XCRC) and Xmt Buffer Reg. (XBR) | 9 |
| LXCRC | 24 | XCRC | 10 |
| LDCTRL | 14 | Control Register (CTRL) | 12 |
| LDIR | 13 | Interval Register | 8 |
| LRCRC | 12 | Receive CRC Register (RCRC) | 10 |
| None | - | XBR | 9 |

- It is recommended that no more than one register load control flag be set at any one time.

Bit 14
All modes (LDCTRL)-
Load Control Register. Writing a one to bit 14 in all modes enables the loading of the control register from output bit addresses $0-11$. Writing a zero to bit 14 in all modes resets LDCTRL. When a bit is written to select bit 11 (when loading the control register), the LDCTRL flag is automatically reset.

Bit 13

All modes (LDIR)-

## Bit 12

All modes (LRCRC)—

Load Interval Register. Writing a one to bit 13 in all modes enables the loading of the interval register from output bit addresses $0-7$. Writing a zero to bit 13 in all modes resets LDIR and causes the contents of the interval register to be loaded into the interval timer.

Load Receive CRC Register. Writing a one to bit 12 in all modes enables the loading of the receive CRC register from output bit addresses $0-9$, and enables reading the RCRC (receive CRC register) on input bit addresses $0-15$. Writing a zero to bit 12 in all modes resets LRCRC.

### 2.1.2 Control and Data Registers

Loading of the internal control and data registers is controlled by one of the single bit control function flags described in Section 2.1.1 and summarized in Table 2. The registers must be carefully loaded to ensure that no more than one flag is set at a time. Unlike the TMS 9902, when the MSB of a register is loaded, the load flag is not automatically reset except for the control register which is the only register which will automatically reset the load flag when the MSB of the register is written to.

The TMS 9903 SCC is capable of performing dynamic character length operations. The receive character length is set by bits 2-0 of the control register. Transmitted character and sync character registers are maintained internally to determine the character length. The length of the character to be transmitted is determined by the number of bits loaded into the transmit buffer register before the transmit buffer register empty flag is reset. Similarly, the character length of the two sync registers is determined by the number of bits loaded into the most recently loaded SYNC character. Thus, for transmission purposes the length of the two SYNC characters is the same. NOTE: When the receiver is comparing received data to SYNC1, only the number of bits selected as the receive character length are compared [i.e., RSCL (2-0) plus parity, if enabled].

### 2.1.2.1 Control Register

The control register is loaded to select the mode, configuration, CRC polynomial, received character length, data rate clock, and internal device clock rates of the TMS 9903. Table 3 shows the bit address assignments for the control register.

TABLE 3. CONTROL REGISTER BIT ADDRESS ASSIGNMENTS

| ADDRESS (SO-S4) | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 11 | DRCK32 | 32X Data Rate Clock |
| 10 | CRC1 |  |
| 9 | CRCO | CRC Polynomial Select |
| 8 | MDSL2 |  |
| 7 | MDSL1 | Mode Select |
| 6 | MDSLO |  |
| 5 | CSL1 | Configuration Select |
| 4 | CSL0 | Configuration Select |
| 3 | CLK4M | 4 X System Clock Select |
| 2 | RSCL2 |  |
| 1 | RSCL 1 | Receive Character Length Select |
| 0 | RSCL0 |  |


| 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRCK32 | CRC1 | CRC0 | MDSL2 | MDSL1 | MDSLO | CLS1 | CLSO | CLK4M | RSCL2 | RSCL1 | RSCLO |
| MSB |  |  |  |  |  |  |  |  |  |  | LSB |
| CONTROL REGISTER BIT ADDRESS |  |  |  |  |  |  |  |  |  |  |  |

Bit 11
Modes 0, 1, 2, 3 (DRCK32)-

Modes 5, 6 (DRCK32)—

All modes

Bits 10 and 9
All modes (CRC1 and CRC0)-

32X Data Rate Clock. Setting control bit 11 to one in mode $0,1,2$, or 3 sets the SCT frequency at 32 times the transmit-data rate and the SCR frequency at 32 times the receive-data rate. SCR is set to resync on every transition of RIN. Also, if bit 11 is a one, zero-complementing NRZI data encoding is used (to send a one, the signal remains in the same state; to send a zero, the signal changes state). Setting bit 11 to zero in mode $0,1,2$, or 3 causes the receive data to be sampled on every zero-to-one transition of SCR, and the transmit data to be shifted out on the one-to-zero transition of SCT. DRCK32 should always be reset when in a loop configuration of mode 1.

32X Data Rate Clock. Setting control bit 11 to one in mode 5 or 6 sets the SCT frequency to 32 times the transmit data rate, and the SCR frequency to 32 times the receive data rate. SCR is resynched on every start bit received. Setting control bit 11 to zero in mode 5 or 6 causes receive data to be sampled on the zero-to-one transition of SCR, and transmit data to be shifted out on the one-to-zero transition of $\overline{\text { SCT }}$.

Setting control bit 11 to a one or zero resets LDCTRL (load control register). The control register is the only register that resets its load flag in this fashion.

CRC Polynomial Select. The polynomial used in the generation of the transmit and receive CRC's is selected by bits 10 and 9 of the control register, as shown below.

CRC POLYNOMIAL BIT SELECT

| CRC | CRC1 | CRCO | NAME | POLYNOMIAL |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | CRC-16 | $X^{16}+X^{15}+X^{2}+1$ |
| 1 | 0 | 1 | CRCC-12 $^{*}$ | $X^{12+}+X^{11}+X^{3}+X^{2}+X+1$ |
| 2 | 1 | 0 | REV. CRCC-16 | $X^{16+}+X^{14}+X+1$ |
| 3 | 1 | CRC-CCITT | $X^{16+}+X^{12}+X^{5}+1$ |  |

[^15]
## Bits 8, 7 and 6

All modes (MDSL2, MDSL1, MDSL0)

Mode Select. The mode of operation for the transmitter and receiver is selected by bits 8, 7, and 6 of the control register as shown below.

MODE BIT SELECT

| MODE | MDSL2 | MDSL1 | MDSLO | EXAMPLE PROTOCOL | SYNC CHARACTER | FILL-CHARACTER |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0$ $1$ <br> 2 <br> 3 | $0$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | GENERAL <br> SDLC <br> GENERAL <br> BI-SYNC | NONE <br> 7E16 <br> (SYNC1) <br> (SYNC1-SYNC1) | (SYNC2) or NONE <br> (SYNC2) or NONE <br> (SYNC2) <br> (SYNC1-SYNC1) or (SYNC2-SYNC1) |
| 4 | 1 | 0 | 0 | NOT USED |  |  |
| 5 | 1 | 0 | 1 | ASYNCHRONOUS OPERATION WITH TWO STOP BITS |  |  |
| 6 | 1 | 1 | 0 | ASYNCHRONOUS OPERATION WITH ONE STOP BIT |  |  |
| 7 | 1 | 1 | 1 | NOT USED |  |  |

Bits5 and 4
Allmodes (CSL1, CSLO)-

Configuration Select. The configuration of the transmitter and receiver within each mode is set by bits 5 and 4 of the control register, as shown below. CSL1 is forced to zero on RESET.
transmit/receive configuration bit select

| CONFIGURATION | CSL1 | CSLO | $$ | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $x_{x}^{x \times x}$ | No Parity Generation or Detection SDLC Normal (Non-Loop) |
| 1 | 0 | 1 | $x_{x}^{x \times x}$ | No Parity Generation or Detection SDLC Loop Master |
| $!^{2}$ | 1 | 0 | $\begin{aligned} & x \quad \times \times \times \\ & \times \end{aligned}$ | Even Parity Generated on Transmission and Detected on Reception <br> SDLC Loop Slave - Pending Synchronization |
| 3 | 1 | 1 | $\begin{aligned} & x \times \times \times \\ & x \end{aligned}$ | Odd Parity Generated on Transmission and Detected on Reception SDLC Loop Slave - Active |

## Peripheral and Interface Circuits <br> TMS 9903 JL, NL SYNC. COMMUNICATIONS CONTROLLER

Bit 3
All modes (CKL4M)—
Input Divide Select. The $\bar{\phi}$ input to the TMS 9903 SCC is used to generate internal dynamic logic clocking and to establish the time base for the interval timer. The $\bar{\phi}$ input is internally divided by either 3 or 4 to generate the two phase internal clocks required for MOS logic, and to establish the basic internal operating frequency (fint) and internal clock period (tint). When bit 3 of the control register is set to a logic one (CLK4M = 1), $\bar{\phi}$ is internally divided by 4 , and when CLK4M $=0, \bar{\phi}$ is divided by 3 . For example, when $f \bar{\phi}=3 \mathrm{MHz}$, (as in a standard 3 MHz TMS 9900 system) and CLK $4 \mathrm{M}=0, \bar{\phi}$ is internally divided by 3 to generate an internal clock period tint of $1 \mu \mathrm{~s}$. The figure below shows the operation of the internal clock divider circuitry. The internal clock frequency should be no greater than 1.1 MHz ; thus, when $f \bar{\phi}>3.3 \mathrm{MHz}$, CLK 4 M should be set to a logic one.


INTERNAL CLOCK DIVIDER CIRCUITRY

Bits 2, 1, and 0
All modes (RSCL2, RSCL1, and RSCLO)

Received Character Length Select. The number of data bits in each received character is determined by bits 2,1 , and 0 of the control register, as shown below.
receive character length selection

| RSCL2 | RSCL1 | RSCLO | BITS/CHAR. |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 5 |
| 0 | 0 | 1 | 6 |
| 0 | 1 | 0 | 7 |
| 0 | 1 | 1 | 8 |
| 1 | 0 | 0 | 9 |

### 2.1.2.2 Interval Register

The interval register is enabled for loading whenever LDIR $=1$. The interval register is used to select the rate at which timer interrupts are generated by the SCC interval timer. The figure below shows the bit-address assignments for the interval register when enabled for loading.

| 7 | 6 | 5 | 4 | 3 | 2 | $c$ | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMR 7 | TMR 6 | TMR 5 | TMR 4 | TMR 3 | TMR 2 | TMR 1 | TMR 0 |

INTERNAL-REGISTER BIT ADDRESSES

The figure below illustrates the establishment of the interval for the timer. For example, if the interval register is loaded with a value of $4016(6410)$ with tint $=1 \mu \mathrm{~s}$, the interval at which the timer decrements to zero and interrupts the CPU is

$$
\begin{aligned}
\text { tinterval } & =t_{\text {int }} \times 64 \times \mathrm{M} \\
& =(1 \mu \mathrm{~s}) \times 64 \times 64 \\
& =4.096 \mathrm{~ms}
\end{aligned}
$$



A0001472
TIME INTERVAL SELECTION

### 2.1.2.3 Receive CRC Register

The receive CRC register is enabled for loading when LRCRC $=1$. The receive CRC register is used to verify data integrity in the synchronous communication channel. When LRCRC is set, output to bit address $0-9$ updates the contents of the receive CRC register according to the CRC polynomial selected by the control register. Also, when LRCRC is set, the receive CRC register can be read on CRU input addresses 0-15. When read, the MSB of the register is read first, and the LSB is read last. The receive CRC register block diagram is shown in Figure 6.

## NOTE

Single bits of the CRC registers cannot be accessed. As individual bits are sent to or read from the CRC registers, they are shifted in or out, respectively, of the register from CRC bit 16.

### 2.1.2.4 Transmit CRC Register

The transmit CRC register is enabled for loading when either LXCRC $=1$ (load transmit CRC register) or LXBC $=1$ (load transmit buffer register and transmit CRC register). When either LXBC or LXCRC is set, output to bit addresses $0-9$ updates the contents of the transmit CRC register according to the CRC polynomial selected by the control register. When set, the LXBC or LXCRC flag selects the transmit CRC register contents to be read by the CPU at input addresses $0-15$. LXBC and LXCRC flags are reset by a command from the CPU.

Operation of the transmit CRC register is analogous to that of the receive CRC register shown in Figure 6.

### 2.1.2.5 Sync Character Register 1

Sync character register 1 is enabled for loading when LDSYN1 $=1$. The sync character register 1 is used for synchronization and as a fill sequence for the transmitter. When LDSYN1 is set, output to bit addresses 0-9 is loaded into sync character register 1 . The LDSYN1 flag is reset by a command from the CPU.

### 2.1.2.6 Sync Character Register 2

Sync character register 2 is enabled for loading whenever LDSYN2 $=1$. The contents of sync character register 2 are used for a fill sequence for the transmitter. When LDSYN2 is set, output to bit addresses 0-9 is loaded into sync character register 2. The LDSYN2 flag is reset by a command from the CPU.


### 2.1.2.7 Transmit Buffer Register

Two conditions enable the transmit buffer register for loading. If all flags are zero or if LXBC $=\mathbf{1}$, the transmit buffer register is enabled for loading. The transmit buffer is used for the storage of the next character to be transmitted. When the transmitter is active, the contents of the transmit buffer register are transferred to the transmit shift register when the previous character has been completely transmitted. When LXBC is set, the output to bit addresses $0-8$ loaded into the transmit buffer register simultaneously updates the contents of the transmit CRC register, according to the CRC polynomial selected by the control register. Also, when $L X B C$ is set, the transmit CRC register contents are enabled for reading on input-bit addresses 0-15. The LXBC flag is reset by a command from the CPU.

| 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XBR 8 | XBR 7 | XBR 6 | XBR 5 | XBR 4 | XBR 3 | XBR 2 | XBR 1 | XBR 0 |
| MSB |  |  |  |  |  |  |  |  |

TRANSMIT BUFFER REGISTER BIT ADDRESSES
table 4. CRU OUTPUT SELECT BIT ASSIGNMENTS


### 2.1.3 Status and Data Input to CPU

Status and data information is read from the SCC by the CPU on the CRUIN line whenever $\overline{\mathrm{CE}}$ is active (LOW). The input bit is selected from one of 32 input bit addresses using the five address lines S0-S4. When $\overline{C E}$ is high, CRUIN is in its high-impedance state, permitting the CRUIN control line to be wire-ORed with other input devices. The following figure illustrates the relationships of the signals used to access data from the SCC. Table 5 describes the input select bit address assignments of the SCC. Following Table 5 is a detailed discussion of each bit. Addresses 0-15 can be read as shown only when all load flags are reset.


Peripheral
and Interface Circuits

TMS 9903 JL , NL
SYNC. COMMUNICATIONS CONTROLLER

TABLE 5. TMS 9903 INPUT BIT ADDRESS ASSIGNMENTS


Bit 31

```
All modes (FLAG)-
```

Bit 29
All modes (DSCH)-

Bit 28
All modes (CTS)-

Bit 27
All modes (DSR)-

Bit 26
All modes (RTSAUT)-

Bit 25
All modes (TIMELP)—

Bit 24
All modes (TIMERR)-

Bit 23
Modes 0, 1 (XABRT)-

Modes 2, 3, 5, 6
Bit 22
All modes (XBRE)-

Interrupt. All modes INT = DSCINT + TIMINT + RBINT + XAINT + XBINT. The interrupt output control line (INT) is active when this status signal is a logic one.

Register Load Control Flag Set. In all modes FLAG = LDCTRL + LDSYN1 + LDSYN2 + LDIR + LRCRC + LXBC + LXCRC. Flag = 1 when any of the register load control flags is set.

Data Set Status Change. In all modes DSCH is set when the $\overline{\mathrm{DSR}}$ or $\overline{\mathrm{CTS}}$ inputs, or RTSAUT changes state. To ensure recognition of the state change, $\overline{\text { DSR }}$ or CTS must remain stable in its new state for a minimum of two internal clock cycles. DSCH is reset by an output to output bit 21 (DSCENB).

Clear To Send. The CTS signal indicates the inverted status of the CTS device input in all modes.

Data Set Ready. The DSR signal indicates the inverted status of the $\overline{\mathrm{DSR}}$ device input in all modes.

Automatic Request to Send. The RTSAUT signal indicates the output status of RTSAUT, the automatic RTS controller in all modes.

Timer Elapsed. The TIMELP signal is set in all modes each time the interval timer decrements to 0 . TIMELP is reset by an output to output bit 20 (TIMENB).

Timer Error. The TIMERR signal is set in all modes when the selected time interval elapses and TIMELP is already set. TIMELP is reset by an output to output bit address 20 (TIMENB).

Transmitter Abort. The XABRT signal is set by the transmitter in modes 0 and 1 when no data is available for transmission and no provisions have been made to identify a fill sequence (i.e., XPRNT is not set). XABRT is reset by an output to output bit address 22 (XAIENB).

Not Used.

Transmit Buffer Register Empty. The XBRE signal is set in all modes when the transmit buffer register (XBR) contents are transmitted to the transmit shift register (XSR) and when the transmitter is initialized. XBRE is reset by a zero output to output bit 25 (LXBC).
Bit 21
All modes (RBRL)-
Bit 20
All modes (DSCINT)-
Bit 19
All modes (TIMINT)-

Bit 18
Modes 0, 1 (XAINT)-

Modes 2, 3, 5, 6
Bit 17
All modes (XBINT)--
Bit 16
All modes (RINT)-

Bit 15
All modes (RIN)-

Bit 14
Mode 1 (RABRT)-

Modes 5, 6 (RSBD)-

Modes 0, 2, 3

Receive Buffer Register Loaded. The RBRL signal is set in all modes when a complete character has been transferred from the receive shift register (RSR) to the RBR. RBRL is reset by an output to output bit 18 (RIENB).

Data Set Status Change Interrupt. In all modes DSCINT = DSCH (input bit 29) AND DSCENB (output bit 21). DSCINT indicates the presence of an enabled interrupt caused by the change in status of $\overline{D S R}, ~ R T S A U T$, or $\overline{\text { CTS }}$.

Timer Interrupt. In all modes TIMINT = TIMELP (input bit 25) AND TIMENB (output bit 20). TIMINT indicates the presence of an enabled interrupt caused by the interval timer.

Transmit Abort Interrupt. In modes 0 and 1 XAINT = XABRT (input bit 23) AND XAIENB (output bit 22). XAINT indicates the presence of an enabled interrupt caused by a transmitter abort.

Not Used.

Transmit Buffer Interrupt. In all modes XBINT = XBRE (input bit 22) AND XMTON (output bit 16) AND XBIENB (output bit 19). XBINT indicates the presence of an enabled interrupt caused by an empty transmit - buffer.

Receiver Interrupt. In all modes RINT = [RBRL (input bit 21) OR RHRL (input bit 13) OR RABRT (input bit 14)] AND RIENB (output bit 18). RINT indicates the presence of an enabled interrupt caused by a loaded receive buffer or a loaded receive holding register or a receiver abort (mode 1 only).

Receiver Input. In all modes RIN indicates the status of the RIN input to the device.

Receiver Abort. RABRT is set in mode 1 when a flag sequence (011111110) has been previously detected and seven consecutive ones are received. RABRT is reset by an output to output bit address 18 (RIENB).

Receive Start Bit Detect. In modes 5 and 6 RIN is sampled one half-bit time after theone-to-zero transition of RIN. If RIN is still zero at such time, RSBD is set, indicating the start of a character. RSBD remains true until the complete character has been received. If RIN is not zero at the half-bit time, RSBD remains reset and the receiver waits for the next one-to-zero transition of RIN. This bit is normally used for testing purposes.

Not Used, (always equals zero)

Modes 5, 6 (RFBD)-

Modes 0, 2, 3-
Bit 12
Mode 1 (RHROV)-

Modes 5, 6 (RFER)-

Modes 0, 2, 3
Bit 11
All modes (ROVER)-

Bit 10
Modes 0, 2, 3, 5, 6 (RPER)-

Mode 1 (RZER)-

Bit 9
Modes 0, 2, 3, 5, 6 (RCVERR)-

Mode 1 (RFLDT)-

Bit 8 - Bit 0
All modes (RBR8-RBR0)-

Receive Holding Register Loaded. RHRL is set in mode 1 when the receiver has received a complete frame. RHRL is reset by the output of a zero to output bit address 26, RHRRD (receive holding register read).

Receive Full Bit Detect. RFBD is set in modes 5 and 6 one full bit time after RSBD is set to indicate the sampling point for the first data bit of the received character. RFBD is reset when the character has been completely received. This bit is normally used for testing purposes.

Not Used (always equals zero).

Receive Holding Register Overrun. RHROV is set in mode 1 when the contents of the RHR are altered before RHRL is reset. RHROV is reset by the output of a zero to output bit address 26 (RHRRD).

Receive Framing Error. RFER is set in modes 5 and 6 when a character is received in which the stop bit, which should be a logic one, is a logic zero. RFER should only be read when RBRL (input bit 21) is a logic one. RFER is reset when a character with the correct stop bit is received.

Not Used (always equals zero).

Receiver Overrun. ROVER is set in all modes when the RBR (receive buffer register) is loaded with a new character before RBRL is reset, indicating that the CPU failed to read the previous character and reset RBRL before the present character is completely received. ROVER is reset when a character is received and RBRL $=0$ when the character is transferred to the RBR or an output to output bit address 18 (RIENB).

Receive Parity Error. RPER is set in mode 0,2,3,5, and 6 when the character transferred to the RBR was received with incorrect parity. RPER is reset when a character with correct parity is transferred to the RBR.

Receive Zero Error. RZER is set in mode 1 when the last five bits received prior to the FLAG character ( $7 \mathrm{E}_{16}$ ) are all ones without being followed by a zero. RZER is reset by resetting RHRRD (Receiver Hold Register Read).

Receive Error. In modes $0,2,3,5$, and 6 RCVERR = ROVER OR RPER OR RFER. RCVERR indicates the presence of an error in the most recently received character.

Receive Flag Detect. RFLDT is set in mode 1 when the FLAG character ( $7 \mathrm{E}_{16}$ ) is detected in the input stream. RFLDT is reset by an output to output bit address 18 (RIENB). RFLDT is also set when RABRT is set.

Receive Buffer Register. The receive-buffer register contains the most recently received complete character. For received character lengths of fewer than nine bits, the character is right justified to the LSB position (RBRO), with unused most-significant bit(s) all zero(s). The presence of data in the RBR is indicated when RBRL is a logic one.

TABLE 6. CRU INPUT ADDRESS ASSIGNMENTS

| ADDR | MODE |  |  |  | NAME |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 | 23 | 5/ |  |
| 31 | $x \times \times \times \times$ |  |  |  | INT |
| 30 | $\times \times \times \times \times$ |  |  |  | FLAG |
| 29 | $\mathrm{x} \times \mathrm{x} \times \mathrm{x}$ |  |  |  | DSCH |
| 28 | $\mathrm{x} \times \mathrm{x} \times \mathrm{x}$ |  |  |  | CTS |
| 27 | $\mathrm{x} \times \times \times \mathrm{x}$ |  |  |  | DSR |
| 26 | $\mathrm{x} \times \mathrm{x} \times \mathrm{x}$ |  |  |  | RTSAUT |
| 25 | $\mathrm{x} \times \times \mathrm{x} \times$ |  |  |  | TIMELP |
| 24 | $\times \times \times \times \times$ |  |  |  | TIMERR |
| 23 | $\mathrm{x} \times$ |  |  |  | XABRT |
|  | $x \times 1$ |  |  |  | $\xrightarrow{\longrightarrow}$ |
| 22 | $\times \times \times \times \times$ |  |  |  | XBRE |
| 21 | $\mathrm{x} \times \times \times \mathrm{x}$ |  |  |  | RBRL |
| 20 | $\mathrm{x} \times \times \mathrm{x} \times$ |  |  |  | DSCINT |
| 19 | $\times \times \times \times \times$ |  |  |  | TIMINT |
| 18 | $\times \mathrm{x}$ |  |  |  | XAINT |
|  | X $\times \times$ |  |  | X | $\xrightarrow{3}$ |
| 17 |  | X | $\mathrm{x} \times$ | X | XBINT |
| 16 | X | X | X $\times$ | X | RINT |



### 2.2 GENERAL TRANSMITTER DESCRIPTION

### 2.2.1 Transmitter Hardware Configuration

Figure 7 is a block diagram of the transmitter section of the TMS 9903 SCC. Either the XBR (transmitter buffer register), SYNC1, or SYNC2 may be loaded into the XSR (transmitter shift register). The LSB of the XSR (XSRLSB) is buffered and output as an external signal XOUT (in mode 1 loop slave configuration RIN is retransmitted prior to synchronization). Two internal registers - XSYNCL (transmitter sync character length) and XSCL (transmitter shift register character length) - are maintained to determine the number of bits per character in XBR, SYNC1, and SYNC2. Since the SYNC1 and SYNC2 registers are of the same length, but not necessarily the same length as the XBR register, the address of the last or highest order bit loaded into both registers is stored in the XSYNCL register, and XSCL contains the number of bits loaded into the XBR register. The XBR register may contain a different length character each time it is loaded. The XBCNT (transmitter bit count) register is loaded with the contents of either XSYNCL or XSCL each time a character is loaded into the XSR. The XPAR (transmitter parity) register serially accumulates the parity of each character and, when enabled, appends the correct parity bit to the transmitted character. The XOCNT (transmitter ones count) register is used in mode 1 operation to accumulate the number of consecutive ones transmitted. The SCTX signal is generated as a synchronous signal of one interval clock cycle each time a bit is to be shifted. If DRCK32 is reset, or CTS is inactive (HIGH), SCTX is generated on every one-to-zero transition of $\overline{\text { SCT }}$. In the divide-by-32 mode (DRCK32 $=1$ ) if CTS goes from one to zero while SCT is high, transmission will begin on the second one-to-zero transition of SCT. The transmitter output, XOUT, will then be updated on every 32nd one-to-zero transition of SCT thereafter. On every one-to-zero


FIGURE 7.TMS 9903 SCC TRANSMITTER BLOCK DIAGRAM

Peripheral and Interface Circuits
transition of $\overline{S C T}$, the $\overline{\operatorname{RTS}}$ signal is updated by the internal, automatic request-to-send signal, (RTSAUT) unless output bit address 17 (RTS) is addressed. If RTS is addressed the $\overline{R T S}$ signal is controlled by the level of output bit 17 until either the RESET or CLRXMT (clear transmitter) command is issued.

### 2.2.2 Transmitter Initialization

Figure 8 is the flowchart for transmitter initialization. The transmitter is reset to the inactive state when the RESET or CLRXMT commands are issued. To ensure that the control bits are properly loaded into the transmitter, issue CLRXMT after loading the control register the first time. The transmitter remains inactive until the XMTON command is set, enabling transmission and raising RTSAUT. When the CTS command is set to logic one, data transmission begins and continues until the final character is transmitted after XMTON is reset. (Refer also to Figure 13)


FIGURE 8. TRANSMITTER INITIALIZATION

### 2.3 GENERAL RECEIVER DESCRIPTION

### 2.3.1 Receiver Hardware Configuration

Figure 9 is a block diagram of the receiver section of the TMS 9903. The value of control register bit $11-32 \mathrm{X}$ data rate clock (DRCK32) - determines the sampling point for RIN. For DRCK32 $=0$, RIN is sampled on every zero-to-one transition of SCR. For DRCK32 $=1$, RIN is sampled every 32nd SCR beginning with the zero-to-one transition of the 16th SCR after synchronization. The received character is assembled in the receive shift register (RSR) according to the length specified in control register bits 2, 1,0-receive character length select (RSCL). The value of RSCL is transferred to the RBCNT (receiver bit count) register when the contents of the RSR are transferred to the receive buffer register (RBR). This double buffering of the received character and the character length provide variable character length capability. The character length may be altered any time prior to the transfer of the next received character to the RBR. In all modes of operation except mode 1, the parity checker is updated with each bit shifted into the RSR. If parity is enabled, the receiver compares the assembled parity bit to the received parity bit, and then sets it to zero when the
character is transierred to the RBR. When the character is transferred to the RBR the receive buffer register loaded flag RBRL is set. If RBRL was set already, the receiver overrun flag ROVER is set. Incorrect received parity will set the parity error flag (RPER) in all but mode 1 operation. Note that parity generation and detection is not available in mode 1 operation. The comparator and sync character register SYNC1 are utilized in the several modes to provide flag and sync character detection. For a detailed discussion of each operation, see the discussion of the particular mode of operation desired.


FIGURE 9. TMS 9903 RECEIVER BLOCK DIAGRAM

### 2.3.2 Receiver Initialization

The receiver is initialized by the RESET and CLRRCV (clear receiver) commands from the CPU. This causes the receive mask register (used in mode 1 operation only) to be initialized to all ones, the receive shift register and parity to be initialized, and all receiver-related flags to be reset.

Initializing the RSR sets the $N-1$ least-significant bits to logic one and sets the MSB (bit N) to logic zero, where $N$ is the number of bits per character. The detection of the zero shifted out of the RSR signals the assembly of a complete character. For this reason the CLRRCV command should be issued after loading the control register to assure the correct assembly of the first character received after loading.

Peripheral and Interface Circuits

### 2.4 TRANSMITTER AND RECEIVER OPERATION

The TMS 9903 has six different operational modes ( $0,1,2,3,5$, and 6 ). Following is a detail discussion for each mode of the transmitter and receiver operations.

### 2.4.1 Mode 0 Operations

### 2.4.1.1 Transmitter Operation

Figure 10 is a flowchart for mode 0 transmitter operation. If parity is enabled, the parity bit is appended to the transmitted character. When the character has been shifted out and no data is available (XBRE $=1$ ), the transmitter will either abort operation or transmit the contents of SYNC2, depending on the value of XPRNT (transparent). Note that parity is not generated when SYNC2 is transmitted; therefore, if parity is desired, the correct parity bit must be appended to the sync character when it is loaded into SYNC2.


FIGURE 10. MODE O TRANSMITTER OPERATION

## TMS 9903 JL, NL

SYNC. COMMUNICATIONS CONTROLIER

### 2.4.1.2 Mode $O$ Receiver Operation

Figure 11 is a flowchart for mode 0 receiver operation. This mode is the basic subset of receiver operation for all modes. The general description of receiver operation described in Section 2.3. above applies to mode 0 operation.


FIGURE 11. MODE O RECEIVER OPERATION

Peripheral
and Interface Circuits

### 2.4.2 Mode 1 Operation

### 2.4.2.1 Mode 1 Transmitter Operation

Figure 12 is a flowchart of transmitter operation in mode 1. Beginning transmission varies slightly, depending on the configuration selected with control register bits 5 and 4, the configuration select (CSL1, CSL0).

2.4.2.1.1 Normal and Loop Master (CSL1 = 0) Operation. The operation of the transmitter is the same when CSL1 $=0$, regardless of the status of CSLO. When XMTON is set, RTSAUT becomes active and data transmission begins with CTS $=1$. As each character is transferred from XBR to XSR, the XZINH flag is tested. If XZINH $=1$, XOCNT is cleared and zero-insertion is disabled. If XZINH $=0$, a zero bit will be inserted after each fifth consecutive transmitted one. If XBRE $=1$ when a character is to be loaded into the XSR, the transmitter will either abort (when XPRNT $=0$ ) or transmit the contents of SYNC2 (when XPRNT = 1). When SYNC2 is transmitted, XOCNT is cleared and disabled, prohibiting zero-insertion. If the transmitter aborts, the XABRT flag is set and a minimum of seven ones are transmitted. The transmitter will remain inactive until XABRT is cleared.
2.4.2.1.2 Loop Slave (Pending Synchronization) (CSL1 $=1, \mathbf{C S L O}=0$ ) Operation. As a loop slave the device must first synchronize itself to the communication line before actively transmitting data. Initially, the line is monitored to search for an end-of-poll (EOP $=11111110$ ) character, which occurs when RABDT $=1$. At this time, if XMTON = 1, the transmitter introduces a single-bit delay by retransmitting the final one, and subsequently retransmitting each received data bit. The logic associated with XOUT is shown in Figure 13. When XINSRT $=1$ and XDELAY $=1$, XOUT $=$ RIN. When XINSRT is reset by detection of an EOP, RIN is delayed a single bit-time before being transmitted on XOUT.


FIGURE 13. XOUT SELECT LOGIC
2.4.2.1.3 Loop Slave (Active) (CSL1 $=1, C S L O=1$ ) Operation. After loop synchronization has been achieved, transmission may begin by first detecting an EOP (11111110). The last one is inverted to provide the beginning flag of the transmitted frame, and normal data transmission begins.

### 2.4.2.2 Mode 1 Receiver Operation

Figure 14 is a flowchart of the mode 1 receiver operation and Figure 15 shows the register circuitry used to perform these operations. As described in Section 2.3.2 above, executing the RESET or CLRRCV commands resets all flags, initializes the receiver registers, and loads all ones into the mask register.
2.4.2.2.1 Synchronization. Each bit time (SCRX $=1$ ) data is shifted into RMSK. When a FLAG character bit pattern of $7 \mathrm{E}_{16}$ is detected (RFLG $=1$ ), the receiver achieves synchronization and the bit pattern 0011111112 is loaded into the nine-bit RSR.

Peripheral
and Interface Circuits

TMS $9903 \mathrm{JL}, \mathrm{NL}$
SYNC. COMMUNICATIONS CONTROLLER


FIGURE 14. MODE 1 RECEIVER OPERATION (PAGE 1 OF 2)


FIGURE 14. MODE 1 RECEIVER OPERATION (PAGE 2 OF 2)


FIGURE 15. MODE 1 RECEIVER CIRCUITRY
2.4.2.2.2 Eight-Bit Delay. Each bit time, RIN is shifted into RMSK, and RSR is shifted right until RSRO $=0$. This sets RSRL, indicating eight bits have been shifted. If the FLAG pattern is detected again, the eight-bit delay is repeated. The FLAG pattern consists of six consecutive ones (01111110). If more than six consecutive ones are detected in RMSK, RABDT is set to a one and the receiver aborts. FLAG patterns, abort patterns, and zeroes generated by five-ones-zero insertion are all deleted from the serial bit stream before being shifted into RHR.
2.4.2.2.3 16 + (RSCL) Bit Delay. After the eight-bit delay, the RHR (receiver holding register) is loaded with 7FFF16 and the RSR is loaded with all ones. The contents of RSCL (receive character length select field of the control register) are loaded into RBCNT (receive bit count register), which selects which bit of the RSR is the MSB. Each bit time, RIN is shifted into RMSK. When R51D = 1 (five consecutive ones detected), the next bit - the inserted zero bit - is not shifted from RMSK0 to RHR15; otherwise, RMSK0 is shifted into RHR15, RHR is shifted right, RHR0 is shifted into the selected MSB of RSR, and RSR is shifted right. This operation continues until RSRL = 1, indicating that the delay has been completed, and RMSK, RHR, and RSR all contain valid data. The fully assembled character is then transferred from the RSR to the receive buffer register (RBR) and the receive buffer register loaded flag (RBRL) is set.
2.4.2.2.4 Character Assembly. Each time RSRL = 1, RSCL is transferred to RBCNT, RSR to RBR, RBRL is set; and RSR is initialized to all ones except for the MSB of the selected character length. That is, for a seven-bit character, RSR is loaded with 0001111112 . Data is shifted through RMSK, RHR, and RSR each bit time, performing zero-deletion until a FLAG pattern or an abort sequence is detected.
2.4.2.2.5 Receiver Abort. When the receiver detects the abort pattern, RABRT is set and control returns to the initial state where the FLAG pattern is required for synchronization.
2.4.2.2.6 Flag Detection. After entry into character assembly, the receive operation continues until a flag is detected, indicating the end of a frame. When this occurs, several operations are performed:
(1) RSR is transferred to RBR.
(2) If RBRL is set, ROVER is set.
(3) If RSRL $=1$, RBRL is set.
(4) RHRL is set.
(5). Control returns to the eight-bit delay described in paragraph 2.4.2.2.2 above.

Thus, RHRL is set whenever the end of a frame is detected. If a complete character is received, RBRL is set; otherwise RBRL is not set and the number of bits received can be determined by shifting the contents of RBR right until the first zero is shifted out. After the receive CRC register (RCRC) is updated with the most recently received data, RHR may be compared with RCRC to determine if the received CRC contained in RHR matches the expected CRC contained in RCRC. If RZER (receiver zero error) $=1$, it indicates a zero was not appended to the last five consecutive ones received. This occurs only if the last 13 received bits are "01111110111112".
2.4.2.2.7 Variable Receive Character Length. Since the advanced data communication control protocol (ADCCP) permits variable length characters in the same frame, the receiver double-buffers the received character length. Each time RSR is transferred to RBR, RSCL is transferred to RBCNT. Thus, RSCL (bits 2-0 of the control register) may be altered any time before the next character is transferred into RBR as long as a minimum setup time of two internal clocks is met.
2.4.2.2.8 Loop Master Operation. When the TMS 9903 is configured to operate as a loop master (CSL1 = 0, CSL0 $=1$ ), the EOP character ( $11111110_{2}$, or RABDT $=1$ ) is interpreted in the same manner as the FLAG character with respect to terminating frame reception. However, a FLAG must be received before synchronization occurs for the reception of the next frame.

### 2.4.3 Mode 2 Operation

### 2.4.3.1 Mode 2 Transmitter Operation

Figure 16 is a flowchart of mode 2 transmitter operation. If parity is enabled, the parity bit is appended to the transmitted character. When the character has been shifted out and no data is available (XBRE $=1$ ), the contents of SYNC2 are transmitted without parity. If parity is required for the sync character, it must be àppended to the character when it is loaded into SYNC2.

### 2.4.3.2 Mode 2 Receiver Operation

Figure 17 is a flowchart of mode 2 receiver operation. In mode 2 operation, after initialization, the receiver assembles a character in the RSR and compares it to the sync character contained in SYNC1. Once the RSR receives the sync character, receiver operation is similar to that of mode 0 receiver operation discussed in Section 2.4.1.2 above.

### 2.4.4 Mode 3 Operation

### 2.4.4.1 Mode 3 Transmitter Operation

Figure 18 is a flowchart of mode 3 transmitter operation. If parity generation is enabled, the correct parity bit is assembled as the character is shifted out of the XSR and appended as the last bit. When the character has been transmitted and no further data is available (XBRE $=1$ ), and XPRNT $=0$, the contents of SYNC1 are loaded and shifted out twice to give a fill sequence of SYNC1 - SYNC1. If XPRNT $=1$ and XBRE $=1$, the contents of SYNC2 are loaded and shifted, followed by the contents of SYNC1, giving a fill sequence of SYNC2-SYNC1.


FIGURE 16. MODE 2 TRANSMITTER OPERATION

### 2.4.4.2 Mode 3 Receiver Operation

Figure 19 is a flowchart of mode 3 receiver operation. In mode 3 operation, after initialization, the receiver assembles two consecutive SYNC1 characters before returning to mode 0 operation.

### 2.4.5 Mode 5 and 6 Operation

Although the TMS 9903 is designed primarily for synchronous communication control, it can be used for asynchronous operation if it is set to operate in mode 5 or 6 , and if external baud rate clocks are provided for both SCR and SCT. Mode 5 is asynchronous operation with one start and two stop bits, while mode 6 is asynchronous operation with one start and one stop bit.


FIGURE 17. MODE 2 RECEIVER OPERATION

FIGURE 18. MODE 3 TRANSMITTER OPERATION


FIGURE 19. MODE 3 RECEIVER OPERATION

### 2.4.5.1 Mode 5 and 6 Transmitter Operation

Operation of the transmitter in modes 5 and 6 is described.in the Figure 20 flowchart. The transmitter is initialized by issuing the RESET or CLRXMT commands, which cause the internal signals XBRE to be set and XMTON to be reset. Device outputs RTS and XOUT are set, placing the transmitter in the inactive state. When XMTON is set by the CPU, the RTS output becomes active. Transmission then begins when CTS becomes active.

If BRKON is set, the character in transmission is completed; any character in the XBR is loaded into the XSR and transmitted; and XOUT is set to zero. Further loading of XBR should be avoided until BRKON is reset. If $B R K O N=0, X O U T$ is set to logic one when the transmitter completes the current transmission and no further data is loaded into XBR.

### 2.4.5.2 Mode 5 and 6 Receiver Operation

Figure 21 is a flowchart of mode 5 or 6 receiver operation. The receiver is initialized when the RESET or CLRRCV command is issued in mode 5 or 6 . The RBRL flag is reset to indicate that no character is in the RBR, and the RSBD and RFBD flags are reset. The receiver remains inactive until a one-to-zero transition of the RIN device-input is detected which sets SBD.


FIGURE 20. MODE 5 OR 6 TRANSMITTER OPERATION


FIGURE 21. MODE 5 OR 6 RECEIVER OPERATION

Peripheral and Interface Circuits

TMS 9903 JL , NL
SYNC. COMMUNICATIONS CONTROLLER
2.4.5.2.1 Start Bit Detect. The receiver delays one-half bit time from SBD being set and again samples RIN to ensure that a valid start bit has been detected. If RIN $=0$ after the half-bit delay, RSBD (receive start bit detect) is set and data reception begins. If RIN $=1$, no data reception occurs. SBD and RSBD are reset and wait for the next one-to-zero transition of RIN.
2.4.5.2.2 Data Reception. In addition to verfying the valid start bit, the half-bit delay after the one-to-zero transition also establishes the sample point for all subsequent data bits in this character. Theoretically, the sample point is in the center of each bit cell, thus maximizing the limits of acceptable distortion of data cells. After the first full bit delay the least significant data bit is received and RFBD is set. The receiver continues to delay one-bit intervals and samples RIN until the selected number of bits are received. If parity is enabled, one additional bit is read for parity. After an additional bit delay, the received character is transferred to the receive buffer register, RBRL is set, ROVER and RPER are loaded with appropriate values, and RIN is tested for a valid stop bit. If RIN $=1$, the stop bit is valid. RFER, RSBD, and RFBD are reset and the receiver waits for the next start bit to begin reception of the next character.

If RIN = 0 when the stop bit is sampled, RFER is set to indicate the occurrence of a framing error. RSBD and RFBD are reset, but sampling for the start bit of the next character does not begin until RIN $=1$.

### 2.5 INTERVAL TIMER SECTION

A block diagram of the interval timer is shown in Figure 22. When the load interval register flag (LDIR) is set, output to CRU bit addresses $0-7$ is loaded into the interval register. The LDIR flag is reset by a command from the CRU. After LDIR is reset, the contents of the interval register are loaded into the interval timer, and the interval timer is enabled. The interval timer is decremented at the rate of the prescaler output. When the interval timer decrements to 0 , the TIMELP flag is set and the contents of the interval register are reloaded into the interval timer. If TIMELP has not been cleared by the CPU by the time that the interval timer decrements to zero again, the TIMERR flag is set (the zero state is counted the same as other counter states). A flowchart for interval timer operation is illustrated in Figure 23.


FIGURE 22. INTERVAL TIMER BLOCK DIAGRAM


FIGURE 23. INTERVAL TIMER OPERATION

### 2.5.1 Time Interval Programming

The rate at which the interval timer sets TIMELP during normal operation is determined by the value loaded into the interval register. In normal operation (TSTMD $=0$ ), the prescaler output has a frequency $1 / 64$ of the internal system clock. Thus, when a standard $3-$ or $4-\mathrm{MHz}$ external clock is used to generate a $1-\mathrm{MHz}$ internal clock, the interval timer is decremented once every 64 microseconds. The interval register selects the number of 64 -microsecond intervals contained in each interval timer period. Thus, the interval may range from 64 microseconds (interval register $=0116$ ) to 16,320 microseconds (interval register $=F F_{16}$ ) in 64microsecond increments.

### 2.5.2 Test Mode Interval Timer Operation

When TSTMD = 1, the prescaler divides the internal system clock frequency by two rather than by 64, causing the interval timer to operate at 32 times the rate at which it operates when TSTMD $=0$ for identical interval register contents.

## Peripheral <br> and Interface Circuits

### 2.6 INTERRUPTS

The interrupt-output control line (INT) is active (low) when any of the following conditions occur and the corresponding interrupt has been enabled by the CPU:

1) $\mathrm{DSCH}=1 . \mathrm{DSCH}$ (data set status change) is set when DSR, CTS, or RTSAUT changes levels
2) TIMELP $=1$. TIMELP (timer elapsed) is set when the selected time interval has elapsed.
3) $X B R E=1 . X B R E$ (transmit buffer register empty) is set when the transmit buffer register is empty.
4) $\quad$ XABRT $=1$. XABRT (transmitter abort) is set in mode 0 and 1 when no data is available for transmission, no provision is made for a fill character, and XMTON is turned ON.
5) RBRL = 1. RBRL (receive buffer register loaded) is set when a complete character is transferred from the receive shift register to the receive buffer register.
6) RHRL = 1. RHRL (receive holding register loaded) is set in mode 1 when the receiver receives a complete frame.
7) RABRT $=1$. RABRT (receive abort) is set in mode 1 when the FLAG character is detected and seven consecutive ones are received.

Interrupts are enabled in the SCC by writing a one to the associated enable bit (see Section 2.1.1). Figure 24 shows the logical equivalent of the TMS 9903 interrupt circuitry


NOTE: See Tables 1 and 5 for input and output signal definitions.

FIGURE 24. INTERRUPT GENERATION LOGIC

### 2.7 TMS 9903 TERMINAL ASSIGNMENTS AND FUNCTIONS

| SIGNATURE | PIN | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| INT XOUT | 1 2 | OUT OUT | Interrupt. When active (low), the INT out- <br> TMS 9903 PIN ASSIGNMENTS put indicates that at least one of the interrupt conditions has occurred. 20 PIN DUAL-IN-LINE PACKAGE (TOP VIEW) |
| XOUT | 2 | OUT | Transmitter serial data output line. |
| RIN | 3 | IN |  |
| CRUIN | 4 | OUT | Serial Data Output line fromTMS 9903 to CRUIN input line of the CPU. |
| RTS | 5 | OUT | Request to Send output from TMS 9903 to modem. This output is enabled by the CPU and remains active (low) during data transmission from TMS 9903. |
| $\overline{\text { CTS }}$ | 6 | IN | Clear-to-Send input from modem to TMS 9903. When active (low), it enables the transmitter section of the TMS 9903. |
| $\overline{\text { DSR }}$ | 7 | IN | Data Set Ready input from modem to TMS 9903. This input generates an interrupt when going On or Off. |
| CRUOUT | 8 | IN | Serial data input line to TMS 9903 from CRUOUT line of the CPU. |
| $V_{\text {SS }}$ | 9 | IN | Ground Reference Voltage. |
| SCT | 10 | IN | Transmit Clock - Transmitter data is shifted out on one-to-zero transition of SCT. |
| SCR | 11 | IN | Receiver Clock - Receiver serial data (RIN) is sampled at zero-to-one transition of SCR. |
| S4(LSB) | 12 | IN | Address bus S0-S4 are the lines that are addressed by the CPU to select a particular TMS 9903 |
| S3 | 13 | IN | function. |
| S2 | 14 | IN |  |
| S1 | 15 | IN |  |
| S0(MSB) | 16 | IN |  |
| CRUCLK | 17 | IN | CRU Clock. When active (high), TMS 9903 samples the input data on CRUOUT line. |
| $\bar{\phi}$ | 18 | IN | TTL Clock. |
| $\overline{C E}$ | 19 | IN | Chip Enable - When $\overline{\mathrm{CE}}$ is inactive (high), the TMS 9903 address decoding is inhibitied. CRUIN remains at high impedance when $\overline{\mathrm{CE}}$ is inactive (high). |
| VCC | 20 | IN | Supply voltage ( +5 V nominal). |

## 3. DEVICE APPLICATION

This section describes the software interface between the CPU and the TMS 9903 and discusses some of the design considerations in the use of this device in synchronous and asynchronous communications applications.

### 3.1 DEVICE INITIALIZATION

The following discussions assume that the value to be loaded into the CRU base register (register 12) in order to point to bit 0 is 004016 , and the $\phi$ input to the SCC is a $4-\mathrm{MHz}$ signal. The SCC divides this signal by four to generate an internal clock frequency of 1 MHz . An interrupt is generated by the interval timer every 1.6 milliseconds when timer interrupts are enabled.

When power is applied, the SCC must be initialized by the CPU with the instruction sequence shown below. The actual data (i.e., CTRL) loaded into the control register and specific initialization requirements are application-dependent and are further described in the following discussions of individual mode operations.

| RESET | EQU | 31 |  |
| :--- | :--- | :--- | :--- |
| CLRRCV | EQU | 30 |  |
| CLRXMT | EQU | 30 |  |
| CTRL | DATA | $>X X X X$ |  |
| LI | R12, >40 |  | Initialize CRU Base. |
| SBO | RESET |  | Issue RESET command which resets the TMS 9903 and sets <br> the LDCTRL-Load Control Register - flag. |
| LDCR | CTRL, 12 |  | Load the control register, automatically resetting LDCTRL. <br> SBZ |
| CLRRCV |  | Initialize Receiver. |  |

The RESET command resets all flags (other than LDCTRL), resets all output bits, and disables all interrupts. The contents of the XBR, XCRC, RCRC, RHR, RBR, SYNC1, SYNC2, and the interval register are unaffected.

The receiver should be initialized with the CLRRCV command after the control register is loaded to ensure that the receiver logic will assemble the first received character at the proper length.

The transmitter should be initialized with the CLRXMT command after the control register is loaded to ensure that the transmitter logic will operate according to the flowchart for the selected mode.

### 3.1.1 Mode 0 Operation

Mode 0 operation is the most unstructured of the TMS 9903 operating modes, placing all synchronization and control requirements on the CPU. It functions as the basic subset of all other modes of operation and, as such, can be used in essentially any control protocol the user desires, limited only by the ability of the user software to provide the necessary control. The following instruction sequence will set the TMS 9903 to operate in mode 0.

| RESET | EQU | 31 |  |
| :--- | :--- | :--- | :--- |
| CLRRCV | EQU | 30 |  |
| CLRXMT | EQU | 30 |  |
| LDSYN2 | EQU | 27 |  |
| XPRNT | EQU | 23 |  |
|  | $\cdot$ |  |  |
|  | $\cdot$ |  |  |
|  | LI | R12,>40 | Initialize CRU Base. |
|  | SBO | RESET | Reset device and set LDCTRL. |
|  | LDCR | @CTLFLD,12 | Load Control Register and Reset LDCTRL. |
|  | SBZ | CLRRCV | Initialize Receiver. |
|  | SBO | CLRXMT | Initialize Transmitter |
|  | SBO | LDSYN2 |  |
|  | LDCR | @SYNC2,8 | Load Sync Character Register 2. |
|  | SBZ | LDSYN2 |  |
|  | $\cdot$ |  |  |
|  | $\cdot$ |  |  |
| SYNC2 | BYTE | $>16$ | ASCII Sync Character |
| CTLFLD | DATA | $>002 A$ |  |
|  |  |  |  |



### 3.1.2 Mode 1 Operation

Mode 1 operation is selected to support the synchronous data link control (SDLC) protocol. SDLC supports full duplex communication links and places no constraints on the communications codes involved in information transfer. SDLC operation is initialized with the software shown below. This software sets the TMS 9903 to operate in mode 1 with eight-bit characters. The TMS 9903 further allows SDLC operation in several configurations - point-to-point, multipoint, loop master, loop slave, etc. In this case, operation is in the point-to-point configuration as set up by the configuration select bits shown. As in the case described for Bi-Sync operation, user software will then handle message preparation, transmission, reception, and accountability, while the TMS 9903 message link handles synchronization and control.

| RESET | EQU | 31 |  |
| :---: | :---: | :---: | :---: |
| CLRRCV | EQU | 30 |  |
| CLRXMT | EQU | 30 |  |
| LDSYN2 | EQU | 27 |  |
| CLXCRC | EQU | 29 |  |
| CLRCRC | EQU | 29 |  |
| LXCRC | EQU | 24 |  |
| LRCRC | EQU | 12 |  |
|  | : |  |  |
|  | LI | R12,>40 |  |
|  | SBO | RESET | Reset Device |
|  | LDCR | @ CTLFLD, 12 | Load Control Register |
|  | SBZ | CLRRCV | Initialize Receiver |
|  | SBO | CLRXMT | Initialize Transmitter |
|  | SBO | LDSYN2 | Load Fill Character Into Sync |
|  | LDCR | @ SYNC2,8 | Character Register 2 |
|  | SBZ | LDSYN2 |  |
|  | SBO | CLXCRC | Clear XMT CRC Register to all zeroes |
|  | SBZ | CLRCRC | Clear RCV CRC Register to all zeroes |
|  | SBO | LXCRC |  |
|  | LDCR | @ INIB1,8 | Initialize Transmit |
|  | LDCR | @ INIB2,8 | CRC Registers to all Ones |
|  | SBZ | LXCRC |  |
|  | SBO | LRCRC |  |
|  | LDCR | @ INIB1,8 | Initialize Receive CRC |
|  | LDCR | @ ${ }^{\text {N }}$ (132,8 | Registers to all Ones |
|  | SBZ | LRCRC |  |
|  | : |  |  |
| SYNC2 | BYTE | $>11$ |  |
| CTLFLD | DATA | $>004 \mathrm{~B}$ | Sync Character |
| INIB1 | BYTE | $>57$ |  |
| INIB2 | BYTE | $>15$ |  |

Peripheral and Interface Circuits

TMS 9903 JL , NL
SYNC. COMMUNICATIONS CONTROLLER


X=DON'T CARE

### 3.1.3 Mode 2 Operation

Mode 2 operation provides the framework for a general communication link control protocol using a character contained in SYNC1 for initial synchronization, and a character contained in SYNC2 for a fill sequence in the absence of data to be transmitted (XBRE =1). The instruction sequence shown below will initialize the TMS 9903 to operate in mode 2.

| RESET | EQU | 31 |  |
| :---: | :---: | :---: | :---: |
| CLRRCV | EQU | 30 |  |
| CLRXMT | EQU | 30 |  |
| LDSYN2 | EQU | 27 |  |
| LDSYN1 | EQU | 26 |  |
|  | - |  |  |
|  | . |  |  |
|  | $\cdot$ |  |  |
|  | LI | $R 12,>40$ | Initialize CRU Base |
|  | SBO | RESET | Reset SCC and set LDCTRL |
|  | LDCR | @ CTLFLD, 12 | Load Control Register and Reset LDCTRL |
|  | SBZ | CLRRCV | Initialize Receiver |
|  | SBO | CLRXMT | Initialize Transmitter |
|  | 'SBO | LDSYN2 |  |
|  | LDCR | @ SYNC2,8 | Load Fill Character in SYNC2 |
|  | SBZ | LDSYN2 |  |
|  | SBO | LDSYN1 |  |
|  | LDCR | @ SYNC1,8 | Load Sync Character in SYNC1 |
|  | SBZ | LDSYN1 |  |
|  | - |  |  |
|  | - |  |  |
| SYNC1 | BYTE | $>16$ |  |
| SYNC2 | BYTE | $>11$ |  |
| CTLFLD | DATA | $>00 \mathrm{AA}$ |  |



One of the most common synchronous data link control protocols now in use is Bi-Sync, which uses a fixed character length set of data and control characters and half-duplex operation. Bi-Sync operation is invoked with the software shown below. The software instructions shown load the control register with bits set to initialize the TMS 9903 to operate in mode 3 with received character length of seven bits and odd parity.

Note that transmitted character length is determined dynamically from the length of the character loaded into the transmit buffer. Hence, transmitting fixed seven-bit characters from the CPU to the TMS 9903, with odd parity generation selected and enabled, automatically generates the fixed length eight-bit characters required for Bi-Sync transmission. In normal operation the TMS 9903 will automatically insert SYN characters into the bit stream (from the SYNC1 register) whenever the transmitter buffer is empty and no character has been loaded by the CPU. In receive operation with RSYNDL set, the TMS 9903 will delete all SYN characters embedded in the received character stream.



## X=DON'T CARE

If the capability to utilize all bit combinations of the eight-bit data field is required, control bit XPRNT can be set for transparent operations. This will cause the SYNC1-SYNC1 fill sequence (i.e., normally SYN-SYN) to be replaced with SYNC2-SYNC1 (i.e., DLE SYN). Note that in transparent operation, more software is required to ensure that all data-link control commands are preceded by the DLE (data-link escape) character.

User software routines then will handle the preparation, transmission, reception, and accountability of individual messages, with link synchronization and control done by the TMS 9903.

### 3.1.5 Mode 5 and 6 Operation

Modes 5 and 6 are the asynchronous operation modes of the TMS 9903. Mode 5 provides operation with one start and two stop bits, and mode 6 with one start and one stop bit. The software shown below will initialize the TMS 9903 into mode 5 or 6 asynchronous operation mode, depending upon the mode select bits. Loading the control register with the contents of memory address CTFLD1 selects mode 5 and CTFLD2 selects mode 6.

| RESET | EQU | 31 |  |
| :--- | :--- | :--- | :--- |
| CLRRCV | EQU | 30 |  |
| CLRXMT | EQU | 30 |  |
|  | $\cdot$ |  |  |
|  | $\cdot$ |  | Rnitialize CRU Base |
|  | $\cdot$ | R12,>40 | Reset SCC and Set LDCTRL |
|  | SI | RESET | Q |
|  | SBO | CLRRLDX,12 | Load Control Register and Reset LDCR |
|  | LDCR | Initialize Receiver |  |
|  | SBZ | CLRXMT | Initialize Transmitter |



MEMORY ADDRESS CTFLD2


X=DON'T CARE

### 3.1.6 Interval Timer Operation

The software shown below will set up the interval timer to generate an interrupt every 1.6 milliseconds. The value loaded into the interval register specifies the number of 64-microsecond increments in the total interval.

| TIMENB | EQU | 20 |  |
| :--- | :--- | :--- | :--- |
| LDIR | EQU | 13 |  |
| INTVL | BYTE | $>19$ | $1916=2510,25 \times 64 \mu \mathrm{~s}=1.6 \mathrm{~ms}$ |
|  | $\cdot$ |  |  |
|  | $\cdot$ |  |  |
|  | - | LDIR | Set Load Interval Register Flag |
|  | SBO | @ INTVL,8 | Load IR with 25 Increments |
|  | LDCR | LDIR | Reset LDIR |
|  | SBZ | TIMENB | Enable Interval Timer Interrupts |

### 3.2 DATA TRANSMISSION

The software* shown below demonstrates a representative subroutine for transmitting a block of data.

|  | LI | Ro,LISTAD | Initialize List Pointer |
| :---: | :---: | :---: | :---: |
|  | LI | R1,COUNT | Initialize Block Count |
|  | LI | R12,CRUBAS | Initialize CRU BASE |
|  | SBO | XMTON | Turn on Transmitter ( $\mathrm{XMTON}=16$ ) |
| XMTLP | TB | XBRE | Xmit Buffer Empty? |
|  | JNE | XMTLP | No, Wait |
|  | SBO | LXBC |  |
|  |  |  | Load Transmit Buffer, Transmit CRC |
|  |  |  | Register, and Increment Pointer |
|  | LDCR | *R0+,8 |  |
|  | SBZ | LXBC | Reset XBRE (LXBC $=25$ ) |
|  | DEC | R1 | Decrement Counter |
|  | JNE | XMTLP | Loop If Not Complete |
|  | SBO | LXCRC | Set LXCRC to |
|  | STCR | R3,0 | Read Transmit CRC |
|  | SBZ | LXCRC | Reset LXCRC |
|  | SWPB | R3 |  |
|  | TB | XBRE |  |
|  | JNE | \$-1 |  |
|  | LDCR | R3,8 |  |
|  | SBZ | LXBC |  |
|  | SWPB | R3 |  |
|  | TB | XBRE |  |
|  | JNE | \$-1 |  |
|  | LDCR | R3,8 |  |
|  | SBZ | LXBC |  |
|  | SBZ | XMTON | Turn Off Transmitter |

After initializing the list pointer, block count, and CRU base address, XMTON is set, enabling data transmission. The internal automatic RTS signal (RTSAUT) becomes active and transmission begins when CTS becomes active. Each character to be transmitted is loaded with the LXBC flag set to load the transmit buffer and to update simultaneously the transmit CRC register. If the CRC register is not in use, the characters can be loaded with no flags set, which will then load only the transmit buffer. After the last character is transmitted, the accumulated CRC is read from the SCC and transmitted, and XMTON is reset. The transmitter and RTS become inactive upon completion of transmission of the last character. Note that $\overline{\text { RTS }}$ can be CPU-controlled by setting and resetting RTS (bit address 17). This disables the RTSAUT signal until the transmitter is reset by the RESET or CLRXMT command.

[^16]
### 3.3 DATA RECEPTION

The software shown below will cause a block of data to be received and stored in memory.

|  | LI | R1,TEMPT | Initialize Working Storage |
| :---: | :---: | :---: | :---: |
|  | LI | R2,RCLST | Initialize List Address |
|  | LI | R3,MAXCNT | Initialize Max Count |
|  | LI | R4, >0 000 | Initialize End of Block Character (ASCII CR) |
| RCVLP | TB | 21 | Test for RBRL $=1$ |
|  | JNE | RCVLP |  |
|  | STCR | *R2,8 | Store Character |
|  | SBZ | 18 | Reset RBRL |
|  | SBO | 12 | Set LRCRC to |
|  | LDCR | *R2,8 | Update Receive CRC Register |
|  | SBZ | 12 | Reset LRCRC |
|  | DEC | R3 | Decrement Count |
|  | JEQ | RCVEND | End if Count = 0 |
|  | CB | *R2+,R4 | Compare to EOB Character and Increment Point |
|  | JNE | RCVLP | Loop If Not Complete |
| RCVEND | TB | 21 | Test For RBRL $=1$ |
|  | JNE | RCVEND |  |
|  | STCR | R1,8 | Store Transmitted CRC Value |
|  | SBZ | 18 | Reset RBRL |
|  | SWPB | R1 | Swap CRC Bytes |
|  | TB | 21 | Test for RBRL = 1 |
|  | JNE | \$-1 |  |
|  | STCR | R1,8 | Store Transmitted CRC Value |
|  | SBZ | 18 | Reset RBRL |
|  | SBO | 12 | Set LRCRC to |
|  | STCR | R6,0 | Read Receive CRC Register |
|  | SBZ | 12 | Reset LRCRC |
|  | C | R1,R6 | If Received CRC Not Equal to |
|  | JNE | ERR | Expected CRC, Jump to Error Routine |
|  | RTWP |  | Else Return |

The above routine receives the block of data and compares the received CRC block check to the value accumulated in the receive CRC register. Note that in mode 1 operation the RCVEND instructions to read the received CRC could be replaced with:

| RCVEND | SBO | 26 | Set RHRRD |
| :--- | :--- | :--- | :--- |
|  | STCR | R1,0 | Read the Receive Holding Register |
|  | SBZ | 26 | Reset RHRRD |
|  | SBO | 12 | Set LRCRC |
|  | STCR | R6,0 | Read Receive CRC Register |
|  | SBZ | 12 | Reset LRCRC |
|  | C | R1,R6 | Compare |
|  | JNE | ERR | Jump to Error Routine If Not Equal |

### 3.4 REGISTER LOADING AFTER INITIALIZATION

The interval register may be reloaded after initialization. For example, to change the interval of the timer to 10.24 milliseconds, the instruction sequence is

| SBO | 13 | Set Load Control Flag |
| :--- | :--- | :--- |
| LDCR | $@$ INTVL2,8 | Load Register <br> SBZ |
| . | 13 | Reset Flag |
| . |  |  |
| . |  |  |
| BYTE | $10240 / 64$ |  |

INTVL2 BYTE 10240/64

Caution should be exercised when transmitter interrupts are enabled to ensure that the transmitter interrupt does not occur while the load control flag is set. For example, if the transmitter interrupts between execution of the "SBO 13" and the next instruction, the transmit buffer is not enabled for loading when the transmitter interrupt service routine is entered because the LDIR flag is set. This situation may be avoided by the following sequence:

|  | BLWP | @ITVCHG | Call Subroutine |
| :---: | :---: | :---: | :---: |
|  | . |  |  |
|  | $\cdot$ |  |  |
| ITVCPC | LIMI | 0 | Mask All Interrupts |
|  | MOV | @ 24(R13),R12 | Load CRU Base Address |
|  | SBO | 13 | Set Flag |
|  | LDCR | @INTVL2,8 | Load Register |
|  | SBZ | 13 | Reset Flag |
|  | RTWP |  | Restore Mask and Return |
|  | - |  |  |
|  | - |  |  |
| ITVCHG | DATA | ACCWP,ITVCP |  |
| INTVL2 | BYTE | 10240/64 |  |

In this case all interrupts are masked, ensuring that all interrupts are disabled while the load control flag

EQUIVALENT OF OUTPUTS


EQUIVALENT OF INPUTS


## 4. TMS 9903 ELECTRICAL SPECIFICATIONS

### 4.1 ABSOLUTE MAXIMUM RATING OVER OPERATING FREE AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)*

| Supply voltage, VCC | -0.3 V to 10 V |
| :---: | :---: |
| All inputs and output voltages | -0.3V to 20 V |
| Continuous power dissipation | 0.7W |
| Operating free-air temperature range | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Storage temperature range | $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

"Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

### 4.2 RECOMMENDED OPERATING CONDITIONS

| PARAMETER | MIN | NOM | MAX |
| :--- | ---: | ---: | :---: |
| UNIT |  |  |  |
| Supply voltage, $V_{C C}$ | 4.75 | 5 | 5.25 |
| Supply voltage, $\mathrm{V}_{S S}$ | V |  |  |
| High-level input voltage, $\mathrm{V}_{1 \mathrm{H}}$ | 0 |  | V |
| Low-level input voltage, $\mathrm{V}_{\mathrm{IL}}$ | 2.2 | 2.4 | $\mathrm{~V}_{\mathrm{CC}}$ |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | V |  |  |

### 4.3 ELECTRICAL CHARACTERISTICS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS (UNLESS OTHERWISE NOTED)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 11 | Input current (any input) | $\mathrm{V}_{1}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\begin{aligned} & \mathrm{l} \mathrm{OH}=-100 \mu \mathrm{~A} \\ & \mathrm{l} \mathrm{OH}=-400 \mu \mathrm{~A} \end{aligned}$ | $\begin{array}{r} 2.4 \\ 2 \\ \hline \end{array}$ | 3 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage | $\mathrm{OL}=3.2 \mathrm{~mA}$ |  |  | 0.4 | V |
| ICC(av) | Average supply current from VCC | Operating at ${ }_{\mathrm{c}(\phi)}=250 \mathrm{~ns}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 100 | mA |
| $\mathrm{C}_{\mathrm{i}}$ | Capacitance, any input | $\mathrm{f}=1 \mathrm{MHz}$, all other pins at 0 V |  |  | 15 | pF |

### 4.4 TIMING REQUIREMENTS OVER FULL RANGE OF RECOMMENDED OPERATING CONDITIONS




FIGURE 25. TIMING DIAGRAM


|  | PARAMETER | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{C}}(\mathrm{DC})$ | Receiver/transmit data clock cycle time |  | 4 |  | ns |
| ${ }^{\text {w }}$ ( $\left.\phi \mathrm{H}\right)$ | Clock pulse width (high level) |  | 2 |  | ns |
| ${ }_{\text {w }}$ ( $\phi$ L $)$ | Clock pulse width (low level) |  | 2 |  | ns |
| $\mathrm{t}_{\mathrm{r}}$ | Rise time |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{f}}$ | Fall time |  | 12 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time for RIN before SCR |  | 250 |  | ns |
| th | Hold time for RIN after SCR |  | 50 |  | ns |
| $\mathrm{t}_{\mathrm{d}}$ | Delay time, SCT to valid XOUT |  | 400 |  | ns |

FIGURE 26. RECEIVE/TRANSMIT DATA CLOCK TIMING DIAGRAM

## 1. INTRODUCTION

### 1.1 Description

The TIM 9904 four-phase clock generator/driver (SN74LS362) is a 20 -pin dual-in-line package peripheral device designed for use with the Texas Instruments TMS 9900 microprocessor family and other microprocessors. The TIM 9904 internal oscillator can be controlled by a fundamental or overtone crystal, or capacitor and a tank circuit, or an external oscillator. The TIM 9904 is fabricated using low-power Schottky technology and is available in both plastic and ceramic packages.

### 1.2 Key Features

- Clock generator/driver for the TMS 9900 or other microprocessors
- MOS and TTL four-phase outputs
- Self-contained oscillator can be crystal- or tank-controlled
- External oscillator can be used
- Clocked D-type flip-flop with Schmitt-trigger input for reset signal synchronization.
- Standard 20 pin plastic and ceramic package


## 2. ARCHITECTURE

The TIM 9904 clock generator/driver (Figure 1) comprises an oscillator, a divide-by-four counter, a second divide-by-four-counter with gating to generate four clock phases, high-level (12-volt) output drivers, low-level ( 5 -volt) complementary output drivers, and a D-type flip-flop controlled by an external signal and a $\phi 3$ clock. The four high-level clock phases provide clock inputs to a TMS 9900 (or other) microprocessor. The four complementary TTL-level clocks can be used to time memory or other logic functions in a TMS 9900 computer system. The D-type flip-flop can be used, for example, to provide a reset signal to a TMS 9900, timed by $\phi 3$, on receipt of an input to the FFD input from power turn-on or a manual switch closure. Other applications are possible. A safety feature incorporated in the $\phi$ outputs causes the $\phi$ outputs to go low if an open occurs in the $\mathrm{V}_{\mathrm{CC}}$ supply common to TIM 9904 and TMS 9900, thus protecting the TMS 9900.

The frequency of the internal oscillator can be established by a quartz crystal or a capacitor and LC circuit. Either a fundamental or overtone crystal may be used. The LC circuit connected to the tank inputs selects the desired crystal overtone or establishes the internal oscillator frequency when a capacitor is used instead of a crystal. An LC circuit must always be used at the tank inputs when using the internal oscillator. An external oscillator may be used, if desired.


FIGURE 1-TIM 9904 CLOCK GENERATOR/DRIVER FUNCTION BLOCK DIAGRAM

```
Peripheral
and Interface Circuits

\section*{3. DEVICE OPERATION}

Connected to a TMS 9900 as shown in Figure 2, the TIM 9904 oscillator operates with a quartz crystal and an LC circuit connected to the tank terminals. For operation of the TMS 9900 microprocessor at 3 MHz , the frequency reference requires a resonant frequency of \(48 \mathrm{MHz}(16 \times\) 3 MHz ). The quartz crystal used as a frequency reference should be designed for series-mode operation with a resistance in the 20 - to \(75-\mathrm{ohm}\) range, and be capable of a minimum 2-mW power dissipation. Typical frequency tolerance is \(\pm 0.005\) percent. For \(48-\mathrm{MHz}\) operation a third-overtone crystal is used. The inductance \(L\) connected across the tank terminals should be \(0.47 \mu \mathrm{H} \pm 10\) percent, and the capacitance \(C\) (including board capacity) should be \(22 \mathrm{pF} \pm 5\) percent. The LC circuit should be tuned to the third-overtone crystal frequency for best results. The tank circuit should be physically located as close as possible to the TMS devices 9904.


FIGURE 2-TIM 9904, CRYSTAL-CONTROLLED OPERATION

A \(0.1-\mu \mathrm{F}\) capacitor can be substituted for the quartz crystal. With a capacitor rather than a crystal, the LC tuned circuit establishes the operating frequencies. LC component values for operation at any frequency can be computed from \(f_{\text {OSC }}=1 /(2 \pi \sqrt{L C})\) where \(f_{o s c}\) is the oscillator frequency, L is the inductance value in henries, and C is the capacitance value in farads.

When the internal oscillator is used, OSCIN should be connected to \(\mathrm{V}_{\mathrm{CC}}\) through a resistor ( \(1 \mathrm{kS} \Omega\) nominal), and an LC tank circuit must be connected to the tank inputs except when a fundamental crystal is being used. An external oscillator can be used by connecting it to OSCIN and disabling the internal oscillator by connecting the crystal terminals to \(\mathrm{V}_{\mathrm{CC}}\) and leaving the tank inputs open. The external oscillator must have a frequency four times the desired output clock frequency and a 25 percent duty cycle. The first low-level external clock pulse will preset the divide-by-four counter, allowing the external oscillator signal to directly drive the phase generator. Figure 3 is a timing diagram illustrating operation with an external oscillator.

Resistors between the TIM \(9904 \phi 1, \phi 2, \phi 3\), and \(\phi 4\) outputs and the corresponding clock input terminals of the TMS 9900 should be in the 10-20-ohm range (see Figure 2). The purpose of the resistors is to minimize overshoot and undershoot. The required resistance value is dependent on circuit layout; clock signal interconnections should be as short as possible.


FIGURE 3-EXTERNAL OSCILLATOR TIMING FOR USE WITH TIM 9904

The D-type flip-flop associated with TIM 9904 pins FFD and FFQ can be used to provide a power-on reset and a manual rese to the TMS 9900 as shown in Figure 4. A Schmitt-trigger circuit driving the D input generates a fast-rising waveform when the input voltage rises to a specific value. At power turn-on, voltage across the \(0.1 \mu \mathrm{~F}\) capacitor in Figure 4 will rise towards \(\mathrm{V}_{\mathrm{CC}}\). This circuit provides a delay that resets the TMS 9900 after \(\mathrm{V}_{\mathrm{CC}}\) has stabilized. An optional manual reset switch can be connected to the delay circuit to reset the TMS 9900 at any time. The TMS 9900 HOLD signal could alternately be actuated by FFD.

The ground terminals GND1 and GND2 normally should be connected together and to system ground.


FIGURE 4-POWER-ON RESET

Peripheral and Interface Circuits

TIM 9904
FOUR-PHASE CLOCK GENERATOR/DRIVER

\section*{4. DEVICE APPLICATION}

\subsection*{4.1 Modes of Operation}

The TIM 9904 may be used in one of the following modes to provide clocking for the TMS 9900 or other microprocessor:
- Overtone operation - overtone crystal; tank-circuit bandpass filters the selected harmonic
- Fundamental operation - fundamental crystal; tank circuit not required
- Tank-controlled operation - no crystal; frequency determined as resonant frequency of the tank circuit
- Externally-controlled operation - internal oscillator disabled; TTL input signal determines frequency.

\subsection*{4.1.1 Overtone Operation}

Overtone operation is used when crystal-stabilized, high-frequency ( \(f_{c y}>1.5 \mathrm{MHz}\) ) clocking is required. The crystal is operated at a harmonic of its fundamental frequency, and the tank-circuit bandpass filters the crystal frequency so as to select the desired harmonic. For example, if \(3-\mathrm{MHz}\) operation is required ( \(f_{c y}=3 \mathrm{MHz}\) ), \(\mathrm{f}_{\mathrm{osc}}\) must be 48 MHz . Since fundamental crystals are generally not available with frequencies above approximately 24 MHz , a \(48-\mathrm{MHz}\), third-overtone crystal may be employed. The tank circuit should have a resonant frequency of 48 MHz to bandpass filter the third overtone.

The resonant frequency is determined by the equation:
\[
f_{\text {res }}=\frac{1}{2 \pi \sqrt{L C}}
\]

The PRESET/OSCIN input is held at high. Figure 5 typifies the connection of components for overtone operation.


FIGURE 5-OVERTONE OPERATION

\subsection*{4.1.2 Fundamental Operation}

If a crystal is available with a fundamental frequency 16 times the required \(f_{\text {cy }}\), a tank circuit is not required and the TANK1 and TANK2 inputs are connected to each other through a 100 -ohm resistor, as shown in Figure 6. The PRESET/OSCIN input is held at high level.


FIGURE 6-FUNDAMENTAL-FREQUENCY CRYSTAL OPERATION

\subsection*{4.1.3 Tank Controlled Operation}

For applications in which crystal quality stability is not needed, the crystal may be replaced with a \(0.1-\mu \mathrm{F}\) capacitor and \(\mathrm{f}_{\mathrm{OSC}}=\mathrm{f}_{\text {res }}=1 /(2 \pi \vee \mathrm{LC})\). Slight variations with changing \(\mathrm{V}_{\mathrm{CC}}\) and temperature can be expected. Tank-controlled operation interconnections are shown in Figure 7.


FIGURE 7-TANK-CONTROLLED FREQUENCY OPERATION
```

Peripheral
and Interface Circuits

```

\author{
TIM 9904 \\ FOUR-PHASE CLOCK GENERATOR/DRIVER
}

\subsection*{4.1.4 Externally Controlled Operation}

If a TTL signal is available with the appropriate frequency and waveform, such signal may be connected to the PRESET/OSCIN input of the TIM 9904 as shown in Figure 8. The internal oscillator is disabled by leaving tank inputs open and by connecting the crystal inputs to \(\mathrm{V}_{\mathrm{CC}}\)

\[
\begin{aligned}
& \text { foSCIN }=\mathrm{f}_{\mathrm{cy}} \\
& \mathrm{foSCIN}^{2}=\mathrm{f}_{\text {OSCOUT, OSCOUT }}=\overline{\mathrm{OSCIN}} \\
& 0.5 \mathrm{MHz}<\mathrm{f}_{\mathrm{cy}}<3 \mathrm{MHz}
\end{aligned}
\]

FIGURE 8-EXTERNALLY-CONTROLLED OPERATION

\subsection*{4.2 Component Selection}

The criterion for selecting the values of the discrete components to be used with the TIM 9904 are recommended in this section.

\subsection*{4.2.1 Crystal}

The following crystal specifications are suggested.
- Series resonant, 20- to 75 - ohm series resistance, 2-mW maximum power dissipation.
- \(\mathrm{f}_{\mathrm{XTAL}}=16 \mathrm{f} \mathrm{CY}\)
- For \(\mathrm{f}_{\mathrm{cy}}=3 \mathrm{MHz}\), specify 48 MHz , third overtone
- Suggested stability: 0.05 percent from \(0^{\circ}\) to \(70^{\circ} \mathrm{C}\).

\subsection*{4.2.2 Tank Circuit}

Because the value of the capacitance will be in the picofarad range, board capacity must be considered when selecting component values for the LC tank circuit. The board capacitance ( \(C_{B}\) ) will be additive to the device capacitance ( \(C_{D}\) ), as shown in Figure 9. Board capacitance may be computed in the following manner:
(1) Connect devices to the TIM 9904 as shown in Figure 5. To ensure that \(f_{c y} \leq 3 \mathrm{MHz}\), select values for \(L\) and \(C_{D}\) such that
\[
\frac{1}{2 \pi \sqrt{L_{D}}} \leq 48 \mathrm{MHz}
\]
(2) Measure the frequency ( \({ }^{\mathrm{f}} \mathrm{CY}\) ) of one of the TTL clock outputs ( \(\overline{\phi 1}, \overline{\phi 2}, \overline{\phi 3}\), or \(\overline{\phi 4}\) ).
(3) Since \(_{\text {OSC }}=16 f_{\text {cy }}=\frac{1}{2 \pi \sqrt{L C}}=\frac{1}{2 \pi \sqrt{L\left(C_{B}+C_{D}\right)}}\)
\(C_{B}\) can be determined from the equation:
\[
C_{B}=\frac{1}{L \cdot\left(32 \pi F_{C y}\right)^{2}}-C_{D}
\]

For example, assume that \(\mathrm{L}=0.5 \mu \mathrm{H}\) and \(\mathrm{C}_{\mathrm{D}}=22 \mathrm{pF}\) :
\[
\frac{1}{2 \pi \sqrt{L_{D}}}=47.987 \mathrm{MHz}<48 \mathrm{MHz}
\]
\(F_{c y}\) is determined to be 2.413 MHz . Therefore:
\[
C_{B}=\frac{1}{L \cdot\left(32 \pi F_{C y}\right)^{2}}-C_{D}=\frac{1}{0.5 \times 10^{-6} \cdot\left(32 \pi \cdot 2.413 \times 10^{6}\right)^{2}}-22 \times 10^{-12} \text { farad }
\]
\(C_{B}=11.98 \mathrm{pF} \approx 12 \mathrm{pF}\).
In order to obtain fres \(\approx 48 \mathrm{MHz}\) using \(0.5 \mu \mathrm{H}, \mathrm{C}=\mathrm{C}_{\mathrm{B}}+\mathrm{C}_{\mathrm{D}}=22 \mathrm{pF}\); thus, \(\mathrm{C}_{\mathrm{D}}\) must be 10 pF with a board capacitance of 12 pF . When using the tank circuit in overtone operation, the fres should be within 5 percent of \(f_{\text {osc }}\), requiring that the product of \(L C\) should be within 10 percent of the ideal values for \(f_{\text {res }}=f_{\text {osc }}\). This may be accomplished by using devices with nominal values so that \(f_{\text {OSC }}=1 /(2 \pi \sqrt{L C})\), and with 5 percent tolerances.

For the above example with \(C_{B}=12 \mathrm{pF}\) :
\[
\begin{aligned}
& \mathrm{L}=0.5 \mu \mathrm{H} \pm 5 \text { percent } \\
& \mathrm{C}=10 \mathrm{pF} \pm 5 \text { percent }
\end{aligned}
\]
thus providing a comfortable margin for deviations of component value on a production basis.


FIGURE 9-EFFECT OF BOARD ON TANK CIRCUIT RESONANT FREQUENCY

\subsection*{4.2.3 Series Resistors}

Resistors with values on the order of 10 to 22 -ohms should be installed between the \(\phi 1-\phi 4\) outputs of the TIM 9904 and the corresponding inputs of TMS 9900 . These serve two purposes:
- Reduce overshoot and ringing
- Protect the drivers from overvoltage and undervoltage signals.

Connect the resistors as illustrated in Figure 9.


FIGURE 10-SERIES MOS CLOCK RESISTORS

\section*{TIM 9904 FOUR-PHASE CLOCK GENERATOR/DRIVER}

\subsection*{4.3 TIM 9904 Terminal Assignments}


Peripheral and Interface Circuits

TIM 9904
FOUR-PHASE CLOCK GENERATOR/DRIVER

\section*{5. ELECTRICAL SPECIFICATIONS}

\subsection*{5.1 Absolute Maximum Ratings Over Operating Free-Air Temperature Range (Unless Otherwise Noted)}
\begin{tabular}{|c|c|}
\hline Supply voltage: \(\mathrm{V}_{\mathrm{CC}}\) (see Note 1) & 7 V \\
\hline \(V_{\text {DD }}\) (see Note 1) & 13 V \\
\hline Input voltage: OSCIN & 5.5 V \\
\hline FFD & -0.5 V to 7 V \\
\hline Operating free-air temperature range & \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) \\
\hline Storage temperature range & \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

NOTE 1: Voltage values are with respect to the network ground terminals connected together

\subsection*{5.2 Recommended Operating Conditions}
\begin{tabular}{|c|c|c|c|c|c|}
\hline & & MIN & NOM & MAX & UNIT \\
\hline \multirow[b]{2}{*}{Supply voltages} & \(\mathrm{V}_{\text {CC }}\) & 4.75 & 5 & 5.25 & V \\
\hline & \(\mathrm{V}_{\text {DD }}\) & 11.4 & 12 & 12.6 & V \\
\hline \multirow[b]{2}{*}{High-level output current, IOH} & \(\phi 1, \phi 2, \phi 3, \phi 4\) & & & -100 & \(\mu \mathrm{A}\) \\
\hline & All others & & & -400 & \(\mu \mathrm{A}\) \\
\hline \multirow[b]{2}{*}{Low-level output current, IOL} & \(\phi 1, \phi 2 . \phi 3 . \phi 4\) & & & 4 & mA \\
\hline & All others & & & 8 & mA \\
\hline \multicolumn{2}{|l|}{Internal oscillator frequency, fosc} & & 48 & 54 & MHz \\
\hline \multicolumn{2}{|l|}{External oscillator pulse width, \(\mathrm{t}_{\mathrm{w}}\) (osc)} & 25 & & & ns \\
\hline \multicolumn{2}{|l|}{Setup time, FFD input (with respect to falling edge of \(\phi 3\) ), \(\mathrm{t}_{\text {su }}\)} & 50 & & & ns \\
\hline \multicolumn{2}{|l|}{Hold time, FFD input (with respect to falling edge of \(\phi 3\) ), \(\mathrm{t}_{\mathrm{h}}\)} & -30 & & & ns \\
\hline \multicolumn{2}{|l|}{Operating free-air temperature, \(\mathrm{T}_{\mathrm{A}}\)} & 0 & & 70 & C \\
\hline
\end{tabular}

\subsection*{5.3 Electrical Characteristics Over Recommended Operating Free-Air Temperature Range (Unless Otherwise Noted)}

\({ }^{\dagger}\) All typical values are at \(V_{C C}=5 \mathrm{~V}, V_{D D}=12 \mathrm{~V}, \top_{A}=25{ }^{\prime} \mathrm{C}\).
\(\ddagger\) Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second. Outputs \(\phi 1, \phi 2, \phi 3\), and \(\Phi 4\) do not have short circuit protection.


TYPICAL PHASE RELATIONSHIPS OF INPUTS AND OUTPUTS' (INTERNAL OSC)

Peripheral and Interface Circuits

\subsection*{5.4 Switching Characteristics, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=12 \mathrm{~V}, \mathrm{f}_{\mathrm{Osc}}=48 \mathrm{MHz}\)}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & PARAMETER & TEST CONDITIONS & MIN & TYP & MAX & UNIT \\
\hline \({ }^{\text {fout }}\) & Output frequency, any \(\phi\) or \(\bar{\phi}\) TTL & \multirow{20}{*}{\begin{tabular}{l}
Output loads: \\
क1, \(\phi 3 . \phi 4: 100 \mathrm{pF}\) to GND \\
中2: 200 pF to GND \\
Others:
\[
\begin{aligned}
& R_{L}=2 \mathrm{ks} . \\
& C_{L}=15 \mathrm{pF}
\end{aligned}
\]
\end{tabular}} & & 3 & & MHz \\
\hline fout & Output frequency, OSCOUT & & & 12 & & MH2 \\
\hline \({ }^{1} \mathrm{c}(\phi)\) & Cycle time, any \(\phi\) output & & 330 & 333 & 340 & ns \\
\hline tr \((\mathrm{m})\) & Rise time, any \(\phi\) output & & -5 & & 20 & ns \\
\hline \(\mathrm{I}_{(1)}(\mathrm{d})\) & \(F\) all time, any \(\phi\) output & & 10 & 14 & 20 & ns \\
\hline \({ }^{1} w(\phi)\) & Pulse width, any \(\phi\) output high & & 40 & 55 & 70 & ns \\
\hline \(t_{\varphi} 1 \mathrm{~L}, \phi 2 \mathrm{H}\) & Delay time, \(\phi 1\) low to \$2 high & & 0 & 5 & 15 & ns \\
\hline \(\mathrm{t}_{\phi 2 \mathrm{~L}, ~ ¢ 3 \mathrm{H}}\) & Delay time. \(\phi 2\) low to m3 high & & 0 & 5 & 15 & ns \\
\hline  & Delay time, 93 low to \(\$ 4\) high & & 0 & 5 & 15 & ns \\
\hline \(\mathrm{t}_{\phi} 4 \mathrm{~L}, \$ 1 \mathrm{H}\) & Delay time, \(\phi 4\) low to , 1 high & & 0 & 5 & 15 & ns \\
\hline \(t_{\phi 1} \mathrm{H}_{6}, \mathbf{2 H}\) & Delay time, \(\phi 1\) high to \(\$ 2\) high & & 73 & 83 & 96 & ns \\
\hline \({ }^{\text {¢ }}\) ¢ \(2 \mathrm{H}, \phi 3 \mathrm{H}\) & Delay time, \(\phi 2\) high to \(\$ 3\) high & & 73 & 83 & 96 & ns \\
\hline  & Delay time, \(\phi 3\) high to \(\phi 4\) high & & 73 & 83 & 96 & ns \\
\hline \(\mathrm{t}_{9} 4 \mathrm{H}, 91 \mathrm{H}\) & Delay time, \(\phi 4\) high to \(\phi 1\) high & & 73 & 83 & 96 & ns \\
\hline \({ }_{6}{ }_{\text {c }} \mathrm{H}, \phi \mathrm{TL}\) & Delay time, \(\Phi_{n}\) high to Dn \(^{\text {r }}\) TLL low & & -14 & -4 & 6 & ns \\
\hline \({ }_{6} \mathrm{LL}\), DTH & Delay time, \(\phi_{n}\) low to कn Trt high & & -29 & -19 & -9 & ns \\
\hline \({ }_{\text {t }}^{\text {¢ }}\) 3L, OH & Delay time, \(¢ 3\) low to FFQ output high & & -18 & -8 & 2 & ns \\
\hline \({ }^{\text {t }}\) ¢ \(3 \mathrm{~L}, \mathrm{OL}\) & Delay time, \(\phi 3\) low to FFQ output low & & -19 & -9 & 1 & ns \\
\hline \({ }^{\text {t }}\) ¢ \(\mathrm{L}, \mathrm{OSOH}\) & Delay time, ¢ low to OSCOUT high & & -30 & -20 & -10 & ns \\
\hline \({ }^{\text {t }}{ }^{\text {H }}\), OSOL & Delay time, FFO high to OSCOUT low & & -27 & -17 & -7 & ns \\
\hline
\end{tabular}
EQUIVALENT OF D INPUT


SWITCHING CHARACTERISTICS, VOLTAGE WAVEFORMS
- Three-State Versions of '151, 'LS151, 'S151
- Three-State Outputs Interface Directly with System Bus
- Perform Parallel-to-Serial Conversion
- Permit Multiplexing from \(N\)-lines to One Line
- Complementary Outputs Provide True and Inverted Data
- Fully Compatible with Most TTL and DTL Circuits
\begin{tabular}{lccc} 
& \begin{tabular}{c} 
MAX NO.
\end{tabular} & \begin{tabular}{c} 
TYPICAL AVG PROP
\end{tabular} & TYPICAL \\
\multicolumn{1}{c}{ TYPE } & OF COMMON \\
OUTPUTS & DELAY TIME & (D TO Y) & POWER \\
& DISSIPATION
\end{tabular}

\section*{description}

These monolithic data selectors/multiplexers contain full on-chip binary decoding to select one-of-eight data sources and feature a strobe-controlled threestate output. The strobe must be at a low logic level to enable these devices. The three-state outputs permit a number of outputs to be connected to a common bus. When the strobe input is high, both outputs are in a high-impedance state in which both the upper and lower transistors of each totem-pole output are off, and the output neither drives nor loads the bus significantly. When the strobe is low, the outputs are activated and operate as standard TTL totem-pole outputs.

To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the 'average output disable time is shorter than the average output enable time. The SN54251 and SN74251 have output clamp diodes to attenuate reflections on the bus line.

SN54251, SN54L.S251, SN54S251 ... J OR W PACKAGE SN74251, SN74LS251, SN54S251 . . . J OR N PACKAGE

functional block diagram

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{INPUTS} & \multicolumn{2}{|l|}{OUTPUTS} \\
\hline \multicolumn{3}{|c|}{SELECT} & STROBE & & \\
\hline c & B & A & S & \(\checkmark\) & w \\
\hline X & X & x & H & z & z \\
\hline L & L & \(L\) & L & D0 & \(\overline{\text { DO }}\) \\
\hline L & L & H & L & D1 & \(\overline{\text { D1 }}\) \\
\hline L & H & L & L & D2 & \(\overline{\text { D2 }}\) \\
\hline L & H & H & L & D3 & \(\overline{\text { D3 }}\) \\
\hline H & L & L & L & D4 & \(\overline{\text { D4 }}\) \\
\hline H & L* & H & L & D5 & \(\overline{\text { D5 }}\) \\
\hline H & H & L & L & D6 & \(\overline{\text { D }}\) \\
\hline H & H & H & L & D7 & \(\overline{\mathrm{D}}\) \\
\hline
\end{tabular}
\(H=\) high logic level, \(L=\).low Jogic leval
\(X=\) irrelevant, \(Z=\) high impedance (off)
DO, D1 . . D7 = the level of the respective \(D\) input

\section*{absolute maximum ratings over operating free-air temperature range (unless otherwise noted)}


NOTE 1: Voltage values are with respect to network ground terminal.
recommended operating conditions
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline & \multicolumn{3}{|c|}{SN54LS251} & \multicolumn{3}{|c|}{SN74LS251} & \multirow{2}{*}{UNIT} \\
\hline & MIN & NOM & MAX & MIN & NOM & MAX & \\
\hline Supply voltage, \(\mathrm{V}_{\text {CC }}\) & 4.5 & 5 & 5.5 & 4.75 & 5 & 5.25 & V \\
\hline High-level output current, \(\mathrm{I}_{\mathrm{OH}}\) & & & -1 & & & -2.6 & mA \\
\hline Low-level output current, IOL & & & 4 & & & 8 & mA \\
\hline Operating free-air temperature, \(\mathrm{T}_{\mathrm{A}}\) & -55 & & 125 & 0 & & 70 & C \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{TEST CONDITIONS \({ }^{\dagger}\)}} & \multicolumn{3}{|c|}{SN54LS251} & \multicolumn{3}{|c|}{SN74LS251} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & & MIN & TYP \(\ddagger\) & MAX & MIN & TYP \(\ddagger\) & MAX & \\
\hline \(V_{\text {IH }}\) & High-level input voltage & & & \multicolumn{3}{|l|}{2} & \multicolumn{3}{|l|}{2} & V \\
\hline \(V_{\text {IL }}\) & Low-level input voltage & & & & & 0.7 & & & 0.8 & V \\
\hline VIK & Input clamp voltage & \multicolumn{2}{|l|}{\(V_{C C}=\) MIN, \(\quad I_{1}=-18 \mathrm{~mA}\)} & & & -1.5 & & & -1.5 & V \\
\hline VOH & High-level output voltage & \multicolumn{2}{|l|}{\[
\begin{array}{ll}
\hline V_{C C}=M I N, & V_{I H}=2 V \\
V_{I L}=M A X, & I_{O H}=M A X \\
\hline
\end{array}
\]} & 2.4 & 3.4 & & 2.4 & 3.1 & & V \\
\hline \multirow{2}{*}{\(\mathrm{V}_{\mathrm{OL}}\)} & \multirow{2}{*}{Low-level voltage} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=M I N \\
& V_{I H}=2 \mathrm{~V} \\
& V_{I L}=V I L \max
\end{aligned}
\]} & \(\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}\) & & 0.25 & 0.4 & & 0.25 & 0.4 & \multirow{2}{*}{V} \\
\hline & & & \(\mathrm{I}^{\mathrm{OL}}=8 \mathrm{~mA}\) & & & & & 0.35 & 0.5 & \\
\hline \multirow[t]{2}{*}{IOZ} & Off-state (high-impedance-state) & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=M A X \\
& V_{I H}=2 V
\end{aligned}
\]} & \(\mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V}\) & & & 20 & & & 20 & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & output current & & \(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}\) & & & -20 & & & -20 & \\
\hline 11 & Input current at maximum input voltage & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \quad \mathrm{V}_{1}=7 \mathrm{~V}\)} & & & 0.1 & & & 0.1 & mA \\
\hline \(I_{\text {IH }}\) & High-level input current & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \quad \mathrm{V}_{1}=2.7 \mathrm{~V}\)} & & & 20 & & & 20 & \(\mu \mathrm{A}\) \\
\hline \(I_{\text {IL }}\) & Low-level input current & \multicolumn{2}{|l|}{\(V_{C C}=\mathrm{MAX}, \quad V_{1}=0.4 \mathrm{~V}\)} & & & -0.4 & & & -0.4 & mA \\
\hline IOS & Short-circuit output current \({ }^{\text {§ }}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}\)} & -30 & & -130 & -30 & & -130 & mA \\
\hline \multirow[t]{2}{*}{\({ }^{1} \mathrm{CC}\)} & \multirow[t]{2}{*}{Supply current} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{C C}=\text { MAX } \\
& \text { See Note } 3
\end{aligned}
\]} & Condition A & & 6.1 & 10 & & 6.1 & 10 & \multirow[t]{2}{*}{mA} \\
\hline & & & Condition B & & 7.1 & 12 & & 7.1 & 12 & \\
\hline
\end{tabular}
\({ }^{\dagger}\) For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. \(\ddagger\) All typical values are at \(\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\(\S_{\text {Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second. }}\)
NOTE 3: ICC is measured with the outputs open and all data and select inputs at 4.5 V under the following conditions:
A. Strobe grounded.
B. Strobe at 4.5 V .
switching characteristics, \(\mathrm{VCC}=5 \mathrm{~V}, \mathrm{TA}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PARAMETER \({ }^{\text {f }}\) & \begin{tabular}{l}
FROM \\
(INPUT)
\end{tabular} & TO (OUTPUT) & TEST CONDITIONS & MIN & TYP & MAX & UNIT \\
\hline tPLH & A, B, or C & \multirow{2}{*}{Y} & \multirow{12}{*}{\[
\begin{aligned}
& C_{L}=15 \mathrm{pF}, \\
& R_{L}=2 \mathrm{k} \Omega, \\
& \text { See Note } 4
\end{aligned}
\]} & & 29 & 45 & \multirow{2}{*}{ns} \\
\hline tPHL & (4 levels) & & & & 28 & 45 & \\
\hline tPLH & A, B, or C & \multirow[t]{2}{*}{W} & & & 20 & 33 & \multirow[t]{2}{*}{ns} \\
\hline tPHL & (3 levels) & & & & 21 & 33 & \\
\hline tPLH & \multirow[t]{2}{*}{Any D} & \multirow[t]{2}{*}{Y} & & & 17 & 28 & \multirow[t]{2}{*}{ns} \\
\hline tPHL & & & & & 18 & 28 & \\
\hline tPLH & \multirow{2}{*}{Any D} & \multirow[t]{2}{*}{W} & & & 10 & 15 & \multirow[t]{2}{*}{ns} \\
\hline \({ }^{\text {P PHL }}\) & & & & & 9 & 15 & \\
\hline \({ }^{\text {Z }} \mathrm{H}\) & \multirow[t]{2}{*}{Strobe} & \multirow[t]{2}{*}{Y} & & & 30 & 45 & \multirow[t]{2}{*}{ns} \\
\hline t ZL & & & & & 26 & 40 & \\
\hline t ZH & \multirow[t]{2}{*}{Strobe} & \multirow[t]{2}{*}{W} & & & 17 & 27 & \multirow[t]{2}{*}{ns} \\
\hline \({ }^{\text {t }} \mathrm{L}\) L & & & & & 24 & 40 & \\
\hline \({ }^{\text {t }} \mathrm{HZ}\) & \multirow[t]{2}{*}{Strobe} & \multirow[t]{2}{*}{Y} & \multirow{4}{*}{\[
\begin{aligned}
& C_{L}=5 \mathrm{pF} \\
& R_{L}=2 \mathrm{k} \Omega, \\
& \text { See Note } 4
\end{aligned}
\]} & & 30 & 45 & \multirow[t]{2}{*}{ns} \\
\hline tLZ & & & & & 15 & 25 & \\
\hline \({ }^{\text {thz }}\) & \multirow[t]{2}{*}{Strobe} & \multirow[t]{2}{*}{W} & & & 37 & 55 & \multirow[t]{2}{*}{ns} \\
\hline tLZ & & & & & 15 & 25 & \\
\hline
\end{tabular}
\(\|_{t_{\text {PLH }}} \equiv\) Propagation delay time, low-to-high-level output
\({ }^{\text {t PHL }} \equiv\) Propagation delay time, high-to-low-level output
\({ }^{\mathrm{t}} \mathrm{ZH} \equiv\) Output enable time to high level
\({ }^{\mathrm{t}} \mathbf{Z L} \equiv\) Output enable time to low level
\(\mathrm{t}_{\mathrm{H}} \equiv\) Output disable time from high level
\(t_{L Z} \equiv\) Output disable time from low level
NOTE 4: See load circuits and waveforms on page 3-11.

\section*{schematics of inputs and outputs}


\section*{TYPES SN54259, SN54LS259, SN74259, SN74LS259 (TIM9906). 8-BIT ADDRESSABLE LATCHES}
- 8-Bit Parallel-Out Storage Register Performs Serial-to-Parallel Conversion With Storage
- Asynchronous Parallel Clear
- Active High Decoder
- Enable/Disable Input Simplifies Expansion
- Direct Replacement for Fairchild 9334
- Expandable for N -Bit Applications
- Four Distinct Functional Modes
- Typical Propagation Delay Times:
\begin{tabular}{lcc} 
& '259 & 'LS259 \\
Enable-to-Output . . . & 12 & 17 \\
Data-to-Output . . . & 12 & 18 \\
Address-to-Output .. & 16 & 20 \\
Clear-to-Output . . . & 16 & 20
\end{tabular}
- Fan-Out
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{IOL (Sink Current)} \\
\hline '259 & 16 mA \\
\hline SN54LS259 & 4 mA \\
\hline SN74LS259 & 8 mA \\
\hline \multicolumn{2}{|l|}{IOH (Source Current)} \\
\hline '259 & A \\
\hline 'LS259 & -0.4 mA \\
\hline
\end{tabular}
- Typical ICC
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\[
\text { 'LS259 . . . . . . . . . . . } 22 \text { mA }
\]}} \\
\hline & \\
\hline
\end{tabular}
description
These 8 -bit addressable latches are designed for general purpose storage applications in digital systems. Specific uses include working registers, serialholding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in eight addressable latches, and being a 1 -of- 8 decoder or demultiplexer with active-high outputs.
Four distinct modes of operation are selectable by controlling the clear and enable inputs as enumerated in the function table. In the addressable-latch mode, data at the data-in terminal is written into the addressed latch. The addressed latch will follow the data input with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latches, the enable should be held high (inactive) while the address lines are changing. In the 1 -of-8 decoding or demultiplexing mode, the addressed output will follow the level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address and data inputs.

SN54259, SN54LS259 . . . J OR W PACKAGE
SN74259, SN74LS259 . . . J OR N PACKAGE (TOP VIEW)


FUNCTION TABLE
\begin{tabular}{|cc|c|c|l|}
\hline \multicolumn{2}{|c|}{ INPUTS } & \begin{tabular}{c} 
OUTPUT OF \\
ADDRESSED \\
LATCH
\end{tabular} & \begin{tabular}{c} 
EACH \\
OTHER \\
OUTPUT
\end{tabular} & \multicolumn{1}{|c|}{ FUNCTION } \\
\hline H & L & D & \(\mathrm{Q}_{i 0}\) & Addressable Latch \\
H & H & \(\mathrm{Q}_{\mathrm{iO}}\) & \(\mathrm{Q}_{i 0}\) & Memory \\
L & L & D & L & 8-Line Demultiplexer \\
L & H & L & L & Clear \\
\hline
\end{tabular}

LATCH SELECTION TABLE
\begin{tabular}{|ccc|c|}
\hline \multicolumn{2}{|c|}{ SELECT } & \multicolumn{1}{c|}{ LNPUTS } & LATCH \\
\cline { 1 - 3 } C & B & A & ADDRESSED \\
\hline L & L & L & 0 \\
L & L & H & 1 \\
L & H & L & 2 \\
L & H & H & 3 \\
H & L & L & 4 \\
H & L & H & 5 \\
H & H & L & 6 \\
H & H & H & 7 \\
\hline
\end{tabular}
\(H \equiv\) high level, \(L \equiv\) low level
\(D \equiv\) the level at the data input
\(Q_{i O} \equiv\) the level of \(Q_{i}(i=0,1, \ldots 7\), as appropriate \()\) before the indicated steady-state input conditions were established.

\section*{TYPES SN54259, SN54LS259, SN74259, SN74LS259 (TIM9906) 8-BIT ADDRESSABLE LATCHES}
schematic of inputs and outputs

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


NOTE 1: Voltage values are with respect to network ground terminal.

TYPES SN54LS259, SN74LS259 (TIM9906)

\section*{8-BIT ADDRESSABLE LATCHES}
recommended operating conditions
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & & & 54LS2 & & & 74LS2 & & \\
\hline & & MIN & NOM & MAX & MIN & NOM & MAX & UNIT \\
\hline Supply voltage, & & 4.5 & 5 & 5.5 & 4.75 & 5 & 5.25 & \(v\) \\
\hline High-level outpu & & & & -400 & & & -400 & \(\mu \mathrm{A}\) \\
\hline Low-level outpu & & & & 4 & & & 8 & mA \\
\hline Width of clear or & & 15 & & & 15 & & & ns \\
\hline & Data & \(15 \uparrow\) & & & \(15 \uparrow\) & & & \\
\hline Setup time, \({ }_{\text {su }}\) & Address & \(15 \uparrow\) & & & \(15 \uparrow\) & & & ns \\
\hline & Data & \(0 \uparrow\) & & & \(0 \uparrow\) & & & ns \\
\hline id time, th & Address & \(0 \uparrow\) & & & \(0 \uparrow\) & & & ns \\
\hline Operating free-air & & -55 & & 125 & 0 & & 70 & \({ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\(\uparrow\) The arrow indicates that the rising edge of the enable pulse is used for reference.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|c|}{\multirow[b]{2}{*}{TEST CONDITIONS \({ }^{\dagger}\)}} & \multicolumn{3}{|c|}{SN54LS259} & \multicolumn{3}{|c|}{SN74LS259} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & & & \multirow[t]{2}{*}{\[
\begin{array}{|r}
\hline \text { MIN } \\
\hline 2 \\
\hline
\end{array}
\]} & \multicolumn{2}{|l|}{TYP \(\ddagger\) MAX} & \multicolumn{3}{|l|}{MIN TYP \(\ddagger\) MAX} & \\
\hline \(V_{\text {IH }}\) & High level input voltage & & & & & \multicolumn{2}{|c|}{\[
2
\]} & \multicolumn{3}{|l|}{2} & V \\
\hline \(V_{\text {IL }}\) & Low level input voltage & & & & & & 0.7 & & & 0.8 & V \\
\hline VIK & Input clamp voitage & \multicolumn{3}{|l|}{\(\mathrm{V}_{C C}=\mathrm{MIN}, \quad \mathrm{I}_{1}=-18 \mathrm{~mA}\)} & & & -1.5 & & & -1.5 & V \\
\hline VOH & High-level output voltage & \multicolumn{3}{|l|}{\[
\begin{array}{ll}
\hline V_{C C}=M I N, & V_{I H}=2 \mathrm{~V} \\
V_{I L}=V_{I L} \text { max }, & I_{O H}=-0.4 \mathrm{~mA} \\
\hline
\end{array}
\]} & 2.5 & 3.4 & & 2.7 & 3.4 & & V \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{VOL Low-level output voltage}} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\begin{array}{ll}
V_{C C}=M I N, & V_{I H}=2 V, \\
V_{I L}=V_{I L} \max , &
\end{array}
\]}} & \(\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}\) & & 0.25 & 0.4 & & 0.25 & 0.4 & \multirow[t]{2}{*}{V} \\
\hline & & & & \(1 \mathrm{OL}=8 \mathrm{~mA}\) & & & & & 0.35 & 0.5 & \\
\hline 1 & Input current at maximum input voltage & \multicolumn{3}{|l|}{\(V_{C C}=\mathrm{MAX}, \quad V_{1}=7 \mathrm{~V}\)} & & & 0.1 & & & 0.1 & mA \\
\hline IIH & High-level input current & \multicolumn{3}{|l|}{\(\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \quad \mathrm{V}_{1}=2.7 \mathrm{~V}\)} & & & 20 & & & 20 & \(\mu \mathrm{A}\) \\
\hline IIL & Low-level input current & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \quad \mathrm{V}_{1}=0.4 \mathrm{~V}\)} & & & -0.4 & & & -0.4 & mA \\
\hline los & Short-circuit output current \({ }^{\text {8 }}\) & \multicolumn{3}{|l|}{\(V_{C C}=\mathrm{MAX}\)} & -20 & & -100 & \(-20\) & & -100 & mA \\
\hline \({ }^{1} \mathrm{cc}\) & Supply current & \multicolumn{3}{|l|}{\(V_{C C}=M A X, \quad\) See Note 2} & & 22 & 36 & & 22 & 36 & mA \\
\hline
\end{tabular}
\({ }^{\dagger}\) for conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
\(\ddagger_{\text {All typlcal values are at }} \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
§ Not more than one output should be shorted at a time, and duration short-circuit should not exceed one second. NOTE 2: ICC is measured with the inputs grounded and the outputs open.
switching characteristics, VCC \(=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathbf{2 5 ^ { \circ }} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PARAMETER & FROM (INPUT) & TO (OUTPUT) & TEST CONDITIONS & MIN & TYP & MAX & UNIT \\
\hline tPHL & Clear & Any 0 & \multirow{7}{*}{\[
\begin{aligned}
& C_{L}=15 \mathrm{pF}, \\
& R_{L}=2 \mathrm{k} \Omega, \\
& \text { See Note } 3
\end{aligned}
\]} & & 17 & 27 & ns \\
\hline tPLH & \multirow[t]{2}{*}{Data} & \multirow[t]{2}{*}{Any 0} & & & 20 & 32 & \multirow[t]{2}{*}{ns} \\
\hline tPHL & & & & & 13 & 21 & \\
\hline tPLH & \multirow[t]{2}{*}{Address} & \multirow[t]{2}{*}{Any 0} & & & 24 & 38 & \multirow[t]{2}{*}{ns} \\
\hline tPHL & & & & & 18 & 29 & \\
\hline tPLH & \multirow[t]{2}{*}{Enable} & \multirow[t]{2}{*}{Any 0} & & & 22 & 35 & \multirow[t]{2}{*}{ns} \\
\hline \({ }^{\text {tPHL }}\) & & & & & 15 & 24 & \\
\hline
\end{tabular}
\({ }^{\text {tpLH }} \equiv\) propagation delay time, low-to-high-level output
\(t_{\text {PHL }} \equiv\) propagation delay time, high-to-low-level output NOTE 3: Load circuit is shown on page 3-11.
'147, 'LS 147
- Encodes 10-Line Decimal to 4-Line BCD
- Applications Include:

\section*{Keyboard Encoding Range Selection}
'148, 'LS148
- Encodes 8 Data Lines to 3-Line Binary (Octal)
- Applications Include:

\author{
N-Bit Encoding Code Converters and Generators
}
\begin{tabular}{lcc} 
& TYPICAL & TYPICAL \\
TYPE & DATA & POWER \\
& DELAY & DISSIPATION \\
\(\prime 147\) & 10 ns & 225 mW \\
\(' 148\) & 10 ns & 190 mW \\
'LS147 & 15 ns & 60 mW \\
'LS148 & 15 ns & 60 mW
\end{tabular}

\section*{description}

These TTL encoders feature priority decoding of the inputs to ensure that only the highest-order data line is encoded. The ' 147 and 'LS147 encode nine data lines to four-line (8-4-2-1) BCD. The implied decimal zero condition requires no input condition as zero is encoded when all nine data lines are at a high logic level. The ' 148 and 'LS148 encode eight data lines to three-line (4-2-1) binary (octal). Cascading circuitry (enable input EI and enable output EO) has been provided to allow octal expansion without the need for external circuitry. For all types, data inputs and outputs are active at the low logic level. All inputs are buffered to represent one normalized Series 54/74 or 54LS/74LS load, respectively.
'147, 'LS147
FUNCTION TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|c|}{INPUTS} & \multicolumn{4}{|c|}{OUTPUTS} \\
\hline 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & D & C & B & A \\
\hline H & H & H & H & H & H & H & H & H & H & H & H & H \\
\hline X & \(X\) & \(x\) & \(x\) & \(x\) & \(x\) & \(x\) & X & L & L & H & H & L \\
\hline X & \(x\) & \(x\) & \(x\) & \(x\) & \(x\) & X & L & H & \(L\) & H & H & H \\
\hline \(x\) & \(x\) & \(x\) & \(x\) & \(x\) & X & L & H & H & H & L & L & L \\
\hline \(x\) & \(x\) & \(x\) & X & X & L & H & H & H & H & L & L & H \\
\hline X & \(x\) & \(x\) & X & L & H & H & H & H & H & \(L\) & H & L \\
\hline \(x\) & \(X\) & X & L & H & H & H & H & H & H & L & H & H \\
\hline \(x\) & X & L & H & H & H & H & H & H & H & H & L & L \\
\hline X & L & H & H & H & H & H & H & H & H & H & L & H \\
\hline L & H & H & H & H & H & H & H & H & H & H & H & L \\
\hline
\end{tabular}
\(H=\) high logic level, \(L=\) low logic level, \(X=\) irrelevant

SN54147, SN54LS147 . . J OR W PACKAGE
SN74147, SN74LS147 . . . J OR N PACKAGE
(TOP VIEW)


SN54148, SN54LS148 . . . J OR W PACKAGE
SN74148, SN74LS148 . . J J OR N PACKAGE (TOP VIEW)

'148, 'LS148 FUNCTION TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|c|}{INPUTS} & \multicolumn{5}{|c|}{OUTPUTS} \\
\hline El & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & A2 & AI & AO & GS & EO \\
\hline H & X & X & \(\times\) & X & x & X & \(\times\) & X & H & H & H & H & H \\
\hline L & H & H & H & H & H & H & H & H & H & H & H & H & L \\
\hline L & x & \(x\) & \(\times\) & \(\times\) & \(\times\) & X & X & L & L & L & L & L. & H \\
\hline L & X & \(x\) & X & X & \(x\) & x & L & H & L & L & H & L & H \\
\hline L & \(x\) & \(x\) & \(x\) & \(x\) & \(\times\) & L & H & H & L & H & \(\llcorner\) & L & H \\
\hline \(L\) & X & \(x\) & \(x\) & X & L & H & H & H & L & H & H & L & H \\
\hline L & \(x\) & \(x\) & \(x\) & L & H & H & H & H & H & L & L & \(L\) & H \\
\hline L & \(x\) & x & L & H & H & H & H & H & H & L & H & L & H \\
\hline L & X & L & H & H & H & H & H & H & H & H & L & L & H \\
\hline L. & L & H & H & H & H & H & H & H & H & H & H & L & H \\
\hline
\end{tabular}

\section*{functional block diagrams}


schematics of inputs and outputs

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


NOTES: 1. Voltage values, except intermitter voltage, are with respect to network ground terminal.
2. This is the voltage between two emitters of a multiple-emitter transistor. For' 148 circuits, this rating applies between any two of the eight data lines, 0 through 7 .
recommended operating conditions
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{} & \multicolumn{3}{|c|}{SN54'} & \multicolumn{3}{|c|}{SN74'} & \multicolumn{3}{|c|}{SN54LS'} & \multicolumn{3}{|c|}{SN74LS'} & \multirow[b]{2}{*}{UNIT} \\
\hline & MIN & NOM & MAX & MIN & NOM & MAX & MIN & NOM & MAX & MIN & NOM & MAX & \\
\hline Supply voltage, \(\mathrm{V}_{\mathrm{CC}}\) & 4.5 & 5 & 5.5 & 4.75 & 5 & 5.25 & 4.5 & 5 & 5.5 & 4.75 & 5 & 5.25 & V \\
\hline High-level output current, \(\mathrm{I}^{\mathrm{OH}}\) & & & -800 & & & -800 & & & -400 & & & -400 & \(\mu \mathrm{A}\) \\
\hline Low-level output current, IOL & & & 16 & & & 16 & & & 4 & & & 8 & mA \\
\hline Operating free-air temperature, \(\mathrm{T}_{\mathrm{A}}\) & -55 & & 125 & 0 & & 70 & -55 & & 125 & 0 & & 70 & C \\
\hline
\end{tabular}

\section*{electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TEST CONDITIONS \({ }^{\text {t }}\)}} & \multicolumn{3}{|c|}{'147} & \multicolumn{3}{|c|}{'148} & \multirow[b]{2}{*}{UNIT} \\
\hline & & & & & MIN & TYP \(\ddagger\) & MAX & MIN & TYP \(\ddagger\) & MAX & \\
\hline \(V_{\text {IH }}\) & \multicolumn{2}{|l|}{High-level input voltage} & & & 2 & & & 2 & & & V \\
\hline \(V_{\text {IL }}\) & \multicolumn{2}{|l|}{Low-level input voltage} & & & & & 0.8 & & & 0.8 & V \\
\hline \(\mathrm{V}_{\text {IK }}\) & \multicolumn{2}{|l|}{Input clamp voltage} & \(\mathrm{V}_{\text {CC }}=\mathrm{MIN}\), & \(\mathrm{I}_{1}=-12 \mathrm{~mA}\) & & & -1.5 & & & -1.5 & V \\
\hline V OH & \multicolumn{2}{|l|}{High-level output voltage} & \[
\begin{aligned}
& V_{C C}=\mathrm{MIN}, \\
& V_{\text {IL }}=0.8 \mathrm{~V},
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{I H}=2 \mathrm{~V}, \\
& \mathrm{I}_{\mathrm{OH}}=-800 \mu \mathrm{~A}
\end{aligned}
\] & 2.4 & 3.3 & & 2.4 & 3.3 & & V \\
\hline VOL & \multicolumn{2}{|l|}{Low-level output voltage} & \[
\begin{aligned}
& V_{C C}=\mathrm{MIN}, \\
& V_{1 L}=0.8 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}
\end{aligned}
\] & & 0.2 & 0.4 & & 0.2 & 0.4 & \(\checkmark\) \\
\hline 11 & \multicolumn{2}{|l|}{Input current at maximum input voltage} & \(V_{C C}=M A X\), & \(\mathrm{V}_{1}=5.5 \mathrm{~V}\) & & & 1 & & & 1 & mA \\
\hline \multirow[t]{2}{*}{IIH} & \multirow[t]{2}{*}{High-level input current} & 0 input & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\(V_{C C}=M A X, ~ V_{1}=2.4 \mathrm{~V}\)}} & & & & & & 40 & A \\
\hline & & Any input except 0 & & & & & 40 & & & 80 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{IIL} & \multirow[t]{2}{*}{Low-level input current} & 0 input & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \quad \mathrm{V}_{1}=0.4 \mathrm{~V}\)}} & & & & & & -1.6 & mA \\
\hline & & Any input except 0 & & & & & -1.6 & & & -3.2 & mA \\
\hline Ios & \multicolumn{2}{|l|}{Short-circuit output current \(\stackrel{\text { S }}{ }\)} & \multicolumn{2}{|l|}{\(\mathrm{V}_{C C}=\mathrm{MAX}\)} & -35 & & -85 & -35 & & -85 & mA \\
\hline \multirow[t]{2}{*}{\({ }^{1} \mathrm{CC}\)} & \multirow[t]{2}{*}{Supply current} & & \multirow[t]{2}{*}{\begin{tabular}{l}
\[
V_{C C}=M A X
\] \\
See Note 3
\end{tabular}} & Condition 1 & & 50 & 70 & & 40 & 60 & mA \\
\hline & & & & Condition 2 & & 42 & 62 & & 35 & 55 & mA \\
\hline
\end{tabular}

NOTE 3: For '147, ICC (condition 1) is measured with input 7 grounded, other inputs and outputs open; ICC (condition 2) is measured with all inputs and outputs open. For 148 , ICC (condition 1) is measured with inputs 7 and El grounded, other inputs and outputs open: ICC (condition 2) is measured with all inputs and outputs open.
\({ }^{\dagger}\) For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
All typical values are at \(V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{A}=25 \mathrm{C}\).
Not more than one output should be shorted at a time.
SN54147, SN74147 switching characteristics, \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline PARAMETER \({ }^{\text { }}\) & FROM (INPUT) & TO (OUTPUT) & WAVEFORM & TEST CONDITIONS & MIN & TYP & MAX & UNIT \\
\hline tPLH & \multirow[b]{2}{*}{Any} & \multirow[b]{2}{*}{Any} & \multirow[t]{2}{*}{In-phase output} & \multirow{4}{*}{\begin{tabular}{l}
\[
\begin{aligned}
& C_{L}=15 \mathrm{pF}, \\
& R_{L}=400 \mathrm{~s},
\end{aligned}
\] \\
See Note 4
\end{tabular}} & & 9 & 14 & \multirow[b]{2}{*}{ns} \\
\hline \({ }_{\text {tPHL }}\) & & & & & & 7 & 11 & \\
\hline tPLH & \multirow[t]{2}{*}{Any} & \multirow[t]{2}{*}{Any} & \multirow[t]{2}{*}{Out-of-phase output} & & & 13 & 19 & \multirow[t]{2}{*}{ns} \\
\hline \({ }^{\text {tPHL }}\) & & & & & & 12 & 19 & \\
\hline
\end{tabular}

SN54148, SN74148 switching characteristics, \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline PARAMETER \({ }^{\text {® }}\) & FROM (INPUT) & TO (OUTPUT) & WAVEFORM & TEST CONDITIONS & MIN & TYP & MAX & UNIT \\
\hline tPLH & \multirow[t]{2}{*}{0 thru 7} & \multirow[t]{2}{*}{A0, A1, or A2} & \multirow[t]{2}{*}{In-phase output} & \multirow{14}{*}{\begin{tabular}{l}
\[
\begin{aligned}
& C_{L}=15 \mathrm{pF} . \\
& R_{L}=400 \mathrm{sl} .
\end{aligned}
\] \\
See Note 4
\end{tabular}} & & 10 & 15 & \multirow[b]{2}{*}{ns} \\
\hline \({ }^{\text {PPHL }}\) & & & & & & 9 & 14 & \\
\hline tPLH & \multirow[t]{2}{*}{0 thru 7} & \multirow{2}{*}{A0, A1, or A2} & \multirow[t]{2}{*}{Out-of-phase output} & & & 13 & 19 & \multirow[b]{2}{*}{ns} \\
\hline \({ }^{\text {P PHL }}\) & & & & & & 12 & 19 & \\
\hline PPLH & \multirow{2}{*}{0 thru 7} & \multirow{2}{*}{EO} & \multirow[t]{2}{*}{Out-of-phase output} & & & 6 & 10 & \multirow{2}{*}{ns} \\
\hline tPHL & & & & & & 14 & 25 & \\
\hline \({ }^{\text {PLLH }}\) & \multirow{2}{*}{0 thru 7} & \multirow{2}{*}{GS} & \multirow[t]{2}{*}{In-phase output} & & & 18 & 30 & \multirow{2}{*}{ns} \\
\hline \({ }^{\text {P PHL }}\) & & & & & & 14 & 25 & \\
\hline \({ }^{\text {PPLH }}\) & \multirow[t]{2}{*}{EI} & \multirow[b]{2}{*}{A0, A1, or A2} & \multirow[t]{2}{*}{In-phase output} & & & 10 & 15 & \multirow[b]{2}{*}{ns} \\
\hline \({ }^{1} \mathrm{PHL}\) & & & & & & 10 & 15 & \\
\hline \({ }^{\text {P PLH }}\) & \multirow{2}{*}{EI} & \multirow[t]{2}{*}{GS} & \multirow[t]{2}{*}{In-phase output} & & & 8 & 12 & \multirow[b]{2}{*}{ns} \\
\hline TPHL & & & & & & 10 & 15 & \\
\hline \({ }^{\text {P PLH }}\) & \multirow[t]{2}{*}{El} & \multirow[t]{2}{*}{EO} & \multirow[t]{2}{*}{In-phase output} & & & 10 & 15 & \multirow[b]{2}{*}{ns} \\
\hline tPHL & & & & & & 17 & 30 & \\
\hline
\end{tabular}
\({ }^{9}\) tpLH - propagation delay time, low to high-level output
TPHL propagation delay time, high to low level output
NOTE 4: Load circuits and waveforms are shown on page 3-10.

\section*{TYPICAL APPLICATION DATA}


Full 4 -bit binary 16 -line-to- 4 -line encoding can be implemented as shown above. The enable input must be low to enable the function. Decoding with 2 -input NAND gates produces true (active-high) data for the 4 -line binary outputs. If active-low data is required, the SN5408/SN7408 or SN54LS08/SN74LS08 AND gate may be used, respectively.
- 3-State Outputs Drive Bus Lines Directly
- Encodes 8 Data Lines to 3-Line Binary (Octal)
- Applications Include:

N-Bit Encoding
Code Converters and Generators
- Typical Data Delay . . . 15 ns
- Typical Power Dissipation . . . 60 mW
description
These TTL encoders feature priority decoding of the inputs to ensure that only the highest-order data line is encoded. The 'LS348 circuits encode eight data lines to three-line (4-2-1) binary (octal). Cascading circuitry (enable input EI and enable output EO) has been provided to allow octal expansion. Outputs AO, A1, and A2 are implemented in three-state logic for easy expansion up to 64 lines without the need for external circuitry. See Typical Application Data.

FUNCTION TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|c|}{INPUTS} & \multicolumn{5}{|c|}{OUTPUTS} \\
\hline El & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & A2 & A1 & AO & GS & EO \\
\hline H & X & X & X & X & X & X & X & X & Z & Z & Z & H & H \\
\hline L & H & H & H & H & H & H & H & H & Z & Z & Z & H & L \\
\hline L. & X & X & X & X & X & X & X & L & L & L & L & L & H \\
\hline L & \(x\) & X & X & \(X\) & X & X & L & H & L & L & H & L & H \\
\hline L & X & X & X & \(x\) & X & L & H & H & L & H & L & L & H \\
\hline L & X & X & X & X & L & H & H & H & L & H & H & L & H \\
\hline L & x & X & X & L & H & H & H & H & H & L & L & L & H \\
\hline L & X & X & L & H & H & H & H & H & H & L & H & L & H \\
\hline L & X & L & H & H & H & H & H & H & H & H & L & L & H \\
\hline L & L & H & H & H & H & H & H & H & H & H & H & L & H \\
\hline
\end{tabular}
\(\mathrm{H}=\) high logic level, \(\mathrm{L}=\) low logic level, \(\mathrm{X}=\) irrelevant
\(z=\) high-impedance state
functional block diagram


\section*{schematic of inputs and outputs}

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


NOTE 1: Voltage values are with respect to network ground terminal.
recommended operating conditions
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline & & \multicolumn{3}{|r|}{SN54LS348} & \multicolumn{3}{|c|}{SN74LS348} & \multirow[t]{2}{*}{} \\
\hline & & MIN & NOM & MAX & MIN & NOM & MAX & \\
\hline Supply voltage, VCC & & 4.5 & 5 & 5.5 & 4.75 & 5 & 5.25 & \(\checkmark\) \\
\hline \multirow[b]{2}{*}{High-level output current, IOH} & A0, A1, A2 & & & -1 & & & -2.6 & mA \\
\hline & EO, GS & & & -400 & & & -400 & \(\mu \mathrm{A}\) \\
\hline \multirow[b]{2}{*}{Low-level output current, IOL} & A0, A1, A2 & & & 12 & & & 24 & mA \\
\hline & EO, GS & & & 4 & & & 8 & mA \\
\hline \multicolumn{2}{|l|}{Operating free-air temperature, \(\mathrm{T}_{\mathrm{A}}\)} & -55 & & 125 & 0 & & 70 & C \\
\hline
\end{tabular}
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


NOTE 2: \({ }^{1} \mathrm{CC}\) (condition 1) is measured with inputs 7 and EI grounded, other inputs and outputs open. \({ }^{1} \mathrm{CC}\) (condition 2) is measured with all inputs and outputs open.
\({ }^{\dagger}\) For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions
\(\ddagger\) All typical values are at \(V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
§Not more than one outcut should be shorted at a time.
switching characteristics, \(\mathrm{V}_{\mathbf{C C}}=\mathbf{5} \mathrm{V}, \mathbf{T}_{\mathrm{A}}=\mathbf{2 5}^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PARAMETER \({ }^{\text {f }}\) & FROM (INPUT) & TO (OUTPUT) & WAVEFORM & TEST CONDITIONS & MIN TYP & MAX & UNIT \\
\hline tPLH & \multirow[t]{2}{*}{0 thru 7} & \multirow[b]{2}{*}{A0, A1, or A2} & \multirow[t]{2}{*}{In-phase output} & \multirow{6}{*}{\begin{tabular}{l}
\[
\begin{aligned}
& C_{L}=45 \mathrm{pF}, \\
& R_{L}=667 \Omega,
\end{aligned}
\] \\
See Note 3
\end{tabular}} & 11 & 17 & \multirow[t]{2}{*}{ns} \\
\hline tPHL & & & & & 20 & 30 & \\
\hline tPLH & \multirow[t]{2}{*}{0 thru 7} & \multirow[t]{2}{*}{A0, A1, or A2} & \multirow[t]{2}{*}{Out-of-phase output} & & 23 & 35 & \multirow[t]{2}{*}{ns} \\
\hline tPHL & & & & & 23 & 35 & \\
\hline tPZH & \multirow[t]{2}{*}{EI} & \multirow[t]{2}{*}{A0, A1, or A2} & & & 25 & 39 & \multirow[t]{2}{*}{ns} \\
\hline tPZL & & & & & 24 & 41 & \\
\hline tPLH & \multirow[t]{2}{*}{0 thru 7} & \multirow[t]{2}{*}{EO} & \multirow[t]{2}{*}{Out-of-phase output} & \multirow{8}{*}{\begin{tabular}{l}
\[
\begin{aligned}
& C_{L}=15 \mathrm{pF} \\
& R_{L}=2 \mathrm{k} \Omega,
\end{aligned}
\] \\
See Note 3
\end{tabular}} & 11 & 18 & \multirow[t]{2}{*}{ns} \\
\hline tPHL & & & & & 26 & 40 & \\
\hline tPLH & \multirow[t]{2}{*}{0 thru 7} & \multirow[t]{2}{*}{GS} & \multirow[t]{2}{*}{In-phase output} & & 38 & 55 & \multirow[t]{2}{*}{ns} \\
\hline \({ }_{\text {tPHL }}\) & & & & & 9 & 21 & \\
\hline tPLH & \multirow[t]{2}{*}{EI} & \multirow[t]{2}{*}{GS} & \multirow[t]{2}{*}{In-phase output} & & 11 & 17 & \multirow[t]{2}{*}{ns} \\
\hline \({ }^{\text {P P HL }}\) & & & & & 14 & 36 & \\
\hline tPLH & \multirow[t]{2}{*}{EI} & \multirow[t]{2}{*}{EO} & \multirow[t]{2}{*}{In-phase output} & & 17 & 21 & \multirow[t]{2}{*}{ns} \\
\hline tPHL & & & & & 25 & 40 & \\
\hline tPHZ & \multirow[t]{2}{*}{EI} & \multirow[t]{2}{*}{A0, A1, or A2} & & \(\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}\) & 18 & 27 & \multirow[t]{2}{*}{ns} \\
\hline tPLZ & & & & \(\mathrm{R}_{\mathrm{L}}=667 \Omega\) & 23 & 35 & \\
\hline
\end{tabular}

If \(\boldsymbol{t}_{\text {PLH }}=\) propagation delay time, low-to-high-level output
\({ }^{\text {tPHL }}=\) propagation delay time, high-to-low-level output
tPZH \(=\) output enable time to high level
\({ }^{\text {tPZL }}=\) output enable time to low level
\({ }^{t_{P H Z}}=\) output disable time from high level
tPLZ \(=\) output disable time from low level
NOTE 3: Load circuits and waveforms are shown on page 3-11.

TYPICAL APPLICATION DATA


FIGURE 1-PRIORITY ENCODER WITH UP TO 64 INPUTS.

\section*{990/9900 FAMILY MICROCOMPUTER COMPONENTS}
- Supports up to 4 Double-Sided Drives
- Single Density (FM) or
- Double-Density (MFM or \(\mathrm{M}^{2} \mathrm{FM}\) )
- IBM 3740- and 2D-compatible and custom formats
- Programmable Stepper-Motor and Data Transfer Rates
- Write Precompensation
- 5-Inch or 8-Inch Diskettes
- Soft- and Hard-Sector Compatible
- Internal Phase Acquisition and
- Address Mark Detection

\section*{DESCRIPTION}

The TMS 9909 Floppy Disk Controller (FDC) is designed to provide complete subsystem integration of a floppy diskette mass storage capability. The FDC is a general purpose peripheral device for microprocessor systems and is programmable by the CPU for data encoding formats, number and type of diskette drives, etc. This FDC programmability offers control for the interface between most host systems and virtually any floppy disk drive produced.

The FDC performs the following functions:
- Step to any track on the diskette
- Format tracks (initialize)
- Read and write diskette data
- Send status to host system.

The TMS 9909 Floppy Disk Controller is designed to provide high-level processing features for data transfer using single- and double-density formats. Integration of the FDC system is state-of-the-art, producing maximum performance with minimized hardware complexity, low component count and reduced system cost.


Figure 1. Functional Block Diagram


Figure 2-TMS 9900 Microcomputer
System incorporating the TMS 9909
Floppy Disk Controller


TMS 9909 PIN FUNCTIONS
\begin{tabular}{|c|c|c|}
\hline Signature & I/O & Description \\
\hline \(\overline{\text { ACCRQ }}\) & O & To activate the DMA channel, the FDC asserts ACCESS REQUEST. \\
\hline \(\overline{\text { ACCGR }}\) & 1 & The DMA channel responds with ACCESS GRANT when transfer is to begin. \\
\hline \(\overline{\mathrm{CE}}\) & I & CHIP ENABLE serves to enable command and parameter input and status output to the host system. \\
\hline DBIN & I & Data Bus In specifies the direction of data flow between the host system and FDC. \\
\hline \(\overline{\text { WE }}\) & I & WRITE ENABLE pulses provide a window for data input to the FDC. \\
\hline Data Bus DB0-7 & I/O & The data bus is used to transfer information between the host system's data bus and the FDC's command, parameter and status registers. \\
\hline S0-S2 & I & To access data the host system must select a desination register using S0-S2. \\
\hline \(\overline{\text { INT }}\) & O & Upon completion of an operation or detection of an error, the FDC issues an interrupt to the host. \\
\hline RESET & I & When the system powers up, a pulse on the reset line puts the FDC in its initialized state. \\
\hline XTAL1 & O & A 6-MHz crystal is connected between XTAL1 and XTAL2 to generate timing for the TMS 9909. \\
\hline XTAL2 & I & Alternately, a 6-MHz reference can be connected to XTAL2 with the XTAL1 pin unconnected. \\
\hline \(+5 \mathrm{~V}\) & - & FDC power supply. \\
\hline GND & - & System ground connection. \\
\hline
\end{tabular}
\begin{tabular}{lll} 
Signature & I/O & Description
\end{tabular}

\section*{PROGRAM DESCRIPTION}

The TMS 9909 Floppy Disk Controller is designed for ease of use. To execute a given command, the user writes a command code and parameter list to the FDC's eight-bit data port. When the last parameter has been transferred, the FDC begins command execution as an independent processor.

Setup for FDC commands proceeds as follows. The TMS 9909 is allocated eight memory addresses by the host system, all of which decode into a common chip enable. Selection of the base address with no offset (i.e., S0, S1, S2 \(=000\) ) gives the host write-only access to the COMMAND REGISTER and read-only access to the STATUS REGISTER. To initiate a command, the host checks the FDC's status for an idle condition, then writes a COMMAND CODE to the COMMAND REGISTER. Next a list of parameters is written into FDC RAM at S0-S2 address \(>0\). After transfer of parameters is complete, command execution begins.

Track accessing is very flexible with the TMS 9909. Programmable stepper-motor control rates are loaded into the FDC during the RECALIBRATE and ASSIGN RATES command. RECALIBRATE moves the heads of selected drives to track 00. Read, write and write format commands include a parameter indicating the new physical track to seek.

During READ and WRITE sequences, the FDC transfers data between the selected diskette drive and system memory. Memory addressing and timing for data transfer are supervised by a Direct Memory Access Controller like the TMS 9911. The number of sectors of diskette data transferred is programmable from one up to an entire track. DMA handshake is activated for each byte of READ or WRITE data, every \(16 \mu_{\mathrm{s}}\) at a 500 k bits per second transfer rate.

\section*{Peripheral and Interface Circuits}

TMS 9909 NL, JL
FLOPPY DISK CONTROLLER

Formatting diskettes is another capability of the TMS 9909. After the host CPU writes the command FORMAT TRACK and its associated parameters, the FDC activates its DMA handshake to acquire the contents and length of each field of the user's format. Since the host system provides the length and contents of each format field, specifying an address mark and a fill byte or all sector contents, the user has unlimited flexibility in selecting a format. Formatting IBM-compatible single- and double-density diskettes is straightforward, as is customizing formats to provide optimized interleaving for real-time applications.

An eight-bit status register can be read at the address of the command input register at any time by the CPU. The primary status register provides operating status including:
- Command execution in progress
- Diskette drive not ready
- Selected drive at track 00
- CRC error
- Data underflow/overflow
- ID not found, etc.

After the command in progress has completed its task, the contents of the FDC's internal RAM may be read (in the same way as parameters were written earlier) to provide detailed status information.

Completion of the command in progress, available to host system software in the status register, is signalled in hardware by the INTERRUPT pin of the TMS 9909. Any FDC command can be aborted by the host CPU by hardware activation of the RESET pin, or in software by writing an ABORT command to the command register.

The command macros of the TMS 9909 floppy disk controller are sufficiently powerful to fulfill the needs of most microcomputer systems on a stand-alone basis. For large micro/minicomputer systems, the modular commands can be combined for preprocessing by a dedicated microcomputer, such as the TMS 9985, to provide a sophisticated file management subsystem.

TMS 9909 FLOPPY DISK CONTROLLER COMMANDS
\begin{tabular}{lll} 
Type & Command & Function \\
\hline Controller & Reset Controller & Initialize FDC internal state and output pins \\
State & Abort Execution & Terminate active command. (At sector end for writes) \\
Commands & Clear Interrupt & Deactivate \(\overline{\text { INT }}\) pin, acknowledging command completion
\end{tabular}
\begin{tabular}{lll} 
Format & Assign ID Attributes & Define address marks and contents of ID fields. \\
Initialization & Assign Fill and Sync & \begin{tabular}{l} 
Define fill byte (one is written after end of sector) and sync byte (for phase \\
acquisition) for current format.
\end{tabular}
\end{tabular}
\begin{tabular}{lll}
\begin{tabular}{l} 
Drive \\
Control \\
Commands
\end{tabular} & \begin{tabular}{l} 
Recalibrate Drives, \\
Assign Rates
\end{tabular} & Define stepper rates and restore selected drives to track zero. \\
& \begin{tabular}{l} 
Seek, Check and \\
Read Data
\end{tabular} & \begin{tabular}{l} 
Seek physical track, locate desired ID (unless unformatted, i.e., Read ID) and \\
transfer sectors (hard or soft) of diskette data to host system.
\end{tabular} \\
& \begin{tabular}{l} 
Seek, Check and \\
Write Data
\end{tabular} & \begin{tabular}{l} 
Seek physical track and write sectors of data on a formatted diskette, hard or soft \\
sector. Low write current and/or precompensation are selectable.
\end{tabular} \\
& \begin{tabular}{l} 
Seek and Write \\
Format
\end{tabular} & Seek physical track and write format fields on a whole track or single hard sector.
\end{tabular}

\section*{TMS9911 JL, NL DIRECT MEMORY ACCESS CONTROLLER}
- Generation of All Memory Control Signals
- Supports 2 Independent DMA Devices
- Cascadeable to Multiple DMA Channels
- Memory Address and Limit Registers for Each Channel
- Automatic Interrupt Generation
- Operates Under Program Control of the Microprocessor Unit.

\section*{DESCRIPTION}

The TMS 9911 DMAC is an LSI member of the 9900 family of microprocessors and support peripherals. The DMAC is used in 9900 microprocessor systems where devices other than a single CPU require direct access to memory. The DMAC generates memory control signals and sequential memory addresses for two DMA channels (i.e., two independent DMA devices), allowing these devices to access memory autonomously with respect to the CPU. Multiple DMAC's may be used to extend the number of DMA channels beyond two. The interfaces of the DMAC to the CPU, system memory, and DMA peripheral devices are defined in such a manner as to require a minimum amount of additional electronics.

By using the CRU for set up and status of the TMS9911, a DMA controller has been configured in a 40 -pin package with no data bus at all. The TMS9911 provides an easy-to-use cost effective method for implementing Direct Memory Access for 9900 -family peripherals.


Figure 1. TMS 9911 Functional Block Diagram



TMS 9911 DMAC Pin Description

\section*{TMS 9911 PIN FUNCTIONS}
\begin{tabular}{|c|c|c|}
\hline Signature & I/O & Description \\
\hline & & ADDRESS BUS \\
\hline A0(MSB) & OUT & A0 through A15 comprise the Address Bus. The address bus outputs the memory address to \\
\hline A1 & OUT & or from which data is to be transferred while the DMAC accesses memory. A0-A15 outputs \\
\hline A2 & OUT & are at high-impedance while the DMAC is not accessing memory. A10-A14 are inputs to the \\
\hline A3 & OUT & DMAC, selecting the address of the bit to or from which the CPU is transferring data via the \\
\hline A4 & & CRU. Although A15 is not normally implemented in TMS 9900 systems, this line may be \\
\hline A5 & OUT & used to select which half of the 16-bit data word is to be loaded when the DMA device is \\
\hline A6 & OUT & transferring a single byte. \\
\hline A7 & OUT & \\
\hline A8 & OUT & \\
\hline A9 & OUT & \\
\hline A10 & I/O & \\
\hline A11 & I/O & \\
\hline A12 & I/O & \\
\hline A13 & I/O & \\
\hline A14 & I/O & \\
\hline A15(LSB) & OUT & \\
\hline & & CRU INTERFACE \\
\hline \(\overline{\mathrm{CE}}\) & IN & Chip Enable. \(\overline{\mathrm{CE}}\) is low when the CPU is transferring data to or from the DMAC via the CRU. The other CRU lines are ignored when \(\overline{\mathrm{CE}}\) is high. \(\overline{\mathrm{CE}}\) is normally generated by decoding a particular range of CRU addresses from the high order address lines A0-A9, and should not be low when memory accesses are being performed. \\
\hline
\end{tabular}

Peripheral and Interface Circuits
\begin{tabular}{|c|c|c|}
\hline Signature & I/O & Description \\
\hline CRUIN & OUT & CRU Input Data (to the CPU from the DMAC). CRUIN is at high impedance when \(\overline{\mathrm{CE}}\) is high. When \(\overline{\mathrm{CE}}\) is low, CRUIN contains the value of the bit addressed by A10-A14 to be read by the CPU. \\
\hline CRUOUT & IN & CRU Output Data (from the CPU to the DMAC). CRUOUT contains the value of the datum to be transferred to the DMAC by the CPU during CRU operations. \\
\hline \multirow[t]{2}{*}{CRUCLK} & \multirow[t]{2}{*}{IN} & CRU Output Data Clock. CRUCLK strobes the datum contained on CRUOUT to the bit addressed by \(\mathrm{A} 10-\mathrm{A} 14\) when CE is low. \\
\hline & & MEMORY CONTROL \\
\hline \(\overline{\text { MEMEN }}\) & OUT & Memory Enable. \(\overline{\text { MEMEN }}\) is at high impedance except when the DMAC is accessing memory. When MEMEN is low, a memory cycle is in progress and no other device may access memory until the cycle is completed. \\
\hline DBIN & OUT & Memory Data Read Enable. DBIN is at high-impedance except when the DMAC is accessing memory. During DMAC memory cycles DBIN indicates the direction of memory data transfer; i.e. DBIN \(=1\) for memory read and \(=0\) for memory write operations. \\
\hline \(\overline{W E}\) & OUT & Write Enable. \(\overline{W E}\) is at high impedance except when the DMAC is accessing memory. The timing for \(\overline{\mathrm{WE}}\) is identical to that of the \(\overline{\mathrm{WE}}\) output of the 9900 CPU's. \(\overline{\mathrm{WE}}\) performs the function of strobing data from a DMA device into memory during DMA. \\
\hline READY & IN & Memory Transfer Ready. READY is sampled at the end of each clock cycle during each DMAC memory cycle. If READY \(=0\), the memory cycle is extended an additional clock cycle and READY is sampled again until \(\operatorname{READY}=1\), at which time the memory cycle continues to completion. \\
\hline \(\overline{\text { MEMCY }}\) & I/O & Memory Cycle. \(\overline{\text { MEMCY }}\) is at high impedance except when the DMAC is accessing memory. \(\overline{\text { MEMCY}}\) is low during all but the last clock cycle of each DMAC memory cycle. As an input, \(\overline{M E M C Y}\) is used to avoid bus conflicts during DMAC-to-DMAC control transfer. \\
\hline & & DMA DEVICE HANDSHAKE \\
\hline \(\overline{\text { ACCRQ0 }}\) & IN & DMA Device - Access Request. \(\overline{\mathrm{ACCRQ}}\) is asserted by the DMA device connected to channel 0 when it wishes to access memory. \\
\hline \(\overline{\text { ACCGR0 }}\) & OUT & DMA Device 0 Access Granted. \(\overline{A C C G R 0}\) is active while the DMAC is performing a data transfer between memory and the DMA device connected to Channel 0 . \\
\hline \(\overline{\text { ACCRQ1 }}\) & IN & DMA Device 1 Access Request. \(\overline{A C C R Q 1}\) provides the identical function for DMA Device 1 as does ACCRQ0 for DMA Device 0. \\
\hline \(\overline{\text { ACCGR1 }}\) & OUT & DMA Device 1 Access Granted. ACCGR1 provides the identical function for DMA Device 1 as does ACCGR0 for DMA Device 0 . \\
\hline \(\overline{\text { DMACC }}\) & OUT & DMA accessing memory is active when the system buses are under DMA control. \(\overline{\mathrm{DMACC}}\) can be used to control the drive direction of bidirectional buffers (when required) such that A10-A14, \(\overline{\text { MEMCY }}\) and \(\overline{\mathrm{HOLD}}\) are outputs when \(\overline{\mathrm{DMACC}}\) is active. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline Signature & I/O & Description \\
\hline & \multirow{3}{*}{OUT} & INTERRUPT OUTPUT \\
\hline \multirow[t]{2}{*}{\(\overline{\text { INT }}\)} & & Interrupt Output. \(\overline{\text { INT }}\) is low when either channel has transferred the specified number of bytes of data and the interrupt for that channel is enabled. \\
\hline & & DMA CONTROL \\
\hline \(\overline{\text { HOLD }}\) & I/O & Hold Request. \(\overline{\text { HOLD }}\) is an open-drain output which may be tied to other DMACs as an input to the CPU. \(\overline{H O L D}\) becomes active when one of the Access Request signals is active and the channel corresponding to the access request is enabled. As an input, \(\overline{H O L D}\) is used to set the internal \(\overline{\mathrm{HOLD}}\) condition by the equation: \(\overline{\mathrm{HOLD}} \mathrm{J}(\mathrm{INT})=\mathrm{ACCRQn} *\) (HOLD + \(\overline{\text { HOLDA }}\) ). \\
\hline HOLDA & IN & Hold Acknowledge. HOLDA is asserted by the CPU to indicate that it is entering the Hold state to allow a DMAC to access memory. It becomes active in response to the HOLD signal. \\
\hline \(\overline{\text { ENBIN }}\) & IN & Enable Input. \(\overline{\text { ENBIN }}\) must be low in order for the DMAC to access memory. When \(\overline{\mathrm{ENBIN}}=1\), a higher priority device is contending for access, thus inhibiting the DMAC from granting access. \\
\hline \(\overline{\text { ENBOUT }}\) & \multirow[t]{2}{*}{OUT} & Enable Output. \(\overline{\text { ENBOUT }}\) is active only when \(\overline{\text { ENBIN }}=0\) and neither channel is enabled. and requesting access. \(\overline{\text { ENBOUT }}\) is connected to the \(\overline{\text { ENBIN }}\) input of the DMAC of next lower priority. \\
\hline & & CLOCK SIGNALS \\
\hline \(\bar{\phi}\) & \multirow[t]{2}{*}{IN} & Clock Input. When the DMAC is used with a TMS 9900 Microprocessor this signal is provided by the \(\overline{\phi 1}\) output of the TIM 9904 Clock Generator. In a 9980 system this signal is connected to the CKOUT output of the TMS 9980, and HOLD should be sychronized to avoid changing during \(\overline{\phi 1}\). \\
\hline & & DEVICE RESET \\
\hline \(\overline{\text { RESET }}\) & IN & Device Reset. When \(\overline{\text { RESET }}\) is active, the DMAC is reset to a known state where both DMA channels are disabled. ( \(\mathrm{MAR}=\mathrm{LAR}=0\), All status bits inactive, CHSEL \(=\) CnASEL \(=0\) ). \\
\hline VCC & IN & 5 Volts DC \(\pm 5 \%\) \\
\hline GND & IN & 0 Volt reference. Pin 21 provides ground for the TMS 9911 logic. Pin 32 is the ground for signal buffers. \\
\hline
\end{tabular}

\section*{PROGRAM DESCRIPTION}

Each of the 2 channels of the DMAC has two 16-bit registers: a Memory Address Register (MAR), and a Last Address Register (LAR). The Memory Address Register contains the memory address which the next memory cycle by that channel will access. After each memory access is completed, the Memory Address Register is automatically updated to the address for the next memory access. As the Memory Address Register is incremented, it is compared to the value contained in the Last Address Register. If the comparison is true, a status bit and (if enabled) an interrupt to the CPU are activated, indicating that the desired block of data has been transferred.
Each access requires that the DMAC gain control of the System Memory Bus. When the DMAC has control of the bus, no other DMAC or the CPU may perform a memory operation until the DMAC completes its memory cycle. Each memory access is performed by generating the necessary address and control signals to transfer a byte or word of data between system memory and the DMA peripheral device connected to the active channel.

The sequence of operations for using the TMS9911 DMAC is as follows: The host CPU sets up the control registers of the DMAC through the system's serial communication channel, the CRU.
At system power-up, the host must put the DMAC into an initialized state. This can be done with hardware by activating the DMAC's RESET pin, or through software addressing the CRU output bit SWRST (software reset).

The channel to be used for the current DMA transfer is selected by setting the CHSEL (channel select) CRU bit. Two independent channels are implemented on each TMS 9911 chip with an automatic priority of \(\mathrm{CH} 0>\mathrm{CH} 1\). When more than two DMA channels are required in a system, multiple TMS9911 circuits can be used.with priority established using the ENBIN \(/ \overline{\text { ENBOUT }}\) chain, as shown in the system diagram.

The DMAC can control the transfer of sixteen-bit words or eight-bit bytes. The mode of operation is selected using the WRDSLn CRU bit. When byte mode is chosen, address bit A15 changes with each transfer. Memory systems which allow byte transfers must implement A15.

Having established the operational mode of this channel, the host CPU sets up the contents of the Memory Address Register and Last Address Register. Access to the MAR or LAR is gained by setting the sense of the CnASEL CRU bit. Thus the user executes a Set Bit One to CnASEL and LDCR for the sixteen bits of the MAR. Execution of another sixteen-bit LDCR sets up the contents of the LAR and the DMAC channel is configured to run.
If an interrupt should be issued by the DMAC when its operation is complete the IENB CRU bit for this channel must be set. Interrupts from TMS9911's are processed by the TMS9901 Programmable Systems Interface as shown in the system diagram. Alternately, interrupts of DMAC's can be wire-ORed and the CPU can poll DMAC channels to locate the active OPCOMP CRU bit.

The DMAC channel cannot begin to function until a final CRU bit, CHENBn, is set. Operation of the DMA channel is then under direct control of the \(\overline{\mathrm{ACCRQ}} / \overline{\mathrm{ACCGR}}\) handshake.
Each \(\overline{\text { ACCRQ }}\) by the DMA peripheral device causes the DMAC to gain memory bus control through the \(\overline{\text { HOLD }}\) / HOLDA handshake with the host CPU. \(\overline{\text { ACCRQ }}\) may be held active continually by the DMA device, but is normally released after each transfer or block of transfers.

Termination of DMA channel activity can occur several ways. Though the host CPU can reset the DMAC or clear its CHENBn CRU bit, normal DMA termination occurs when the contents of the Memory Address Register equals that of the Last Address Register. Transfer does not occur to the LAR address. LAR is computed for the transfer of \(n\) bytes as follows:
\[
\operatorname{LAR}=\mathrm{MAR}+\mathrm{n}
\]

Hence if MAR \(=4\) and 6 bytes are to be transferred, LAR \(=10\) and the last transfer is to address 9 .
Status of the TMS9911 can be read through the CRU. CRU status input bits inform the host of the state of CRU output bits and provide a method for checking operation completeness by software.

\section*{990/9900 FAMILY MICROCOMPUTER COMPONENTS}
- IEEE Std. 488-1975 Compatible
- Source and Acceptor Handshake
- Complete Talker and Listener Functions with Extended Addressing
- Controller and System Controller Capability
- Service Request
- Remote and Local with Lockout
- Serial and Parallel Polling
- Device Clear
- Device Trigger
- Compatible with TMS 9911 DMA Controller
- Single +5 V Power Supply
- Interfaces directly to SN75160/1/2 Transceivers

\section*{DESCRIPTION}

The TMS 9914 General Purpose Interface Bus Adapter is a microprocessor controlled versatile device which enables the designer to implement all of the functions or a subset described in the IEEE Std. 488-1975. Using this standard, a variety of instruments can be interconnected and remotely or automatically programmed and controlled. The TMS 9914 is fabricated with N-channel silicon-gate technology and is completely TTL compatible on all inputs and outputs including the power supply ( +5 V ). It needs a single phase clock (nominally 5 MHz ) which may be independent of the microprocessor system clock and, therefore, it can easily be interfaced with most microprocessors. The general purpose interface bus adapter (GPIBA) performs the majority of the functions contained in IEEE STd. 488-1975 and is versatile enough to allow software implementation of those sections not directly implemented in hardware.


Figure 1. Typical System Interconnect


Table 1. Pin Description
\begin{tabular}{|c|c|c|}
\hline Name & I/O & Description \\
\hline DI01 through DI08 & I/O & DATA I/O lines: aliow data transfer between the TMS 9914 and the IEEE 488 data bus. \\
\hline DAV & I/O & \begin{tabular}{l|l} 
DATA VALID: Handshake Line. Sent by source device to indicate & TO BE \\
to acceptors that there is valid data on the IEEE bus data lines. & ASSIGNED
\end{tabular} \\
\hline NRFD & I/O & NOT READY FOR DATA: Handshake Line. Sent by the acceptor to the source device to indicate when it is ready for a new byte of data. \\
\hline NDAC & I/O & DATA NOT ACCEPTED: Handshake Line. Sent by acceptor to source device to indicate when it has accepted the current byte on the data bus. \\
\hline ATN & I/O & ATTENTION: Management Line. Sent by the controller. When ATN is asserted, the information on the data lines is interpreted as commands, sent by the controller... When ATN is false, the data lines carry data. \\
\hline IFC & I/O & INTERFACE CLEAR. Management Line. Sent by system controller to set the interface system, portions of which are contained in all interconnected devices in a known quiescent state. System controller assumes control. Open drain output with internal pullup. \\
\hline REN & I/O & REMOTE ENABLE: Management Line. Sent by system controller and is used in conjunction with other messages to select between two alternate sources of programming data, e.g. via interface or front panel. Open drain output with internal pullup. \\
\hline SRQ & I/O & SERVICE REQUEST: Management Line. Issued by a device on the bus to the controller to indicate a need for service. \\
\hline EOI & I/O & END OR IDENTIFY: Management Line. If ATN is false, this signal is sent by the "talker" to indicate the end of a multiple byte transfer. If sent by the controller with ATN true, this will perform the parallel polling sequence. \\
\hline \(\overline{\text { CONTROLLER }}\) & O & Bus transceiver control line. Indicates that the device is the controller. \\
\hline TE & O & TALK ENABLE: Bus transceiver control line. Indicates the direction of data transfer on the data bus. \\
\hline D0 through D7 & I/O & Data I/O lines that allow transfer of data between TMS 9914 and the microprocessor. \\
\hline RS0 through RS2 & I & Address lines through which the TMS 9914 registers can be accessed by the microprocessor. \\
\hline DBIN & I & When true (high) DBIN indicates to the TMS 9914 that the microprocessor is about to read from one of its registers. When false, that the microprocessor is about to write to one of its registers. \\
\hline \(\overline{\mathrm{WE}}\) & I & WRITE ENABLE: indicates to the TMS 9914 that one of its registers is being written to \\
\hline \(\stackrel{\rightharpoonup}{\mathrm{CE}}\) & I & \(\overline{\text { CHIP ENABLE }}\) : selects and enables the TMS 9914 for an microprocessor data transfer. \\
\hline \(\overline{\mathrm{INT}}\) & 0 & INT: Open drain output. Sent to microprocessor to indicate the occurrence of an event on the bus requiring service. \\
\hline \(\overline{\text { ACCRQ }}\) & O & ACCESS REQUEST: Signal to TMS 9911 DMA controller requesting DMA. \\
\hline
\end{tabular}

NOTE: The names of the IEEE bus lines have been maintained, and are therefore negative logic signals.

\section*{FUNCTIONAL DESCRIPTION}

The TMS 9914 interfaces to the CPU with an eight-bit bidirectional data bus, three register select lines, two DMA control lines, reset and interrupt request lines, a DBIN and a \(\overline{\mathrm{WE}}\) line.

The internal architecture of the TMS 9914 is arranged into 13 registers, there being seven WRITE and six READ registers. Some are actually address ports through which current status can be obtained. Table 2 lists these registers and their addresses. The microporcessor accesses a TMS 9914 register by supplying the correct register address in conjunction with \(\overline{\mathrm{WE}}\) and DBIN. The \(\overline{\mathrm{CE}}\) is used to enable the address decode.

Table 2. TMS 9914 Registers and Addresses
\begin{tabular}{lcccccc}
\multicolumn{1}{c}{ NAME } & TYPE & RS2 & RS1 & RSO & DBIN & WE \\
INTERRUPT STATUS 0 & \(R\) & 0 & 0 & 0 & 1 & 1 \\
INTERRUPT MASK 0 & W & 0 & 0 & 0 & 0 & 0 \\
INTERRUPT STATUS 1 & \(R\) & 0 & 0 & 1 & 1 & 1 \\
INTERRUPT MASK 1 & W & 0 & 0 & 1 & 0 & 0 \\
ADDRESS STATUS & \(R\) & 0 & 1 & 0 & 1 & 1 \\
BUS STATUS & \(R\) & 0 & 1 & 1 & 1 & 1 \\
AUXILIARY COMMAND & W & 0 & 1 & 1 & 0 & 0 \\
ADDRESS SWITCH & \(R\) & 1 & 0 & 0 & 1 & 1 \\
ADDRESS & W & 1 & 0 & 0 & 0 & 0 \\
SERIAL POLL & W & 1 & 0 & 1 & 0 & 0 \\
COMMAND PASS & & & 1 & 1 & 0 & 1 \\
THROUGH & W & 1 & 1 & 0 & 0 & 1 \\
PARALLEL POLL & R & 1 & 1 & 1 & 1 & 0 \\
DATA IN & W & 1 & 1 & 1 & 0 & 0
\end{tabular}

NOTE: The Address Switch register is external to the TMS 9914

In DMA operation the TMS 9911 supplies the memory address but not the peripheral device address (i.e., RS0-2, \(\overline{\mathrm{CE}}\) ) are not supplied). When the TMS 9914 sets \(\overline{\text { ACCRQ }}\) low true, it is either because of a byte input or a byte output, and this will happen whether or not DMA transfer will take place. If in response to \(\overline{\mathrm{ACCRQ}}\) an \(\overline{\mathrm{ACCGR}}\) (access granted) is received, the \(\overline{\mathrm{ACCRQ}}\) will be reset and a DMA transfer will take place between the system memory and either the Data In or Data Out register. If the data transfer is with the microprocessor and if the microprocessor addresses either the Data In or Data Out register, the \(\overline{\mathrm{ACCRQ}}\) line will be reset. Note that in DMA mode the sense of DBIN is inverted.

Table 3 lists the commands which are directly handled by the TMS 9914, and those which require intervention by the microprocessor for their implementation.

Table 3. Remote Multiple Message Coding
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & \[
\stackrel{\infty}{0}
\] & \[
\stackrel{\mathrm{O}}{0}
\] & O & \[
\stackrel{2}{0}
\] & \[
\stackrel{\mathrm{O}}{\mathrm{O}}
\] & \[
\stackrel{O}{0}
\] & \[
\stackrel{O}{O}
\] & \[
\stackrel{\rightharpoonup}{0}
\] & & Note \\
\hline Addressed Command Group & ACG & x & 0 & 0 & 0 & X & X & x & X & AC & \\
\hline Device Clear & DCL & X & 0 & 0 & 1 & 0 & 1 & 0 & 0 & UC & \\
\hline Group Execute Trigger & GET & X & 0 & 0 & 0 & 1 & 0 & 0 & 0 & AC & \\
\hline Go To Local & GTL & X & 0 & 0 & 0 & 0 & 0 & 0 & 1 & AC & \\
\hline Listen Address Group & LAG & X & 0 & 1 & X & X & X & X & X & AD & \\
\hline Local Lock Out & LLO & X & 0 & 0 & 1 & 0 & 0 & 0 & 1 & UC & \\
\hline My Listen Address & MLA & X & 0 & 1 & L & L & L & L & L & AD & 1 \\
\hline My Talk Address & MTA & X & 1 & 0 & T & T & T & T & T & AD & 2 \\
\hline My Secondary Address & MSA & X & 1 & 1 & S & S & S & S & S & SE & 3,4 \\
\hline Other Secondary Address & OSA & & & & & & & & & SE & 4,5 \\
\hline Other Talk Address & OTA & & & & AG & MT & & & & AD & \\
\hline Primary Command Group & PCG & & & & & & & & & - & 6 \\
\hline Parallel Poll Configure & PPC & X & 0 & 0 & 0 & 0 & 1 & 0 & 1 & AC & 7 \\
\hline Parallel Poll Enable & PPE & X & 1 & 1 & 0 & S & P & P & P & SE & 8,9 \\
\hline Parallel Poll Disable & PPD & X & 1 & 1 & 1 & D & D & D & D & SE & 8, 10 \\
\hline Parallel Poll Unconfigure & PPU & X & 0 & 0 & 1 & 0 & 1 & 0 & 1 & UC & 11 \\
\hline Secondary Command Group & SCG & X & 1 & 1 & X & X & X & X & X & SE & \\
\hline Selected Device Clear & SDC & X & 0 & 0 & 0 & 0 & 1 & 0 & 0 & AC & \\
\hline Serial Poll Disable & SPD & X & 0 & 0 & 1 & 1 & 0 & 0 & 1 & UC & \\
\hline Serial Poll Enable & SPE & X & 0 & 0 & 1 & 1 & 0 & 0 & 0 & UC & \\
\hline Take Control & TCT & X & 0 & 0 & 0 & 1 & 0 & 0 & 1 & AC & 12 \\
\hline Talk Address Group & TAG & X & 1 & 0 & X & X & X & X & X & AD & \\
\hline Universal Command Group & UCG & X & 0 & 0 & 1 & X & X & X & X & UC & \\
\hline Unlisten & UNL & X & 0 & 1 & 1 & 1 & 1 & 1 & 1 & AD & \\
\hline Untalk & UNT & X & 1 & 0 & 1 & 1 & 1 & 1 & 1 & AD & \\
\hline \multicolumn{12}{|l|}{Symbols: AC - Addressed Command} \\
\hline \multicolumn{12}{|l|}{AD - Address (Talk or Listen)} \\
\hline \multicolumn{12}{|l|}{UC - Universal Command} \\
\hline \multicolumn{12}{|l|}{SE - Secondary (Command or Address)} \\
\hline \multicolumn{12}{|l|}{\begin{tabular}{l}
0 - Logical Zero (high level on IEEE Bus; Low level within 9914). \\
1 - Logical One (Low level on IEEE Bus; High level within 9914). \\
X - Don't Care (received message) \\
X - Must Not Drive (transmitted message)
\end{tabular}} \\
\hline
\end{tabular}

\section*{Peripheral \\ and Interface Circuits}

Notes to Table 3:
1. LL LL L: Represents the coding for the device listen address.
2. T T T T T: Represents the coding for the device talk address.
3. S S S S S: Represents the coding for the device secondary address.
4. Secondary addresses will be handled via address pass through.
5. OSA will be handled as an invalid secondary address pass through by the MPU.
6. \(\mathrm{PCG}=\mathrm{ACG} \vee \mathrm{UCG} \vee \mathrm{LAG} \vee \mathrm{TAG}\)
7. PPC will be handled in software by the MPU via Unrecognized Address Command Group pass through.
8. PPE, PPD will be handled via pass through next secondary feature.
9. S P P P represents the sense and bit for remote configurable parallel poll.
10. D D D D specify don't care bits that must be sent all zeroes, but need not be decoded by receiving device.
11. PPU is handled via Unrecognized Universal Command Group pass through.
12. TCT will be handled via Unrecognized Addressed Command Group pass through. However, in this case, the device must be in TADS before the pass through will occur.

Interrupt Status Registers 0 and 1
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline INTO & INT1 & BI & BO & END & SPAS & RLC & MAC \\
\hline GET & UUCG & UACG & APT & DCAS & MA & SRQ & IFC \\
\hline
\end{tabular}

INT0 An interrupt occurred in register 0
INT1 An interrupt occurred in register 1
BI A byte has been received
BO A byte has been output
END An EOI occurred with ATN false
SPAS Serial Poll Active State has occurred with rsv set in the Serial Poll register
RLC A REMOTE/LOCAL change has occurred
MAC An address change has occurred

GET A Group Execute Trigger has occurred UUCG An Undefined Universal Command has been received
UACG An Undefined Addressed Command has been received. This bit will also be set on receipt of a secondary command when the pts feature in the Auxiliary Command register is utilized.
APT A secondary address has occurred
DCAS Device Clear Active State has occurred
MA My Address (MLAVMTA)• \(\overline{\text { SPSM }}\)
SRQ A Service Request has been received
IFC An IFC has been received

INT0 is the logical OR of each bit of Interrupt Status Register 0 ADDed with the respective bit of Interrupt Mask Register 0. INT1 is the same but applies to Interrupt Mask and Status Register 1. Reading either Interrupt Status Register will also clear it. The INT line will be cleared only when the interrupt status register which caused the interrupt is read.

Interrupt Mask Registers 0 and 1
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline GET & UUCG & UACG & APT & DCAS & MA & SRO & SPAS \\
\hline
\end{tabular}

The Interrupt Mask Registers 0 and 1 correspond to the Interrupt Status Registers 0 and 1 respectively, with the exception of INT0 and INT1.

Address Status Register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline REM & LEO & ATV & LPAS & TPAS & \begin{tabular}{c} 
LADS \\
V \\
LADS
\end{tabular} & \begin{tabular}{c} 
TADS \\
V \\
TADS
\end{tabular} & ulpa \\
\hline
\end{tabular}

The Address Status Register is used to convey the addressed state of the talker/listener and the remote/local and local lockout condition. This information is derived from the TMS 9914 internal logic states at the time of reading. The ulpa bit is used for dual addressing and indicates the state of the LSB of the bus at last primary addressed time.

Bus Status Register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline ATN & DAV & NDAC & NRFD & EOI & SRQ & IFC & REN \\
\hline
\end{tabular}

The Bus Status Register allows the microprocessor to obtain the current status of the IEEE 488 Bus Management Lines.

Auxiliary Command Register


The Auxiliary Command Register allows control of additional features on chip and provides a means of inputting some of the local messages to the interface functions. Table 4 lists these messages and commands. If \(\mathrm{C} / \mathrm{S}=1\), the feature will be set and if \(\mathrm{C} / \mathrm{S}=0\), the feature will be cleared. If \(\mathrm{C} / \mathrm{S}=\mathrm{NA}\), it should be sent as zero.

Table 4. Auxiliary Commands
\begin{tabular}{llllllll} 
Function & Mnemonic & \(C / S\) & \(f 4\) & \(f 3\) & \(f 2\) & \(f l\) & \(f 0\) \\
Chip Reset & rst & \(0 / 1\) & 0 & 0 & 0 & 0 & 0 \\
Release ACDS holdoff & dacr & \(0 / 1\) & 0 & 0 & 0 & 0 & 1 \\
Release RFD holdoff & rhfd & NA & 0 & 0 & 0 & 1 & 0 \\
Holdoff on all data & hdfa & \(0 / 1\) & 0 & 0 & 0 & 1 & 1 \\
Holdoff on EOI only & hdfe & \(0 / 1\) & 0 & 0 & 1 & 0 & 0 \\
Set new byte available false & nbaf & NA & 0 & 0 & 1 & 0 & 1 \\
Force group execute trigger & fget & \(0 / 1\) & 0 & 0 & 1 & 1 & 0 \\
Return to local & rtl & \(0 / 1\) & 0 & 0 & 1 & 1 & 1 \\
Return to locál immediate & rtli & 0 & 0 & 0 & 1 & 1 & 1 \\
Send EOI with next byte & feoi & NA & 0 & 1 & 0 & 0 & 0 \\
Listen only & lon & \(0 / 1\) & 0 & 1 & 0 & 0 & 1 \\
Talk only & ton & \(0 / 1\) & 0 & 1 & 0 & 1 & 0 \\
Take control synchronously & tcs & NA & 0 & 1 & 1 & 0 & 1 \\
Take control asynchronously & tca & NA & 0 & 1 & 1 & 0 & 0 \\
Go to standby & gts & NA & 0 & 1 & 0 & 1 & 1 \\
Request parallel poll & rpp & \(0 / 1\) & 0 & 1 & 1 & 1 & 0 \\
Send interface clear & sic & \(0 / 1\) & 0 & 1 & 1 & 1 & 1 \\
Send remote enable & sre & \(0 / 1\) & 1 & 0 & 0 & 0 & 0 \\
Request contol & rqc & NA & 1 & 0 & 0 & 0 & 1 \\
Release control & rlc & NA & 1 & 0 & 0 & 1 & 0 \\
Disable all interrupts & dai & \(0 / 1\) & 1 & 0 & 0 & 1 & 1 \\
Pass through next secondary & pts & NA & 1 & 0 & 1 & 0 & 0 \\
Set T1 delay & stdl & \(0 / 1\) & 1 & 0 & 1 & 0 & 1 \\
\hline
\end{tabular}

Address Register
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline edpa & dal & dat & A5 & A4 & A3 & A2 & A11 \\
\hline
\end{tabular}
\begin{tabular}{llll} 
edpa & enable dual primary addressing & dat & disable the talk function \\
dal & disable the listen function & A1 - A5 & primary device address
\end{tabular}

The Address Switch Register corresponds to the Address Register. A power-up RESET or a rst command with C/S = 1 will leave the chip in a totally idle state. At this point, the Address Switch Register is read and the value is written into the Address Register. The reset condition is then cleared by sending rst with \(\mathrm{C} / \mathrm{S}=0\).

Serial Poll Register
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline S8 & rsv & S6 & S5 & S4 & S3 & S2 & S1 \\
\hline
\end{tabular}

The Serial Poll register is used to establish the status byte that is sent out when the controller conducts a serial poll. Bits 1 through 6 and 8 contain status information, while bit \(7, \mathrm{rsv}\), is used to enable the SRQ line and to indicate to the controller which device(s) was responsible for making a service request.

Command Pass Through Register
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline DIO8 & DIO7 & DIO6 & DIO5 & DIO4 & DIO3 & DIO2 & DIO1 \\
\hline
\end{tabular}

The Command Pass Through Register is used to pass through to the microprocessor any commands or secondary addresses that are not automatically handled in the TMS 9914.

Parallel Poll Register
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline PP8 & PP7 & PP6 & PP5 & PP4 & PP3 & PP2 & PP1 \\
\hline
\end{tabular}

This register contains the status bit that is output when the controller conducts a parallel poll.
Data-In Register
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline DIO8 & DIO7 & DIO6 & DIO5 & DIO4 & DIO3 & DIO2 & DIO1 \\
\hline
\end{tabular}

The data-in register is used to move data from the interface bus when the chip is addressed as a listener. Upon receipt of a data byte, the chip will hold NRFD true until the microprocessor reads the data-in register, when NRFD will be set false automatically.

Data-Out Register
\begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline DIO8 & DIO7 & DIO6 & DIO5 & DIO4 & DIO3 & DIO2 & DIO1 \\
\hline
\end{tabular}

The data-out register is used to move data from the TMS 9914 onto the IEEE std 488-1975 data bus.
After sending a byte out on the bus, the device can take part in a new handshake only after a new byte is placed in the data-out register, when it will be able to send DAV true again.

Features of TIM 9915:
- Controls the operation of \(4 \mathrm{~K} / 16 \mathrm{~K} / 64 \mathrm{~K}\) Dynamic

RAMs
- Creates Static RAM Appearance
- Generation and Synchronization of
\(-\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}\), clocks (and precharge)
- \(\overline{\mathrm{WE}}\) Signal
- Address Multiplexing
- Refresh (multiple modes)
- Works over wide range of memory speeds
- Access from 120 ns up to refresh limits
- Even faster with precision R/C's
- Performs multiple memory cycles
- Read, Early Write, Read/Write, RMW
- Page-Mode Operation for all memory cycle types
- Selectable Refresh Modes
- Transparent
- Cycle Steal
- Burst Mode
- Refresh Violation Detection
- Automatic Burst Mode on violation
acknowledgement
- Simple Asynchronous START Clock
- Extended CAS Data Hold Control via CASHOLD
- All system outputs are
- Bus Drivers ( 24 mA guaranteed)
- Tri-State

NOTES: Transparent Refresh Interface for Popular Microprocessors.

Z80 "MREF' = REF
8080A M1 - T4 = REF
\[
8085 \mathrm{M} 1 \cdot \mathrm{~T} 4=\text { REF }
\]


\section*{TMS 9900 \\ MEMEN - JTK \(\quad \alpha \rightarrow\) REF}

\section*{DESIGN GOAL}

This document describes the design specifications for a product under development. Texas Instruments reserves the right to change these specifications in any manner, without notice.

\section*{990/9900 FAMILY MICROCOMPUTER COMPONENTS}
- Second sourced by SMC as CRT5027
- TTL Compatibility
- Standard and Non-standard CRT Monitor Capability
- Scrolling Capability
- Interlaced and Non-interlaced Formatting
- Fully Programmable Display Format

Characters per data row
Data rows per frame
Raster scans per data row
Raster scans per frame
- Fully Programmable Monitor Format

Blanking
Horizontal sync
Vertical sync
Composite sync
- Two Programming Methods

Processor controlled PROM on data bus
- Generation of Cursor Video
- N-channel Silicon-Gate Technology

\section*{DESCRIPTION}

The TMS9927 is a single-chip video timer and controller produced using N-channel silicon-gate MOS technology. This 40-pin package contains the logic to generate all the timing signals for display of video data on standard or nonstandard CRT monitors in both interlaced or noninterlaced format. The only function not on the chip is the dot counter; which, due to high video frequencies, cannot easily be implemented with MOS technology. All the inputs and outputs are TTL compatible.

There are nine 8 -bit control registers which are user programmable (see Table 1). Seven of the control registers are for horizontal and vertical formatting and two are for cursor address.


Figure 1. Typical System Interconnect

\section*{TMS 9927 PIN FUNCTIONS}
\begin{tabular}{|c|c|c|}
\hline Signature & I/O & Description \\
\hline D0-7 & I/O & Data bus. Input bus for control words from microprocessor or PROM. Bidirectional bus for cursor address. \\
\hline CS & I & Signals chip that it is being addressed \\
\hline S0-3 & I & Register address bits for selecting one of seven control registers or either of the cursor address registers \\
\hline \(\overline{\mathrm{DS}}\) & I & Strobes D0-7 into the appropriate register or outputs the cursor character address or cursor line address onto the data bus \\
\hline DCC & I &  \\
\hline H7-1 & O & Character counter outputs. \\
\hline R0-2 & O &  \\
\hline H0/DR0 & O & Pin definition is user programmable. Output is MSB of Character Counter if MSB of Characters/Data Row word is a " 1 ", otherwise output is MSB of Data Row Counter \\
\hline R3 & O & Least significant bit of the scan counter. In interlaced mode this bit defines the odd or even field. In this way, odd scan lines of the character font are selected during the odd field and even scans during the even field \\
\hline DR 1-5 & O & Data Row counter outputs \\
\hline BL & O & Defines non active portion of horizontal and vertical scans. \\
\hline HSYN & O & Initiates horizontal retrace \\
\hline VSYN & O & Initiates vertical retrace \\
\hline CSYN & O & Active in non-interlaced mode only. Provides a true RS-170) composite sync waveform. \\
\hline Vcc & PS & +5 volt Power Supply \\
\hline \(V_{\text {D }}\) & PS & + 12 volt Power Supply \\
\hline \(\mathrm{V}_{\text {SS }}\) & PS & Ground reference \\
\hline
\end{tabular}

\section*{FUNCTIONAL DESCRIPTION}

\section*{Application Oriented Use}

The TMS9927 interfaces to the central processor unit, if one is used, through the communications register unit (CRU) via a TMS990 1, as shown in Figure 2, or it functions as a mapped memory device. The TMS9901 converts 8 bits of serial CRU data to parallel data to feed the TMS9927 data bus for loading the control registers. The CPU, using the CRU, decodes the high order bits of the address for the TMS9927 chip select and the four low order bits are connected directly to the TMS9927 Video Timer and Controller (VTC) for control register select. The character column (H1-H7) and row lines (DR1-DR5) combine to address the refresh RAM. The refresh RAM outputs the seven-bit ASCII code for the character to be displayed to the character generator, the TMS4710. The character generator uses the raster scan counter ( \(\mathrm{R}(0-\mathrm{R} 2\) ) to select which row of the dot matrix to output. A shift register then shifts the dot information out to the video terminal at the dot frequency.

The TMS9927 does have a self-load function as shown in Figure 3. It is accomplished by putting the self-load command on the VTC select lines and strobing DATA STROBE ( \(\overline{\mathrm{DS}}\) ). This causes the TMS9927 to output address information on its row select lines to the control PROM ( 74 S 288 ). The outputs of the control PROM are loaded into the VTC control registers. There are two types of self-load: processor and nonprocessor. The nonprocessor self-load automatically starts the timing chain after load is completed. Processor self-load only causes a self-load and then waits for the start command from the processor. The select signals to the VTC which cause self-load should be applied for the entire duration of self-load.

Table 1. Select Decodes
\begin{tabular}{|c|c|c|c|c|c|}
\hline SO & S1 & S2 & S3 & Command & Description \\
\hline 0 & 0 & 0 & 0 & Load Control Register 0 & \\
\hline 0 & 0 & 0 & 1 & Load Control Register 1 & \\
\hline 0 & 0 & 1 & 0 & Load Control Register 2 & \\
\hline 0 & 0 & 1 & 1 & Load Control Register 3 & See Table 2 \\
\hline 0 & 1 & 0 & 0 & Load Control Register 4 & \\
\hline 0 & 1 & 0 & 1 & Load Control Register 5 & \\
\hline 0 & 1 & 1 & 0 & Load Control Register 6 & \\
\hline 0 & 1 & 1 & 1 & Processor Self Load & Command from processor instructing TMS 9927 to enter Self Load Mode \\
\hline 1 & 0 & 0 & 0 & Read Cursor Row Address & \\
\hline 1 & 0 & 0 & 1 & Read Cursor Character Address & \\
\hline 1 & 0 & 1 & 0 & Reset & Resets timing chain to top left of page. Reset is latched on chip by \(\overline{\mathrm{DS}}\) and counters are held until released by start command. \\
\hline 1 & 0 & 1 & 1 & Up Scroll & Increments address of first displayed data row on page. ie; prior to receipt of scroll command-top line \(=0\), bottom line \(=23\). After receipt of Scroll Command-top line \(=1\), bottom line \(=0\). \\
\hline 1 & 1 & 0 & 0 & Load Cursor Character Address & \\
\hline 1 & 1 & 0 & 1 & Load Cursor Row Address & \\
\hline 1 & 1 & 1 & 0 & Start Timing Chain & Receipt of this command after a Reset or Processor Self Load command will release the timing chain approximately one scan line later. In applications requiring synchronous operation of more than one TMS9927 the dot counter carry should be held low during the \(\overline{\mathrm{DS}}\) for this command. \\
\hline 1 & 1 & 1 & 1 & Non-Processor Self Load & Device will begin self load via PROM when \(\overline{\mathrm{DS}}\) goes low. The 1111 command should be maintained on S0-3 long enough to guarantee self load (Scan counter should cycle through at least once). Self load is automatically terminated and timing chain initiated when the all " 1 ' \(s\) " condition is removed, independent of \(\overline{\mathrm{DS}}\). For synchronous operation of more than one TMS 9927, the Dot Counter Carry should be held low when this command is removed. \\
\hline
\end{tabular}

Note: During Self Load, the scan counter states corresponding to the nine load command addresses will load the appropriate register. Therefore if reseting of the cursor \(X\) and \(Y\) position registers is required via selfload the PROM words for address 1100 and 1101 should be programmed as all zeros.


Figure 3. Self-load Command

\section*{ARCHITECTURE}

\section*{General}

The functional block illustrates the architecture of the TMS9927 video timer and controller. The architecture is designed to be as general as possible so that by programming the control registers properly almost any raster scan CRT can be controlled with this chip.

\section*{Select Lines}

Lines \(\mathrm{S} 0-\mathrm{S} 3\) are the select lines. They select the control register for loading via the data bus (DB(0)-DB7) and also select control functions for the device (see Table 1). The bit assignments for the nine control registers are given in Table 2. Notice that the cursor line address and the character address can both be read; therefore, the TMS9927 data bus must be bidirectional.

Table 2. TMS 9927 Control Registers.

SKEW BITS DATA ROWS/FRAME

REG 0
 REG 3 MODE INTERLACED/ HSYNC WIDTH HSYNC DELAY
 LAST DISPLAYED DATA ROW REG 6 \begin{tabular}{|l|l|l|l|l|l|l|l|}
\hline 0 & & 2 & & & & & 7 \\
\hline
\end{tabular} CURSOR CHARACTER ADDRESS

REG 7


SCANS/DATAROW CHARACTERS/DATAROW VERTICALDATASTART

- Single 5 Volt Power Supply, \(\pm 10 \%\)
- 15,360 Bits Read Only Memory
- 1024 Bits Random-Access Memory
- All Inputs and Outputs TTL Compatible (No Pull-Up Resistors Needed)
- Maximum Access Time - 400 ns
- Maximum Cycle Time - 400 ns
- Low Power Dissipation of 300 mW (Typical)
- Programmable Chip Select and Output Enable Buffers for Expansion
- N-MOS Silicon-Gate Technology
- Standard \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) Temperature Range

\section*{DESCRIPTION}

24-Pin Ceramic and Plastic
Dual-in-line Packages (Top Viezv)


The TMS 9932 is a 15,360 bit read only memory and a 1024 bit random access memory organized as 1920 words of 8 bit length ROM and 128 words of 8 bit length RAM. The highest 128 addresses will access the RAM, while the lower 1920 addresses access the ROM.

The device is fabricated using N -channel silicon gate technology and is completely static, allowing simple interfacing to bipolar and other MOS circuitry with a minimum system parts count.

All inputs can be driven by 7400 series TTL circuits without the use of any external pull-up resistors. Similarly, each output can drive up to two 7400 series TTL circuits without external resistors.

The data outputs are tri-state for OR tying multiple devices on a common bus. A logical zero on the chip select (CS) or the output enable input (OE) forces the input/output buffers into the high impedance state. Chip select and read/write input ( \(R \bar{W}\) ) allow data to be written into the RAM while automatically forcing the I/O buffers into the high impedance state.

The device is supplied in 24 pin dual-in-line plastic and ceramic packages designed for insertion in mounting hole rows on 600 -mil centers.

The device is designed for operation over a commercial temperature range from \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\).

\section*{OPERATION}
\(\underline{\operatorname{Address}\left(\mathrm{A}_{0}-\mathrm{A}_{10}\right)}\)
The 11-bit positive-logic address is decoded on-chip to select one of 2048 words of 8-bit length in the memory array. Addresses 0 to 1919 are ROM addresses; addresses 1920 to 2047 are RAM addresses. \(\mathrm{A}_{0}\) is the leastsignificant bit and \(\mathrm{A}_{10}\) is the most-significant bit of the word addresses.

\section*{Chip Select (CS)}

Chip select can be programmed at the factory at the same time the ROM is programmed to be active with either a high or low input signal. This allows for system expansion to use more than one ROM/RAM circuit. When chip select is disabled, data cannot be written into the RAM and the outputs are in the high-impedance state.

\section*{\(\underline{\text { Mode Select (R/ } \bar{W} \text { ) }}\)}

The \(\mathrm{R} / \overline{\mathrm{W}}\) input must be high during read and low during write operations to the RAM. Prior to an address change, \(\mathrm{R} / \overline{\mathrm{W}}\) must be in the read state and must remain in that state for a minimum period to eliminate the possibility of data being written into an unwanted position.

\section*{Output Enable (OE)}

The output enable input can be programmed, during mask fabrication, to be active with either a high or a low input signal. When output enable is active, all eight outputs are enabled and the eight-bit addressed word can be read. When output enable is not active, all eight outputs are in a high-impedance state.

\section*{Data Input/Output (I/O1-I/O8)}

The common input/output terminals are used for both read and write operations. During a write cycle, data must be set up a minimum time before \(\mathrm{R} / \overline{\mathrm{W}}\) goes to the read state (high) to ensure that correct data will enter the addressed memory cell. Also, input data must be held a minimum time after the rise of \(\mathrm{R} / \overline{\mathrm{W}}\).

The output buffers are controlled by output enable and chip select. To read data, output enable and chip select must be valid.

\(\mathrm{L}=\) LOW, \(\mathrm{H}=\mathrm{HIGH}, \mathrm{X}=\) DON'T CARE, \(\mathrm{Z}=\) HIGH IMPEDANCE, \(?=\) INDETERMINATE

\section*{Functional Block Diagram}

\section*{Absolute Maxmum Ratings Over Operating Free-Air Temperature Range (Unless Otherwise Noted)*}

Supply voltage, Vcc (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 to 7 V
Input voltage (any input) (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.0 .5 to 7 V
Continuous power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 W
Operating free-air temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(0^{\circ}\) to \(70^{\circ} \mathrm{C}\)
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
"Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Voltage values are with respect to the ground terminal.

Recommended Operating Conditions
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multicolumn{3}{|c|}{\(0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}\)} & \multirow[b]{2}{*}{UNIT} \\
\hline & NIN & NOM & MAX & \\
\hline Supply voltage, \(\mathrm{V}_{\mathrm{CC}}\) & 4.5 & 5 & 5.5 & V \\
\hline High-level input voltage, \(\mathrm{V}_{1 \text { H }}\) & 2 & & \(V_{C c}\) & V \\
\hline Low-level input voltage, \(\mathrm{V}_{11}\) (see Note 2) & -0.5 & & 0.8 & V \\
\hline Read cycle time, \(\mathrm{t}_{\text {cral }}\) & & 400 & & ns \\
\hline Write cycle time, \(\mathrm{t}_{\text {c( }}(\mathrm{W})\) & & 400 & & ns \\
\hline Write pulse width, \(\mathrm{tw}_{\text {w }}(\mathrm{w})\) & & 250 & & ns \\
\hline Address setup time, \(1_{\text {SU(A) }}\) & & 120 & & ns \\
\hline Chip select setup time, \(\mathrm{t}_{\text {SUICS }}\) & & 350 & & ns \\
\hline Data setup time 1 su(0) & & 300 & & ns \\
\hline Address hold time, \(\mathrm{t}_{\mathrm{h}(\mathrm{A})}\) & & 30 & & ns \\
\hline Data hold time, th(0) & & 30 & & ns \\
\hline Operating free-air temperature, \(\mathrm{T}_{\mathrm{A}}\) & 0 & & 70 & C \\
\hline
\end{tabular}

NOTE 2: The algebraic convention where the most negative limit is designated as minimum is used in this data sheet for logic voltage levels only.

\section*{Electrical Characteristics Over Recommended Operating Free-Air Temperature Range (Unless Otherwise Noted)}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{PARAMETER} & \multicolumn{2}{|r|}{TEST CONDITIONS} & MIN TYPt & MAX & UNIT \\
\hline \(\mathrm{V}_{\mathrm{OH}}\) & High-level output voltage & \(\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}\), & \(\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}\) & 2.4 & & V \\
\hline \(\mathrm{V}_{\mathrm{OL}}\) & Low-level output voltage & \(\mathrm{I}_{\mathrm{OL}}=3.2 \mathrm{~mA}\) & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\) & 0.45 & & V \\
\hline I & Input current & \(V_{1}=0\) to 5.25 V & & 10 & & \(\mu \mathrm{A}\) \\
\hline lozh & Off state output current, high-level voltage applied & CS at 2.0 V , & \(\mathrm{V}_{0}=4 \mathrm{~V}\) & 15 & & \(\mu \mathrm{A}\) \\
\hline lozı & Off-state output current, low-level voltage applied & CS at 2.0 V , & \(\mathrm{V}_{0}=0.45 \mathrm{~V}\) & \(-50\) & & \(\mu \mathrm{A}\) \\
\hline & & \(\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}\) & \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) & 55 & & \\
\hline ICC & Supply current from Vcc & \(\mathrm{I}_{0}=0 \mathrm{~mA}\) & \(\mathrm{T}_{\mathrm{A}}=-40^{\circ}\) to \(125^{\circ} \mathrm{C}\) & 55 & & mA \\
\hline \(C_{i}\) & Input capacitance & \[
\begin{aligned}
& V_{1}=0 \mathrm{~V}, \\
& f=1 \mathrm{MHz}
\end{aligned}
\] & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 4 & & pF \\
\hline C。 & Output capacitance & \[
\begin{aligned}
& V_{o}=0 \mathrm{~V} \\
& f=1 \mathrm{MHz}
\end{aligned}
\] & \[
T_{A}=25^{\circ} \mathrm{C}
\] & 10 & & pF \\
\hline
\end{tabular}
\({ }^{\dagger}\) All typical values are at \(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).

Peripheral
and Interface Circuits

\section*{TMS 9932 JC,NC}

COMBINATION ROM/RAM MEMORY

Switching Characteristics Over Recommended Supply Voltage Range, 2 Series 74 TTL Load, \(\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{\multirow[b]{2}{*}{PARAMETER}} & \multicolumn{3}{|r|}{\(0^{\circ}-70^{\circ} \mathrm{C}\)} & \multirow{2}{*}{UNIT} \\
\hline & & MIN & TYP & MAX & \\
\hline \(\mathrm{t}_{\text {a }}(\mathrm{A})\) & Access time from address & & 400 & & ns \\
\hline \(\mathrm{ta}_{\text {(CS }}\) & Access time from chip select & & 300 & & ns \\
\hline \(\mathrm{ta}_{\text {(OE) }}\) & Access time from output enable & & 100 & & ns \\
\hline \(\mathrm{tov}_{\text {( }}\) ) & Previous output data valid after address change & & 40 & & ns \\
\hline \(\mathrm{t}_{\mathrm{pxz}}\) & Output disable time from output enable (see Note 3) & & 150 & & ns \\
\hline
\end{tabular}

NOTE 3: This parameter defines the delay for the I/O bus to enter the input mode


Write Cycle Timing


NOTE: FOR MEASURING TIMING REQUIREMENTS AND CHARACTERISTICS \(V_{I H}=2.0 V_{1}, V_{I L}=0.50 \mathrm{~V}, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=\mathbf{2 0 \mathrm { ns } \text { AND ALL TIMING POINTS }}\) ARE 50\% POINTS.

\section*{TMS 9932 JC,NC COMBINATION ROM/RAM MEMORY}

\section*{SOFTWARE PACKAGE}

The TMS 9932 is a fixed program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer inputs supplied in the format shown. The device is organized as 1920 8 bit words with address locations numbered 0 to 1919. Any 8 bit word can be coded as a 2 digit hexadecimal number between 00 and FF. All stored words and addresses in the format are coded in hexadecimal numbers. In coding, all binary words must be in positive logic before conversion to hexadecimal. I/O1 is considered the least significant bit and I/O8 the most significant bit. Addresses input A0 is least significant and A10 is most significant.

Every card should include the TI Customer Device Number in the form MP XXXX-XXX ( 8 digit number to be assigned by TI) in columns 71 through 80.

Output enable is customer programmable. Every card should include in column 70 a 1 if the output is to be enabled with a high level input at \(\overline{\mathrm{OE}}\) or a 0 for enabling with a low level input.

The 1920 coded words must be supplied on 120 cards with 16 two digit hex numbers per card.
\begin{tabular}{|c|c|c|}
\hline CARD & COLUMN & \\
\hline 1 & 1-9 & BLANK \\
\hline & 10 & :(ASCII character colon) \\
\hline & 11-12 & 10 (specifies 16 words per card) \\
\hline & 13 & BLANK \\
\hline & 14-16 & Hex address of 1st word on 1st card (0th word, address normally 000) \\
\hline & 17-18 & BLANK \\
\hline & 19-20 & Oth word in Hex \\
\hline & - & \\
\hline & - & \\
\hline & - & \\
\hline & 49-50 & 15th word in Hex \\
\hline & 51-69 & BLANK \\
\hline & 70 & Output Enable ( \(\overline{\mathrm{OE}}\) ) Active State \\
\hline & 71-80 & Customer Device Number \\
\hline CARD & COLUMN & HEXADECIMAL INFORMATION \\
\hline 120 & 1-9 & BLANK \\
\hline & 10 & :(ASCII character colon) \\
\hline & 11-12 & 10 \\
\hline & 13 & BLANK \\
\hline & 14-16 & Hex address of 1st word on 120th card (1904th word, address normally 770) \\
\hline & 17-18 & BLANK \\
\hline & 19-20 & 1904th word in Hex \\
\hline & - & \\
\hline & - & \\
\hline & - & \\
\hline & 49-50 & 1919th word in Hex \\
\hline & 51-69 & BLANK \\
\hline & 70 & Output Enable ( \(\overline{\mathrm{OE}}\) ) Active State \\
\hline & 71-80 & Customer Device Number \\
\hline
\end{tabular}
- \(65,536 \times 1\) Organization
(16 Addressable 4096-Bit Loops)
- Performance:
\begin{tabular}{clc} 
LATENCY & READ OR & READ, \\
TIMEAT & WRITE & MODIFY \\
5 MHz & CYCLE & WRITE CYCLE \\
(MAX) & (MIN) & (MIN) \\
\(820 \mu \mathrm{~s}\) & 200 ns & 300 ns
\end{tabular}
- Full TTL Compatibility (No Pull-up

Resistors Required) on All Inputs
Except \(\phi 1\), \(\phi\) 2, and Chip Enable
- Low Power Dissipation:

280 mW Operating (Typical @ 5 MHz )
25 mW Recirculating (Typical @ 1 MHz )
\(<1 \mathrm{~mW}\) Standby (Typical)
- Two-Phase CCD Clocks
- N-Channel Silicon-Gate Technology
- 16-Pin, 400-Mil Dual-in-Line Package

\section*{TMS 6011 JC, NC \\ ASYNCHRONOUS DATA INTERFACE (UART)}
- Transmits, Receives, and Formats Data
- Full-Duplex or Half-Duplex Operation
- Operation from DC to 200 kHz
- Static Logic
- Buffered Paralle! Inputs and Outputs
- Programmable Word Lengths . . 5, 6, 7, 8 Bits
- Programmable Information Rate
- Programmable Parity Generation/Verification
- Programmable Parity Inhibit
- Automatic Data Formatting
- Automatic Status Generation
- 3-State Push-Pull Buffers
- Low-Threshold Technology
- Standard Power Supplies . . . 5 V, -12 V
- Full TTL Compatibility . . . No External Components


\section*{990/9900 FAMILY MICROCOMPUTER COMPONENTS}
- SBP/TMS 9900 Series Microprocessor Family Peripheral
- 16 Individual, Single-Bit, Software Configurable I/O Ports
- 20/40 mA Current Sinking Outputs
- 28-Pin Package
- Software Compatible with TMS 9901 when used in conjunction with SBP 9961
- TTL Compatible I/O
- Wide Ambient Temperature Operation
- SBP \(9960 \mathrm{CJ}: 0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
- SBP 9960EJ: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
- SBP 9960MJ: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
- SBP \(9960 \mathrm{NJ}:-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) (with high-reliability processing)
- I \({ }^{2}\) L Technology
- Constant Current Power Source
- Fully Static Operation
- Single Phase Edge-Triggering Clock
- Wide Temperature Stability

\section*{DESCRIPTION}

The SBP 9960 CRU I/O Expander is a ruggedized monolithic software-configuration input/output device fabricated with oxide separated Integrated Injection Logic \(\left(I^{2} \mathrm{~L}\right)\) technology. The SBP 9960 provides a flexible and efficient Communications Register Unit (CRU) based interface between the SBP/TMS 9900 series Family of Microprocessors and auxiliary systems functions ranging from bit-oriented sensors and actuatore to byte/word/n-bit-field oriented peripherals.

Under software control, each of the SBP 9960s sixteen individual single-bit I/O ports may be configured to either the input or output mode. \(I^{2} \mathrm{~L}\) technology enables the SBP 9960 s static logic, and TTL compatible I/O, to operate over a very wide ambient temperature range from a single \(d\) - \(c\) power source with output current sink capability up to 40 mA . When the SBP 9960 is used in conjunction with the SBP \(9961 \mathrm{I}^{2} \mathrm{~L}\) Interrupt-Controller/Timer, the SBP 9960/SBP 9961 pair form an \(I^{2} L\) systems alternate to the N-channel MOS TMS 9901 Programmable Systems Interface device while maintaining strict compatibility with existing software handlers developed in support of the TMS 9901.

\section*{sBP 9960 PIN ASSIGNMENTS AND FUNCTIONS}
\begin{tabular}{|c|c|c|c|c|}
\hline Signature & Pin & I/O & \multicolumn{2}{|l|}{Description} \\
\hline S0 & 6 & IN & \multicolumn{2}{|l|}{\multirow[t]{5}{*}{ADDRESS SELECT LINES. The data bit being accessed by the CRU interface is specified by the 5 -bit code appearing on \(\mathrm{S} 0-\mathrm{S} 4\).}} \\
\hline S1 & 7 & IN & & \\
\hline S2 & 8 & IN & & \\
\hline S3 & 9 & IN & & \\
\hline S4 & 10 & IN & & \\
\hline CRUIN & 4 & OUT & \multicolumn{2}{|l|}{CRU DATA IN (to CPU). Data specified by S0-S4 is transmitted to the CPU by CRUIN. When \(\overline{\mathrm{CE}}\) is not active, CRUIN is pulled to logic-level high.} \\
\hline CRUOUT & 2 & IN & \multicolumn{2}{|l|}{CRU DATA OUT (from CPU). When \(\overline{\mathrm{CE}}\) is active data present on the CRUOUT input will be strobed by CRUCLK and written into the CRU bit specified by S0-S4.} \\
\hline CRUCLK & 3 & IN & \multicolumn{2}{|l|}{CRU CLOCK (from CPU). CRUCLK specifies that valid data is present on the CRUOUT line.} \\
\hline \(\overline{\text { RESET }}\) & 1 & IN & \multicolumn{2}{|l|}{POWER-UP RESET. When active (low), \(\overline{\text { RESET }}\) forces all I/O's (P0-P15) to input mode.} \\
\hline \(\overline{\mathrm{CE}}\) & 5 & IN & \multicolumn{2}{|l|}{CHIP ENABLE. Whenractive (low), data may be bidirectionally transferred between the SBP 9960 and the CPU.} \\
\hline INJ & 28 & & \multicolumn{2}{|l|}{Supply Current} \\
\hline GND & 14 & & \multicolumn{2}{|l|}{Ground Reference} \\
\hline P0 & 27 & I/O & \multicolumn{2}{|l|}{\multirow[t]{3}{*}{I/O pins}} \\
\hline P1 & 26 & I/O & & \\
\hline P2 & 25 & I/O & & \\
\hline P3 & 24 & I/O & \multicolumn{2}{|c|}{\(\overline{\text { RESET }} 10\) O \({ }^{28}\)} \\
\hline P4 & 23 & I/O & cruout 24 & \(\mathrm{J}_{27} \mathrm{PO}\) \\
\hline P5 & 22 & I/O & \multirow[t]{2}{*}{cruclk 3} & \multirow[t]{2}{*}{\(\mathrm{J}_{26} \mathrm{P} 1\)} \\
\hline P6 & 21 & I/O & & \\
\hline P7 & 20 & I/O & Crucle 30 & \(]^{25}\) P2 \\
\hline P8 & 19 & I/O & \(\overline{C E} 5\) & \(\mathrm{J}_{24}\) P3 \\
\hline P9 & 18 & I/O & \multirow[t]{2}{*}{so 60} & \multirow[t]{2}{*}{\(]_{23} \mathrm{P} 4\)} \\
\hline P10 & 17 & I/O & & \\
\hline P11 & 16 & I/O & S17 & \(\mathrm{J}^{22} \mathrm{P5}\) \\
\hline P12 & 15 & I/O & S2 8 [ & \(\mathrm{j}_{21} \mathrm{P6}\) \\
\hline P13 & 13 & I/O & \multirow[t]{2}{*}{S3 9 [} & \multirow[t]{2}{*}{[20 P7} \\
\hline P14 & 12 & I/O & & \\
\hline P15 & 11 & I/O & \multirow[t]{2}{*}{\[
\text { P15 } 11 \text { 号 }
\]} & \(7^{19} \mathrm{~PB}\) \\
\hline & & & & \multirow[t]{2}{*}{\(\mathrm{J}_{717} \mathrm{P} 10\)} \\
\hline & & & P14 12 [ & \\
\hline & & & P13 13 [ & \(\mathrm{J}^{16}\) P11 \\
\hline & & & \[
\text { GND } 14
\] & \(]^{15}\) P12 \\
\hline
\end{tabular}

\section*{FUNCTIONAL DESCRIPTION}

\section*{SBP 9960/CPU Interface}

The SBP 9960 communicates with the CPU through the Communications Register Unit (CRU) interface as shown in Figures 1 and 3. The SBP 9960s CRU interface consists of: a) five CRU address select lines (S0-S4), b) a single chip enable (CE), c) a 9960 to CPU serial data-bit line (CRUIN), d) a CPU to 9960 serial data-bit line (CRUOUT), and e) a CPU to 9960 serial data-bit clock (CRUCLK). When \(\overline{\mathrm{CE}}\) is activated (logic level low), S0-S4 select a specific single-bit I/O port as indicated in Table 1. In the case of an SBP 9960 write operation, the datum is transferred from the CPU to the SBP 9960 via the CRUOUT line. The CRUOUT datum is strobed into the selected single-bit port by CRUCLK. In the case of a SBP 9960 read operation, the selected single-bit port is sampled by the CPU via the CRUIN line.


Figure 1.

\section*{CRU Brt Assignments}

Table 1 describes the SBP 9960's CRU bit assignments. Note that CRU bits \(1-14\) have been reserved for the SBP 9961 thereby insuring software compatibility between the SBP 9960/SBP9961 pair and the TMS 9901.

\section*{Input/Output}

One of sixteen SBP 9960, single-bit, combination open-collector-output/resister-divider-input I/O ports is conversationally represented in Figure 2. As a direct result of the open-collector output structure, the data flow direction through the port is determined by the stored logic-level of the associated output-register bit in combination with the data flow direction of the external device serviced by the port. When the ouput-register bit \((\mathrm{Q})\) is at logic-level high, the corresponding package pin \((\mathrm{P})\) is essentially floating and therefore free to be externally pulled to either the high or low logic-level. In other words, when \(Q\) is at logic-level high, the ports data flow direction can be either inward, where an external device pulls P to the high or low logic-level; or the data flow direction can be outward, where an external resistor \((R)\) both pulls \(P\) to logic-level high and sources current drive into the inputs of external devices. When Q is at logic-level low, the ports unconditional data flow direction is outward, where \(P\) has the capacity to sink \(20 / 40^{*} \mathrm{~mA}\) of current from external devices. Q can be reset to logic-level low through CPU execution of a SET BIT TO ZERO (SBZ) instruction; Q can be set to logic-level high through: 1) a hardware initiated reset ( \(\overline{\operatorname{RESET}}\) ), 2) a software initiated reset ( \(\overline{\mathrm{RST}}\) : CRU BIT 15) preceded by setting the control (CRU BIT 0) to logic-level high, or 3) CPU execution of a SET BIT TO ONE (SBO) instruction. Note that both \(\overline{\operatorname{RESET}}\) and RST affect all sixteen single-bit I/O ports while CPU execution of either an SBO or SBZ instruction can be targeted at an individual single-bit port independent of uninvolved ports. Once the data flow direction has been established for each single-bit port, CPU communication with the external devices driven or sensed by each individual port is effected through execution of the CRU instructions: LDCR, STCR, SBO, SBZ, and TM.


FIGURE 2. 1 of 16 Single-Bit I/O Ports
*Outputs P0, P1, P2, and P3 have extended current sink capability to 40 mA

Table 1. SBP 9960 CRU Bit Assignments


NOTES: (1) Bits 1.14 reserved for SBP 9961 Interval Timer/Interrupt Controller
(2) Writing a zero to bit 15 while CONTROL \(=1\) executes a software reset of the \(1 / O\) ports.
(3) Data present on the port will be read without affecting the data.
(4) Writing data to the port will both program the port to the output mode and output the data.
(5) These outputs are provided with extended sink-current capability to 40 mA .

\section*{System Operation}

During a typical power-up sequence of a SBP 9960 -based system, \(\overline{\text { RESET }}\) should be activated (logic-level low) to force the SBP 9960 to the state where each of the sixteen individual single-bit I/O ports is in the input mode. System software should then configure each single-bit port as required. If a given port must be reconfigured from the input to output mode after power-up, the associated output-register bit must be set to logic-level high through CPU execution of an SBO instruction.

\section*{SBP 9960/SBP 9961 EMULATION OF THE TMS 9901}

Figure 3 shows the system configuration of a SBP 9960 functioning in conjunction with a SBP 9961 in emulation of a TMS 9901. Note the common connection of: a) the individual chip enables, and b) the CRU interface lines. For a complete description of the SBP 9961 and the TMS 9901 refer respectively to the SBP 9961 Interrupt-Controller/ Timer Data Manual and the TMS 9901 Programmable Systems Interface Data Manual.


Figure 3. SBP 9960/SBP9961 System Configuration

\section*{ELECTRICAL SPECIFICATIONS}

Recommended Operating Conditions, Unless Otherwise Noted \(\mathrm{I}_{\mathrm{cc}}=70 \mathrm{~mA}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{PARAMETER} & MIN & NOM & MAX & UNIT \\
\hline \multicolumn{2}{|l|}{Supply current, ICC} & 63 & 70 & 77 & mA \\
\hline \multicolumn{2}{|l|}{High-level output voltage, \(\mathrm{V}_{\mathrm{OH}}\)} & & & 5.5 & V \\
\hline \multicolumn{2}{|l|}{Low-level output current, IOL} & & & \(20^{\dagger}\) & mA \\
\hline \multirow{3}{*}{Operating free-air temperature, \(\mathrm{T}_{\mathrm{A}}\)} & SBP 9960MJ, SBP 9960NJ & -55 & & 125 & \multirow{3}{*}{\({ }^{\circ} \mathrm{C}\)} \\
\hline & SBP 9960EJ & -40. & & 85 & \\
\hline & SBP 9960CJ & 0 & & 70 & \\
\hline
\end{tabular}
\({ }^{\dagger} 40 \mathrm{~mA}\) on extended drive outputs P0, P1, P2, and P3

Electrical Characteristics (Over Recommended Operating Free-Air Temperature Range, Unless Otherwise Noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{2}{|r|}{TEST CONDITIONS \({ }^{\dagger}\)} & MIN & TYP \(\ddagger\) & MAX & UNIT \\
\hline \(V_{\text {IH }}\) High-level input voltage & & & 2 & & & \(V\) \\
\hline \(V_{\text {IL }}\) Low-level input voltage & & & & & 0.8 & V \\
\hline VIK Input clamp voltage & \({ }^{1} \mathrm{CC}=\mathrm{MIN}\), & \(I_{1}=-12 \mathrm{~mA}\) & & & -1.5 & V \\
\hline \({ }^{1} \mathrm{OH}\) High-level output current & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{CC}}=70 \mathrm{~mA}, \\
& \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V} .
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \\
& \mathrm{~V}_{\mathrm{OH}}=5.5 \mathrm{~V}
\end{aligned}
\] & & & 400 & \(\mu \mathrm{A}\) \\
\hline VOL Low-level output voltage & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{CC}}=70 \mathrm{~mA}, \\
& \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V},
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}(40 \mathrm{~mA} \S)
\end{aligned}
\] & & & 0.5 & V \\
\hline II Input current & \(\mathrm{I}_{\mathrm{CC}}=70 \mathrm{~mA}\), & \(\mathrm{V}_{1}=2.4 \mathrm{~V}\) & \multicolumn{3}{|c|}{225} & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}
\({ }^{\dagger}\) For conditions shown as MAX, use the approprlate value specified under recommended operating conditions.
\(\ddagger\) All typical values are at \({ }^{\mathrm{I}} \mathrm{CC}=70 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
§Extended drive outputs only.

Timing Requirements Over Full Range of Operating Conditions
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{PARAMETER} & MIN NOM & MAX & UNIT \\
\hline \(\mathrm{t}_{\text {su1 }}\) & Setup time for SO-S4, \(\overline{C E}\), or CRUOUT before CRUCLK & 200 & & ns \\
\hline \(\mathrm{t}_{\text {su }} 2\) & Setup time, input before valid CRUIN & 200 & & ns \\
\hline \({ }_{\text {t }}\) (CRUCLK) & CRU clock pulse width & 100 & & ns \\
\hline \(t_{h}\) & Hold time for Address or Data & 0 & & ns \\
\hline
\end{tabular}

\section*{Switching characteristics Over Full Range of Recommended Operating Conditions}
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & TEST CONDITIONS & MIN & TYP & MAX \\
\hline tPD & \begin{tabular}{l} 
Propagation delay, SO-S4 or \(\overline{\mathrm{CE}}\) \\
to valid CRUIN
\end{tabular} & \(\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=300 \Omega\) & 300 & ns \\
\hline
\end{tabular}


\section*{SWITCHING CHARACTERISTICS}

\section*{INPUT, OUTPUT, AND INPUT/OUTPUT STRUCTURES}
A. EOUIVALENT OF EACH INPUT

\section*{990/9900 FAMILY MICROCOMPUTER COMPONENTS}
- SBP/TMS 9900 Series Microprocessor Family Peripheral
- 15 Dedicated, Maskable, Prioritized, Encoded Interrupts
- 20 mA Current Sinking Outputs
- 40-Pin Package
- Independently Clocked 14-Bit Interval/Event Timer
- Software Compatible with TMS 9901 when used in conjunction with SBP 9960
- TTL Compatible I/O
- Wide Ambient Temperature Operation
- SBP 9961CJ: \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
- SBP 9961EJ: \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
- SBP 9961MJ: \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
- SBP \(9961 \mathrm{NJ}:-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) (with high-reliability processing)
- \(\mathrm{I}^{2} \mathrm{~L}\) Technology
- Constant Current Power Source
- Fully Static Operation
- Single Phase Edge-Triggering Clock
- Wide Temperature Stability

\section*{DESCRIPTION}

The SBP 9961 Interrupt-Controller/Timer is a ruggedized, monothlithic, Communications Register Unit (CRU) programmable, multifunction systems support device fabricated with oxide separated Integrated Injection Logic ( \(\mathrm{I}^{2} \mathrm{~L}\) ) technology. The SBP 9961 provides the SBP/TMS 9900 series Family of Microprocessors with a flexible independently clocked interval/event timer plus maskable prioritized interrupt encoding capability. \(\mathrm{I}^{2} \mathrm{~L}\) technology. enables the SBP 9961s static logic, and TTL compatible I/O, to operate over a very wide ambient temperature range from a single d-c power source. When the SBP 9961 is used in conjunction with the I \({ }^{2} \mathrm{~L}\) SBP 9960 CRU I/O Expander, the SBP 9961/SBP 9960 pair form an \(I^{2} \mathrm{~L}\) systems alternate to the N-channel MOS TMS 9901 Programmable Systems Interface device while maintaining strict compatibility with existing software handlers developed in support of the TMS 9901.

SBP 9961 PIN ASSIGNMENTS AND FUNCTIONS
\begin{tabular}{l|c|c|l} 
Signature & Pin & \(I / O\) & \multicolumn{1}{c}{ Description } \\
\hline S0 & 33 & IN & \(\begin{array}{l}\text { ADDRESS SELECT LINES. The data bit being accessed by the CRU interface } \\
\text { S1 }\end{array}\) \\
S2 & 35 & IN \\
S3 specified by the 4-bit code appearing on S1-S4. S0 is used as the high order select \\
S4 & 31 & IN \\
CRUIN when the SBP 9961 is used with the SBP 9960 in emulation of the TMS
\end{tabular}\(]\)\begin{tabular}{l} 
Ine \\
CRUOUT
\end{tabular}

\begin{tabular}{l|c|c|l} 
Signature & Pin & I/O & \multicolumn{1}{c}{ Description } \\
\hline TIMCLK & 11 & IN & \begin{tabular}{l} 
TIMER CLOCK IN. External clock used for the timer decrementer. May be \\
externally tied to the CLOCK input pin. \\
TIMER DECREMENTER EQUALS ZERO. Low active pulse indicating that
\end{tabular} \\
\hline TDZ & 30 & OUT & \begin{tabular}{l} 
TIME \\
the timers decrementer contains a value of zero (all logic-level lows).
\end{tabular} \\
IC0 & 3 & OUT & \begin{tabular}{l} 
INTERRUPT CODE LINES (to CPU). IC0 (MSB) through IC3 output the
\end{tabular} \\
IC1 & 4 & OUT & \begin{tabular}{l} 
binary code corresponding to the highest priority enabled interrupt most recently \\
IC2
\end{tabular} \\
& 5 & OUT \\
asserted.
\end{tabular}

\section*{FUNCTIONAL DESCRIPTION}

\section*{SBP 9961/CPU Interface}

The SBP 9961 communicates with the CPU through the Communications Register Unit (CRU) interface as shown in Figures 1 and 4. The SBP 9961s CRU interface consists of : a) five CRU address select lines (S0-S4), b) a single chip enable ( \(\overline{\mathrm{CE}}\) ), c) a 9961 to CPU serial data-bit line (CRUIN), d) a CPU to 9961 serial data-bit line (CRUOUT), and e) a CPU to 9961 serial data-bit clock (CRUCLK). When \(\overline{\mathrm{CE}}\) is activated (logic-level low), S0-S4 selects a specific CRU-bit function as indicated in Table 1. In the case of a SBP 9961 write operation, the datum is transferred from the CPU to the SBP 9961 via the CRUOUT line. The CRUOUT datum is strobed into the selected 9961 CRU-bit function by CRUCLK. In the case of a SBP 9961 read operation, the selected CRU-bit function is sampled by the CPU via the CRUIN line.

Table 1. CRU Bit Assignments
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline CRU BIT & so & S1 & S2 & S3 & S4 & CRU READ DATA & CRU WRITE DATA \\
\hline 0 & O(4) & 0 & 0 & 0 & 0 & Control Bit & Control \(\mathrm{Bit}^{(1)}\) \\
\hline 1 & 0 & 0 & 0 & 0 & 1 & \(\overline{\text { INT1/TIM1 }}{ }^{(2)}\) & Mask 1/TIM1 \({ }^{\text {(3) }}\) \\
\hline 2 & 0 & 0 & 0 & 1 & 0 & \(\overline{\text { INT2/TIM2 }}\) & Mask2/TIM2 \\
\hline 3 & 0 & 0 & 0 & 1 & 1 & INT3/TIM3 & Mask3/TIM3 \\
\hline 4 & 0 & 0 & 1 & 0 & 0 & INT4/TIM4 & Mask4/TIM4 \\
\hline 5 & 0 & 0 & 1 & 0 & 1 & \(\overline{\text { INT5/TIM5 }}\) & Mask5/TIM5 \\
\hline 6 & 0 & 0 & 1 & 1 & 0 & INT6/TIM6 & Mask6/TIM6 \\
\hline 7 & 0 & 0 & 1 & 1 & 1 & INT7/TIM7 & Mask \(7 / \mathrm{TIM} 7\) \\
\hline 8 & 0 & 1 & 0 & 0 & 0 & INT8/TIM8 & Mask8/TIM8 \\
\hline 9 & 0 & 1 & 0 & 0 & 1 & \(\overline{\text { INT9/TIM9 }}\) & Mask9/TIM9 \\
\hline 10 & 0 & 1 & 0 & 1 & 0 & \(\overline{\text { INT10/TIM10 }}\) & Mask 10/TIM10 \\
\hline 11 & 0 & 1 & 0 & 1 & 1 & \(\overline{\text { INT11/TIM11 }}\) & Mask11/TIM11 \\
\hline 12 & 0 & 1 & 1 & 0 & 0 & INT12/TIM12 & Mask \(12 / \mathrm{TIM12}\) \\
\hline 13 & 0 & 1 & 1 & 0 & 1 & \(\overline{\text { INT13/TIM13 }}\) & Mask13/TIM13 \\
\hline 14 & 0 & 1 & 1 & 1 & 1 & \(\overline{\text { INT14/TIM14 }}\) & Mask14/TIM14 \\
\hline 15 & 0 & 1 & 1 & 1 & 1 & INT15/INTREQ & Mask 15 \\
\hline
\end{tabular}

NOTES: (1) \(0=\) Interrupt Mode; \(1=\) TIMCLK Mode.
(2) Data present on \(\overline{\mathrm{N} T}\) input (or timer value) will be read regardless of mask value.
(3) While in the Interrupt Mode (Control Bit \(=0\) ), writing a " \(\boldsymbol{j}\) " into a mask will enable interrupt, " 0 " will disable.
(4) When the SBP \(9961 /\) SBP 9960 pair are used in emulation of the TMS 9901, S0 is used to distinguish between activation of the \(9961(S O=0)\) v.s. the \(9960(S O=1)\).

\section*{Interrupt Control}

A block diagram of the SBP 9951s interrupt control section is shown in Figure 2. The interrupt inputs are sampled on the positive-going edge of CLOCK and are ANDed with their respective mask bits. If an interrupt input is active (low) and enabled (MASK \(=1\) ), the signal is passed through the priority encoder where the highest priority signal is encoded into a 4-bit binary word as shown in Table 2. This word, along with an interrupt request, is then output to the CPU on the positive-going edge of the next CLOCK.

The output signals will remain valid until either the corresponding interrupt input is removed, the interrupt is disabled (MASK \(=0\) ), or a higher priority enabled interrupt becomes active. When the highest priority enabled interrupt is removed, the code corresponding to the next highest priority enabled interrupt is output. If no enabled interrupt is active, \(\overline{\text { INTREQ }}\) will be pulled to logic-level high with IC0-IC3 retaining the last asserted interrupt code. \(\overline{\operatorname{RESET}}\) (power-up reset) will force the interrupt code IC0-IC 3 to \((0,0,0,0)\) with \(\overline{\text { INTREQ }}\) pulled high, and will reset all mask bits low (interrupts disabled). Individual interrupts can be subsequently enabled (disabled) by programming the appropriate mask bits. Unused interrupt inputs may be used as data inputs by disabling the interrupt (MASK \(=0\) ).


Figure 1. SBP 9961 Block Diagram


Figure 2. Interrupt Control Logic

Table 2. Interrupt Code Generation
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline INTERRUPT/STATE & PRIORITY & \(\mathrm{I}_{\mathrm{co}}\) & \(\mathrm{IC1}\) & \({ }^{1}\) C2 & \(\mathrm{I}_{\mathrm{C}}\) & İNTREQ \\
\hline INT 1 & 1 (HIGHEST) & 0 & 0 & 0 & 1 & 0 \\
\hline \(\overline{\text { INT }} 2\) & 2 & 0 & 0 & 1 & 0 & 0 \\
\hline INT 3/TIMER & 3 & 0 & 0 & 1 & 1 & 0 \\
\hline INT 4 & 4 & 0 & 1 & 0 & 0 & 0 \\
\hline \(\overline{\text { INT } 5}\) & 5 & 0 & 1 & 0 & 1 & 0 \\
\hline INT 6 & 6 & 0 & 1 & 1 & 0 & 0 \\
\hline INT 7 & 7 & 0 & 1 & 1 & 1 & 0 \\
\hline \(\overline{\text { INT }} 8\) & 8 & 1 & 0 & 0 & 0 & 0 \\
\hline \(\overline{\text { INT }} 9\) & 9 & 1 & 0 & 0 & 1 & 0 \\
\hline \(\overline{\mathrm{INT}} 10\) & 10 & 1 & 0 & 1 & 0 & 0 \\
\hline INT 11 & 11 & 1 & 0 & 1 & 1 & 0 \\
\hline \(\overline{\text { INT } 12}\) & 12 & 1 & 1 & 0 & 0 & 0 \\
\hline INT 13 & 13 & 1 & 1 & 0 & 1 & 0 \\
\hline INT 14 & 14 & 1 & 1 & 1 & 0 & 0 \\
\hline \(\overline{\text { INT }} 15\) & 15 (LOWEST) & 1 & 1 & 1 & 1 & 0 \\
\hline NO INTERRUPT & - & Note 1 & Note 1 & Note 1 & Note 1 & 1 \\
\hline
\end{tabular}
(1) ICO-IC3 hold the level code of the previous interrupt

Interval Timer
The SBP 9961s interval/event timer, shown in Figure 3, has the following operational features:
a) Independent clock input TIMCLK
b) Programmable 14-bit decrementer
c) Time-reaches-zero level-3 interrupt
d) Timer reaches zero output pulse \(\overline{\mathrm{TDZ}}\)
e) Able to read the current decremented value and therefore function as an event timer
f) Able to determine the SBP 9961s operating mode and value of INTREQ.

The SBP 9961 has an independent timer clock input, TIMCLK, which allows the user to define an interval timer clock frequency other than that of the CPU. This, however, does not preclude the user option of connecting TIMCLK to the CPUs CLOCK input and therefore running the interval timer at the CPUs clock frequency. The typical operating range of TIMCLK is \(0-5 \mathrm{MHz}\).
The timer's CRU control bits are shown in Table 1. The SBP 9961 is placed into the timer-access mode by writing a logic-level high to the control bit located at CRU address zero. CRU bits 1-14 are then used to initiate the writeregister with the desired start count. Writing a non-zero value to the write-register a) enables the decrementer, b) programs the third priority interrupt ( \(\overline{\mathrm{INT}}\) ) as the timer interrupt, and c) disables the influence of external interrupts on the \(\overline{\mathrm{INT} 3}\) input pin. A single LDCR instruction can be used to accomplish the above initialization operation. After the write-register has been initialized with the desired start count, the timer begins decrementing toward zero. Upon reaching zero, the timer issues the level-3 interrupt, outputs the timer-zero pulse \(\overline{\mathrm{TDZ}}\), and restarts itself with the write-register value. Since the timer interrupt is latched, clearing that interrupt is accomplished by writing either a logic-level low or high to the respective interrupt mask bit at CRU address three. The CRUCLK that accompanies that write operation is the stimulus which resets the timer's interrupt latch. However, in order to retain the current mask value, the appropriate SBZ or SBO CRU-write instruction must be executed unless the mask value itself is to be changed. At any point in the timer's decrement sequence, a timer restart can be accomplished by either reinitiating the entire write-register with an LDCR instruction, or by writing to any individual write-register bit with an SBZ or SBO instruction.


Figure 3. Interval/Event Timer

If the control bit is at logic-level low, the timer's read-register is updated with the current decrementer value after each decrement operation (once every 64 TIMCLK clocks); if the control bit is at logic-level high (timer-access mode), the read-register retains its current value therby ensuring that the read-register is not changed in the event a CRU read operation is executing during a decrement operation. Consequently, the current value of the timer's decrementer can be interrogated by 1) placing the SBP 9961 into the timer-access mode, and 2) performing a CRUread operation on the timer's read-register through execution of an STCR instruction. The timer, then, can function as an event timer by reading the elapsed time between software events as shown in Table 3. Note that when accessing the timer, all interrupts should be disabled. The timer is disabled by either RESET (power-up reset) or by writing all zeroes to the write-register.
SBP 9961 Status
The SBP 9961s status can be determined by reading the value of the control bit located at CRU address zero. If the control bit has a logic-level low value, then the interrupt masks may be changed and data on the interrupt inputs may be read. However, access to the interval timer is inhibited. If the control bit has a logic-level high value, then the timer may be initiated, restarted, or read. Also, reading CRU address fifteen gives the status of INTREQ where logic-level low indicates activation.

Table 3. Software Examples


\section*{System Operation}

During power-up, \(\overline{\text { RESET }}\) should be activated (low) to force the SBP 9961 into a known state. \(\overline{\text { RESET }}\) will disable all interrupts, disable the timer, and force IC0-IC3 to \((0,0,0,0)\) with INTREQ pulled high. System software should then enable the proper interrupts and program the timer (if used). (See Table 3 for an example.) After initial power up, the SBP 9961 is accessed only as needed to service the timer and enable or disable interrupts.

Figure 4 shows SBP 9961s system configuration. Figure 5 shows the use of a SBP 9961 with a SBP 9960 CRU I/O expander in emulation of the TMS 9901. (See TMS 9901 Systems Interface Data Manual.)


Figure 4. SBP 9961 System Configuration

SBP 9961
INTERRUPT-CONTROLLER/TIMER


Figure 5. SBP 9961 Configuration with SBP 9960

SBP 9961

\section*{ELECTRICAL SPECIFICATIONS}
\(\underline{\text { Recommended } \text { Operating Conditions, Unless Otherwise Noted } I_{C C}=130 \mathrm{~mA}}\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{PARAMETER} & MIN & NOM & MAX & UNIT \\
\hline \multicolumn{2}{|l|}{Supply current, ICC} & 115 & 130 & 145 & mA \\
\hline \multicolumn{2}{|l|}{High-level output voltage, \(\mathrm{V}_{\mathrm{OH}}\)} & & & 5.5 & V \\
\hline \multicolumn{2}{|l|}{Low-level output current, IOL} & & & 20 & mA \\
\hline \multirow{3}{*}{Operating free-air temperature, \(\mathrm{TA}_{\mathrm{A}}\)} & SBP 9961MJ, SBP 9961NJ & -55 & & 125 & \multirow{3}{*}{\({ }^{\circ} \mathrm{C}\)} \\
\hline & SBP 9961EJ & -40 & & 85 & \\
\hline & SBP 9961CJ & 0 & & 70 & \\
\hline
\end{tabular}

Electrical Characteristics (Over Recommended Operating Free-Air Temperature Range, Unless Otherwise Noted)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & \multicolumn{2}{|r|}{TEST CONDITIONS \({ }^{\dagger}\)} & MIN & TYP\# & MAX & UNIT \\
\hline \(V_{\text {IH }}\) High-level input voltage & & & 2 & & & V \\
\hline \(V_{\text {IL }}\) Low-level input voltage & & & & & 0.8 & V \\
\hline \(V_{\text {IK }}\) Input clamp voltage & \(\mathrm{I}^{\text {CC }}=\mathrm{MIN}\), & \(\mathrm{I}_{1}=-12 \mathrm{~mA}\) & & & -1.5 & \(v\) \\
\hline 'OH High-level output current & \[
\begin{aligned}
& I_{C C}=130 \mathrm{~mA}, \\
& V_{I L}=0.8 \mathrm{~V} .
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \\
& \mathrm{~V}_{\mathrm{OH}}=5.5 \mathrm{~V}
\end{aligned}
\] & & & 400 & \(\mu \mathrm{A}\) \\
\hline VOL Low-level output voltage & \[
\begin{aligned}
& \mathrm{ICC}=130 \mathrm{~mA}, \\
& \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V},
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \\
& \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}
\end{aligned}
\] & & & 0.5 & V \\
\hline \(1 /\) Input current & \(I_{\text {c }} \mathrm{C}=130 \mathrm{~mA}\), & \(\mathrm{V}_{1}=2.4 \mathrm{~V}\) & & 180 & & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}
\({ }^{\dagger}\) For conditions shown as MAX, use the appropriate value specified under recommended operating conditions \(\ddagger\) All typical values are at \({ }^{\mathrm{I}} \mathrm{CC}=130 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).

\section*{Timing Requirements Over Full Range of Operating Conditions}
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{PARAMETER} & MIN & NOM & MAX & UNIT \\
\hline \(\mathrm{t}_{\mathrm{c}}\) & Clock cycle time & 333 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{r}}\) & Clock rise time & & 10 & 20 & ns \\
\hline \(\mathrm{t}_{\mathrm{f}}\) & Clock fall time & & 10 & 20 & ns \\
\hline \(\mathrm{t}_{\mathrm{wL}}\) & Clock pulse low width & 111 & & & ns \\
\hline \(\mathrm{t}_{\mathrm{w}} \mathrm{H}\) & Clock pulse high width & 222 & & & ns \\
\hline \(\mathrm{t}_{\text {sul }}\) & Setup time for SO-S4, \(\overline{\mathrm{CE}}\), or CRUOUT before CRUCLK & & 200 & & ns \\
\hline \(\mathrm{t}_{\text {su2 }}\) & Setup time, input before valid CRUIN & & 200 & & ns \\
\hline \(\mathrm{t}_{\mathrm{su}_{3}}\) & Setup time, interrupt before clock high & & 60 & & ns \\
\hline \({ }^{\text {w }}\) (CRUCLK) & CRU clock pulse width & & 100 & & ns \\
\hline \(t_{\text {h }}\) & Address hold time & & 80 & & ns \\
\hline \({ }_{\text {t }}\) C & TIMCLK cycle time & & 200 & & ns \\
\hline
\end{tabular}

\section*{Switching Characteristics Over Full Range of Recommended Operating Conditions}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \(t_{\text {PDI }}\) & \begin{tabular}{l}
PARAMETER \\
Propagation delay, \(\uparrow\) CLOCK to valid INTRED, ICO-IC3
\end{tabular} & TEST CONDITIONS
\[
C_{L}=25 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{~K} \Omega
\] & MIN & \[
\begin{aligned}
& \text { TYP } \\
& 150
\end{aligned}
\] & MAX & \begin{tabular}{l}
UNIT \\
ns
\end{tabular} \\
\hline \(\mathrm{t}_{\text {PD2 }}\) & Propagation delay, SO-S4 or \(\overline{\mathrm{CE}}\) to valid CRUIN & \(C_{L}=25 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{~K} \Omega\) & & 330 & & ns \\
\hline
\end{tabular}

Peripheral
and Interface Circuits

SBP 9961
INTERRUPT-CONTROLLER/TIMER


NOTE 1: ALL TIMING MEASUREMENTS ARE FROM 10\% and 90\% POINTS
Switching Characteristics


\section*{990/9900 FAMILY MICROCOMPUTER COMPONENTS}
- 14-Bit Interval Timer-Event Counter
- \(\overline{\text { RESET }}\) and LOAD Synchronization
- SBP 9900A Clock Generation
- 20-Pin Package
- TTL Compatible Open-Collector I/O

\section*{Description}

The SBP 9964 is an SBP 9900A peripheral support device which performs general timing and synchronization functions usually implemented with SSI TTL packages.
Internal to the SBP 9964 is a 14-bit interval timer-event counter, an SBP 9900 A clock generator and an SBP \(9900 \mathrm{~A} \overline{\mathrm{RESET}}\) and \(\overline{\mathrm{LOAD}}\) signal synchronizer. The interval timer-event counter communicates with the SBP 9900A through the SBP 9900A's Communication Register Unit (CRU) I/O interface. The interval timer-event counter may be efficiently applied to a variety of applications in which the interval between external events, the number of external events, or the initiation of periodic events is desired. \(\overline{\text { RESET }}\) and \(\overline{\text { LOAD }}\) synchronizers provide for SBP 9900A compatible synchronization of these signals from asynchronously applied external signals.


Figure 1. Functional Block Diagram

\section*{DESIGN GOAL}

This document describes the design specifi-
cations for a product under development.
Texas Instruments reserves the right to change these specifications in any manner, without notice.

\section*{990/9900 FAMILY MICROCOMPUTER COMPONENTS}
- Microprocessor Memory-Mapped I/O Peripheral Interface
- Dual 8-Bit Input/Output Peripheral Ports
- Internal Mask Registers and Associated Compare Logic for Character/Data Recognition
- TTL Compatible Open-Collector I/O
- 40-Pin Package

\section*{Description}

The SBP 9965 Peripheral Interface Adapter is a byte oriented, parallel memory-mapped, input/output interface which interfaces to microprocessor CPU's through the memory bus. Two 8-bit I/O ports with independent handshake lines are provided which allow a variety of byte oriented peripheral devices to be efficiently interfaced to the CPU. High data rates are effected through parallel transfers of data between the CPU and the peripheral device.

Two internal mask registers, one associated with each I/O port, may compare logic which flags the CPU whenever an equal condition exists between I/O and mask register data. This feature is useful for byte string searches or control character recognition.

PORT A HANDSHAKE

PORT B HANDSHAKE


DESIGN GOAL
This document describes the design specifications for a product under development. Texas Instruments reserves the right to change these specifications in any manner, without notice.

TM 990 Series Microcomputer Modules


> TM 990/ 100M Microcomputer Module with TM 9901301 Microterminal

\section*{GENERAL}

The TM 990 microcomputer modules are a series of low cost TMS 9900 family microcomputers, assembled on a single printed circuit board. The TMS 9900 16-bit NMOS microcomputer and the TMS 9980, a software compatible 8-bit data bus microprocessor, will be the CPU's for the initial board systems. The TM 990 microcomputers offer a new level of hardware capability incorporating all of the powerful TMS 9900 LSI components. Whether a single CPU unit with on board memory and self contained I/O or an expanded multiboard system is needed, the application can be implemented at the lowest possible systems cost. With its broad line of semiconductor products, Texas Instruments manufactures most of the components utilized on the modules and thus is able to exercise quality control before and after the assembly of the system. This and high volume production ensure that the highest level of reliability and the maximum possible cost savings are passed along to the OEM.

At the heart of any of these systems is, of course, the software compatibility of the entire 990/9900 family. This product line fits squarely into that level of hardware/software integration between the flexibility of the TMS 9900 family component level application and the complete prepackaged system nature of the 990/4 and 990/10 minicomputers. The common instruction set enables the engineer to base hardware decisions solely on considerations of time, design, effort, and cost goals without concern for future compatibility of products or the ability to change his level of integration of the current product should initial considerations change.

The CPU boards, in particular, provide ready-to-use units for the evaluation of 9900 family component and software capability, especially when incorporated with the TM \(990 / 301\) microterminal. The OEM will find that these modules provide the best path to market in a time-critical application or in an application whose volume is difficult to assess. In most cases the modules will continue to be the best systems answer for such applications, but if it should not, TI will supply all necessary schematics and artwork to assist in the transition. The modules are completely supported by the AMPL* prototyping system. This floppy disc system, described more fully in another part of this book, has capabilities which make it invaluable for program development and debug as well as for a final systems test unit.
*Trademark of Texas Instruments Incorporated.

\section*{MICROCOMPUTER MODULES}

The TM 990/100, TM 990/101, and TM 990/180 CPU modules come complete with on-board memory and I/O interface. Each \(71 / 2 \times 11\)-inch ( \(190 \times 279 \mathrm{~mm}\) ) board comes with \(1 \mathrm{k} \times 16\) bits of TMS 2708 EPROM capability that can be expanded to \(2 \mathrm{k} \times 16\) bits using TMS 2708's or \(4 \mathrm{k} \times 16\) bits utilizing the jumper-selectable TMS 2716 option on the TM 990/100 and TM 990/101 modules. Static RAM capacity is \(256 \times 16\) ( 1 k x 16 for the TM 990/101) expandable to \(512 \times 16\) ( \(2 \mathrm{k} \times 16\) for the TM 990/101). Sixteen bits of parallel I/O are implemented on all three CPU's, as is a RS-232 or TTY serial interface. The TMS 9901, which performs the parallel I/O interface, also enables the user to implement the full interrupt capability of the processor. The TMS 9901 and the TMS 9902 (and for the TM 990/101, another TMS 9902 or a TMS 9903), which handle the serial I/O interface, each have programmable interval timers incorporated on-chip, thereby automatically providing the module user with two interval timers for the TM 990/100 and TM 990/180, and three interval timers for the TM 990/101. The TM 990/101 has two serial I/O parts. The bus structure of the CPU modules makes it possible to expand the system beyond the single board level. Memory, I/O, and special purpose controller boards may be added along with the TM 990/510 card cage for larger system applications.

EIA or teletype terminals can be optionally selected by the user and a differential line driver can be added as a factory option. Additionally, the TM 990/301 microterminal is an extremely low cost hexadecimal terminal option. The microterminal will execute the TIBUG monitor commands and can be used as a computer front panel.

TM 990/100M, TM 990/101, TM 990/180M MICROCOMPUTERS

\section*{TM 990/100M}
- TMS 9900 16-bit CPU
- Up to \(512 \times 16\) bits of RAM, TMS 4042-2 (2111-1)
- Up to 2 k words of EPROM using TMS 2708 or 4 k words using TMS 2716
- TMS 9901 programmable system interface
- TMS 9902 asynchronous communications controller
- EIA or TTY terminal interface option
- Prototyping area for custom applications
- Fully expandable bus structure
- Designed to fit the TM 990/510 card cage
- TIBUG operating monitor

\section*{TM 990/ 101}
- TMS 9900 16-bit CPU
- Up to \(2 \mathrm{k} \times 16\) bits of RAM, TMS 4045-45
- Up to 2 k words of EPROM using TMS 2708 or 4 k words using TMS 2716
- DMA to on-board memory
- TMS 9901
programmable system interface
- Two serial I/O ports, using TMS 9902 asynchronous communications controllers
- Three programmable interval timers
- Edge Triggered Interrupt, with software reset
- CRU addressable L.E.D. and DIP switch for custom applications
- Designed to fit the TM 990/510 card cage

\section*{TM 990/180}
- TMS 9980 16-bit CPU
- Up to \(1 \mathrm{k} \times 8\) bits of RAM TMS 4045-45
- Up to 4 k bytes of EPROM using TMS 2708
- TMS 9901
programmable system interface
- TMS 9902 asynchronous communications controller
- EIA or TTY terminal interface option
- Prototyping area for customer applications
- Fully expandable bus structure
- Designed to fit the TM 990/510 card cage
- TIBUG operating monitor

\section*{SPECIFICATIONS}
\begin{tabular}{|c|c|c|c|}
\hline & TM 9901100M & TM 990/101 & TM 9901 180M \\
\hline \begin{tabular}{l}
CPU: \\
Instruction set Bit operation System clock
\end{tabular} & \begin{tabular}{l}
TMS 9900 \\
69 instructions \\
8,16 , or 32 bits \\
3 MHz
\end{tabular} & TMS 9900 69 instructions 8,16 , or 32 bits 3 MHz & TMS 9980 69 instructions 8,16 , or 32 bits 2.5 MHz \\
\hline Interrupts & 16 levels-15 may be external & 16 levels- 15 may be external & 6 levels-4 may be external \\
\hline Interval timers & Two (in TMS 9901 and TMS 9902) & Three (in TMS 9901, TMS 9902, and TMS 9903, or in TMS 9901 and two TMS 9902's) & Two (in TMS 9901 and TMS 9902) \\
\hline \begin{tabular}{l}
TMS 9901 \\
TMS 9902 \\
TMS 9903
\end{tabular} & \begin{tabular}{cc} 
RESOLITION & \begin{tabular}{c} 
MAXIML'M \\
INTERVAI.
\end{tabular} \\
\(21.3 \mu \mathrm{~s}\) & \(3+9 \mathrm{~ms}\) \\
\(6+\mu\) & 16.4 ms
\end{tabular} & \begin{tabular}{cc} 
RESOLITTION & \begin{tabular}{c} 
MAXIMUM \\
INTERVAL
\end{tabular} \\
\(21.3 \mu \mathrm{~s}\) & \(3+4 \mathrm{~ms}\) \\
\(64 \mu_{\mathrm{s}}\) & 16.4 ms \\
\(6+\mu \mathrm{s}\) & 16.4 ms
\end{tabular} & \begin{tabular}{cc} 
RESOLITION & \begin{tabular}{c} 
MAXIMIM \\
INTERVAL
\end{tabular} \\
\(25.6 \mu_{\mathrm{s}}\) & +14 ms \\
\(76.8 \mu_{\mathrm{s}}\) & 19.7 ms
\end{tabular} \\
\hline \begin{tabular}{l}
Memory: \\
On-board EPROM/ROM \\
On-board RAM \\
Off-board expansion
\end{tabular} & \begin{tabular}{l}
16-bit word configuration 1 k words, expandable to 4 k \\
256 words, expandable to 512 \\
Up to 32 k words
\end{tabular} & \begin{tabular}{l}
16-bit word configuration 1 k words, expandable to 4 k \\
1 k words, expandable to 2k \\
Up to 32 k words
\end{tabular} & 8-bit byte configuration \(2 k\) bytes, expandable to \(4 k\) 512 bytes, expandable to 1 k Up to 16 k bytes \\
\hline Input/Output Parallel: & 16 lines, expandable to 4 k & 16 lines ( 7 dedicated and 9 that may be programmed as inputs, outputs, or interrupts) expandable to 4 k & 16 lines, expandable to 2 k \\
\hline Serial: & \begin{tabular}{l}
Asynchronous Controller, \\
TMS 9902 \\
5-8 bits/character \\
Programmable data rate, stop bits, parity
\end{tabular} & \begin{tabular}{l}
Serial Port A: \\
Asynchronous \\
Controller, TMS 9902 \\
Serial Port B: \\
Asynchronous \\
Controller, TMS 9902, \\
or Synchronous \\
Controller, TMS 9903 \\
5-8 bits/character \\
Programmable data \\
rate, stop bits, parity
\end{tabular} & \begin{tabular}{l}
Asynchronous controller, \\
TMS 9902 \\
\(5-8\) bits/character \\
Programmable data rate, stop bits parity
\end{tabular} \\
\hline Baud rates: (bps) & \begin{tabular}{rrrr}
75 & 300 & 2400 & 19,200 \\
110 & 600 & 4800 & 38,400 \\
150 & 1200 & 9600 &
\end{tabular} & \begin{tabular}{rrrr}
110 & 600 & 4800 & 19,200 \\
150 & 1200 & 9600 & 38,400 \\
300 & 2400 & &
\end{tabular} & \begin{tabular}{rrrr}
75 & 300 & 2400 & 19,200 \\
110 & 600 & 4800 & 38,400 \\
150 & 1200 & 9600 &
\end{tabular} \\
\hline \multicolumn{4}{|l|}{Interfaces} \\
\hline \begin{tabular}{l}
Bus: Data and address Control \\
Parallel I/O and interrupts Serial I/O
\end{tabular} & 3-state, TTL compatible TTL-compatible TTL-compatible RS-232, 20-mA current loop, or differential line driver & \begin{tabular}{l}
3-state, TTL-compatible \\
TTL-compatible \\
TTL-compatible \\
Port A; RS-232C, 20-mA \\
current loop, or RS-232C Multidrop \\
Port B: RS-232C terminal, or modem with optional cable
\end{tabular} & \begin{tabular}{l}
3-state, TTL compatible \\
TTL-compatible \\
TTL-compatible RS-232, 20-mA current loop, or differential line driver
\end{tabular} \\
\hline
\end{tabular}


\section*{ORDERING INFORMATION}

TM 990/100M-1 - TMS 9900 microcomputer board with TIBUG monitor in two TMS 2708 EPROM's and EIA or TTY serial I/O jumper option.
TM 990/100M-2 - TMS 9900 microcomputer board with unprogrammed TMS 2708 EPROM's and EIA or differential line driver jumper option.
TM 990/100M-3 - TMS 9900 microcomputer board with fully expanded memory (four TMS 2716 EPROM's and eight TMS 4042-2 RAM's) and EIA or differential line driver jumper option.
TM 990/180M-1 - TMS 9980 CPU board with TIBUG monitor in two TMS 2708 EPROM's and EIA or TTY serial I/O jumper option.
TM 990/180M-3 - TMS 9980 CPU board with four unprogrammed TMS 2708 EPROM's, eight TMS 4042 RAM's, and EIA or differential line driver jumper option.

\section*{TMS990/101M OPTIONS}

TM990/101-1 TMS 9900 microcomputer board with TIBUG monitor in two TMS 2708 EPROM's and TTY, EIA and microterminal on the local serial port. The remote serial port supports synchronous/asynchronous communications.

TM990/101-2 TMS 9900 microcomputer board with unprogrammed TMS 2708 EPROM's and multidrop, EIA and microterminal options on the local serial port. The remote serial port supports synchronous/ asynchronous communications.
TM990/101-3 TMS 9900 microcomputer board with fully expanded memory (four TMS 2716 EPROM's and eight TMS 4045-45 RAM's) and TTY, EIA and microterminal options on the local serial port. The remote serial port supports synchronous/asynchronous communications.


The TM \(990 / 100 \mathrm{M}\) is an assembled, tested microcomputer module utilizing the powerful, NMOS 16-bit, TMS 9900 microprocessor as its CPU. With RAM and ROM/EPROM included on board as well as programmable serial and parallel I/O, the TM 990/100M is a powerful single-board microcomputer. Since all address, data, and control lines are brought to the board connectors, the board can be expanded to use the entire capabilities of the TMS 9900 in larger systems.

\section*{OPERATION}

The TM \(990 / 100 \mathrm{M}\) microcomputer is a software compatible member of the TMS 9900/990 family. The TMS 9900 is used as a CPU to provide 16 bits of processing power with a minicomputer instruction set which includes multiply and divide. The TM \(990 / 100 \mathrm{M}\) module is designed for 3 MHz operation, utilizing the full 16 levels of prioritized interrupts and the advanced memory-to-memory architecture of the TMS 9900 . Additionally, the bus structures are set up to take advantage of the full 64 K byte memory addressing capability of the 9900 and the nonmultiplexed memory, I/O and interrupt buses.

\section*{MEMORY}

The on-board memory includes both an EPROM/ROM section and a static RAM section. Four sockets are available for TMS 2708, TMS 2716 EPROM or TMS 4700, TMS 4732 ROM operation. The assembled price includes two TMS 2708's, or 1 K words. Using the available jumper option, all four sockets can be populated with TMS 2716's, providing a maximum on-board EPROM capability of 4 K words. The static RAM area consists of two 256 -word banks of memory. Four TMS 4042-2 (TMS 2111-1) are populated and four additional sockets are included. The cycle time of this memory section is 0.667 microseconds. The address map is shown in Figure 1; the minimum area of EPROM RAM area may not be used for off-board expansion. DMA control lines are also accessible on the bus.

\section*{INTERRUPTS AND TIMERS}

Fifteen maskable interrupts plus the reset and load trap vectors are implemented. Table \(l\) shows the implementation. The TMS 9901 handles all 15 external interrupts which can be generated from either the bus connector or the I/O bus. The TMS 9901 enables each level to be individually maskable under program control. Additionally, level 3 can be programmed to use the interval timer in the TMS 9901. Level 4 can be generated from the TMS 9902 as an interval timer or for three other serial interface conditions (see the TMS 9902 Data Manual). Two programmable timers, therefore, are available on board.


Figure 1. Memory Address Map.

\section*{I/O}

The serial I/O and the parallel I/O are handled over the dedicated I/O bus of the TMS 9900 , the communications register unit (CRU). Table 2 lists the address assignments within the dedicated 4 K CRU address space. The TMS 9902 acts as the controller for this asynchronous serial interface. The character length, baud rate ( 75 to 38,400 ), and parity and stop bits are programmable. Three optional types of interface are supported:
- EIA
- 20 mA neutral current loop TTY
- Private wire differential line driver/receiver.

The TM \(990 / 100 \mathrm{M}\) board is delivered complete with a 25 -pin RS-232 type female connector, and is jumper selectable to support EIA or TTY operation. The differential line driver is normally unpopulated (see Options). Also, the TMS 9903 synchronous communications controller can be utilized since the TMS 9902/9903 are socket compatible.
\begin{tabular}{|c|l|}
\hline \begin{tabular}{c} 
INTERRUPT \\
LEVEL
\end{tabular} & \multicolumn{1}{c|}{ FUNCTION } \\
\hline 0 & Reset or PRES \\
1 & External Device \\
2 & External Device \\
3 & Clock or External \\
4 & Serial Int. or Ext. \\
\(5-15\) & External Devices \\
Load & Restart \\
\hline
\end{tabular}

Table 1. Interrupts.
\begin{tabular}{|c|c|c|}
\hline BASE ADDRESS (REGISTER 12) & CRU BIT NUMBER & FUNCTION \\
\hline 008016 & 4016 \(\longrightarrow \mathrm{FF}_{16}\) & On-Board Serial I/O Port (TMS 9902) \\
\hline 010016 & \(8016 \longrightarrow 9 \mathrm{~F}_{16}\) & On-Board 16 I/O Parallel Interface, Interrupt Status Register, Interrupt Mask Register, and Interval Timer (TMS 9901) \\
\hline 000016 & \(00_{16} \longrightarrow 3 \mathrm{~F}_{16}\), & Reserved for On-Card \\
\hline \(00 C 016\)
014016 & \[
\left.\begin{array}{l}
60_{16} \longrightarrow \mathrm{~F}_{16} \\
\mathrm{AO}_{16} \longrightarrow \mathrm{FF}_{16}
\end{array}\right\}
\] & Expansion \\
\hline 20016 & \(10016 \longrightarrow\) FFF \(_{16}\) & Off-Board CRU \\
\hline
\end{tabular}

Table 2. CRU Address Map.

The parallel I/O is handled by the TMS 9901; 16 parallel lines are all interfaced to the top edge connector which has 40 pins on 0.100 inch ( 2.54 mm ) centers. Additionally, eight parallel lines are interfaced to the bus connectors. The programmable features of the TMS 9901 permit configuring these lines as I/O lines or interrupts (refer to the TMS 9901 Data Manual). All I/O lines are equipped with pullup resistors.

\section*{TIBUG}

The TIBUG monitor TM 990/401-1 is normally supplied preprogrammed in the populated TMS 2708 EPROM's (see Options). Its operation is described in the User's Manual or the TM 990 Series literature.

\section*{PROTOTYPING AREA}

The prototyping area is large enough to accommodate one 40-pin DIP ( 0.6 inch 15,24 mm centers) plus four 16 -pin DIP's ( 0.3 inch \(7,62 \mathrm{~mm}\) centers).

\section*{OPTIONS}

The TM 990/100M-1 board is equipped with two TMS 2708's preprogrammed with the TIBUG monitor, and the serial I/O is jumper selectable as EIA port or a TTY interface. The TM 990/100M-2 board is populated with two blank EPROM's, and a private wire differential line driver interface is populated instead of the TTY interface. The TM 990/100M-3 board is delivered with the maximum memory expansion ( 512 words of RAM and 4 K words of unprogrammed EPROM) and the differential line driver. Other software or accessories, such as the line by line assembler and the microterminal, may be ordered under separate part numbers.


Figure 2. TM 990/100M Block Diagram


The TM 990/101 microcomputer is a member of Texas Instruments line of OEM computer products which take full advantage of Texas Instruments broad based semiconductor technology to provide economical, computer-based solutions for OEM, applications. The CPU, clock, memory, I/O, and bus interface are all contained on a single \(71 / 2 \times 11\) inch (190,5 x 279 mm ) printed circuit board.

\section*{OPERATION}

The TMS 9900 microprocessor is the heart of the TM 990/101. This 16-bit CPU features a memory to memory architecture and a minicomputer instruction set which includes hardware multiply and divide. A total of eight addressing modes, including indirect and pre-indexed addressing, provide powerful software capabilities while the TMS 9900's two-address architecture makes a memory-to-memory add possible without having to load register pairs with addresses or using a dedicated accumulators. The TMS 9900 's instruction set is upward compatible with the TI 990 minicomputer family. The TMS 9900 addresses 32 K 16 -bit words of memory. In addition to DMA and memory mapped I/O, the TMS 9900 performs I/O functions on a separate data structure called the Communications Register Unit (CRU). The CRU consists of 4096 output bits and 4096 input bits. Each bit is separately addressable. Five instructions enable the programmer to perform both single and multibit CRU operations.

\section*{MEMORY}

The TM 990/101 microcomputer contains up to 4 K bytes of static RAM (TMS 4045) on-board. All positions are socketed. Sockets are provided for up to 8 K bytes of EPROM (TMS 2716). Convenient jumper options also allow utilization of TMS \(27081 \mathrm{~K} \times 8\) bit EPROM's. Provisions are included for deconfiguration of either or both on-board RAM and on-board EPROM, if desired, when used with other TM 990 series Memory Expansion boards. A jumper-selectable wait state for the EPROM is also included.

All memory device locations are socketed. A PROM controls memory address decoding. The RAM is decoded as one bank but the two EPROM pairs are decoded as separate banks, allowing custom placement of EPROM. Such a custom decoding scheme can be done by obtaining a blank SN74S287 PROM, and programming it properly.
\begin{tabular}{|c|c|c|}
\hline CONFIGURATION & MEMORY MAP & ALTERNATE MEMORY MAP \\
\hline RAM, bank 2 & FOOO \({ }_{18}\)-F7FE & \(00000_{16}-07 \mathrm{FE}_{18}\) \\
\hline RAM, bank 1 & F800 \({ }_{16}\) - \(\mathrm{FFFE}_{18}\) & 080016-OFFE \({ }_{18}\) \\
\hline EPROM, all TMS 2708* & 0000 \({ }_{18}\)-OFFE \({ }_{18}\) & FOOO \({ }_{16}\) - FFFE \(_{16}\) \\
\hline EPROM, all TMS 2716* & \(0000{ }_{16}-1 \mathrm{FFE}_{16}\) & \(\mathrm{EOOO}_{16}\) - FFFE \(_{16}\) \\
\hline
\end{tabular}
*Jumper selectable

\section*{INTERRUPTS AND TIMERS}

Seventeen interrupt inputs are available on the TM 990/101. All interrupts trap through vectors in memory. Two interrupts are non-maskable interrupts while the others are maskable. There are three interrupt sources on board: Serial I/O Port A, Serial I/O Port B, and the TMS 9901 interval timer. Interrupt 6 may be triggered on either a positive or negative transition. All other interrupts are active low. The 15 maskable interrupts are also automatically prioritized by the microprocessor.
\begin{tabular}{|l|c|c|l|}
\hline \multicolumn{1}{|c|}{ INTERRUPT } & LEVEL & VECTOR & \multicolumn{1}{c|}{ DESCRIPTION } \\
\hline PRES & 0 & \(0000-0002_{16}\) & \begin{tabular}{l} 
Unmaskable, active low. \\
RESTART \\
Unmaskable, active low. May \\
be activated by software (LREX).
\end{tabular} \\
INT1-INT5 & \(1-5\) & \(0004_{18}-0016_{16}\) & \begin{tabular}{l} 
Maskable, dedicated, active low. \\
INT6
\end{tabular} \\
INFFE \\
INT7-INT15 & 6 & \(7-15\) & \(0018_{16}-001 A_{16}\)
\end{tabular} \begin{tabular}{l} 
Maskable, dedicated ( + ) or \((-)\) \\
edge detect or active low. \\
Maskable, active low. May be \\
programmed as interrupt, input, \\
or output.
\end{tabular}

\section*{I/O}

The TM 990/101 contains up to 16 programmable I/O lines controlled by a TMS 9901 Programmable Systems Interface. Seven lines are dedicated I/O lines while 9 lines may be programmed as either I/O or interrupt inputs. The \(16 \mathrm{I} / \mathrm{O}\) lines appear on a 40 -pin edge connector which mates with ribbon cable or round cable.

Two serial interfaces are available on the TM 990/101. Each port is controlled by a TMS 9902 Asynchronous Communications Controller. Serial communications rates of up to 38,400 baud may be maintained. Port A is compatible with the serial I/O port on the TM 990/100 microcomputer. Port A supports EIA compatible terminals as well as 20 mA neutral current loop teletypes. Port A also supports TI's TM 990/301 Microterminal. A version of the TM 990/101 supports a differential line driver-receiver communications interface in place of the TTY interface. This multidrop interface supports 9600 baud serial communications at distances of up to \(10,000 \mathrm{ft}\). on shielded twisted pairs. Serial Port B supports communications with EIA compatible terminals as well as popular modems such as Bell Type 103J and 212A, using an optional modem cable.

TM 990/101 memory and I/O capacity may be increased by adding Texas Instruments standard I/O and memory expansion cards. Memory may be expanded to 60 K bytes by the addition of the TM 990/201 memory expansion boards, leaving 4 K bytes open for memory mapped I/O. Parallel I/O and interrupt expansion capability may be increased by the addition of the TM 990/310 48-I/O Data Module.

The development cycle for TM 990/101 based products may be significantly reduced by using Texas Instruments Advanced Microprocessor Prototyping System (AMPL). TMS 9900 emulation as well as 10 MHz trace capability are featured. This floppy disk based software development system permits programs to be edited, assembled, linked, loaded, and executed much faster than conventional paper tape or cassette based systems. TMS 9900 emulation allows development and debugging of software directly on the TM 990/101 while monitoring and controlling this environment from the AMPL prototyping system.


TM 990/101 Block Diagram


The TM \(990 / 180 \mathrm{M}\) is an assembled, tested microcomputer module utilizing the NMOS 16-bit TMS 9980 microprocessor as its CPU. The TMS 9980 utilizes an eight bit data bus which may be the most cost effective solution for smaller byte-dedicated operations. With RAM and ROM/EPROM included on board as well as programmable serial and parallel I/O, the TM \(990 / 180 \mathrm{M}\) is a powerful single-board microcomputer. Since all address, data, and control lines are brought to the board connectors, the board can be expanded to use the entire capabilities of the TMS 9980.

\section*{OPERATION}

The TM 990/180M microcomputer module is a software compatible member of the TMS \(9900 / 990\) family. The TMS 9980 is used as a CPU to provide 16 bits of processing power with a minicomputer instruction set which includes multiply and divide. The TM \(990 / 180 \mathrm{M}\) module is designed for 2.5 MHz operation, utilizing the full six levels of prioritized interrupts and the advanced memory-to-memory architecture of the TMS 9980. Additionally, the bus structures are set up to take advantage of the full 16 K byte memory addressing capability of the TMS 9980 and the nonmultiplexed memory, I/O and interrupt buses. The bus structure is compatible with the other boards of the TM 990 series such as the TM \(990 / 100 \mathrm{M}\) board.


Figure 2. TM 990/ 180M Block Diagram

\section*{MEMORY}

The on-board memory includes both an EPROM/ROM section and a static RAM section. Four sockets are available for TMS 2708 EPROM or TMS 4700 ROM operation. The assembled price includes two TMS 2708's or 2 K bytes. The static RAM area consists of four 256 byte banks of memory. Four TMS 4042-2 (TMS 2111-1) are populated, and four more sockets are included. The cycle time of this memory section is 1.33 microseconds. The memory address map is shown in Figure 1.
\begin{tabular}{|c|c|}
\hline & \(2 \mathrm{~K} \times 8\) TMS 2708 POPULATED \\
\hline & \(2 K \times 8\) TMS 2708 ON-BOARD EXPANSION AREA \\
\hline 1000 & OFF-BOARD EXPANSION MEMORY \\
\hline 3 COO & \begin{tabular}{l}
\(512 \times 8\) TMS 4042.2 ON-BOARD \\
EXPANSION AREA
\end{tabular} \\
\hline \(3 E 00\) & \(512 \times 8\) TMS 4042.2 POPULATED \\
\hline
\end{tabular}

Figure 1. Memory Address Map

\section*{INTERRUPTS AND TIMERS}

Four maskable interrupts plus the reset and load trap vectors are implemented. Table 1 shows the implementation. The TMS 9901 handles all four external interrupts which can be generated from either the bus connector or the I/O bus. The TMS 9901 enables each level to be individually maskable under program control. Additionally, level 3 can be programmed to use the interval timer in the TMS 9901. Level 4 can be generated as an interrupt from the TMS 9902. One of the functions that will cause this interrupt is the interval timer. Two programmable timers, therefore, are available on board.
\begin{tabular}{|c|c|l|}
\hline \begin{tabular}{c} 
LEVEL \\
FROM TMS 9901
\end{tabular} & \begin{tabular}{c} 
TRAP VECTOR \\
LOCATION
\end{tabular} & \multicolumn{1}{c|}{ FUNCTION } \\
\hline 1 & \(0000_{16}\) & Reset pushbutton or PRES from the chassis backplane connector. \\
2 & 3 FFC \(_{16}\) & Software (LREX) or RESTART from the chassis backplane connector. \\
3 & \(0004_{16}\) & Real Time Clock (TMS 9901) or external device. \\
4 & \(0008_{16}\) & Serial interface (TMS 9902) or external device. \\
5 & \(000 C_{16}\) & External device. \\
6 & \(0010_{16}\) & External device. \\
\hline
\end{tabular}

Table 1. TMS 9980 Interrupts

\section*{INPUT/OUTPUT}

The Serial I/O and the parallel I/O are handled over the dedicated I/O bus of the TMS 9900 or the communications register unit (CRU). Table 2 lists the address assignments within the dedicated 4 K CRU address space. The TMS 9902 acts as the controller for this asynchronous serial interface. The character length, baud rate ( 75 to 38,400 ), parity and stop bits are programmable. Three optional types of interface are supported:
- EIA
- 20 mA neutral current loop TTY
- Private wire differential line driver/receiver.
\begin{tabular}{|c|c|c|}
\hline BASE ADDRESS & CRU BIT NUMBER & FUNCTION \\
\hline 000016 & \(00016 \longrightarrow 03 \mathrm{~F}_{16}\) & Reserved for on-board CRU Expansion \\
\hline 008016 & \(040_{16} \longrightarrow 05 F_{16}\) & On-board serial I/O (TMS 9902) \\
\hline 00 CO 16 & 06016 \(\longrightarrow\) 07F \({ }_{16}\) & Reserved for on-board CRU Expansion \\
\hline 010016 & 08016 \(\longrightarrow\) 09F \({ }_{16}\) & On-board parallel I/O interface interrupt status register, interrupt mask register, interval timer (TMS 9901) \\
\hline 014016 & \(\mathrm{OAO}_{16} \longrightarrow \mathrm{OFF}_{16}\) & Reserved for on-board CRU Expansion \\
\hline 020016 & \(10016 \longrightarrow 3 \mathrm{FF}_{16}\) & Off-board CRU \\
\hline
\end{tabular}

Table 2. CRU Address Map

The TM \(990 / 180 \mathrm{M}\) board is delivered complete with a 25 -pin RS-232 type female connector, and is jumper selectable to support EIA or TTY operation. The differential line driver is normally unpopulated (see Options). Also, the TMS 9903 synchronous communications controller can be utilized, since the TMS 9902/9903 are socket compatible.

The parallel I/O is handled by the TMS 9901; 16 parallel lines are all interfaced to the top edge connector which has 40 pins on 0.100 inch \((2,54 \mathrm{~mm})\) centers. Additionally, eight parallel lines are interfaced to the bus connectors. The programmable features of the TMS 9901 permit these lines to be set up as I/O lines or interrupts (refer to the TMS 9901 Data Manual). All I/O lines are equipped with pullup resistors.

\section*{TIBUG}

The TIBUG monitor TM 990/401-2 is normally supplied preprogrammed in the populated TMS 2708 EPROM's (see Options). Its operation is described in the TIBUG User's Manual or the TM 990-series literature.

\section*{PROTOTYPING AREA}

The prototyping area is large enough to accommodate one 40-pin DIP ( 0.6 inch \(15,24 \mathrm{~mm}\) centers) plus four 16-pin DIP's ( 0.3 inch \(7,62 \mathrm{~mm}\) centers).

\section*{OPTIONS}

The TM 990/180M-1 board is equipped with two TMS 2708 EPROM's preprogrammed with the TIBUG monitor, and the serial I/O is jumper selectable as an EIA port or a TTY interface. The TM 990/180M-3 board is populated with four TMS 2708 EPROM's (unprogrammed), eight TMS 4042-2 RAM's, and a private wire differential line driver interface instead of the TTY interface. Other software or accessories, such as the line by line assembler and the microterminal, may be ordered under separate part numbers.


The TM 990/201 is an assembled, tested, memory expansion board designed for use with TMS 9900-based microcomputer modules such as the TM 990/100M. The TM 990/201 contains both static RAM and EPROM memory, expandable to a maximum configuration of \(8 \mathrm{~K} \times 16\) bit words of RAM and \(16 \mathrm{~K} \times 16\) bit words of EPROM. The TM 990/201 does not support the TMS 9980-based TM 990/180M microcomputer.

\section*{FEATURES}
- Bus-compatible with the TM 990/100M microcomputer module
- 4 K words TMS 2716 EPROM, expandable to 16 K words
- 2 K words TMS 4045 static RAM, expandable to 8 K words
- 1 microsecond cycle time \((3 \mathrm{MHz})\)
- TTL-compatible interface
- Designed to fit the TM 990/510 card cage.


\section*{DESCRIPTION}

The TM 990/201 memory expansion board is a member of Texas Instruments' line of OEM computer products which takes advantage of Texas Instruments' broad based semiconductor technology to provide economical, computer based solutions for OEM applications. The memory expansion board is contained on a \(71 / 2 \times 11\) inch printed circuit board which is fully compatible with the TM 990 board format.

The TM 990/201 features up to \(8 \mathrm{~K} \times 16\) bits of static RAM and up to \(16 \mathrm{~K} \times 16\) bits of EPROM. The static RAM array is composed of Texas Instruments TMS 4045, \(1 \mathrm{~K} \times 4\) static memory devices. The EPROM array comprises Texas Instruments TMS 2716, 2 K x 8 EPROM devices. The static RAM array is arranged into four banks of memory, each 2 K \(x\) 16. The EPROM array is likewise arranged into eight banks, each \(2 \mathrm{~K} \times 16\). Both memory arrays are socketed for convenient memory expansion. The TM 990/201-41 is half socketed, and the TM 990/201-42 and TM 990/201-43 are fully socketed.

The TM 990/201 memory controller logic provides the timing and memory mapping functions necessary to interface the TM 990/201 to 16-bit TM 990/1XX series microcomputers. The memory map is switch selectable for both the RAM and EPROM arrays. Sixteen convenient memory map configurations are possible for each array, and the maps are configured on 2 K word address boundaries. The map logic also is designed to accommodate customized memory maps.

The TM 990/201-4X family of memory expansion boards is populated with TMS 4045-45 static RAM's and TMS 2716 EPROM's. Both devices offer 450 nsec access time; consequently, each memory cycle to the TM 990/201. is extended one clock cycle by the insertion of a WAIT state. If faster static RAM's are utilized in the RAM array, the WAIT state in RAM memory cycles can be conveniently removed using only a jumper.

\section*{OPTIONS}

The TM 990/201 is available in the following three versions.
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{2}{*}{ MODEL NO. } & \multicolumn{2}{|c|}{ MEMORY POPULATED } & \multicolumn{2}{|c|}{\begin{tabular}{c} 
MEMORY EXPANSION AREA \\
(EXTRA SOCKETS PROVIDED)
\end{tabular}} \\
\cline { 2 - 5 } & EPROM & RAM & EPROM & RAM \\
\hline TM 990/201-41 & \(4 \mathrm{~K} \times 16\) & \(2 \mathrm{~K} \times 16\) & \(4 \mathrm{~K} \times 16\) & \(2 \mathrm{~K} \times 16\) \\
TM 990/201-42 & \(8 \mathrm{~K} \times 16\) & \(4 \mathrm{~K} \times 16\) & \(8 \mathrm{~K} \times 16\) & \(4 \mathrm{~K} \times 16\) \\
TM 990/201-43 & \(16 \mathrm{~K} \times 16\) & \(8 \mathrm{~K} \times 16\) & - & - \\
\hline
\end{tabular}

\section*{MEMORY CONFIGURATION}

Figures 1 and 2 show the memory configurations of RAM and EPROM available on the TM 990/201 memory expansion board.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{\[
\begin{aligned}
& \text { AOAS3 } \\
& \text { (HEX) }
\end{aligned}
\]} & \multirow[b]{3}{*}{HEX
MEMORY
ADDRESS} & \multicolumn{2}{|l|}{\multirow[t]{3}{*}{}} & \multicolumn{16}{|c|}{DIP SWITCH CODES*} \\
\hline & & & & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & \(F\) \\
\hline & & & & \begin{tabular}{l}
ON \\
ON \\
ON \\
ON
\end{tabular} & \begin{tabular}{l}
OFF \\
ON \\
ON \\
ON
\end{tabular} & \begin{tabular}{l}
ON OFF \\
ON \\
ON
\end{tabular} & \begin{tabular}{l}
OFF \\
OFF \\
ON \\
ON
\end{tabular} & \begin{tabular}{l}
ON \\
ON \\
OFF \\
ON
\end{tabular} & \begin{tabular}{l}
OFF \\
ON \\
OFF \\
ON
\end{tabular} & \begin{tabular}{l}
ON \\
OFF \\
OFF \\
ON
\end{tabular} & \begin{tabular}{l}
OFF \\
OFF \\
OFF \\
ON
\end{tabular} & \begin{tabular}{l}
ON \\
ON \\
ON \\
OFF
\end{tabular} & \begin{tabular}{l}
OFF \\
ON \\
ON \\
OFF
\end{tabular} & \begin{tabular}{l}
ON \\
OFF \\
ON \\
OFF
\end{tabular} & \begin{tabular}{l}
OFF \\
OFF \\
ON \\
OFF
\end{tabular} & \begin{tabular}{l}
ON \\
ON \\
OFF \\
OFF
\end{tabular} & \begin{tabular}{l}
OFF \\
ON \\
OFF \\
OFF
\end{tabular} & \begin{tabular}{l}
ON \\
OFF \\
OFF \\
OFF
\end{tabular} & \begin{tabular}{l}
OFF \\
OFF \\
OFF \\
OFF
\end{tabular} \\
\hline 0 & \begin{tabular}{l}
0000 - \\
OFFF
\end{tabular} & EPROM & & & & & & & & & & & & & & & & & \\
\hline 1 & \[
\begin{aligned}
& 1000 \\
& 1 F F F
\end{aligned}
\] & EPROM (EXPAN.) & & & & & & & & & & & & & & & & & \\
\hline 2 & \[
\begin{aligned}
& 2000 \\
& 2 F F F
\end{aligned}
\] & & & & & & & & & & & & & & & & & & \\
\hline 3 & \begin{tabular}{l}
3000 - \\
3FFF
\end{tabular} & & & & & & & & & & & & & & & & & & \\
\hline 4 & \[
\begin{aligned}
& 4000 \\
& 4 F F F
\end{aligned}
\] & & & & & & & & & & & & & & & & & & \\
\hline 5 & \[
5000
\]
5FFF & & & & & & & & & & & & & & & & & & \\
\hline 6 & \[
\begin{aligned}
& 6000 \\
& 6 F F F
\end{aligned}
\] & & & & & & & & & & & & & & & & & & \\
\hline 7 & \[
\begin{aligned}
& 7000 \\
& 7 F F F
\end{aligned}
\] & & & & & & & & & & & & & & & & & & \\
\hline 8 & \[
\begin{aligned}
& 8000 \\
& 8 F F F
\end{aligned}
\] & & & & & & & & & & & & & & & & & & \\
\hline 9 & \begin{tabular}{l}
9000 . \\
9FFF
\end{tabular} & & & & & & & & & & & & & & & & & & \\
\hline A & \begin{tabular}{l}
A0CO- \\
AFFF
\end{tabular} & & & & & & & & & & & & & & & & & & \\
\hline B & \[
\begin{aligned}
& \text { BOOO- } \\
& \text { BFFF }
\end{aligned}
\] & & & & & & & & & & & & & & & & & & \\
\hline C & \begin{tabular}{l}
C000- \\
CFFF
\end{tabular} & & & & & & & & & & & & & & & & & & \\
\hline D & D000DFFF & & & & & & & & & & & & & & & & & & \\
\hline E & E000-
EFFF & MAPPED 1/O & & & & & & & & & & & & & & & & & \\
\hline F & \begin{tabular}{l}
F000. \\
FFFF
\end{tabular} & RAM & & & & & & & & & & & & & & & & & \\
\hline
\end{tabular}

Figure 1. TM 990/201 Ram Decode Configurations


Figure 2. TM 9901201 Eprom Decode Configurations


The TM 990/206 is an assembled, tested, RAM expansion memory board designed for use with TMS 9900-based microcomputer modules such as the TM 990/100M. The TM 990/206 contains static RAM memory devices up to a maximum configuration of \(8 \mathrm{~K} \times 16\) words. The TM 990/206 is similar to the popular TM 990/201 memory board, but only the RAM section is populated. The TM 990/206 does not support the TMS 9980-based TM 990/180M microcomputer.

\section*{FEATURES:}
- Bus compatible with the TM 990/100M microcomputer module
- 4 K words of TMS 4045 static RAM, expandable to 8 K words
- \(1 \mu \mathrm{sec}\) cycle time \((3 \mathrm{MHz})\)
- TTL-compatible interface
- Designed to fit the TM 990/510 card cage.


\section*{DESCRIPTION}

The TM 990/206 expansion memory board is a member of Texas Instruments' line of OEM computer products which take advantage of Texas Instruments' broad based semiconductor technology to provide economical, computer based solutions for OEM applications. The memory expansion board is contained on a \(71 / 2 \times 11\) inch printed circuit board which is fully compatible with the TM 990 board format.

The TM 990/206 features up to \(8 \mathrm{~K} \times 16\) static RAM. The RAM array is composed of Texas Instruments TMS 4045-45 1K x 4 static memory devices. The array is configured into four banks of memory, each bank consisting of 2 K words. The RAM array is fully socketed for convenient memory expansion.

The memory controller logic provides the timing and memory mapping functions necessary to interface the TM 990/206 to 16-bit TM 990/1XX series microcomputers. Sixteen convenient, switch selectable, memory map configurations are possible. All maps are configured on 2 K word address boundaries.

The TM 990/206-4X family of memory expansion boards is populated with TMS 4045-45 static RAM's, featuring an access time of 450 nsec . For operation with a TM 990/100M microcomputer, each memory cycle to the TM 990/206 is extended one clock cycle by the insertion of a WAIT state. If faster static RAM's are utilized, the WAIT state can be conveniently removed with a jumper.

\section*{OPTIONS}

The TM 990/206 is available in two versions:
\begin{tabular}{ccc} 
Model & RAMPopulation & \\
& & Expansion Area Additional Sockets \\
TM 990/206-41 & & \(4 \mathrm{~K} \times 16\) \\
TM \(990 / 206-42\) & \(8 \mathrm{~K} \times 16\) & -
\end{tabular}

\section*{MEMORY CONFIGURATION}

Figure 1 shows the possible memory configurations for the RAM areas available on the TM 990/206.


Figure 1. TM 990/206-4X Ram Decode Configuration

\section*{SPECIFICATIONS}
\begin{tabular}{|c|c|c|c|c|c|}
\hline & \multicolumn{3}{|c|}{TM 9901201} & \multicolumn{2}{|r|}{TM 9901206} \\
\hline Memory Configuration & \multicolumn{3}{|l|}{TMS \(4045-45,1 \mathrm{~K} \times 4\) static RAM TMS 2716, \(2 \mathrm{~K} \times 8\) EPROM} & \multicolumn{2}{|l|}{TMS 4045-45, 1K x 4 static RAM} \\
\hline Typical Power Requirements for Various Model Numbers & \multicolumn{3}{|l|}{41 - 42} & \multicolumn{2}{|l|}{\[
-41 \quad-42
\]} \\
\hline \multirow[t]{3}{*}{\[
\begin{aligned}
& 5 \mathrm{~V} \pm 5 \% \\
& 12 \mathrm{~V} \pm 5 \% \\
& -12 \mathrm{~V} \pm 5 \%
\end{aligned}
\]} & \multirow[t]{3}{*}{\[
\begin{aligned}
& 1.0 \mathrm{~A} \\
& 0.16 \mathrm{~A} \\
& 0.05 \mathrm{~A}
\end{aligned}
\]} & \multirow[t]{3}{*}{\[
\begin{aligned}
& 1.4 \mathrm{~A} \\
& 0.225 \mathrm{~A} \\
& 0.125 \mathrm{~A}
\end{aligned}
\]} & 2.15 A & \multirow[t]{3}{*}{\begin{tabular}{l}
1.3A \\
Not required Not required
\end{tabular}} & \multirow[t]{3}{*}{\begin{tabular}{l}
2.15 A \\
Not required \\
Not required
\end{tabular}} \\
\hline & & & 0.475A & & \\
\hline & & & 0.225 A & & \\
\hline \multirow[t]{3}{*}{\begin{tabular}{l}
Cycle Time \\
Memory Device Access \\
Time \\
Memory Cycle Time \\
(a) 3 MHz
\end{tabular}} & \multicolumn{3}{|l|}{\multirow[b]{3}{*}{\(\begin{array}{lr}450 \mathrm{~ns} & 300 \mathrm{~ns} \\ 1.0 \mu \mathrm{~s} & 0.667 \mu \mathrm{~s}\end{array}\)}} & \multirow[b]{3}{*}{\[
\begin{array}{r}
200 \mathrm{~ns} \\
0.667 \mu \mathrm{~s}
\end{array}
\]} & \multirow[b]{3}{*}{\[
\begin{array}{r}
150 \mathrm{~ns} \\
0.667 \mu \mathrm{~s}
\end{array}
\]} \\
\hline & & & & & \\
\hline & & & & & \\
\hline \multirow[t]{3}{*}{Bus Interface Data and Address Control} & \multicolumn{5}{|l|}{\multirow[b]{3}{*}{Three-state TTL-compatible TTL-compatible}} \\
\hline & & & & & \\
\hline & & & & & \\
\hline \multirow[t]{3}{*}{Mating Connector 100 pin, 0.125 inch ( \(3,175 \mathrm{~mm}\) ) centers} & \multicolumn{5}{|l|}{\multirow[b]{2}{*}{TI H431111-50 (wire wrap), TI H431121-50 (solder tail), or Viking 3VH50/ICN5 (pierced tail)}} \\
\hline & & & & & \\
\hline & & & & & \\
\hline Operating Temperature Range & \multicolumn{5}{|l|}{\(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\)} \\
\hline \multirow[t]{5}{*}{\begin{tabular}{l}
Physical Characteristics \\
Width \\
Height \\
Board thickness \\
Component height
\end{tabular}} & \multicolumn{5}{|l|}{\multirow[b]{5}{*}{11 inches ( \(279,4 \mathrm{~mm}\) ) \(71 / 2\) inches ( \(190,5 \mathrm{~mm}\) ) 0.062 inch \((1,575 \mathrm{~mm})\) 0.40 inch ( \(10,16 \mathrm{~mm}\) )}} \\
\hline & & & & & \\
\hline & & & & & \\
\hline & & & & & \\
\hline & & & & & \\
\hline
\end{tabular}

\section*{ORDERING INFORMATION}

TM 990/201-41
TM 990/201-42 8 K EPROM, 4K RAM, fully socketed
TM 990/201-43 16K EPROM, 8K RAM, fully socketed
TM 990/206-41 \(4 \mathrm{~K} \times 16\) RAM, sockets for \(8 \mathrm{~K} \times 16\) memory
TM 990/206-42 \(8 \mathrm{~K} \times 16\) RAM, fully socketed


The TM 990/310 is a fully assembled, fully tested, input/output expansion module compatible with all TM 990 family microcomputer modules. The TM 990/310 offers a maximum I/O expansion capability of 48 I/O points, programmable as either inputs or outputs.

\section*{FEATURES}
- Compatible with the TM 990 microcomputer module CRU bus
- Designed to fit the TM 990/510 card cage
- Inputs/outputs are TTL-compatible
- May be used with solder, wire wrap, or ribbon cable edge connectors
- Up to 27 I/O lines may be programmed as prioritized, unlatched interrupts
- Three \((+)\) and three \((-)\) edge-triggered and latched, prioritized interrupt inputs are provided (in addition to \(48 \mathrm{I} / \mathrm{O}\) lines)
- Contains three real-time clocks (or event timers)
- I/O lines are provided with echo-back feature

\section*{OPERATION}

The TM 990/310 input/output expansion module is implemented using the TM 990 printed circuit format. The TM 990/310 uses three TMS 9901 LSI, programmable, systems interface chips to control I/O. The extreme versatility and low cost of the TM \(990 / 310\) module makes it usable in a wide variety of I/O applications. Inputs and outputs may be mixed in any proportion, and any number of interrupts may be utilized, up to a maximum of 33 . The interrupt priority encoding scheme also permits use of the module as an interrupt expander for the TM 990/100M microcomputer family.

The TM 990/310 expansion module contains three I/O logic groups, each of which interfaces to separate connectors with \(16 \mathrm{I} / \mathrm{O}\) lines. (Signal and ground are routed for each I/O line, and each line is equipped with pullup resistors.) Each I/O group may be programmed as 16 inputs, 16 outputs, nine interrupts, or any combination thereof. Each of the output lines is equipped with an echo-back feature which enables the user to read back each bit as it is written to a given output point. In addition, each connector contains a rising edge detect interrupt input and a falling edge detect interrupt input, along with +5 volts, +12 volts, and -12 volts power supply connections.


TM 990/310 Expansion Module, 16 I/O Lines,
Logic Group Block Diagram
(One of three groups)

\section*{ADDRESSING}

The TM 990/310 I/O expansion module is addressed via the dedicated CRU interface over the system bus connector. Each I/O bit can be addressed individually; or up to 16 parallel ports can be addressed. Each 16-bit I/O line logic group has an addressing block of 64 bits, and each group can be stacked back to back. Each connector appears exactly the same; the functions and relative addresses for one TM 990/310 is shown below. The CRU address map permits addressing of 4 K individual addresses. Any CRU bit beginning with \(100_{16}\) can be addressed; the first \(\mathrm{FF}_{16}\) bits are dedicated to the microcomputer module.


SPECIFICATIONS
\begin{tabular}{ll}
\hline Input/Output & \begin{tabular}{l}
48 bits programmed as inputs, outputs, or \\
up to 27 unlatched interrupts
\end{tabular} \\
\hline Interrupts & \begin{tabular}{l}
33 maximum [six are \((+\) ) or \((-)\) \\
edge-detect latches] output of priority \\
encoders may be jumpered to three \\
levels of the 15 external TM 990 \\
interrupts levels.
\end{tabular} \\
\hline Interval Timers & Three 14-bit timers \\
Resolution & \(21.3 \mu \mathrm{~s}\) \\
Maximum interval (for 3 MHz CPU & 349 s \\
\(\quad\) clock) & \\
\hline
\end{tabular}
\begin{tabular}{ll}
\hline Input Levels & \\
High-level input voltage & 2.0 V nominal \\
Low-level input voltage & 0.8 V nominal \\
Maximum input voltage range & -0.3 V to +10 V \\
Input current & \(10 \mathrm{k} \Omega( \pm 10 \%)\) pullup to V ce
\end{tabular}
\begin{tabular}{ll} 
Edge Detect Interrupts & \\
Positive-going threshold voltage & 1.9 V maximum \\
Negative-going threshold voltage & 0.5 V minimum \\
Hysteresis & 0.4 V minimum, 0.8 V typical \\
Maximum input voltage range & -0.3 V to +5.5 V \\
High-level input current & -1.29 mA maximum at 2.7 V \\
Low-level input current & -2.85 mA maximum at 0.4 V
\end{tabular}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Outputs} \\
\hline High-level output voltage & 2.4 V minimum at \(-200 \mu \mathrm{~A}\) \\
\hline & 2.0 V minimum at \(-600 \mu \mathrm{~A}\) \\
\hline Low-level output voltage & 0.4 V maximum at 2.2 mA \\
\hline Input/Output Connectors & TI H31120 (wire wrap), Vik \\
\hline 40 Pin (3 each) & 3 VH20/1JN5 (solder tail), 3M 3464-0001 (ribbon cable), or equivalents. \\
\hline 100 pin & TI H43111150 (wire wrap), TI H431121-50 (solder tail), Viking 3 VH50/ICN5 (pierced tail), or TM 990/510 card cage \\
\hline Power Requirements & \(5 \mathrm{~V} \pm 5 \%, 800 \mathrm{~mA}\) (typical) \\
\hline
\end{tabular}

Temperature Range
Operating \(\quad 0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\)
Storage \(\quad-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
Physical Characteristics

Width
Height
Board thickness
Component height

11 inches ( \(279,4 \mathrm{~mm}\) )
\(71 / 2\) inches ( \(190,5 \mathrm{~mm}\) )
0.062 inch ( \(1,575 \mathrm{~mm}\) )
0.5 inch ( \(12,7 \mathrm{~mm}\) ) maximum


\section*{FEATURES}
- Hexadecimal pushbutton keyboard
(3) Register, Memory, or CRU Display and entry keys
- Operations under TIBUG monitor
- 4 digit hexadecimal display of address and data
- Execution, single instruction and conversion keys

The TM \(990 / 301\) is a microterminal designed to interface with the TM 990 series of microcomputer modules. The microterminal's communications link to the TM 990 CPU module is via the EIA type cable and the serial terminal interface. The TM 990/301 performs the front panel functions of the microcomputer system, giving the programmer the ability to display and change register and memory information. This low cost terminal offers the capability to enter short programs in hexadecimal or alter a section of a longer sequence.

\section*{OPERATION}

The TM 990/301 operates under control of the TM 990/401 TIBUG monitor. The data rate utilized is 110 baud. Once the CPU board is initialized, depressing the clear (CLR) key transfers TIBUG monitor control to the microterminal. The TIBUG software will enter a wait routine unless performing a function defined by the microterminal. Depressing the run (RUN) key will cause the CPU module to begin program execution and it will ignore other key depressions until the halt (HALT/SIE) key is depressed. If the CPU is halted, depression of the single instruction execution key (HALT/SIE) causes execution of the next instruction.

The display of the microterminal is divided into two 4 hexadecimal digit banks. The left bank displays address register information and the right bank displays data registers (see Figure 1).
\begin{tabular}{ll} 
KEY & FUNCTION \\
\hline CLR & \begin{tabular}{l} 
Clear - blank all displays - initialize software \\
Run - TM 990 CPU begins program execution; "RUN" is displayed in \\
data digits.
\end{tabular} \\
RUN & \\
HALT/SIE & \begin{tabular}{l} 
Halt/Single Instruction Execution - If in run mode, halts CPU execution \\
- address of next instruction displayed in address digits. If CPU is halted, \\
one single instruction will be executed. Address display indicates address \\
of next instruction; data display indicates contents of that location.
\end{tabular} \\
O-F & \begin{tabular}{l} 
Hexadecimal digits (0-15) - data entry. F/- also indicates negative.
\end{tabular} \\
EPC & \begin{tabular}{l} 
Enter Program Counter - Enter 4 digits, key depressions alters active \\
program counter, data display indicates entered value.
\end{tabular} \\
DPC & \begin{tabular}{l} 
Display Program Counter - Active PC register indicated in data display. \\
Enter Status Register - Enter 4 digits - key depressions alters active
\end{tabular} \\
EST & \begin{tabular}{l} 
status register data display indicates entered value.
\end{tabular} \\
Display Status Register - Active status register indicated in data display. \\
EWP & \begin{tabular}{l} 
Enter Workspace Pointer - Enter 4 digits - key depression alters active \\
workspace pointer - data display indicates entered value.
\end{tabular} \\
DWP & \begin{tabular}{l} 
Display Workspace Pointer - Active WP indicated in data displayed.
\end{tabular} \\
EMA & \begin{tabular}{l} 
Enter Memory Address - Enter 4 digits - key depression will shift \\
display of digit from data display to address display. Contents of the new \\
memory address will then be indicated in the data display.
\end{tabular} \\
EMD & \begin{tabular}{l} 
Enter Memory Data - After EMA function has been executed, enter 4 \\
digits - the data display indicates the new data - key depression alters the \\
data at the displayed memory address.
\end{tabular}
\end{tabular}

KEY
EMDI

DCRU

ECRU Enter CRU Data - After DCRU function has been executed, enter 4 digits - the new data is now indicated by the data display - key depression alters the data at the specified CRU address - only the number of bits specified will be altered.
\(\mathrm{H}-\mathrm{D} \quad\) Hexadecimal to Decimal Conversion - Enter 4 digits - key depression will indicate the decimal equivalent in 5 rightmost display digits.
\(\mathrm{D} \rightarrow \mathrm{H} \quad\) Decimal to Hexadecimal Conversion - Enter 6 digits - the first digit designates the sign \(\mathrm{F} /-=\) negative, \(0=\) positive) the remaining 5 are decimal data - key depression displays hexadecimal equivalent in 4 right digits.

\section*{SPECIFICATIONS}

\section*{Display}

8 digit hexadecimal display
4 left digits indicate address register
4 right digits indicate data register
Keyboard
16 data keys
16 function keys
8 keys not connected
Interface: Serial Asynchronous Interface
Signals Include
/HALT
TERMINAL DATA IN
TERMINAL DATA OUT
\(+12 \mathrm{~V}\)
GND
\(-12 \mathrm{~V}\)
\(+5\)
Power Requirements: Supplied through cable
+12 V @ 50 mA
-12V @ 20 mA
- 5 V @ 150 mA


Operating Temperature Range
\(0^{\circ} \mathrm{C}\) to \(50^{\circ} \mathrm{C}\)
Figure 1. Microterminal Keyboard and Display.
Physical Dimensions
Height: 5.8 inches
Width: 3.2 inches
Thickness: 1.38 inches
Cable Length: 6 ft .

\section*{Ordering Information}

TM 900/301

Microterminal compatible with all TM 990 series
Microcomputer modules.

\section*{TIBUG}

TM 990/401 (TIBUG) is a comprehensive, interactive debug monitor which is included in the basic price of the CPU modules. (The OEM optionally may order the board with blank EPROM). TIBUG includes 13 user commands plus six user accessible utilities. TIBUG operates with \(110,300,1200\), and 2400 baud terminals. The user's manual for each CPU board includes a complete description of the use of TIBUG as well as a complete listing of the monitor. The TM 990/100M board TIBUG software is slightly different from the TM 990/180M board TIBUG software. Therefore, the TM 990/401-1 software is compatible with the TM 990/100M board, and the TM 990/401-2 software is compatible with the TM 990/180M board, and the TM 990/401-3 is compatible with the TM 990/101M board.

\section*{TIBUG Commands}

B Executive and breakpoint on a specified address.
C Inspect/change the communications register unit.
D Dump memory to cassette or paper tape in 990 compatible tag format compatible with PX990, the TMS 9900 software development system.
E Execute
F Find word/byte
H Hexadecimal arithmetic
L Load memory from cassette or paper tape (compatible with TMS 9900 prototyping system formats).
M Inspect/change memory
R Inspect/change user program counter, workspace pointer, and status register.
S Execute user program in single/multiple steps.
W Inspect/change user register file.

\section*{User Accessible Utilities}
- Read a character from the UART
- Write a character to the UART
- Hexadecimal numeric input
- Four-digit hexadecimal numeric output
- Single-digit hexadecimal numeric output
- ASCII message output

\section*{Line By Line Assembler}

TM 990/402 is a line by line assembler supplied preprogrammed into a TMS 2708
EPROM Kit for immediate use in the system. These EPROM's insert into the extra sockets not required for the TIBUG monitor. It is an extremely useful tool for assembly language input of short programs or easy patching of longer programs.

The line by line assembler can be directly accessed from the TIBUG monitor by utilizing the " \(R\) " command and entering the proper program counter value. A complete User's Manual is included with the TMS 990/402 and a source listing can also be obtained. The TM 990/402-1 software is compatible with both the TM \(990 / 100 \mathrm{M}\) and TM \(990 / 101 \mathrm{M}\) board, and the TM 990/402-2 software is compatible with the TM 990/180M board.

\section*{Line By Line Assembler Input Commands}
\(\$\) Convert symbolic constants from ASCII to hexadecimal and store in memory.
,+- Enter numeric constant
/ Change program counter
ESC Return control to monitor

\section*{Assembly Instruction.}

Enter the instruction mnemonic and operand field - all allowable TMS 9900 instructions and addressing modes are recognized. Displacements are allowed on either an absolute basis or relative with respect to the current instruction designated by \(\$-\mathrm{n}\). The displacement range is \(+254,-256\) bytes.

\section*{Assembler Error Messages}
*S Syntax error
*D Displacement error jump target address
*R Range error - current field has erroneous input

\section*{CARD CAGE}

The TM 990/510 is an OEM card cage with four slots on 1 inch centers. The backpanel contains the address bus, data bus, interrupt and control lines to permit memory, I/O and DMA expansion of CPU modules. A 10-terminal barrier strip is mounted on the backpanel to permit connection of the following signals as the system requires:
© Reset
- \(\pm 12 \mathrm{~V}\)
- Restart
- \(\pm 15 \mathrm{~V}\)
- Power Down Interrupt
- GND
- \(\pm 5 \mathrm{~V}\)

The outside dimensions of the OEM card cage are 5 inches ( 127 MM ) high, 12.5 inches ( \(317,5 \mathrm{~mm}\) ) wide, and 8 inches (203,2 mm) deep.


TM 990/510 OEM Card Cage

\section*{EXTENDER BOARD}

The TM 990/511 is a connector bus compatible extender board. The extender board has a printed circuit tab and a connector with card guide at its edges.


\section*{PROTOTYPING BOARD}

The TM 990/512 is a universal prototyping card. The printed circuit board is designed to accommodate \(0.3,0.4,0.6\) and 0.9 inch \((7,62,16,16,15,24\), and \(22,86 \mathrm{~mm}\) ) wide, dual in line, IC packages or their equivalent soldertail or wirewrap sockets. The TM 990/512 has GND and 5 V planes, two power strips for \(\pm 12 \mathrm{~V}\), plus two power strips for user-selectable voltage option.

\section*{CONNECTORS AND CABLES}

The bottom edge bus connector is a 100 -pin printed circuit tap on 0.125 inch ( \(3,175 \mathrm{~mm}\) ) centers, compatible with the TM 990 bus specification. Two top edge, 40-pin, printed circuit tab connectors for I/O or interrupt are on \(0.10(2,54 \mathrm{~mm})\) centers. Additionally, the CPU modules come mounted with a 25 -pin EIA connector, and the universal prototyping boards have space for mounting the same. The TM 990/501 is a connector kit offered for all of the connectors. The parts supplied in this kit are readily available, multisource connectors. The connectors available through TI as part of the TM 990/501 kit are
\begin{tabular}{|c|l|l|}
\hline QTY & \multicolumn{1}{|c|}{ Description } & \multicolumn{1}{|c|}{ Part Number } \\
\hline 1 & 25 pin male connector & AMP DB-25P or ITT Cannon DB-25P \\
1 & 40 pin solder eyelet female edge connector & Viking 3VH20/1JN5 or TI H421121-20 \\
1 & \begin{tabular}{l}
100 pin solder wire wrap female edge \\
connector \\
1
\end{tabular} & Hood for 25 pin connector
\end{tabular}

Various cable kits are also offered. TM 990/502 is a general purpose EIA cable compatible with terminals which have female RS-232 connectors. TM 990/503 is an EIA cable compatible with 743 KSR or 745 terminals. The TM 990/504 is a standard current loop TTY cable. The TM 990/505 is compatible with the 733 ASR.


TM990/189 University Microcomputer Board

The TM990/189 is a self-contained microcomputer system (available in kit form or fully assembled and tested) which is designed primarily as a learning tool for the engineer, student or hobbyist. It can be used as an aid in the instruction of microcomputer fundamentals, machine and assembly level language programming and microcomputer interfacing as well as demonstrating the power of the 9900 family 16-bit architecture. The board utilizes the powerful NMOS 16 bit TMS 9980 microprocessor as its CPU.
Additionally, this extremely economical board has the following exciting features:

\section*{SOFTWARE}
- Unibug-user interactive software debug monitor, ROM resident.
- Line by Line Assembler with forward references-assembles 9900 instructions into machine level code and allows for the use of labels.

\section*{TEXTS}
- Tutorial text-suitable as a 3-hour university course outline or as a stand-alone self-paced programmed learning text. Includes experiments, applications, problems and solutions.
- Hardware reference manual-describes theory of operations, connection of hardware options (for example, expansion memory, I/O expansion, audio cassette interface, and RS232C or TTY options) and kit assembly procedures.
© System Design Handbook-design handbook featuring application and design references to all members of the TMS 9900 family.

\section*{HARDWARE}
© Power Supply-included as a standard or available as an option.
- Display-10 digit seven segment display.
- Keyboard-45 keys, full alpha-numeric keyboard.
- ROM -4 K bytes of dedicated ROM, sockets for additional 2 k on-board expansion.
- RAM -1 K bytes RAM including sockets for additional 1 K on-board expansion.
- Memory Expansion-50-pin connector provided to expand memory to 16 K bytes.
- I/O Expansion-50-pin connector is provided with all standard CPU bus signals accessible, including extra pins for user-defined functions.
- EIA Connector-25-pin standard EIA connector is provided for interface to RS232C or 20 mA TTY loop.
- DMA-Direct Memory Access. HOLD and HOLD ACKNOWLEDGE are brought out to external pins.
- Visual Indicators-7 LED's are provided: 3 dedicated and 4 user-defined.
(0. Acoustical Indicator-Piezoelectric disk for audio reference.
- Audio Cassette-single audio cassette interface.
- I/O-16 I/O lines are provided.

\section*{ORDERING INFORMATION}

TM990/189 K Kit form less power supply
TM990/189 M Assembled and tested microcomputer module.
TM990/519 Power supply for TM990/189 K or TM990/189 M including all interconnecting cables.

Memory

\section*{4096-BIT DYNAMIC RANDOM-ACCESS MEMORY}
- 4096 X 1 Organization
- Industry Standard 16-Pin 300-Mil Package Configuration
- 10\% Tolerance on All Supplies
- All Inputs Including Clocks TTL Compatible
- Three-State Fully TTL-Compatible Output Latched and Valid Into Next Cycle
- 3 Performance Ranges:
\begin{tabular}{ccccc} 
& ACCESS & ACCESS & READ & READ, \\
& TIME & TIME & OR & MODIFY. \\
& ROW & COLUMN & WRITE & WRITE \({ }^{\dagger}\) \\
& \(\frac{(M D R E S S}{}\) & ADDRESS & CYCLE & CYCLE \\
TMS 4027-15 & \(\frac{\text { (MAX) }}{150 \mathrm{~ns}}\) & \(\frac{\text { (MIN) }}{100 \mathrm{~ns}}\) & \(\frac{\text { (MIN) }}{320 \mathrm{~ns}}\) & 33 ns \\
TMS 4027-20 & 200 ns & 135 ns & 375 ns & 420 ns \\
TMS 4027-25 & 250 ns & 165 ns & 375 ns & 480 ns
\end{tabular}
- Page-Mode Operation for Faster Access Time
- Low-Power Dissipation
- Operating 460 mW (max)
- Standby 27 mW (max)
- 1-T Cell Design, N-Channel Silicon-Gate Technology
- Refresh time: 2 ms

16-PIN CERAMIC
DUAL-IN-LINE PACKAGE (TOP VIEW)


PIN NAMES
\begin{tabular}{|ll|}
\hline\(A 0-A 5\) & Address Inputs \\
\hline\(\overline{C A S}\) & Column address strobe \\
\hline\(D\) & Data input \\
\hline DATA OUT & Data output \\
\hline\(\overline{R A S}\) & Row address strobe \\
\hline \(\bar{S}\) & Chip select \\
\hline \(\bar{W}\) & Write enable \\
\hline\(V_{B B}\) & -5 V power supply \\
\hline\(V_{C C}\) & +5 V power supply \\
\hline\(V_{D D}\) & +12 V power supply \\
\hline\(V_{S S}\) & 0 V ground \\
\hline
\end{tabular}
\begin{tabular}{ll} 
Mos & TMS 4050 JL, NL \\
Lsi & 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES
\end{tabular}
- \(4096 \times 1\) Organization
- 18-Pin 300-Mil Package Configuration
- Multiplexed Data Input/Output
- 3 Performance Ranges:
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{3 Performance Ranges:}} & & \\
\hline & & READ OR & MODIFY \\
\hline & ACCESS & WRITE & WRITE \\
\hline & TIME & CYCLE & CYCLE \\
\hline & (MAX) & (MIN) & (MIN) \\
\hline TMS 4050 & 300 ns & 470 ns & 730 ns \\
\hline TMS 4050-1 & 250 ns & 430 ns & 660 ns \\
\hline TMS 4050-2 & 200 ns & 400 ns & 600 ns \\
\hline
\end{tabular}
- Full TTL Compatibility on All Inputs (No Pull-up Resistors Needed)
- Registers for Addresses Provided on Chip
- Open-Drain Output Buffer
- Single Low-Capacitance Clock
- Low-Power Dissipation
- 420 mW Operating (Typical)
- 0.1 mW Standby (Typical)
- N-Channel Silicon-Gate Technology
- Refresh time: \(\mathbf{2} \mathbf{~ m s}\) or less


Vod +12 V power supply
Vss \(\quad 0 V\) ground
VBB - 5V power supply

\section*{TMS 4051 JL, NL}
- \(4096 \times 1\) Organization
- 18-Pin 300-Mil Package Configuration
- Single Low-Capacitance TTL-Compatible Clock
- Multiplexed Data Input/Output
- 2 Performance Ranges:
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{2}{|l|}{} & READ OR & READ, MODIF \\
\hline & ACCESS & WRITE & WRITE \\
\hline & TIME & CYCLE & CYCLE \\
\hline & (MAX) & (MIN) & (MIN) \\
\hline TMS 4051 & 300 ns & 470 ns & 730 ns \\
\hline TMS 4051-1 & 250 ns & 430 ns & 660 ns \\
\hline
\end{tabular}
- Full TTL Compatibility on All Inputs (No Pull-up Resistors Needed Except with \(\overline{\mathrm{CE}}\) )
- Registers for Addresses Provided on Chip
- Open-Drain Output Buffer
- Low-Power Dissipation
- 460 mW Operating (Typical)
- 60 mW Standby (Typical)
- N-Channel Silicon-Gate Technology
- Refresh time: \(\mathbf{2} \mathbf{~ m s}\) or less


TMS 4060 JL, NL
4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES
- \(4096 \times 1\) Organization
- 3 Performance Ranges:
\begin{tabular}{|c|c|c|c|}
\hline & \[
\begin{aligned}
& \text { ACCESS } \\
& \text { TIME } \\
& \text { (MAX) }
\end{aligned}
\] & READ OR WRITE CYCLE (MIN) & READ, MODIFY WRITE CYCLE (MIN) \\
\hline TMS 4060 & 300 ns & 470 ns & 710 ns \\
\hline TMS 4060-1 & 250 ns & 430 ns & 640 ns \\
\hline TMS 4060-2 & 200 ns & 400 ns & 580 ns \\
\hline
\end{tabular}
- Full TTL Compatibility on All Inputs Except CE (No Pull-Up Resistors Needed)
- Low Power Dissipation
- 400 mW Operating (Typical)
- 0.2 mW Standby (Typical)
- Single Low-Capacitance Clock
- N-Channel Silicon-Gate Technology
- 22.Pin 400-Mil Dual-in-Line Package
- Refresh time: \(2 \mathbf{~ m s}\) or less

- 16,384 X 1 Organization
- 10\% Tolerance on All Supplies
- All Inputs Including Clocks TTL Compatible
- Unlatched Three-State Fully TTL-Compatible Output
- 3 Performance Ranges:
\begin{tabular}{cccc} 
ACCESS & ACCESS & READ & READ, \\
TIME & TIME & OR & MODIFY- \\
ROW & COLUMN & WRITE & WRITE \\
ADDRESS & ADDRESS & CYCLE & CYCLE \\
(MAX) & (MAX) & (MIN) & (MIN) \\
150 ns & 100 ns & 375 ns & 375 ns \\
200 ns & 135 ns & 375 ns & 375 ns \\
250 ns & 165 ns & 410 ns & 515 ns
\end{tabular}
- Page-Mode Operation for Faster Access Time
- Common I/O Capability with "Early Write" Feature
- Low-Power Dissipation - Operating 462 mW (max)
- Standby 20 mW (max)
- 1-T Cell Design, N-Channel Silicon-Gate Technology
- 16-Pin 300-Mil Package Configuration
- Refresh time: 2 ms or less

16-PIN CERAMIC
DUAL-IN-LINE PACKAGE
(TOP VIEW)

\begin{tabular}{|ll|ll|}
\hline \multicolumn{4}{|c|}{ PIN NOMENCLATURE } \\
\hline AO-A6 & Address Inputs & \(\bar{W}\) & Write Enable \\
\(\overline{\text { CAS }}\) & Column address strobe & \(V_{\mathrm{BB}}\) & -5 V power supply \\
D & Data input & \(V_{C C}\) & +5 V power supply \\
Q & Data output & \(V_{D D}\) & +12 V power supply \\
\(\overline{\text { RAS }}\) & Row address strobe & \(V_{S S}\) & 0 V ground \\
\hline
\end{tabular}

\section*{- \(2 \mathrm{~K} \times 8\) Organization}
- Single +5 V Supply \(( \pm 10 \%\) Tolerance)
- Fully Static Operation (No Clocks, No Refresh)
- JEDEC Proposed Standard Pinout
- 24-Pin 600 Mil Package Configuration
- Plug-in Compatible with 16K 5V EPROMs
- 8-Bit Output for Use in MicroprocessorBased Systems
- Max Access/Min Cycle Times Down to 150 ns
- Tri-State Outputs with \(\overline{\mathbf{C S}}\) for Or-ties
- \(\overline{\mathbf{O E}}\) Eliminates Need for External Bus Buffers
- Common I/O Capability
- All Inputs and Outputs Fully TTL Compatible
- Fanout to Series 74, Series 74S, or Series 74LS TTL Loads
- N-Channel Silicon-Gate Technology
- Power Dissipation Under 495 mW Max
- Guaranteed dc Noise Immunity of \(\mathbf{4 0 0} \mathbf{~ m V}\) with Standard TTL Loads


\section*{description}

The TMS 4016 static random-access memory is organized as 2048 words of 8 bits each. Fabricated using proven N-channel, silicon-gate MOS technology, the TMS 4016 operates at high speeds and draws less power per bit than 4 K static RAMs. It is fully compatible with Series \(74,74 \mathrm{~S}\), or 74 LS TTL. Its static design means that no refresh clocking circuitry is needed and timing requirements are simplified. Access time is equal to cycle time. A chip select control is provided for controlling the flow of data-in and data-out and an output enable function is included in order to eliminate the need for external bus buffers.

Of special importance is that the TMS 4016 static RAM has the same standardized pinout as TI's compatible EPROM family. This, along with other compatible features, makes the TMS 4016 directly plug-in compatible with the TMS 2516 (or other 16K 5V EPROMs). No modifications are needed. This allows the microprocessor system designer complete flexibility in partitioning his memory board between read/write and non-volatile storage. A more detailed explanation of this compatibility is given on the reverse side.

This document contains the design specifications for a product under development. Specifications may be changed in any manner without notice.
- No clocks - No refresh
- Input/Output fully TTL compatible
- Three-state output for OR-Tie capability
- Single 5 -volt supply
- Simple, fully decoded addressing
- Reliability, same process as TI's industry standard 4K RAMs
- Economy, high volume production techniques and choice of plastic or ceramic packaging
- Super low standby power (typical 2.3 mW )
- Wide range of speeds for design optimization
- Easy to use 8 -bit byte organization ( \(64 \times 8\) ) plus industry standard \(256 \times 4\) and \(1024 \times 1\)

TMS 4036


TMS 4042

- \(256 \times 4\) Organization
- 175 mW Typical power dissipation
- Common I/O for Busoriented systems


TMS 4033, TMS 4034, TMS 4035


TMS 4039


TMS 4043

16 PIN CERAMIC AND PLASTIC DUALIN LINE PACKAGES

- \(256 \times 4\) Organization
- 175 mW Typical power dissipation
- Provides common I/O and highest packing density
\begin{tabular}{|c|c|}
\hline Part Number & \begin{tabular}{c} 
Max. Accosel \\
Min. Cycie
\end{tabular} \\
\hline TMS 4043/2112 JL. NL & 1000 ns \\
TMS 4043 1/2112 2 JL. NL & 650 ns \\
TMS 4043 2 JL, NL & 450 ns \\
\hline
\end{tabular}

\section*{- \(4096 \times 1\) Organization}
- Single +5 V Supply ( \(\pm 10 \%\) Tolerance)
- High Density 300-mil 18- and 20-Pin Packages
- Fully Static Operation (No Clocks, No Refresh, No Timing Strobe)
- 4 Performance Ranges:
- Petornance Ranges:
\(\left.\begin{array}{c}\text { ACCESS READ OR WRITE } \\ \text { TIME } \\ \text { (MAX) }\end{array} \begin{array}{c}\text { CYCLE } \\ \text { (MIN) }\end{array}\right]\)
\begin{tabular}{lll} 
TMS 4044/L44-45, TMS 4046/L46-45 & 450 ns & 450 ns \\
TMS 4044/L44-25, TMS 4046/L46-25 & 250 ns & 250 ns \\
TMS 4044/L44-20, TMS 4046/L46-20 & 200 ns & 200 ns \\
TMS 4044-15, TMS 4046-15 & 150 ns & 150 ns
\end{tabular}
- 400 mV Guaranteed DC Noise Immunity with Standard TTL Loads - No Pull-Up Resistors Required
- Common I/O Capability
- 3-State Outputs and Chip Select Control for ORTie Capability
- Fan-Out to 2 Series 74, 1 Series 74S, or 8 Series 74LS TTL Loads
- Low Power Dissipation
\begin{tabular}{lcc} 
& \begin{tabular}{c} 
MAX \\
(OPERATING)
\end{tabular} & \begin{tabular}{c} 
MAX \\
(STANDBY)
\end{tabular} \\
TMS 4044 & 440 mW & 156 mW \\
TMS 40L44 & 275 mW & 96 mW \\
TMS 4046 & 440 mW & 13 mW \\
TMS 40L46 & 275 mW & 13 mW
\end{tabular}

TMS 4044/TMS 40 L 44
18-PIN CERAMIC AND PLASTIC DUAL-IN-LINE PACKAGES (TOP VIEW)


TMS 4046/TMS 40 L46 20-PIN CERAMIC AND PLASTIC DUAL-IN-LINE PACKAGES (TOP VIEW)


PIN NAMES
\begin{tabular}{|ll|}
\hline\(A_{0}-A_{11}\) & Addresses \\
\hline\(D\) & Data In \\
\hline\(Q\) & Data Out \\
\hline\(S\) & Chip Select \\
\hline\(V_{\mathrm{CC}}\) (TMS 4044/L44) & +5 V Supply \\
\hline\(V_{\mathrm{CC} 1}\) (TMS 4046/L46) & \begin{tabular}{l} 
+5 V Supply \\
(array only)
\end{tabular} \\
\hline\(V_{\mathrm{CC}}\) (TMS 4046/L46) & \begin{tabular}{l} 
+5 V Supply \\
(periphery only)
\end{tabular} \\
\hline \(\mathrm{V}_{\mathrm{SS}}\) & Ground \\
\hline \(\bar{W}\) & Write Enable \\
\hline
\end{tabular}
- \(1024 \times 4\) Organization
- Single 10\% Tolerance 5-V Supply
- High Density 300 -mil 18 - and 20 -Pin Packages
- Fully Static Operation (No Clocks, No Refresh, No Timing Strobe)
- 3 Performance Ranges:
\begin{tabular}{ccc} 
& ACCESS & READ OR WRITE \\
& TIME & CYCLE \\
(MAX) & (MIN) \\
TMS 40L45-25, TMS 40L47-25 & 250 ns & 250 ns \\
TMS 40L-45-30, TMS 40L47-30 & 300 ns & 300 ns \\
TMS 40L-45-45, TMS 40L47-45 & 450 ns & 450 ns
\end{tabular}
- \(400-\mathrm{mV}\) Guaranteed Noise Immunity With Standard TTL Loads - No Pull-Up Resistors Required
- Common I/O With Three-State Outputs and Chip Select Control for OR-Tie Capability
- Fan-Out to 1 Series 74 or 74 STLL Load - No Pull-Up Resistors Required
- Low Power Dissipation 250 mW *Typical 370 mW *Maximum
- Standby Power Dissipation (TMS 40L47)

12 mW Typical
24 mW Maximum
\begin{tabular}{|ll|}
\hline \multicolumn{2}{|c|}{ PIN NAMES } \\
\hline \(\mathrm{A}_{0}-\mathrm{A}_{9}\) & Addresses \\
\hline \(1 / O_{1}-1 / O_{4}\) & Data input/output \\
\hline\(\overline{O E}\) & Output Enable \\
\hline \(\bar{S}\) & Chip Select \\
\hline\(V_{C C}\) (TMS 40L45) & \(+5-V\) Supply \\
\hline\(V_{C C 1}\) (TMS 40L47) & \begin{tabular}{l}
\(+5-V\) Supply \\
(array only)
\end{tabular} \\
\hline\(V_{C C 2}\) (TMS 40L47) & \begin{tabular}{l} 
+5-V Supply \\
(periphery only)
\end{tabular} \\
\hline\(V_{S S}\) & Ground \\
\hline \(\bar{W}\) & Write Enable \\
\hline
\end{tabular}

TMS 40 L45
18-PIN CERAMIC AND PLASTIC DUAL-IN-LINE PACKAGES (TOP VIEW)


TMS 40L47
20-PIN CERAMIC AND PLASTIC
DUAL-IN-LINE PACKAGES
(TOP VIEW)

- \(1024 \times 8\) Organization
- All Inputs and Outputs TTL-Compatible
- Maximum Access Time . . . 450 ns
- Minimum Cycle Time . . . 450 ns
- Typical Power Dissipation . . . 310 mW
- 3-State Outputs for OR-Ties
- Output Enable Control
- Silicon-Gate Technology
- 8-Bit Output for use in Microprocessor Based Systems
- Pin-compatible with TMS 2708, TMS 27L08, and Intel 2308
- Inputs require external pull-up resistors for TTL-compatibility

TMS 4732 JL, NL ..... MOS
 4096-WORD BY 8-BIT READ-ONLY MEMORY
- \(4096 \times 8\) Organization
- All Inputs and Outputs TTL-Compatible
- Fully Static (No Clocks, No Refresh)
- Single 5 V Power Supply
- Maximum Access Time . . . 450 ns
- Minimum Cycle Time . . . 450 ns
- Typical Power Dissipation . . . 580 mW
- 3-State Outputs for OR-Ties
- Pin Compatible with TMS 4700, TMS 2708 and Intel 8316B
- Two Output Enable Controls for Chip Select Flexibility
- N-Channel Silicon-Gate Technology

\section*{24-PIN CERAMIC AND PLASTIC} DUAL-IN-LINE PACKAGES (TOP VIEW)

- TMS 4710 (Standard TMS 4700 8K ROM)
- Full Upper and Lower Case ASCII Character Generator
- Ideal for Video Terminal Applications
- Fully Static Operation
- Block Size \(8 \times 8\)
- Character Size \(5 \times 7\)
- \(1024 \times 8\) Organization
- All Inputs and Outputs TTL.Compatible
- Maximum Access Time . . . 450 ns
- Minimum Cycle Time . . . 450 ns
- Typical Power Dissipation . . . 310 mW
- 3-State Outputs for OR-Ties
- Output Enable Control
- Silicon-Gate Technology
- 8-Bit Output for use in Microprocessor Based Systems


\section*{TYPES SBP 8316, SBP 9818 \\ BIPOLAR 16,384 I \({ }^{2}\) L READ-ONLY MEMORIES}
- Mask Programmable I2L ROM
- Fully TTL Compatible Inputs/Outputs
- Programmable Options Include:
\(\cup\) User Selectable Speed/Power Operation:
- Wide Range for Injector Current Supply Operation (SBP 9818)
- Resistor Options for 5-Volt Supply Operation (SBP 8316)
- Choice of Outputs:
- Open-Collector for VCC or INJ Operation
- Internal 10K \(\Omega\) Pull-Up Resistors to VCC (SBP 8316)
- Choose Any Combination of Up to 3 Boolean Variables for Chip Select or 2 Boolean Variables with Latched Outputs
- Industry Standard Pin Assignments in 24-Pin Plastic or C-DIP Packages
- Choice of Temperature Ranges:
1) SBP 8316CN, SBP 9818CN for 0 to \(70^{\circ} \mathrm{C}\) Applications
4 SBP 8316MJ, SBP 9818MJ for \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\) Applications
- Single +5-V power supply for the SBP8316
- Injector current of 500 mA maximum for the SPB9818


FIGURE 1
ADDRESS ACCESS TIMING VS.

iss. - injector current
- Titanium-Tungsten (Ti-W) Fuse Links for Fast, Low-Voltage, Reliable Programming
- All Schottky-Clamped PROM's Offer: Fast Chip Select to Simplify System Decode Choice of Three-State or Open-Collector Outputs P-N-P Inputs for Reduced Loading on System Buffers/Drivers
- Full Decoding and Chip Select Simplify System Design
- Applications Include:

Microprogramming/Firmware Loaders Code Converters/Character Generators Translators/Emulators
Address Mapping/Look-Up Tables
- Single 5-V power supply
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{TYPE NUMBER (PACKAGES)} & \multirow[b]{2}{*}{\begin{tabular}{l}
BIT SIZE \\
(ORGANIZATION)
\end{tabular}} & \multirow[b]{2}{*}{OUTPUT CONFIGURATION} & \multicolumn{2}{|l|}{TYPICAL PERFORMANCE} \\
\hline \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\) & \(0^{\prime \prime} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) & & & ADDRESS ACCESS TIME & POWER DISSIPATION \\
\hline SN54S188(J, W) & SN74S188(J, N) & 256 bits & open-collector & & \\
\hline SN54S288(J, W) & SN74S288(J, N) & ( \(32 \mathrm{~W} \times 8 \mathrm{~B}\) ) & three-state & 25 & 400 mW \\
\hline SN54S287(J, W) & SN74S287(J, N) & 1024 bits & three-state & 2 & 0 \\
\hline SN54S387(J, W) & SN74S387(J, N) & ( \(256 \mathrm{~W} \times 4 \mathrm{~B}\) ) & open-collector & n & m \\
\hline SN54S470(J) & SN74S470(J, N) & 2048 bits & open-collector & 50 ns & 550 mW \\
\hline SN54S471(J) & SN74S471(J, N) & ( \(256 \mathrm{~W} \times 8 \mathrm{~B}\) ) & three-state & 50 ns & \\
\hline SN54S472(J) & SN74S472(J, N) & 4096 bits & three-state & 55 & 00 \\
\hline SN54S473(J) & SN74S473(J, N) & ( \(512 \mathrm{~W} \times 8 \mathrm{~B}\) ) & open-collector & 55 ns & 600 mW \\
\hline SN54S474(J, W) & SN74S474(J, N) & 4096 bits & three-state & 55 & 600 mw \\
\hline SN54S475(J, W) & SN74S475(J, N) & ( \(512 \mathrm{~W} \times 8 \mathrm{~B}\) ) & open-collector & 55 ns & 600 mw \\
\hline
\end{tabular}

256 BITS
32 WORDS BY 8 BITS) (256
‘S188, ‘S288
S287, ‘S387


2048 BITS
NORDS BY 8
'S470, 'S471

'SORDE BY 8 (512 WORDS BY 8 BITS)
'S474, 'S475


Pin assignments for all of these memories are the same for all packages.
- Titanium-Tungsten (Ti-W) Fuse Links for Fast Low-Voltage Reliable Programming
- Full Decoding and Chip Select Simplify System Design
- Single 5-V power supply
- Fast Chip Select to Simplify System Decode
- Choice of Three-State or Open Collector Outputs
- PNP Inputs for Reduced Loading on System Buffers/Drivers
- Applications Include:

Microprogramming/Firmware Loaders
Code Converters/Character Generators
Translators/Emulators
Address Mapping/Look-Up Tables
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{TYPE NUMBER (PACKAGES)} & \multirow[b]{3}{*}{\begin{tabular}{l}
BIT SIZE \\
(ORGANIZATION)
\end{tabular}} & \multirow[b]{3}{*}{OUTPUT CONFIGURATION} & \multicolumn{3}{|c|}{TYPICAL PERFORMANCE} \\
\hline \(-55^{\circ}\) & \multirow{2}{*}{\(0^{\circ} \mathrm{C}\) to \(\mathbf{7 0}^{\circ} \mathrm{C}\)} & & & \multicolumn{2}{|l|}{ACCESS TIMES} & \multirow[t]{2}{*}{POWER DISSIPATION} \\
\hline 55 & & & & ADDRESS & SELECT & \\
\hline SN54S476(J) & SN74S476(J,N) & \multirow[t]{2}{*}{\[
\begin{gathered}
4096 \text { bits } \\
1024 \mathrm{~W} \times 4 \mathrm{~B}
\end{gathered}
\]} & three-state & \multirow[b]{2}{*}{35 ns} & \multirow[b]{2}{*}{15 ns} & \multirow[b]{2}{*}{475 mW} \\
\hline SN54S477(J) & SN74S477(J,N) & & open-collector & & & \\
\hline SN54S478(J) & SN74S478(J,N) & \multirow[t]{2}{*}{\[
\begin{gathered}
8192 \text { bits } \\
1024 \mathrm{~W} \times 8 \mathrm{~B} \\
\hline
\end{gathered}
\]} & three-state & \multirow{2}{*}{45 ns} & \multirow{2}{*}{20 ns} & \multirow{2}{*}{600 mW} \\
\hline SN54S479(J) & SN74S479(J,N) & & open-coltector & & & \\
\hline
\end{tabular}

SN54S/74S476 3-S OUTPUTS SN54S/74S477 0-C OUTPUTS 4096 BITS
(1024 WORDS BY 4 BITS) 'S476, 'S477


SN54S/74S478 3-S OUTPUTS
SN54S/74S479 0-C OUTPUTS 8192 BITS
(1024 WORDS BY 8 BITS)
'S478, 'S479


MAXIMUM DELAY TIMES
\begin{tabular}{|c|c|c|c|}
\hline TYPE & ADDRESS & EN & DISABLE \\
\hline SN54S & 75 ns & 40 ns & 40 ns \\
\hline SN \(74 \mathrm{~S}^{\prime}\) & 60 ns & 30 ns & 30 ns \\
\hline
\end{tabular}
- 2708 JL and \(27 \mathrm{~L} 08 \mathrm{JL}-1024 \times 8\) Organization
- 2716 JL \(2048 \times 8\) Organization
- All Inputs and Outputs Fully TTL-Compatible
- Static Operation (No Clocks, No Refresh)
- Maximum Access Time . . . 450 ns
- Minimum Cycle Time . . . 450 ns
- 3-State Outputs for OR-Ties
- N-Channel Silicon-Gate Technology
- 8-Bit Output for Use in Microprocessor-Based Systems
- Low Power

TMS 27L08 . . . 245 mW (Typical) TMS 2716... 315 mW (Typical)
- \(10 \%\) Power Supply Tolerance (TMS 27L08 Only)
- Plug-Compatible Pin-Outs Allowing Interchangeability/Upgrade to 16 K With Minimum Board Change


\section*{TMS 2516 JL \\ 16K ERASABLE PROGRAMMABLE READ-ONLY MEMORIES}
- \(2048 \times 8\) Organization
- Single +5 V Power Supply
- All Inputs and Outputs Fully TTL. Compatible
- Maximum Access Time . . . 450 ns
- Minimum Cycle Time . . . 450 ns
- 3-State Outputs for OR-Ties
- 8-Bit Output for Use in Microprocessor Based Systems
- N-Channel Silicon-Gate Technology
- Low Power: 525 mW Maximum Active Power
132 mW Maximum Standby Power
- Guaranteed d.c. Noise Immunity with Standard TTL Loads - No Pull-Up Resistors Required
- Interchangeable with Intel 2716


\section*{TMS 2532 JL MOS 32K ERASABLE PROGRAMMABLE ROMs}
- 4096x8 Organization
- Single +5V Power Supply
- Pin Compatible with all 8K and 16K EPROMs
- Plug-in Compatible with the TMS 4732 32K ROM
- All Inputs and Outputs Fully TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Maximum Access Time . . . 450ns
- Minimum Cycle Time . . . 450ns
- 3-State Outputs for OR-Ties
- 8 Bit Output for Use in Microprocessor Based Systems
- N-Channel Silicon-Gate Technology
- Low Power: 840 mW Maximum Active 132 mW Maximum Standby
- Guaranteed DC Noise Immunity with Standard TTL Loads-No Pull-Up Resistors Required
- Interchangeable with Intel 2716


\section*{NUMBERING SYSTEM}

Factory orders for circuits should include the complete part-type numbers.


\section*{MANUFACTURING INFORMATION}

Die-attach is by standard gold silicon eutectic or by conductive epoxy.
Thermal compression gold wire bonding is used on plastic packaged circuits. Typical bond strength is 5 grams. Bond strength is monitored on a lot-to-lot basis. Any bond strength of less than 2 grams causes rejection of the entire lot of devices. On hermetic devices either thermal compression or ultrasonic wire bonding is used. All hermetic MOS LSI devices produced by TI are capable of withstanding \(5 \times 10^{-7} \mathrm{~atm} \mathrm{cc} / \mathrm{sec}\) inspection and may be screened to \(5 \times 10^{-8} \mathrm{~atm} \mathrm{cc} / \mathrm{sec}\) fine leak, if desired by the customer, for special applications.
All packages are capable of withstanding a shock of 3000 g . All packages except the 64 -pin package are capable of passing a \(20,000 \mathrm{~g}\) acceleration (centrifuge) test at the Y -axis. Final specifications for the 64 -pin package are not available at this printing. Pin strength is measured by a pin-shearing test. All pins are able to withstand the application of a force of 6 pounds at \(45^{\circ}\) in the peel-off direction.

\section*{DUAL-IN-LINE PACKAGES}

A pin-to-pin spacing of 100 mils has been selected for standard dual-in-line packages.
TI uses two basic types of hermetically sealed ceramic dual-in-line packages. The first type is the side-brazed package cap and tin-plated leads. The second is the cerdip which consists of a ceramic base and cap sealed with a low-temperature glass and tin-plated leads.
"Inclusion of an " \(L\) " within the identification number indicates the device operates in the low power range (e.g., 27L08, 40L45).
**On some parts \(\quad\) DRAMs \(\left\{\begin{array}{ll}-1 & 250 \mathrm{~ns} \\ -2 & 200 \mathrm{~ns}\end{array} \quad\right.\) SRAMS \(\left\{\begin{array}{ll}-1 & 650 \mathrm{~ns} \\ -2 & 450 \mathrm{~ns}\end{array} \quad\right.\) FAMILY \(\left\{\begin{array}{l}-303 \mathrm{MHz} \\ -404 \mathrm{MHz}\end{array}\right.\)

The following dual-in-line packages are available in plastic or ceramic:
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Distance Between Rows & \multicolumn{9}{|c|}{Number of Pins} \\
\hline 300 mils & 8 & 10 & 16 & 18 & 20 & 22 & 24 & 28 & 40 \\
\hline 400 mils & \(\mathrm{X} \dagger\) & \(\mathrm{X} \dagger\) & X & X & X & & & & \\
\hline 600 mils & & & & & & X & X & x & x \\
\hline
\end{tabular}

Ceramic Packages with Side-Brazed Leads and Metal or Epoxy or Glass Lid Seal


NOTES: a. This minimum spacing is valid for printed circuit board mounting with \(0.033(0,84)\) diameter holes for the leads.
b. All linear dimensions are in inches and parenthetically in millimeters. Inch dimensions govern.
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline DIM PINS & 16 & 18 & 20 & 22 & 24 & 28 & 40 \\
\hline\(A \pm 0.010(0,26)\) & \(0.300(7,62)\) & \(0.300(7,62)\) & \(0.300(7,62)\) & \(0.400(10,16)\) & \(0.600(15,24)\) & \(0.600(15.24)\) & \(0.600(15,24)\) \\
\hline B MAX & \(0.840(21,4)\) & \(0.910(23,1)\) & \(1.020(25,9)\) & \(1.100(28,0)\) & \(1,290(32,8)\) & \(1.415(36,0)\) & \(2.020(51,3)\) \\
\hline C NOM & \(0.290(7,4)\) & \(0.290(7,4)\) & \(0.290(7,4)\) & \(0.390(9,9)\) & \(0.590(15,0)\) & \(0.590(15,0)\) & \(0.590(15,0)\) \\
\hline
\end{tabular}

\section*{Cerdip Packages}


ALL LINEAR DIMENSIONS ARE IN INCHES AND PARENTHETICALLY IN MILLIMETERS. INCH DIMENSIONS GOVERN.
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline DIM & PINS & 16 & \(\mathbf{1 8}\) & \(\mathbf{2 0}\) & \(\mathbf{2 2}\) & \(\mathbf{2 4}\) & 28 \\
\hline\(A \pm 0.010(0,26)\) & \(0.300(7,62)\) & \(0.300(7,62)\) & \(0.300(7,62)\) & \(0.400(10,16)\) & \(0.600(15,24)\) & \(0.600(15,24)\) & \(0.600(15,24)\) \\
\hline B MAX & \(0.785(20,0)\) & \(0.920(23,4)\) & \(1.070(27,2)\) & \(1.100(28,0)\) & \(1,290(32,8)\) & \(1.460(37,1)\) & \(2.090(53.1)\) \\
\hline C MAX & \(0.288(7,3)\) & \(0.288(7,3)\) & \(0.288(7,3)\) & \(0.388(9,86)\) & \(0.560(14,2)\) & \(0.560(14,2)\) & \(0.560(14,2)\) \\
\hline
\end{tabular}

Plastic Packages


ALL LINEAR DIMENSIONS ARE IN INCHES AND PARENTHETICALLY IN MILLIMETERS. INCH DIMENSIONS GOVERN.
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline DIM & PINS & \(\mathbf{8}\) & \(\mathbf{1 6}\) & \(\mathbf{1 8}\) & \(\mathbf{2 0}\) & \(\mathbf{2 2}\) & \(\mathbf{2 4}\) & \(\mathbf{2 8}\) \\
\hline\(A \pm 0.010(0,26)\) & \(0.300(7,62)\) & \(0.300(7,62)\) & \(0.300(7,62)\) & \(0.300(7,62)\) & \(0.400(10,16)\) & \(0.600(15,24)\) & \(0.600(15,24)\) & \(0.600(15,24)\) \\
\hline\(B\) MAX & \(0.390(9,9)\) & \(0.870(22,1)\) & \(0.920(23,4)\) & \(1.070(27,2)\) & \(1.100(28,0)\) & \(1.290(32,8)\) & \(1.440(36,6)\) & \(2.090(53,1)\) \\
\hline C NOM & \(0.250(6,4)\) & \(0.250(6,4)\) & \(0.250(6,4)\) & \(0.265(6,7)\) & \(0.350(8,9)\) & \(0.550(14,0)\) & \(0.550(14,0)\) & \(0.550(14,0)\) \\
\hline
\end{tabular}

Ceramic Packages with Top-Brazed or Side-Brazed Leads and Metal or Epoxy or Glass Lid Seal




ALL LINEAR DIMENSIONS ARE IN INCHES AND PARENTHETICALLY IN MILLIMETERS, INCH DIMENSIONS GOVERN.

\section*{Software}
- TMS 9900 Cross Assembler
- TMS 9900 Simulator
- ROM Utility


Figure 1

\section*{TMS 9900 CROSS ASSEMBLER DESCRIPTION}

Before the advent of assemblers and other programming aids, the computer programmer was required to manually generate the particular bit patterns that constitute a program. This tedious task is now performed by symbolic assembler program such as the TMS 9900 Assembler. The Assembler permits the programmer to refer to data, memory addresses and machine actions symbolically when creating a source program. The TMS 9900 Assembly Language source is translated by the TMS 9900 Cross Assembler into relocatable linkable TMS 9900 Object module format. Both the source input and the object output are fully compatible with the FS 990 Prototype Development System and nationally available timesharing services (GE, NCSS, and TYMSHARE).

\section*{TMS 9900 SIMULATOR DESCRIPTION}

The TMS 9900 Simulator is compatible with and has extensions to the Simulator on GE, NCSS, and TYMSHARE. The Simulator runs either in batch mode or in an interactive mode for maximum effectiveness. The microprocessor system simulation is specified by the designer from a keyboard/display device in the interactive mode. The output, such as instruction trace can be viewed on a CRT or printed out when in the batch mode.

The Simulator accepts object modules plus "link-control" statements from the Assembler as shown in Figure 1. Then the load module plus debug and control statements are sent to a "Run Processor" that performs the application program's execution. By executing instructions in software just as the TMS 9900 microprocessor executes instructions in hardware, the program logic is verified and the performance is measured. To set up a target system's characteristics, control language statements initialize memory, I/O ports, I/O linkages, and processor clock frequency. The control language also allows multiple breakpoints, full instruction trace, snapshots, memory and register inspection/changes. Interrupt controls and total run/stop commands are also provided. By exercising total software control, a program can be thoroughly checked before the hardware is running.

\section*{Software}

\section*{TMS UTL, ROM UTILITY DESCRIPTION}

When the application program has been satisfactorily verified, the object module is accessed by the ROM Utility program, TMS UTL, for translation into a format acceptable for production of a gate placement program (prepatory to mass production). Alternatively, the utility can generate a BNPF or hexadecimal formatted file that is an input to a PROM programmer (Data I/O, etc.) to produce a PROM or EPROM version of the program. In all, there are 12 acceptable input formats and 12 output formats in support of the TMS 9900 microprocessors. Table I indicates the valid input/output translations supported by the utility for the TMS 9900 .

Table I - TMSUTL Format Paths
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\cline { 2 - 9 } \multicolumn{1}{c|}{} & \multicolumn{6}{c|}{ AVAILABLE OUTPUT FORMAT } \\
\hline \multicolumn{1}{c|}{ AVAILABLE INPUT FROM } & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 \\
\hline 1) Hexadecimal \#2 (PROM) & YES & YES & YES & YES & NO & NO & YES & YES \\
\hline 2) Hexadecimal \#2 (ROM) & YES & YES & YES & YES & NO & NO & YES & YES \\
\hline 3) BNPF & YES & YES & YES & YES & YES & YES & YES & YES \\
\hline 4) SN74S271 \& SN74S371 ROM/HILO Format & YES & YES & YES & YES & NO & NO & YES & YES \\
\hline \begin{tabular}{l} 
5) TMS 9900 Standard Absolute Object of \\
Cross Support System (Assembler or \\
Loader/Simulator) \& Prototyping \\
System
\end{tabular} & YES & YES & YES & YES & YES & YES & YES & YES \\
\hline \begin{tabular}{l} 
6) TMS 9900 Compressed Absolute Object \\
of Prototyping System
\end{tabular} & YES & YES & YES & YES & YES & YES & YES & YES \\
\hline 7) TMS 4700 ROM & YES & YES & YES & YES & NO & NO & YES & YES \\
\hline 8) TMS 4800 ROM & YES & YES & YES & YES & NO & NO & YES & YES \\
\hline
\end{tabular}

\section*{OPERATING ENVIRONMENT}

The programs are written to conform to ANSI STANDARD X3.0 (1966) 16-bit FORTRAN and are designed to execute on any minicomputer with the following minimum characterics.
- ANSI STANDARD X3.0 (1966) 16-bit FORTRAN Compiler
- Two's compliment arithmetic
- Disc capacity for up to 7 simultaneously active sequential files, with two being in rewindable and re-readable media
- A 16 k to 20 k word user program memory partition

\section*{PACKAGING}

The TMS 9900 Transportable Cross Support package is composed of three distinct products: TMS 9900 Cross Assembler, Simulator, and ROM Utility. The part number for the package is TMSW 101MT. The product name is TMS 9900 Transportable Cross-Support Software. TMSW 101T is manufactured only on half-inch, 9 track PE encoded (IBM compatible) magnetic tape recorded at 1600 BPI. The tape is unlabeled, unblocked, with 80 ASCII bytes per data record and contains 128 files. The first file on the tape is a data file which contains a one-time description for each file on the tape. Each file is terminated by an EOF mark except for the last file which is terminated with a double EOF to indicate end-of-logical tape.

Included in the shipping package is a User Manual for each of the three programs and an Installation Manual (4 manuals, total).

- Dual or Single audio-cassette interface
- EPROM programming options:

TMS 9940, TMS 2716, TMS 2708,
TMS 2532, TMS 2516
- Software development aids residing in ROM:

Symbolic Assembler
Text Editor
EPROM programmer
Relocating loader
I/O Scheduler/Handler
Debugger
- Optional POWER BASIC development software residing in EPROM (16k bytes)
- \(4 \mathrm{~K} \times 16\) EPROM or preprogrammed ROM
- \(2 \mathrm{~K} \times 16 \mathrm{RAM}\)
- Memory expandability for additional performance (TMi 990/201 or TM 990/206 memory expansion boards)
- EIA communication with other computers

\section*{DESCRIPTION}

The TM 990/302 is an assembled, tested module for developing assembly language software to be used on 990/9900 family microprocessor based systems. The TM 990/302, a bus-compatible member of the TM 990 microcomputer module family, provides dual audio cassette interfaces, both static RAM and ROM memory, and hardware circuitry for the programming of read-only memory devices. Used in conjunction with either the TM 990/100M or TM 990/ 101M microcomputer modules, the TM 990/302 provides a complete standalone software development system offering support for program generation, editing, assembly, debugging, and EPROM programming at an extremely attractive cost. Figure 1 is a system block diagram of the TM 990/302. The TM 990/100 and TM 990/101 memory map incorporating the Software Development Board ROM and RAM are shown in Figure 2.


Figure 2. System Memory Map

\section*{SOFTWARE}

Figure 3 is a typical software development cycle using the TM 990/302 Software Development board.

\section*{SOURCE TEXT EDITING}

The text editor provides the means for initial source code entry or program update. Initial source inputs will be from the user's terminal. Source programs on audio cassette will be updated with changes made from the user's terminal. The size of the text editor buffer is determined at initialization as a function of the total available RAM.

The text editor operates on the source code text in a line mode. Text editor commands with their respective functions are:

D Delete lines \(n\) thru \(m\)
I Insert at line n with optional line-number autoincrement by m
K Keep (store) buffer and print new top line in the buffer
G Get buffer and print new bottom line of the buffer
P Print lines \(n\) thru m
Q Flush the input file until end of input file and return to executive.
R Resequence output line numbers, n is initial line number and m is the increment.

To create or update the source program, the text.editor provides manipulation of individual lines of code and entry with automatic line number indexing. The designer may delete, insert, print, resequence, and interactively check 9900 instruction syntax from his keyboard. The text editor handles programs of any length by segmenting the code into "buffer" blocks. It controls buffer loading and storage into cassette-tape memory. The buffer is enlarged by plugging in memory-expansion cards, which also expand the amount of target system memory available for execution.


Figure 3. Typical Softrware Development Execution

\section*{ASSEMBLING SOURCE}

The next step in program development is a two-pass assembly of TMS 9900, SBP 9900, TMS 9980, TMS 9985, TMS 9940 instruction sets into absolute standard 9900 object code. This two-pass assembler allows four-character symbolic addressing. The assembly listing output, including error messages, is routed to a user chosen device.

\section*{DEBUGGING}

Seven debug commands aid program development after the loader program puts the assembled object into memory. Multi-step trace, software breakpoints and data inspection changes are featured.

Debug Commands:
SB Set software breakpoint and execute
IM Inspect/change memory
IC Inspect/change CRU
IR Inspect/change registers
RU Record Program Execution Path Change
ST Single step for 1 or more instructions with or without trace
DM Dump memory to specified cassette in object format

\section*{EPROM PROGRAMMING}

After debug, the EPROM programmer can be invoked to program EPROM's, read back EPROM's into memory, or compare EPROM contents to memory. Byte and word serial formats are available. The EPROM programmer is able to program the following EPROMS: 2708, 2716, 2516, 2532, and 9940.

\section*{HARDWARE FEATURES}
- Two audio cassette interfaces
- \(4 \mathrm{~K} \times 16\) programmed ROM's
- \(2 \mathrm{~K} \times 16 \mathrm{RAM}\)
- One decode PROM for upgrading TM 990/100M microcomputer board RAM maps
- TMS 2716, TMS 2708, TMS 2532, TMS 2516 and TMS 9940 EPROM programming personality card.

When the TM 990/302 board is used as a software development system, the equipment configuration could include:
- TM 990/302 Software Development Board
- A TM \(990 / 100 \mathrm{M}\) or TM 990/101 microcomputer board
- TM 990/510/520 (4 or 8 slot) card cage
- User supplied power supply: \(+12 \mathrm{~V},+5 \mathrm{~V},-12 \mathrm{~V},+30 \mathrm{~V}\) to +52 V (for EPROM Programmer) TM 990/518 Power Supply
- User supplied audio cassette player/recorder
- Power Basic Interpreter (16k byte) optional
- User supplied terminal: current loop TTY, TI silent 700, or equivalent.

Table 1 lists the hardware characteristics of the development system when used with either of the two microcomputer boards.

\section*{Software \\ TM 990/302 \\ SOFTWARE DEVELOPMENT BOARD}

Table 1. TM 9901302 System Specifications
\begin{tabular}{|c|c|c|}
\hline Item & TM 9901302 with TM 990/100M & TM 990/302 with TM 9901101M \\
\hline \begin{tabular}{l}
Microprocessor \\
Timers \\
Serial ASCII \\
I/O ports \\
RAM (min-max) \\
Non-volatile \\
memory \\
Programmable \\
memories \\
Cassette interfaces \\
Operating Temperature
\end{tabular} & TMS 9900, 16 bit 2 1(110-19,200 baud) 1 16-bit port \(2.25 \mathrm{~K}-2.25 \mathrm{~K}\) words \(5 \mathrm{~K}-8 \mathrm{~K}\) words ROM
\[
\begin{gathered}
2708,2716,2516 \\
2532,9940 \\
2 \\
0-55^{\circ} \mathrm{C}
\end{gathered}
\] & \begin{tabular}{l}
TMS 9900, 16 bit 3 2(110-19,200 baud) \\
1 16-bit port 4 K words \(4 \mathrm{~K}-8 \mathrm{~K}\) words ROM
\[
\begin{gathered}
2708,2716,2516 \\
2532,9940 \\
2 \\
0-55^{\circ} \mathrm{C}
\end{gathered}
\]
\end{tabular} \\
\hline \multicolumn{3}{|l|}{\begin{tabular}{l}
Physical Characteristics \\
Width: 11 inches ( 279.4 mm ) \\
Height: \(71 / 2\) inches ( 190.5 mm )
\end{tabular}} \\
\hline Power Requirements
\[
\begin{array}{lc}
+5 \mathrm{~V} & 1.5 \mathrm{~A} \\
-12 \mathrm{~V} & 50 \mathrm{~mA} \\
+12 \mathrm{~V} & 50 \mathrm{~mA} \\
30-52 \mathrm{~V} & 100 \mathrm{~mA} \text { EPRO }
\end{array}
\] & ming voltage & \\
\hline \multicolumn{3}{|l|}{\begin{tabular}{l}
Ordering Information \\
TM 990/302 Software Development Board
\end{tabular}} \\
\hline
\end{tabular}

- EPROM Programmer for TMS 9940E
- Assembler
- Debug Monitor
- Trial in System Emulation
- Can be used with EPROM and/or Mask ROM Version of TMS 9940

\section*{DESCRIPTION}

The TM 990/40DS is a low cost development system for the first 16-bit single-component microcomputer, the TMS 9940. To make the TM990/40DS as cost effective as possible, the traditional front panel assembly of lights and switches is not used. Instead an input/output system is provided which enables the programmer to use a standard EIA terminal such as an ASR-33 Teletype or a Texas Instruments Silent 700 terminal. The TM 990/40DS helps the programmer:
- Generate executable software
- Program this software to be on the EPROM version of the TMS 9940, and
- Test the program to bc in the user's target system using the Trial In-system Emulation (TISE) Feature.

\section*{SOFTWARE GENERATION}

Tohelp generate the software the TM 990/40DS features an assembler and monitor. The Line by Line Assembler (LBLA) is a single pass assembler that assembles the user's program written in TMS 9940 instructions and stores machine code in memory. As each source line is assembled, the resulting machine code is placed in the user's RAM on the TM 990/40DS. The user can then implement the TIBUG II monitor to test and debug the software prior to using the EPROM programmer.

TIBUG II is a debug monitor which provides an interactive interface between the user and the TM 990/40DS. The TIBUG II monitor provides software routines that accomplish special tasks. These routines, listed in Table I, facilitate software development using the TM \(990 / 40 \mathrm{DS}\). All communications with TIBUG II occur via a 20 mA current loop or RS-232-C device.

\section*{PROGRAMMING THE EPROM OF THE TMS 9940}

This is accomplished by three of the TIBUG II commands: PP, CP, and VP. These are described in Table I. These commands allow for the programming of the EPROM from the user's RAM memory of the TM 990/40DS, the copying from the TMS 9940 E EPROM to the RAM memory, and the verification of the EPROM and RAM memories.

\section*{TRIAL IN-SYSTEM EMULATION (TISE)}

Once the user's program has been assembled and debugged using the TM 990/40DS TIBUG II monitor, the program can be tested in the user's target system using the TISE feature of the TM 990/40DS. This feature allows emulation of most of the TMS 9940's operations, utilizing the TM 990/40DS memory. Using TISE, a three-foot 40conductor cable is connected to the edge connector of the TM 990/40DS. The other end of the cable contains a 40-pin male connector that is plugged into the user's system at the socket that will contain the TMS 9940.

Table I - TIBUG II Commands
\begin{tabular}{c|l} 
Command & Description \\
\hline ZA & \begin{tabular}{l} 
Assembler - used to call up the Line by Line Assembler.
\end{tabular} \\
LP & \begin{tabular}{l} 
Load Object Program from cassette/paper tape into the TM 990/40DS user memory. \\
DP \\
SB
\end{tabular} \\
\begin{tabular}{l} 
Dump the TM 990/40DS memory onto cassette/paper tape in TMS 9900 absolute object format. \\
Set Breakpoint. This command sets breakpoints that allow programs to be executed from one \\
memory address to another. From 1 to 16 addresses can e entered bas breakpoints. When a \\
breakpoint address occurs, execution stops and contents of the Program Counter, Status Register and \\
the Workspace Pointer are displayed. \\
Clear Breakpoint. Clears breakpoints previously set.
\end{tabular} \\
IM & \begin{tabular}{l} 
Inspect/Change Memory, Memory Dump. Memory inspect/change "opens" a memory location, \\
displays it, and gives the option of changing the data in the location. Memory dump directs a display \\
of memory contents from "start address" to "stop address".
\end{tabular} \\
IR & \begin{tabular}{l} 
Inspect/Change Hardware Registers (Workspace Pointer, Program Counter, Status Register). \\
These three registers are displayed and may be changed. \\
Inspect/Change user workspace. This command is used to display contents of the entire workspace \\
register file or display one register at a time allowing the user to change the register contents. \\
Inspect/Change CRU. The CRU register is displayed and may be changed. NOTE: The CRU is a \\
bit oriented I/O interface through which both input and output bits can be directly addressed \\
individually or in fields of 1 to 16.
\end{tabular} \\
IC
\end{tabular}
\begin{tabular}{c|l} 
Command & Description \\
CP & \begin{tabular}{l} 
Copy EPROM program. The contents of the EPROM section of the TMS 9940 is transferred into \\
the user's RAM area of the TM 990/40DS. \\
Verify PROM. The contents of the EPROM of the TMS 9940 is compared to the contents of the \\
user's RAM area in the TM 990/40DS. This verifies that the correct program is in the TMS 9940. \\
Move Block of memory. A starting and ending address is given for the block of memory to be \\
transferred along with the starting address of the destination. \\
Execute. Following execution of this command, program execution begins at the value presently in \\
the program counter.
\end{tabular} \\
MV \\
EX \begin{tabular}{l} 
Run in multistep mode. From 1 to 64 K instruction executions followed with WP, PC, Status \\
Printout. \\
Help command. This command brings up a listing of all the TIBUG II commands as reference for \\
the user. \\
TM \\
Texas Instruments 733 ASR run at 1200 Baud. This command is used to alert TIBUG II that the \\
terminal being used is a 1200 Baud terminal other than a Texas Instruments 733 ASR, \\
Self Test. The self test is a software routine used to test the TMS 9940s. The routine is loaded into \\
the TMS 9940's RAM space and executed by the TM 990/40DS. Once completed, the program \\
transmits the results of the test to the system terminal.
\end{tabular} \\
\hline
\end{tabular}

\section*{TM 990/40DS PARTS LIST}

The TM 990/40DS consists of 3 boards (described below), a TM 990/510 card cage, power supply, Trial In-System Evaluation (TISE) cable, EPROM programmer cable, a serial interface cable, and a chassis.

Three boards make up the TM 990/40DS System (See Figure 1). First is the TM 990/100M-4 microcomputer board with \(1 \mathrm{k} \times 8\) bits of RAM and \(8 \mathrm{k} \times 8\) bits of EPROM. This board is the central processing unit which controls I/O to the emulator boards and also to peripheral devices.

The two emulator boards are the TM 990/901 and TM 990/902 which handle the emulator functions of the TM 990/40DS during software development.

\section*{ORDERING INFORMATION TM 990/40DS \\ DESIGN AID FOR TMS 9940 MICROCOMPUTER}

The TM 990/40DS may be ordered through any TI authorized distributors under the following Part Number: TM 990/40DS.


Figure 1. TM 9901 40DS System Diagram

\section*{POWER BASIC FEATURES}
- Software Based in ROM or Floppy Diskettes
- For Use with Single or Multi-Board Systems
- Bit, Character and Word

Oriented I/O
- Multiple Process Execution
- Interprocess Communication through Common Variables
- Automatic Minimum Memory Configuration
- Real Time Clock and Interrupt Processing
- Extended Arithmetic Capability
- Multi-Dimensional Arrays
- Multi-Argument Functions
- 48 Bit Real Precision

\section*{A FAMILY OF PRODUCTS}

The POWER BASIC Family is a set of software that edits and translates BASIC language statements into 9900 instructions and executes these statements to solve a particular algorithm.

Texas Instruments family of POWER BASIC language interpreters brings the features of BASIC to the industrial user of microprocessors providing a selection of products to meet the requirements for evaluation, development, and application in economical yet versatile packages. These additions continue the development of a comprehensive line of software development tools to support 990/9900 family components and systems to meet a wide range of application requirements.

The POWER BASIC family members are provided in read-only memory devices and on floppy diskettes. They can operate on a variety of hardware configurations ranging from stand-alone component based systems using 9900 family microprocessors to full-feature minicomputers such as the FS990. Figure 1 illustrates the solution of real world problems in real time provided by a TM990/101 M-10 module.


Figure 1. Real World Problem-Solving in Real Time with a TM990/101M-10 Module

\begin{abstract}
APPLICATIONS
POWER BASIC is used to solve problems in data acquisition and control, data communications, information analysis, and sequencing of external events. Current applications include: intrusion alarm monitoring, navigational computation, numerical control, data reduction and analysis, inventory and payroll management, point-of-sale accounting, simulation and forecasting, and data base manipulation. Also used for education in programming and the structure of algorithmic processes.
\end{abstract}

\section*{APPLICATION FEATURES}

\section*{POWER BASIC for Increased Speed}
- TI Breaks the 20 Second Barrier

The 16 bit architecture and instruction set of the 9900 family of microprocessors is well suited for efficient execution of POWER BASIC programs. Results compared with benchmark programs reported in KILOBAUD magazine (October, 1977) show POWER BASIC to be faster than all others reported - less than 20 seconds on benchmark 7.

\section*{POWER BASIC for Flexible I/O}
- Direct Manipulation of I/O and Memory Control of information into and out of a 9900 family microprocessor based system is easily accomplished using a special variety of assignment statements supported by POWER BASIC. Internal and external data and control signals may be received and transmitted by the application program using a special set of POWER BASIC system defined functions. These special functions, as well as assembly language subroutines, support direct manipulation of either CRU or memory-map interfaced devices. In many cases, use of the system defined memory and CRU functions will be adequate substitutes for assembly language, improving the reliability of the application program by using pre-tested software and increasing the productivity of the design engineer.

\begin{abstract}
POWER BASIC for Cost Effectiveness
- Single Board, ROM Resident, Configurable

For production systems written in POWER BASIC, a CONFIGURATOR program is provided which analyzes the POWER BASIC application program and produces a minimum memory load module for that application.
Insertion of assembly language subroutines provides additional problem solving flexibility.
\end{abstract}

POWER BASIC for Multi-Processing (Eval. BASIC)
- Multiple Process Execution and Communication

Within the POWER BASIC command and control structure, special provision has been made for independent execution of programs through a FOREGROUND/BACKGROUND mode switch. Once a program has been started in the FOREGROUND mode, a switch can be activated to provide a new program environment while relegating the currently executing POWER BASIC application program to the BACKGROUND mode of operation. After this has been accomplished, communication between FOREGROUND and BACKGROUND programs is supported through the use of shared dedicated variables. These unique variables may be modified and tested by either program independently, offering full capabilities for interaction and control.

POWER BASIC FAMILY MEMBERS
\begin{tabular}{lcll} 
Part No. & Media & Name & Description \\
\hline TM990/450 & \begin{tabular}{c} 
EPROM device \\
kit
\end{tabular} & \begin{tabular}{l} 
Evaluation POWER \\
BASIC
\end{tabular} & \begin{tabular}{l} 
Reduced memory version (8K Byte) \\
designed to offer evaluation tools for
\end{tabular} \\
TM990/101M-10 & TM990/101M & & \begin{tabular}{l} 
exploring POWER BASIC \\
applications. ROM kit executes \\
stand-alone on TM990/100M, 101M \\
modules.
\end{tabular} \\
\hline & & & \\
\hline
\end{tabular}

\section*{A REAL SOLUTION TO A PROBLEM}

To the industrial designer of microprocessor based electronic equipment, Texas Instruments POWER BASIC Family offers a versatile alternative to the use of assembly language in implementing application programs. Designed to provide a selection of products to meet a broad range of feature and cost requirements, POWER BASIC delivers productivity improvements and architecture independence which impact development costs and minimize project risks. Packed with improved features, POWER BASIC makes the solution of complex system problems a straight-forward process, eliminating unnecessary design details, while providing the kind of performance mandated by state-of-the-art semiconductor technology and minicomputer architecture.

Texas Instruments is committed to provide the most advanced microprocessor system development tools, making the 990/9900 family of microprocessors the low risk choice for designers of electronic equipment. The TI POWER BASIC Family reaffirms that commitment and is indicative of the quality support which the user can expect from Texas Instruments in the future.

Additional details on the individual products which comprise the POWER BASIC Family are available from your Texas Instruments sales representative and authorized distributors.

CHAPTER 9 Applications

This chapter is devoted to examples of applications of the 9900 family of components. Throughout this book many details of the 9900 family of CPU's, peripherals, microcomputer modules, software and software development system support have been discussed. However, these have been somewhat isolated general discussions and not directed to a particular application. This chapter has solutions of specific problems - from the beginning concept to the final machine code - to give you examples of how someone else has approached the problem and to help you understand the concepts behind the approach and the details of the solution.

Three applications are included. They are:

\section*{1. A SIMULATED INDUSTRIAL CONTROL APPLICATION}

A 9900 microprocessor based microcomputer is used in a system simulating the control of industrial manufacturing processes. Solutions to the problems of interfacing between industrial power levels and computer logic levels, both at the input and the output, are demonstrated, as well as basic concepts of computer control.

\section*{2. A LOW-COST DATA TERMINAL}

Direct comparison is made showing how the characteristics of the 9940 single chip 16bit microcomputer are used to significantly reduce the package count of an intelligent terminal designed with an 80808 -bit processor. At the same time the performancecost ratio of the end equipment is improved.

\section*{3. A FLOPPY DISK CONTROLLER}

The design of a complex system used for the control of a floppy diskette memory is described. All the details of how a 9900 family microprocessor is used to arrive at a problem solution are included.

\section*{A Simulated Industrial Control Application}

\section*{INTRODUCTION}

Controlling motors, relays, solenoids, actuators; sensing limit switches, photo-electric outputs, push-button switches are real world problems encountered in controlling industrial manufacturing. This application simulates such conditions. It develops the application of a TMS9900 microprocessor (using the 990/100M microcomputer module of Chapter 3) and interconnecting hardware to automating industrial control requirements. This example includes the description of interface hardware to couple industrial power levels to and from the microcomputer system. It illustrates the use of an EIA/TTY terminal for interactive program entry and control, a line-by-line assembler for inexpensive program assembly, and the techniques of interrupt driven processing.

No motors, actuators, or solenoids are actually being controlled, but by sensing switches for logical voltage inputs and by turning lights on and off, the industrial control inputs and loads are simulated and the means demonstrated to accomplish the control.

As a logical extension of the first encounter application of Chapter 3, this application is written for "hands-on" operation to develop basic concepts and show that the 9900 family of microprocessors is ideally suited for industrial control applications. Each program step is described as the subprograms are developed and the total program is assembled into machine code.

Excitement comes from actually getting a microprocessor system doing useful things. This application is designed for that purpose. Let it demonstrate how easy it is to begin applying the 9900 family of microprocessors.

INITIAL SYSTEM SETUP WITH AN EIA TERMINAL
To begin, look at Figures 1 and 6 . The system uses the same TM990/100M-1 microcomputer module shown in Figure 3-12 and interconnected in Figure 3-14. It is a complete microcomputer with 256 16-bit words of RAM, 1024 16-bit words of ROM, and interface circuits to handle parallel and serial I/O. In Figure 3-14 it has power supplied to it through P1, the 100 pin edge connector as specified in Figure 3-17. P2 interconnects the TM990/301 microterminal which is being used as an input terminal for programming, editing, and debugging. The output board (Figure 3-9) with a 7 segment LED display is connected to the microcomputer through P4. The program (Table 3-2) sequenced the elements \(f, b, e\) and \(c\) of the LED display on and off, either fast or slow, depending on the position of the control switch.

Table 3-2 was "assembled-by-hand." In the examples that follow, a ROM resident "line-by-line" assembler will be used. This is a low-cost, effective way of providing machine code. However, a different terminal is required so that print out of the code can be obtained. Therefore, in this application the microterminal attached to the TM990/100M microcomputer is replaced with a keyboard terminal with EIA/TTY interconnection. Refer to Figure 1.


Figure 1. Picture of System Set-up

A 743 KSR terminal is chosen for this purpose. A special cable is required to interface the terminal to the microcomputer through P 2 . The cable connections are as follows:
\begin{tabular}{cccl}
\begin{tabular}{c} 
TM 990/100M-1 \\
P2 Pin
\end{tabular} & \begin{tabular}{c} 
743 Terminal \\
P1 Pin
\end{tabular} & & \\
\cline { 1 - 1 } & & & \\
1 & 9 & & Pescription \\
2 & 13 & & Transmitective Gnd \\
3 & 12 & & Receive data \\
7 & 1 & & Signal Gnd \\
8 & 11 & & Request to send \\
20 & 15 & & Data Terminal Ready
\end{tabular}

If a preassembled cable is desired, a TM990/503 can be purchased for the purpose.
If the TM990/100M-1 microcomputer was used for the Chapter 3 First Encounter, power was supplied to the microterminal from the TM990/100M module by jumpers installed across the pins J13, J14 and J15 (Figure 3-12 and 3-13). These should now be removed; the microterminal disconnected from P2; and the 743 KSR terminal connected to P 2 with the referenced cable. Connect ac power to the 743 terminal with a separate cord. Return the jumpers to the spare positions on the board J16, J17, and J18 (Figure 3-13). If P1 is to be wired to supply power, use Figure 3-17 for the connections. Figure 1 shows the 743 terminal in place instead of the microterminal. It also shows the I/O interface components that will be used for this application connected to P4. If familiar with a 743 terminal, skip the next discussion and go on to the description of the I/O interface components (5MT interface modules).

For those not familiar with the operation of a 743 terminal, reconnect the output board of Figure 3-9 to P4 and proceed thru the following steps:
1. Turn on the power supplies, the \(-12 \mathrm{~V},+12 \mathrm{~V}\) and +5 V , in that order.
2. Turn on the terminal and place it "on line."
3. The system is now ready to receive a program.
4. The terminal uses the TIBUG interactive monitor (TM990/401-1) resident on the TM990/100M-1 in the U42 and U44 sockets. It must be initialized. To do this, press the RESET toggle switch on the TM990/100M (Figure 1) and the character " \(A\) " or a carriage return (CR) on the terminal. The terminal responds:
tibug Rev.A
?
5. The question mark is the TIBUG prompt symbol saying "what's next?" To enter code or data into memory, press the M (Memory Inspect and Change) command key followed by the address in Memory where the program or routine is to start followed by a (CR). The terminal printout looks like this:
6. TIBUG responds with the address and the data located at that address such as:
\(F E O D=A B C D\)
If the data is not correct and is to be changed, type in the correct data and press either of these options:
A. (CR) to return to TIBUG
B. The space bar to increment to the next memory word location.
C. A minus ( - ) character to return to the previous word location.

The complete sequence is illustrated here:
?M FEOO (CR)
\(F E O D=A B C D\)
FEOP OBCD (Space)
\(\mathrm{FEO}=3004 \quad\) FF20 [Space)
FEO4 = FC36 - (minus) \(*\)
FEO2 = FF20 [Space]
FEO4 = FC36 0201 (Space)
FE06=0032
?
(CR)
*requires pressing 'NUM" key
7. After an M and the starting address FE00 and a (CR), the total program of Table 3-2, should be entered by entering the correct machine code at each address and then pressing the space bar. At the end of the program, exit the memory inspect and change mode by pressing (CR). The terminal responds with the familiar '?"'. If an error occurs, press (CR), then M and the address at which the error occurred; then repeat the input code.
8. Now the program is ready to run. However, the workspace pointer and the program counter may have to be set; at least the program counter, because it controls where the program starts. The register inspect and change command R is pressed. TIBUG responds with the contents of the workspace pointer. Press the space bar and TIBUG comes back with the program counter contents. Either of these can be changed in the same manner as memory.

Change the contents of the PC to the first address of the program to be run, then type a (CR) and the program is ready to be executed. The total routine looks like this:
?R
\(\mathrm{W}=0020\) (Space)
\(\mathrm{P}=0846\) FEOO (CR)
?

The program counter is now set at the starting address of the program of Table 3-2, FE00. Usually as the program proceeds, it will set the workspace pointer as needed; thus, no change is made to W in the above routine.
9. The Execute Command, E, runs the program:
? E
It runs until the RESET switch is pressed. After RESET, the program counter must be reset to FE00. This is done with a (CR), then R, then (Space), then FE00, then (CR), then E to start again.

The necessary details of interfacing and operating the 743 KSR have now been covered. Further information on commands may be obtained by referring to the TM990/100M user's guide. Operation with a 745 KSR acoustical terminal is possible but an EIA/ auxiliary coupler cable kit (Part \#983856) must be obtained from a TI Digital Systems Division distributor.

\section*{SIMULATING CONTROL OF AN ASSEMBLY LINE}

Coupling the KSR-745 terminal to the TM990/100M microcomputer provides a more interactive terminal than the 301 microterminal so that the hardware can be expanded to simulate general kinds of input and output requirements encountered in lightmanufacturing assembly lines. In addition, the "assembling" of the program is made easier by using a "line-by-line" assembler, which requires an EIA compatible terminal for this interaction.

Now, obviously, the output board shown in Figure 3-9, which contained only simple logic level inverters and an LED display, will not be adequate to provide the reaction power levels that are required for the simulated application. Therefore, new interface modules are needed.

\section*{5MT Interface Modules}

A means must be provided in the system to change input signals from push buttons, limit switches, cam switches, or transducers that are at voltage levels of \(90-132\) volts ac or 3 to 28 volts de to standard TTL low-level logic signals between 0 and +5 volts.

In like fashion, means must also be provided in the hardware system to change the low-level logic output signals into power signals up to 28 volts dc or 90 to 132 volts ac. The concept is shown in Figure 2.

Texas Instruments supplies modules which meet these requirements. They are called the 5MT I/O modules that are part of a 5TI Control system. A simplified set of specifications for the basic modules is contained in Table I.

The I/O modules are solid-state devices incorporating optical coupler isolation between input and output of 1500 volts for excellent noise immunity. Internal protection is provided to guard against external voltage transients. Each module has an LED status

\author{
SIMULATING CONTROL OF AN ASSEMBLY LINE
}
indicator located at the low-level logic side of the module to help in set-up and troubleshooting. The I/O modules operate from \(0-60^{\circ} \mathrm{C}\) and are designed for 100 million operations. The modules are shown in Figure 3 with a 5MT43 mounting base which accepts 16 plug-in modules and provides all of the wiring terminals. A logic interface module which mounts on the 5MT mounting base is also shown in Figure 3. It provides a serial interface between the 5 MT mounting base and a 5 TI sequencer. It is not necessary for this application, but is very necessary if other 5TI components are interconnected in the system.


Figure 2. Input/Output Modules
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{CATALOG NO.} & \multirow[t]{2}{*}{TYPE OF DEVICE} & \multicolumn{2}{|l|}{RATING} & \multirow[t]{2}{*}{TURN ON TIME (ms)} & \multirow[t]{2}{*}{TURN OFF TIME (ms)} \\
\hline & & VOLTAGE & CURRENT & & \\
\hline 5MT11-A05L & AC Input & 90-132 Vac Input Voltage & 35 mA Max & 8 Typ. 8.3 Max & \begin{tabular}{l}
12 Typ. \\
8.3 Max
\end{tabular} \\
\hline 5MT12-40AL & AC Output & 90-132 Vac Output Voltage & 3 Amps Continuous \(\left(40^{\circ} \mathrm{C}\right)\) & 4 Max & 4 Max \\
\hline 5MT13-D03L & DC Input & 3-28 Vdc Input Voltage & 30 mA Max & 2 Max & 2 Max \\
\hline 5MT14-30CL & DC Output & \(10-28\) Vdc Output Voltage & 1 Amp & & \\
\hline 5MT43 & \multicolumn{2}{|r|}{Mounting Base Holds Up to 16 Modules} & & & \\
\hline
\end{tabular}

Table 1. 5MT Module Selection Table


Figure 3. I/O Modules and Mounting Base

The 5MT43 mounting base interfaces with the TM 990/100M-1 microcomputer with a cable to P4, the same 40 pin edge connector that was used for the output board of Figure 3-9. The cable connections and hardware required are shown in Figure 4. This cable may be wired from scratch or a TM 990/507 cable can be purchased for the purpose. With this cable in place ( J 1 to the 5 MT 43 base and J4 to P4 on the TM 990/100M microcomputer module), the major components will be ready to simulate the industrial application. Of course, the additional parts must be purchased:

1-5MT43 Mounting Base
2 - 5MT11-A05L Input Modules
\(2-5 \mathrm{MT} 12-40 \mathrm{AL}\) Output Modules
2 - 5MT13-D03L Input Modules
2 -5MT14-30CL Output Modules
1 - TM990/507 Cable (or this can be fabricated as per Figure 4)
(Equivalent circuits of 5MT modules are provided in Figure 5 in case these are to be simulated.)

\section*{WIRE LIST}
\begin{tabular}{|c|c|c|}
\hline J1 & J4 & SIGNAL \\
\hline 1 & 10 & MODULE 5 \\
\hline 2 & 18 & MODULE 4 \\
\hline 3 & 14 & MODULE 2 \\
\hline 4 & 20 & MODULE 0 \\
\hline 5 & 24 & MODULE 7 \\
\hline 6 & 28 & MODULE 9 \\
\hline 7 & 32 & MODULE 11 \\
\hline 8 & 36 & MODULE 13 \\
\hline 9 & 40 & MODULE 15 \\
\hline 10 & 13 & GROUND 2 \\
\hline 11 & 19 & GROUND 0 \\
\hline 12 & 9 & GROUND 5 \\
\hline 13 & 23 & GROUND 7 \\
\hline 14 & 27 & GROUND 9 \\
\hline 15 & 31 & GROUND 11 \\
\hline 16 & 35 & GROUND 13 \\
\hline 17 & 39 & GROUND 15 \\
\hline 21 & 16 & MODULE 3 \\
\hline 22 & 22 & MODULE 1 \\
\hline 23 & 12 & MODULE 6 \\
\hline 24 & 26 & MODULE 8 \\
\hline 25 & 30 & MODULE 10 \\
\hline 26 & 34 & MODULE 12 \\
\hline 27 & 38 & MODULE 14 \\
\hline 28 & 15 & GROUND 3 \\
\hline 29 & 21 & GROUND 1 \\
\hline 30 & 17 & GROUND 4 \\
\hline 31 & 11 & GROUND 6 \\
\hline 32 & 25 & GROUND 8 \\
\hline 33 & 29 & GROUND 10 \\
\hline 34 & 33 & GROUND 12 \\
\hline 35 & 37 & GROUND 14 \\
\hline 36 & \multicolumn{2}{|l|}{\#24 GA., STRANDED FOR MODULE \(V_{c c}\) (7-9Vde.@.6A) termination can be \#6 SPADE LUG, BANANA PLUG, etc} \\
\hline
\end{tabular}

J1
37 PIN "D" TYPE CONNECTOR, FEMALE TYPE AMP 205-209-1 TRW 6 INCH DC375


Figure 4. 5MT Interface Cable


5MT14-30CL DC OUTPUT MODULE
Figure 5. Equivalent Circuits for 5MT Modules

\section*{Demonstration Example}

The industrial control example, shown in concept form in the block diagram of Figure 6 is intended to give the reader an insight into the use of a microcomputer based system. Even though no motors, actuators, solenoids, positioning valves, etc. are actually energized, the application demonstrates the means to do it. It also uses real world control voltages in its operation. There will be three modes of operation. To add interest, the system will be programmed so that the user can select the mode of operation.

In the first mode of operation (Figure 6), the system is to be programmed to accept inputs and switch a corresponding output according to the state of the input. Switches are going to apply input industrial level dc voltages to the dc input modules and input industrial level ac voltages to the ac input modules. Output lights powered by industrial level dc and ac voltages will be activated corresponding to the state of the input signal. Such a mode of operation simulates switch closures on the assembly line requesting an output reaction.


Figure 6. Application Block Diagram

\title{
SIMULATING CONTROL OF AN ASSEMBLY LINE
}

The second mode of operation is very similar to the light sequence of Chapter 3. However, with the 5 MT modules controlling either +12 Vdc light bulbs or 110 Vac light bulbs, it demonstrates a different means of timed sequence control. It uses the real time clock in the TMS9901 in the microcomputer module for a much greater precision. The system is to be programmed so the time can be varied easily. There is to be an added feature in the first and second mode. The system has a routine that allows the user to choose the mode of operation by selecting a key on the keyboard.

A third mode returns the system to the TIBUG interactive monitor. In this mode, the program can be edited, debugged or added to and initial conditions can be changed.

Lets see how this can be accomplished.

\section*{The TM990/100M Microcomputer Module}

Figure 7 is a much more detailed block diagram of the TM990/100M microcomputer. Four areas are of particular interest:
1. More details on the TMS9901;
2. Details on the TMS9902-this device was not discussed at all in Chapter 3;
3. The addition of a TM990/310 module to the system to obtain I/O expansion; and
4. Expansion of resident RAM and ROM.

Note in particular that the TM990/100M-1 comes populated with 256 words of RAM and 1 K words of ROM (which is the TIBUG EPROM resident monitor). Also note the address bus goes to the I/O interface units. Thus, I/O is selected with addresses in the same fashion as memory words. In addition, the four busses-address, control, data and CRU are available for off-board expansion. This is the way I/O expansion through the TM990/310 module is controlled. 512 words of RAM can be provided on the board. Further expansion is possible with off-board memory. Additional ROM, expandable on the board to 4 K , will be used when the line-by-line assembler (LBLA) is used.

\section*{TMS9901}

The TMS9901, programmable system interface, shown in Figure 7 was previously shown in the block diagram of Figure 3-17. Only one portion of it was used to control output signals and detect an input signal. Now all of the functions will be examined in more detail.
- 9 The block diagram of the TMS9901 in Figure 8 will be used to identify the major functions.

XPANSION ROM LECT

First of all, since the TMS9901 is a programmable systems interface, as shown in Figure 7 , it is designed to handle parallel input and output signals. The input signals are either data inputs or special signals called interrupts. Interrupts are special signals because they interrupt the main program routine of the microcomputer and ask for service from the microcomputer to do some selected priority subroutine or subprogram. In Figure 8, the data output paths and input paths and the interrupt paths are identified. The 22 pins are programmable and divide into three groups as follows:

\section*{Table 1. Programmable Pin Functions}
\begin{tabular}{|c|c|c|c|c|c|}
\hline GROUP & NAME & IN & OUT & INT & COMMENT \\
\hline \multirow[t]{6}{*}{1.} & \(\overline{\text { INT } 1}\) & X & & X & \multirow[t]{5}{*}{Principally inputs but may be used as interrupts} \\
\hline & INT 2 & X & & X & \\
\hline & INT 3 & X & & X & \\
\hline & INT 4 & X & & X & \\
\hline & INT 5 & X & & X & \\
\hline & INT 6 & X & & X & - \\
\hline \multirow[t]{9}{*}{2.} & INT 7/P15 & X & X & X & \multirow[t]{9}{*}{Fully programmable as inputs, outputs or interrupts} \\
\hline & INT 8/P14 & X & X & X & \\
\hline & INT 9/P13 & X & X & X & \\
\hline & INT \(10 / \mathrm{P} 12\) & X & X & X & \\
\hline & INT \(11 / \mathrm{P} 11\) & X & X & X & \\
\hline & INT \(12 / \mathrm{P} 10\) & X & X & X & \\
\hline & INT 13/P9 & X & X & X & \\
\hline & INT 14/P8 & X & X & X & \\
\hline & INT 15/P7 & X & X & X & \\
\hline \multirow[t]{7}{*}{3.} & P6 & X & X & & \multirow[t]{7}{*}{Programmable as inputs or outputs.} \\
\hline & P5 & X & X & & \\
\hline & P4 & X & X & & \\
\hline & P3 & X & X & & \\
\hline & P2 & X & X & & \\
\hline & P1 & X & X & & \\
\hline & P0 & X & X & & \\
\hline
\end{tabular}

In addition to the input/output function, the TMS9901 also has incorporated a clock function. This was identified in Figure 8, but is further detailed in Figure 9. This real time clock will be used in this application as an interval timer for the Mode 2 light sequence. To provide this function, the clock register is loaded with a value, (just like in Chapter 3); however, now the register automatically decrements after it is loaded. Whin it has decremented to zero, an interrupt signal is sent out to be processed by the interrupt path of the TMS9901. It won't be used for this application, but an elapsed time counter can be implemented by reading the value of the clock read register (Figure 9) periodically to determine how much time has elapsed from an established start.


Figure 8. TMS 9901 Block Diagram


Figure 9. Real Time Clock

Interface with the 9900
It is important to understand the communications channels between the TMS 9901 and the 9900 microprocessor in the microcomputer. Basic concepts need to developed to understand how the algorithm for this application is programmed.

The communications channels are shown in Figure 10. They are presented in somewhat different form than shown previously in Chapter 3.

The main data link between the 9900 and the 9901 and subsequent inputs and outputs is via a serial data link. The line CRUIN transfers data from the 9901 to the 9900 in serial format. Again in serial format, the line CRUOUT transfers data from the 9900 to the 9901. The transfer of data out is synchronized by the signal CRUCLK, which comes from the 9900 and specifies that data is valid on the CRUOUT line. Remember that CRU means Communications Register Unit.

In order to manipulate data from the CRU to and from the inputs and outputs and the real time clock of the 9901, five CRU instructions are included in the instruction set. They are:
1. SBO
2. SBZ
3. TB
4. LDCR
5. STCR

Set bit to one
Set bit to zero
Test bit
Load CRU Register
Store CRU Register

In Chapter 3 , it was demonstrated how individual bits could be selected and set to a " 1 " or a " 0 " by using the SBO and SBZ instructions. If this hasn't been reviewed, it would be helpful to do so.

Not only can individual bits be manipulated, but data can also be transferred in blocks of from one to 16 bits. The multiple bit instructions LDCR, "Load CRU Register", and STCR, "Store CRU Register", are used for this purpose. Since this application requires the use of these multiple-bit instructions, further time will be spent explaining them in more detail.

\section*{Basic Concepts}

Figure 11 summarizes the basic concept of the programmable input-output capability of the 9900 family. In this example, a microcomputer, the TM990/100M, which contains a 9901, and a TM990/310 module, which contains 3 additional 9901's are used. Such an arrangement expands the I/O capabilities by 48 inputs or outputs.

Industrial control applications like the one that is being simulated normally require many inputs and outputs. Much more capability is available because I/O could be expanded to 4096 ports by adding more units and continuing the example of Figure 11.


Figure 10. TMS 9900-TMS 9901 Interface
As shown, the data moves over CRUIN and CRUOUT in a serial format from the 9900 to the 9901 , or vice versa. When the instruction LDCR is used, the data is flowing from the 9900 to the 9901 over CRUOUT. The first bit to arrive serially (the least significant bit) is latched in the zero bit position of the 9901 determined by the CRU select bit, subsequent bits that arrive are then placed in bits, \(1,2,3-12,13,14,15\) at each CRUCLK pulse. Such is the case if 16 -bits are being processed. Any number of bits from 1 to 16 may be processed at the user's discretion. When flowing out on CRUOUT, the transfer rate is determined by CRUCLK. When flowing in on CRUIN, the 9900 microprocessor transfers the data present on the inputs during \(\phi_{1}\) of clock cycle 2 of the machine cycles.

What determines where the bit position starts? The select bits on \(\mathrm{S}_{0}-\mathrm{S}_{4}\) in the 9901 (Figure 10 and 11) are distributed as \(\mathrm{A}_{10}\) thru \(\mathrm{A}_{14}\) from the 9900 . Since this address is distributed to each 9901 shown, and since CRUOUT goes to each 9901, the data out would tend to be latched in each 9901. This is prevented by the chip enable (CE) signal. The only CE that is active low is the one decoded from the corresponding base address for the correct 9901. Bits \(\mathrm{A}_{0}\) thru \(\mathrm{A}_{9}\) provide the additional address information. For example, if in Figure 11 the 9901 on the TM990/100M board is to be used for the I/O, then hardware base address \(0080_{16}\) is used. If the second 9901 on the TM990/310 module is used, the hardware base address is \(0140_{16}\).


Figure 11. Basic Concept of Programmable I/O

In Figure 3-23, for the single bit instructions SBO, SBZ, and TB, the effective CRU bit address is obtained by adding a signed displacement to the 9901 base address. For the multiple bit instructions, the effective CRU bit address is computed in the same way; however, the base address is the address of the first bit. From there, the address is incremented by the number of multiple bits to be transferred. The LDCR instruction format contains a C field which specifies the number of multiple bits to be transferred. For example:

\section*{LDCR R1,9}
would instruct the microcomputer to send out (output) the 9 least significant bits of register R 1 . The 9 would be in the C field of the instruction format. Before the LDCR instruction in the program, there is an instruction that loaded the software base address of the particular 9901 to be used into the correct workspace register 12. Recall that WR12 is the register where the software base address is always located for a CRU instruction. This will become clearer as a specific example is discussed later. What is important is that the software base address for the 9901 must be loaded into workspace register 12. However, this is not completely straightforward. For example, if the 9901 on the TM \(990 / 100 \mathrm{M}\) microcomputer is to be addressed with a LDCR or STCR instruction, the \(0080_{16}\) hardware base address must be displaced to the software base address \(0100_{16}\) when it is loaded into WR12. This is necessary because bit 15 of WR12 is not used in the calculation of the effective CRU bit address. The concept, described in Figure 3-23, is shown again in Figure 12.

It is probably obvious that the STCR instruction operates in the reverse of the LDCR. The data from the input pins on the selected 9901 is incremented bit by bit and sent to the CRU in the 9900 over CRUIN. The final result of a STCR instruction is that the 9900 processor stores the input data in RAM in a specified location called out in the instruction. In like fashion, when LDCR is used the data transferred to the output is obtained from a RAM location called out in the instruction. This is a distinct advantage in that it need not be a register. The specifics on the data transfers are shown in Figure 13.


Figure 12. 9901 Base Address


Figure 13. LDCR/STCR Data Transfers

\section*{Interrupts}

Another form of input is the special one called interrupt, so named because it asks the microcomputer to interrupt the program routine presently in process.

In Figure 8, it was pointed out that there are only certain lines on which an interrupt is accepted. Group 1 of the 9901 pins may be used for 6 interrupts. Up to 15 interrupt signals can be programmed by using Group 2 pins.

What value do interrupts have? First, they allow external events to interrupt the current program so that the program can provide service to an external device. In so doing certain pieces of data must be saved in order to return to the same point in the program that was interrupted. This allows the program to continue correctly after the interrupt has been serviced. Secondly, interrupts provide quick response. Third, they provide a priority to be established for time critical events. Certain interrupts are more important than others. The user decides the priority. To set up priorities for interrupt signals, a means is provided to honor the priority established. In the 9900 system family, this is called enabling a valid interrupt through a "masking" of interrupts.

Masking means to enable or disable. Figure 14 shows that the TM990/100M microcomputer module has two levels of masking. One mask must be enabled to pass the interrupt signals through the 9901 and another must be enabled at the 9900 microprocessor. The value in bits \(12,13,14\) and 15 of the status register set the priority level of the interrupt mask in the 9900 . Any interrupt equal to or higher than the priority level is enabled and allowed to interrupt the microcomputer.

\section*{Masking}

Figure 15 is a block diagram of the 9901 control logic illustrating how the masking is accomplished. In order to enable an interrupt, MASK must equal 1 for the particular interrupt pin. When several interrupts are present at the same time, the control logic encodes the enabled interrupt inputs and sends to the 9900 microprocessor a code that represents the highest level of interrupt that has been enabled. \(\overline{\mathrm{INT}} 1\) is the highest level, \(\overline{\text { INT }} 2\) is next and so on down to 15 . In addition, an INTREQ active low signal is also sent to the 9900. The code sent on lines IC0 through IC3 is shown in Table 2. Level zero is used by \(\overline{\text { RESET }}\) and will be covered later.


Figure 14. Interrupt Masking


Figure 15. Interrupt Control Logic

The code on IC0 thru IC3 is compared to the status bits ST12, 13, 14 and 15 in the status register of the 9900 . The priority level loaded into the interrupt mask of the 9900 enables that level and all higher priority levels as well. If the interrupt level set up in ST12, 13, 14 and 15 is higher than the interrupt level received, the interrupt is not enabled. If the interrupt received is higher in level than the priority level, then the interrupt is enabled and all higher level interrupts as well. This is shown in Figure 16.

The code on IC0-IC3 is as follows:
Table 2. Interrupt Code Generation
\begin{tabular}{|l|l|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ INTERR UPT/STATE } & PRIORITY & ICO & IC1 & IC2 & IC3 & \(\overline{\text { INTREQ }}\) \\
INT 1 & 1 (HIGHEST) & 0 & 0 & 0 & 1 & 0 \\
INT 2 & 2 & 0 & 0 & 1 & 0 & 0 \\
INT 3/CLOCK & 3 & 0 & 0 & 1 & 1 & 0 \\
INT 4 & 4 & 0 & 1 & 0 & 0 & 0 \\
INT 5 & 5 & 0 & 1 & 0 & 1 & 0 \\
INT 6 & 6 & 0 & 1 & 1 & 0 & 0 \\
INT 7 & 7 & 0 & 1 & 1 & 1 & 0 \\
INT 8 & 8 & 1 & 0 & 0 & 0 & 0 \\
INT 9 & 9 & 1 & 0 & 0 & 1 & 0 \\
INT 10 & 10 & 1 & 0 & 1 & 0 & 0 \\
INT 11 & 11 & 1 & 0 & 1 & 1 & 0 \\
INT 12 & 12 & 1 & 1 & 0 & 0 & 0 \\
INT 13 & 13 & 1 & 1 & 0 & 1 & 0 \\
INT 14 & 14 & 1 & 1 & 1 & 0 & 0 \\
INT 15 & 15 (LOWEST) & 1 & 1 & 1 & 1 & 0 \\
NO INTERRUPT & & 1 & 1 & 1 & 1 & 1 \\
\hline
\end{tabular}

The output signals will remain valid until the corresponding interrupt input is removed, or an interrupt service routine disables (MASK \(=0\) ), or a higher priority enabled interrupt becomes active. When the highest priority enabled interrupt is removed, the code corresponding to the next highest priority enabled interrupt is output. If no enabled interrupt is active, all CPU interface lines ( \(\overline{\mathrm{INTREQ}}, \mathrm{IC} 0-\mathrm{IC} 3\) ) are held high.

NOT ENABLED
\begin{tabular}{llll|}
\hline 0 & 0 & 1 & 1 \\
\hline
\end{tabular}


ENABLED
ALL LEVELS ABOVE 8 ARE ENABLED, LEVEL 4 RECEIVED


AFTER ENABLE OF LEVEL 4

Figure 16. Interrupt Mask at 9900

Remember to enable an interrupt, say INT 1 , a " 1 " must be placed in the latch (MASK \(=1\) ) for the CRU bit (pin) associated with that interrupt. Likewise, to disable an interrupt, a " 0 " must be placed in the latch (MASK \(=0\) ) associated with the pin receiving the particular interrupt.

To mask any of the interrupts from 1 through 15, the 9901 must be in the interrupt mode. The zero select bit of the 9901 is the control bit for this. As shown in Figure 23, if this control bit is a zero, the 9901 is in the interrupt mode. If it is a " 1 ", the 9901 is in the clock mode.

Enabling or disabling the mask in the 9901 for the interrupts may be accomplished by individual bit instructions SBO and SBZ or by a multiple bit LDCR instruction.

All masks can be disabled simultaneously by performing a hardware ( \(\overline{\operatorname{RESET}})\) or software ( \(\overline{\text { RST }} 2\) ) reset.

Signals appearing on the inputs to the 9901 will be accepted as interrupt signals by the 9901 if the masks are enabled. The priority code for the highest priority level interrupt simultaneously received will be sent to the 9900 via the code lines, IC0-IC3, as well as the signal INTREQ. If the interrupt mask in the 9900 has the level enabled, the interrupt is accepted and serviced.

\section*{Saving Items on Interrupt}

When an interrupt occurs, data pertinent to the "state of the machine" must be saved. This provides a return to the interrupted program so that the program can continue to execute properly. For example, when an interrupt occurs, the CPU suspends its current program routine to do the subroutine called for by the interrupt. How does it do this? As any program executes, the "state of the machine" at any time is determined by the value in the program counter, the value in the workspace pointer, the value in the status register, and the contents of the registers in the workspace register file. Each of these is saved through a "context switch" when an interrupt occurs. Full details are available in Chapter 4. A brief summary will be covered here for convenience.

\section*{Interrupt Vectors - Context Switching}

To execute an interrupt, here's what happens. There are special places in memory reserved for the address that contains a new workspace pointer for a given interrupt. In addition, in the next word following there is a new program counter value. These special places in memory are called interrupt vector traps and the two addresses - one for workspace and the other for the program counter - have the name "interrupt vector."

Figure 17 illustrated the process. A valid interrupt is received and its level points to its vector. The vector contains a new workspace pointer and a new program counter value. The program shifts and points to the new workspace. In the new workspace, the microprocessor stores the old workspace pointer in R13, the old program counter in R14 and the old status register in R15. These old contents are always put in the same place in the new workspace - R13, R14 and R15.

After all this occurs, the program counter with its new value executes the interrupt subroutine. The last instruction in this subroutine, RTWP, is an instruction to return to the interrupted routine. RTWP - "Return with Workspace Pointer" - returns to the interrupted routine by loading the contents of R13 into the workspace pointer \((\mathrm{R} 13 \rightarrow \mathrm{WP})\), R14 into the program counter \((\mathrm{R} 14 \rightarrow \mathrm{PC})\), and R15 into the status register \((\mathrm{R} 15 \rightarrow \mathrm{ST})\) and then executes the instruction pointed to by the program counter. In so doing, the system has returned to the interrupted program at the point of interruption and begins execution using the old workspace. This is illustrated in Figure 18.

Note: When the interrupt priority level comes into the 9900 and the interrupt is enabled, a number one less than the interrupt level received is placed in the interrupt mask in the status register as shown in Figure 16 to prevent lower level interrupts from occurring during the servicing of the present interrupt. If a higher priority interrupt occurs, a second interrupt context switch takes place after at least one instruction is executed for the first interrupt routine. This means that an interrupt service routine may begin with a LIMI instruction which can load an interrupt mask in the 9900 which disables other interrupts. Completion of the second interrupt passes control back to the first interrupt using the RTWP instruction.


Figure 17. Interrupt Context Switch - New Workspace and Saving Old WP, PC, and ST Data


Figure 18. Interrupt Context Switch Returning to Interrupted Program

\section*{Memory Map and Interrupt Vectors}

In Figure 19, the memory map of the TM990/100M microcomputer module is shown. Note that the first words of memory from hexadecimal addresses \(0000_{16}\) to \(07 \mathrm{FE}_{16}\) are dedicated memory. Addresses \(0000_{16}\) to \(003 \mathrm{E}_{16}\) are reserved for the 16 interrupt transfer vectors. These are detailed further in Figure 20. Each interrupt vector has two words of memory - one for the workspace pointer, one for the program counter.

There are two interrupt vectors, \(\overline{\text { INT }} 3\) and \(\overline{\text { INT }} 4\) that will be of particular interest for they have important use in the program for this application.

Notice that interrupt 0 in Figure 20 is used for \(\overline{\text { RESET }}\) and that values have already been placed in the vector locations for interrupt 3 and interrupt 4 .

When an INT 3 level is received, it points to the interrupt 3 vector. The context switch occurs and at \(000 \mathrm{C}_{16}\) it obtains the value \(\mathrm{FF} 688_{16}\) for the workspace pointer and at \(000 \mathrm{E}_{16}\) the value \(\mathrm{FF} 88_{16}\) for the program counter. The context switch operations store the old context registers in the new workspace pointed to by FF68 \({ }_{16}\). Then the interrupt service routine begins by executing the instruction pointed to by \(\mathrm{FF} 88_{16}\). Since there are valid reserved locations for only two memory words at the \(\mathrm{FF} 88_{16}\) location, the instruction pointed to by \(\mathrm{FF} 88_{16}\) and \(\mathrm{FF} 8 \mathrm{~A}_{16}\) must branch to another section of memory where the remaining interrupt service routine is located.

A similar sequence of events occurs when an \(\overline{\mathrm{INT}} 4\) level interrupt signal is received, except that the workspace pointer value is \(\mathrm{FF} 8 \mathrm{C}_{16}\) and the program counter value is FFAC \(_{16}\).

The remaining interrupt vectors do not have values. These would be programmed into EPROM locations by the user as the need arises.

For the interrupt 3 and 4 service routines, 16 -word workspaces are provided, pointed to by \(\mathrm{FF} 68_{16}\) and \(\mathrm{FF}_{6} \mathrm{C}_{16}\). These are reserved and must be noted by the programmer.

The microcomputer must always start from initial conditions. These are usually started by a reset. The vector space required for the initial value of the workspace pointer and the program counter resides in the reserved memory spaces \(0000_{16}\) for WP and \(0002_{16}\) for PC, as shown in Figure 20. The 16 interrupt vectors at \(0000_{16}\) to \(003 \mathrm{E}_{16}\) are in read only memory and cannot be changed unless the read only memory is reprogrammed.

As the extended application program is written, it must be remembered that the TIBUG monitor needs workspaces. The space from \(\mathrm{FFB}_{16}\) to \(\mathrm{FFFB}_{16}\) is reserved for this purpose. This is noted because this space cannot be used for data or program memory in the application.


Figure 19. Memory Map


Figure 20. Interrupt Trap Locations

\section*{Extended Operations (XOP's)}

Refer to Figure 19 which shows the read-only memory space reserved for software interrupt vectors. Memory words from \(0040_{16}\) to \(007 \mathrm{E}_{16}\) are XOP vectors. As with interrupts, each XOP vector has a word containing a workspace pointer value and a next word containing a program counter value.

XOP instructions point to XOP vectors which point to new workspace pointer and program counter values in a similar way to what was just described for interrupts.

An instruction calling for an XOP (extended operation) is a means of switching from the main program to a subroutine. It has a special calling sequence and it functions as though the routine were a single instruction added to the 9900 set of operation codes, hence the name "extended operation".

For example, the TIBUG monitor in the microcomputer contains seven XOP routines that perform input/output functions with the terminal. These are as follows:

\section*{XOP Description}

8 Write one hexadecimal character to terminal
9 Read hexadecimal word from terminal
10 Write 4 hexadecimal characters to terminal
11 Echo character
12 Write one character to terminal
13 Read one character from terminal
14 Write message to terminal
Two of these XOPs are used in the extended application example. XOP 11 is used to read a character from the terminal and at the same time print it at the terminal. XOP 14 is used to print out instructions to explain how the program operates. Some of these XOPs call other XOPs. Further detail on XOPs can be obtained in Chapter 5 and 6.

\section*{Printing a Message}

A message at the beginning of the program which will be developed for this application tells the user to select the mode of operation. XOP 14 is used to write the message. The instruction

\section*{XOP @MSG1,14}
is used. XOP 14 identifies that the subtask is "Write message to terminal". A context switch takes place. The vector at location 14 of the reserved XOP vector memory space provides the WP and the PC values. The PC value provides the first subtask instruction and the subroutine continues until the subtask is complete and the program returns to the main program.

Suppose the message identified with the label MSG1 is "THIS IS A SAMPLE." Its coding would look like the following:
\begin{tabular}{|c|c|c|c|c|c|}
\hline LINE & ADDRESS & CODE & MESSAGE & ASCIICODE & \\
\hline 0 & MSG1 & 5448 & \$THIS IS A SAMPLE. & A & 41 \\
\hline & & & & E & 45 \\
\hline 1 & & 4953 & & H & 48 \\
\hline & & & & 1 & 49 \\
\hline 2 & & 2049 & & L & 4C \\
\hline & & & & M & 4D \\
\hline 3 & & 5320 & & P & 50 \\
\hline & & & & S & 53 \\
\hline 4 & & 4120 & & T & 54 \\
\hline 5 & & 5341 & & & \\
\hline 6 & & 4050 & & SPACE (SP) & 20 \\
\hline 7 & & 4C45 & & LINE FEED (LF) & OA \\
\hline 8 & & 2 E 20 & & & \\
\hline 9 & & ODOA & \(+>0004\) & CARRIAGE RETURN [CR) & OD \\
\hline 10 & & 0000 & +>0000 & - [PERIOD] & 2 E \\
\hline
\end{tabular}

Note that line 9 contains a carriage return and a line feed and has the code 0D0A. The message beginning at location MSG1 is preceded by a dollar sign and terminated with a byte containing all binary zeroes. The \(+>0 \mathrm{D} 0 \mathrm{~A}\) is a code recognized by the line-by-line assembler that is loaded directly into memory. It is initiated by typing the \((+)\) before the desired number. The dollar sign indicates that a comment is being entered. Such XOPs are very useful in calling subroutines prepared to accomplish specific terminal functions.

\section*{\(\underline{\text { Selecting a Mode }}\)}

XOP 11 will be used to make the choice of the mode of operation. ECHO
CHARACTER means that whatever key is pressed on the terminal will be read into a designated workspace register and then sent back from the register and printed on the terminal.

The one instruction,

\section*{XOP R5,11}
accomplishes this. If a key is pressed, the terminal reads the character, places it in workspace register 5 and then prints the character on the terminal. The XOP subroutine was provided by the TIBUG monitor but it all was accomplished with one instruction thus, the "extended operation."

TMS9902
The TMS9902, asynchronous communications controller provides an interface between the EIA terminal (serial asynchronous communications channel) and the 9900 in the TM990/100M microcomputer module. The block diagram of the microcomputer was shown in Figure 7. A simplified one is shown in Figure 21a. Note that the interface to the CPU (TMS9900) is the same as for the 9901. Note also the line \(\overline{\text { INT }} 4\) going from the 9902 to the 9901 ; this interrupt line will be important in this application.
All of the discussion that pertained to the 9901 and the addressing of the I/O bits also applies to the 9902. It has the same address bits \(\mathrm{A}_{10}-\mathrm{A}_{14}\) used for addressing the CRU bits inside the 9902 through \(\mathrm{S}_{0}-\mathrm{S}_{4}\). It has the same CRU control bus signals for communication over the CRU serial data link.

A base address and \(\overline{\mathrm{CE}}\) select the 9902 over other I/O units that might be available in the system (in this case, only 9901 s are present). The hardware base address \(0040_{16}\) identifies the 9902 contained in the microcomputer. The software base address of \(0080_{16}\) is loaded into WR12. This is added to the appropriate displacement to arrive at the effective CRU bit address desired as described for the 9901.

In this extended application, pressing a key on the terminal while the system is in mode 1 or mode 2 will switch the system back to the command mode. The user then selects a new mode of operation. This is a common way to use a terminal and the 9902 must be programmed to accomplish it. The arrangement is as shown in Figure \(21 a\).

First, the 9902 must recognize that a character has been generated by the terminal and received by the 9902 . Second, the output signal line INT from the 9902 must be enabled so it can pass the signal to the 9901 input INT 4 . Since the 9901 receives this signal as an interrupt, then interrupt masks at the 9901 and the 9900 must be enabled. With these steps accomplished, the main program of the processor is interrupted and the operation mode is shifted.
Figure \(21 b\) shows that \(\overline{\mathrm{INT}}\) will be active in the receive mode if \(\mathrm{RBRL}=1\) and RIENB \(=1\). RBRL will be a " 1 " when the Receive Buffer Register has received a character and stored it. This happens when a key is pressed. The 9902 is enabled by making RIENB (Receiver Interrupt Enable) a "1". Figure 22 identifies that CRU bit 18 must be made a " 1 " to make RIENB \(=1\). A CRU SBO instruction with a displacement of 18 will set CRU bit 18 to a " 1 " if the software base address has previously been loaded in WR12.

Since \(\overline{\text { INT }} 4\) is the desired interrupt level, it is enabled in the 9900 by placing this level in its interrupt mask. This is accomplished with an instruction LIMI 4 which loads the value 4 into the status register.

With the \(\overline{\text { INT }} 4\) enabled at the 9901 by placing a " 1 " in the CRU bit mask corresponding to the input for \(\overline{\mathrm{INT}} 4\), the 9901 sends the interrupt code to the 9900 over IC0-IC3 when the \(\overline{\text { INT }}\) signal is received from the 9902 . Since \(\overline{\text { INT } 4} 4\) is enabled in the 9900 , the signal path is complete and the operating mode shifts.
\(\overline{\text { INT4 }}\) executes a context switch and finds its new workspace pointer is \(\mathrm{FF}_{8} \mathrm{C}_{16}\) and its new PC is FFAC \(_{16}\).

In all the discussion, only the enabling of interrupts has been covered. It must be stressed that similar instructions in many cases must be included in the programming to disable an interrupt once it has been enabled.


Figure 21a. Simplified Block Diagram Showing TMS 9902 Interface


Figure 21b. \(\overline{I N T}\) Output Generation
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{\begin{tabular}{l}
ADDRESS 2 \\
S0 S1 S2 S3 S4
\end{tabular}} & ADDRESS 10 & NAME & DESCRIPTION \\
\hline \multirow[t]{2}{*}{1} & 1 & 1 & 1 & 1 & 31 & RESET & Reset device. \\
\hline & & & & & 30.22 & & Not used. \\
\hline 1 & 0 & 1 & 0 & 1 & 21 & DSCENB & Data Set Status Change Interrupt Enable. \\
\hline 1 & 0 & 1 & 0 & 0 & 20 & TIMENB & Timer Interrupt Enable \\
\hline 1 & 0 & 0 & 1 & 1 & 19 & XBIENB & Transmitter Interrupt Enable \\
\hline 1 & 0 & 0 & 1 & 0 & 18 & RIENB & Receiver Interrupt Enable \\
\hline 1 & 0 & 0 & 0 & 1 & 17 & BRKON & Break On \\
\hline 1 & 0 & 0 & 0 & 0 & 16 & RTSON & Request to Send On \\
\hline 0 & 1 & 1 & 1 & 1 & 15 & TSTMD & Test Mode \\
\hline 0 & 1 & 1 & 1 & 0 & 14 & LDCTRL & Load Control Register \\
\hline 0 & 1 & 1 & 0 & 1 & 13 & LDIR & Load Interval Register \\
\hline 0 & 1 & 1 & 0 & 0 & 12 & LRDR & Load Receiver Data Rate Register \\
\hline & 1 & 0 & 1 & 1 & 11 & LXDR & Load Transmit Data Rate Register \\
\hline & & & & & 10-0 & & Control, Interval, Receive Data Rate, Transmit Data Rate, and Transmit Buffer Registers \\
\hline
\end{tabular}

Figure 22. TMS 9902 ACC Output Bit Address Assignments

\section*{PROGRAMMING THE 9901 I/O}

The discussion, previously quite general, now gets more specific, focusing on how the program will have to be written to satisfy the requirements of the application. Since all input and output signals must go through the 9901, let's begin there. Refer to Figure 23.

Note that there are multiple functions for the pins on the 9901 . The pins are referenced to establish the link between Group 1, Group 2 and Group 3 which were mentioned previously in the text. Note that all the functions are referenced to a select bit number from 0 to 31 . Select bit zero is addressed when the 9901 base address is called. For example, the instruction:

SBO 0
addresses select bit zero in the 9901 and will set this bit, called the control bit, to a " 1 ". Because it was bit zero, there was no additional displacement value added to the base address. However, as was done in Chapter 3, \(10_{16}\) will be added to the 9901 hardware base address in the microcomputer when \(\mathrm{P}_{0}\) thru \(\mathrm{P}_{15}\) are being used as data inputs and data outputs. This makes the base address point to select bit 16 as indicated in Figure 23. It makes the assignment of \(I / O\) bit 0 correspond to \(P_{0}\), bit 1 to \(P_{1}\), bit 2 to \(P_{2}\), etc.

Figure 23 shows how select bit zero, the control bit, controls the mode of the 9901. When it is a " 0 ", the 9901 is in the interrupt mode; when it is a " 1 ", the 9901 is in the clock mode. The 9901 must be in the interrupt mode to mask interrupt inputs; it must be in the clock mode to use the internal clock.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline NOTES & \[
\begin{gathered}
\text { SELECT } \\
\text { BIT }
\end{gathered}
\] & \[
\begin{gathered}
\text { S0 S1 S2 } \\
\text { S3 S4 }
\end{gathered}
\] & PIN NO. & \multicolumn{2}{|l|}{PIN FUNCTION WHEN BEING READ BY A CRU INSTRUCTION} & \multicolumn{2}{|l|}{PIN FUNCTION WHEN BEING SET OR "WRITTEN TO" BY A CRU INSTRUCTION} \\
\hline \multirow[t]{17}{*}{\begin{tabular}{l}
9901 \\
Base \\
Address
\end{tabular}} & MODE & & & INTERRUPT & CLOCK & INTERRUPT & CLOCK \\
\hline & 0 (control bit) & 00000 & & 0 & 1 & 0 & 1 \\
\hline & 1 & 00001 & 17 & INT 1 & CLK 1 & MASK 1 & CLK 1 \\
\hline & 2 & 00010 & 18 & INT 2 & CLK 2 & MASK 2 & CLK 2 \\
\hline & 3 & 00011 & 9 & INT 3 & CLK 3 & MASK 3 & CLK 3 \\
\hline & 4 & 00100 & 8 & INT 4 & CLK 4 & MASK 4 & CLK 4 \\
\hline & 5 & 00101 & 7 & INT 5 & CLK 5 & MASK 5 & CLK 5 \\
\hline & 6 & 00110 & 6 & INT 6 & CLK 6 & MASK 6 & CLK 6 \\
\hline & 7 & 00111 & * 34 & INT 7 & CLK 7 & MASK 7 & CLK 7 \\
\hline & 8 & 01000 & *33 & INT 8 & CLK 8 & MASK 8 & CLK 8 \\
\hline & 9 & 01001 & * 32 & INT 9 & CLK 9 & MASK 9 & CLK 9 \\
\hline & 10 & 01010 & *31 & INT 10 & CLK 10 & MASK 10 & CLK 10 \\
\hline & 11 & 01011 & *30 & INT 11 & CLK 11 & MASK 11 & CLK 11 \\
\hline & 12 & 01100 & *29 & INT 12 & CLK 12 & MASK 12 & CLK 12 \\
\hline & 13 & 01101 & *28 & INT 13 & CLK 13 & MASK 13 & CLK 13 \\
\hline & 14 & 01110 & *27 & INT 14 & CLK 14 & MASK 14 & CLK 14 \\
\hline & 15 & 01111 & *23 & INT 15 & \(\Delta_{\text {INTREQ }}\) & MASK 15 & RST 2 \\
\hline \multirow[t]{16}{*}{\begin{tabular}{l}
1/0 \\
Ports \(\rightarrow\) \\
Address
\end{tabular}} & 16 & 10000 & 38 & PO INPUT & & PO OUTPUT & \\
\hline & 17 & 10001 & 37 & P1 INPUT & & P1 OUTPUT & \\
\hline & 18 & 10010 & 26 & P2 INPUT & & P2 OUTPUT & \\
\hline & 19 & 10011 & 22 & P3 INPUT & & P3 OUTPUT & \\
\hline & 20 & 10100 & 21 & P4 INPUT & & P4 OUTPUT & \\
\hline & 21 & 10101 & 20 & P5 INPUT & & P5 OUTPUT & \\
\hline & 22 & 10110 & 19 & P6 INPUT & & P6 OUTPUT & \\
\hline & 23 & 10111 & *23 & P7 INPUT & & P7 OUTPUT & \\
\hline & 24 & 11000 & *27 & P8 INPUT & & P8 OUTPUT & \\
\hline & 25 & 11001 & *28 & P9 INPUT & & P9 OUTPUT & \\
\hline & 26 & 11010 & *29 & P10 INPUT & & P10 OUTPUT & \\
\hline & 27 & 11011 & *30 & P11 INPUT & & P11 OUTPUT & \\
\hline & 28 & 11100 & *31 & P12 INPUT & & P12 OUTPUT & \\
\hline & 29 & 11101 & *32 & P13 INPUT & & P13 OUTPUT & \\
\hline & 30 & 11110 & *33 & P14 INPUT & & P14 OUTPUT & \\
\hline & 31 & 11111 & *34 & P15 INPUT & & P15 OUTPUT & \\
\hline
\end{tabular}

\footnotetext{
*COMMON
\(\triangle\) INVERTED FROM INTREQ
}

Figure 23. 9901 Select Bit Assignments

\section*{Interrupt Mode}

Select bit outputs 1 through 15 become MASK bits 1 through 15 when writing to these bits to enable \((\mathrm{MASK}=1)\) or disable \((\mathrm{MASK}=0)\) interrupts. Enabled interrupts received on the inputs will be decoded by the prioritizer and encoder of Figure 15.

\section*{Clock Mode}

To set or read the self-contained clock, the 9901 must be in the clock mode. Using the CRU, the clock is set to a total count by writing a value to select bits 1 through 14 .
Reading the clock is accomplished by a CRU instruction to read select bits 1 through 14. Another read instruction without switching the 9901 out of the clock mode will read the same value.

The clock is reset by writing a zero value to the clock or by a system reset.
In the clock mode, select bits 1 through 14 become CLK bits 1 through 14 .

\section*{Data Inputs and Outputs}

Select bits 16 through 31 are used for data inputs and outputs. All I/O pins are set to the input mode by a reset. To set a select bit as an output, just write data to that pin. The data will be latched and can be read with a CRU read instruction without affecting the data. Once an I/O port is programmed to be an output, it can only be programmed as an input by a hardware or software reset. This can be done two ways.
1. Receiving a hardware reset, \(\overline{\text { RESET. }}\) (Operating the RESET switch on the microcomputer.)
2. Writing a " 0 " to select bit 15 of the 9901 while in the clock mode will cause a software \(\overline{\mathrm{RST}} 2\) and force all I/O ports to the input mode.

The status of the 9901 can be evaluated by checking (reading) the control bit. Testing select bit 15 in the interrupt mode can indicate if an interrupt has been received. If one has, INTREQ will be high because INTREQ is low.
 are disabled, all I/O ports will be in the input mode, the code on IC0-IC3 will be 0000 , \(\overline{\text { INTREQ }}\) will be high and the 9901 will be in the interrupt mode.

Examples of Programming

\section*{Setting the Control Bit}

If the interrupt and clock modes of the 9901 are to be controlled, load the base address in WR12 ( \(100_{16}\) for 9901 on microcomputer board) and set select bit zero to the respective value:
\begin{tabular}{ll} 
LI R12,>100 & LOADS \(>100\) INTO WR12 \\
SBZ 0 & 9901 TO INTERRUPT MODE \\
SBO 0 & 9901 TO CLOCK MODE
\end{tabular}

\section*{Enabling or Disabling Interrupt Level}

Interrupt levels are enabled or disabled by setting the MASK to a " 1 " or a " 0 " value, respectively. As an example, after a reset, the 9901 would be in the interrupt mode. Now interrupts \(2,5,6\) and 8 are to be enabled. The instruction:

\section*{LDCR R2,9}
will do this as shown in Figure 24. The contents of workspace register 2, 0164 \({ }_{16}\) from bit 15 thru 7 are read into select bits 0 thru 8 to enable interrupt levels 2, 5, 6 and 8 . Of course, WR12 had to be loaded with the software base address using a
\[
\text { LI } \mathrm{R} 12,>100
\]
instruction, as an example, and WR2 would have been loaded in a similar fashion.
In like fashion, the same levels could be disabled by writing " 0 " to bits \(2,5,6\) and 8 with an LDCR instruction, or programming a software \(\overline{\mathrm{RST}} 2\), or by using the single bit CRU instructions.


Figure 24. Enabling Interrupt Levels 2, 5, 6 and 8 with an LDCR Instruction

For example,
SBZ 2
SBZ 5
SBZ 6
SBZ 8
would set each bit to a " 0 ". Previously WR12 was set to \(0100_{16}\) to reference the 9901 on the microcomputer module.

Setting the Output Bits
Similar single bit or LDCR CRU instructions can be used to set the output bits.
LDCR R2, 0 would read out the value of WR2 to the output pins \(\mathrm{P}_{0}\) through \(\mathrm{P}_{15}\) (the 0 in the LDCR R2, 0 means all 16 bits will be written to the output). WR12 has previously been loaded with \(0120_{16}\). This is shown in Figure 25.

A routine of loading 9901 I/O INPUTS and storing 9901 I/O OUTPUTS with a 743 KSR terminal would look like the following, after pressing the RESET toggle switch on the microcomputer module and a carriage return on the terminal:

TIBUG REV A
?M FEOO (CR)
\begin{tabular}{|c|c|c|c|c|}
\hline ADDRESS & \multicolumn{2}{|l|}{OP CODE} & MNEMONIC & COMMENT \\
\hline FEOO \(=X X X X\) & O2E0 & [SP] & LWPI >FF20 & ; WP = > FF20 \\
\hline FEO2 \(=X X X X\) & FF20 & [SP] & & \\
\hline FEO4 \(=\) XXXX & O20C & [SP) & LI R12,>120 & ;9901 SOFTWARE BASE ADDRESS \(=>120\) \\
\hline FEO6 \(=X X X X\) & 0120 & [SP] & & \\
\hline FEOB \(=\) XXXX & 0200 & (SP) & LI RO, >FOFO & ;CRU DATA \\
\hline FEOA \(=X X X X\) & FOFO & [SP] & & \\
\hline FEOC=XXXX & 3000 & [SP] & LDCR RO,0 & LOAD 9901 I/0 PORTS WITH RO \\
\hline FEOE \(=X X X X\) & 3400 & (SP) & STCR RO,0 & STORE 9901 I/O PORTS IN RO \\
\hline FE10 \(=\) XXXX & 0460 & (SP) & B @ \(>80\) & ;RETURN TO TIBUG \\
\hline \(F E 12=X X X X\) & 0080 & [CR] & & \\
\hline
\end{tabular}

The XXXX shown are don't care contents at the respective memory addresses which are changed as the op codes are entered. (SP) is a space bar command and (CR) is a carriage return.


Figure 25. Output From WR 2 with LDCR Instruction

\section*{Programming the 9901 Clock}

In Figure 9, the clock function of the 9901 was described. The clock register must be loaded with a value to set its total count and enable the clock. When the register is decremented to zero, it generates a level 3 interrupt (INT 3) as the elapsed time signal.

Access is gained to the clock by setting select bit zero to a " 1 " which puts the 9901 in the clock mode. All select bits 1 thru 15 are then in the clock mode and become the access for setting the clock count. CLK bit 15 is used for software reset. Therefore, the clock count is set by the value on select bits 1 through 14. An example is shown in Figure 26. The maximum value that can be loaded into 14 bits (all ones) would be 16,383 . The rate at which the clock decrements the value is \(f(\phi) / 64\). If \(f\) is 3 MHz , then the rate is approximately \(46,875 \mathrm{~Hz}\). The time interval is equal to the value in the clock register times \(1 / 46,875\). With the maximum value, the maximum interval is 349 milliseconds.

If 25 millisecond intervals are required, then the clock register would have to be loaded with \(46,875 \times 0.025=1172\). This is equivalent to \(0494_{16}\). The least significant bit of the register value must be a 1 to set the control bit, therefore \(0494_{16}\) is moved over a bit position and the register is loaded with \(0929_{16}\). A LDCR instruction is used for loading the value and the sequence of steps is shown in Figure 26.
The software is as follows:
\begin{tabular}{ll} 
LI R12,>0100 & ;SET 9901 ON MODULE SOFTWARE ADDRESS \(=>0100\) \\
LI R1, \(>0929\) & ;LOAD CLOCK VALUE INTO R1, SET CLOCK MODE \\
LDCR R1,15 & ;MOVE TIMER VALUE AND CONTROL BIT TO 9901
\end{tabular}


Figure 26. Enabling and Triggering TMS 9901 Interval Timer

\section*{Enabling Clock Interrupt}

When the clock decrements to zero, a level 3 interrupt is given. The interrupt level 3 mask needs to be enabled on the 9901 and the 9900 CPU . The interrupt mask on the 9901 is enabled by setting the control bit to a logical " 0 " (interrupt mode) and then setting select bit 3 to a " 1 " (write a " 1 " to bit 3). The interrupt mask on the 9900 is enabled by loading the appropriate value (in this case, 3 ) into the interrupt mask. When 3 is loaded into the 9900 with a LIMI 3 instruction, all higher priority levels are also enabled.

The software is:
\begin{tabular}{ll} 
LI R12, \(>0100\) & ;SET BASE ADDRESS TO 9901 ON BOARD, \(>0100\) \\
SBZ 0 & ;9901 TO INTERRUPT MODE \\
SBO 3 & ;ENABLE INTERRUPT 3 AT 9901 \\
LIMI 3 & ;LOAD 9900 INTERRUPT MASK
\end{tabular}

\section*{FROM BASIC CONCEPTS TO PROGRAM}

\section*{Putting Some Pieces Together}

Some of the pieces can now be combined to provide a larger program. It looks like this:
\begin{tabular}{ll} 
LI R12,>0100 & ;SET SOFTWARE BASE ADDRESS OF \(9901=0100\) \\
CLR RO & ;INITIALIZE INTERRUPT INDICATOR, RO SET TO ZERO \\
LI R1,>0929 & ;CLOCK COUNT O494 AND CLOCK MODE IN R1 \\
LDCR R1,15 & ;SET CLOCK COUNT ENABLE TIMER \\
SBZ 0 & ;9901 TO INTERRUPT MODE \\
SBO 3 & ;ENABLE INT 3 AT 9901 \\
LIMI 3 & ;LOAD S900 INTERRUPT•MASK \\
LOOP 2 CI RO, >FFFF & ;HAS INT 3 OCCURED? \\
JNE LOOP 2 & ;IF NO, GO TO LOOP 2
\end{tabular}

When the timer gives an interrupt 3, a context switch occurs; the interrupt 3 vector PC points to \(\mathrm{FF} 88_{16}\) which contains an instruction to get to the interrupt routine:

B @CLKINT ;BRANCH TO INTERRUPT ROUTINE IDENTIFIED BY CLK INT
The branch then takes the program to:
\begin{tabular}{ll} 
CLKINT \(\operatorname{LI}\) R12, \(>0100\) & SET SOFTWARE BASE ADDRESS OF \(9901=0100\) \\
SBZ 3 & ;DISABLE INTERRUPT 3 \\
SETO \(* R 13\) & SET PREVIOUS RO TO FFFF \\
RTWP & ;RETURN TO PROGRAM
\end{tabular}

Thus, if an interrupt 3 has not occured, the program remains in Loop 2 until it does. When INT 3 occurs a context switch to the interrupt subroutine causes R 0 to be changed from all zeros to all ones. R0 will now equal \(\mathrm{FFFF}_{16}\) and the program proceeds to the step after JNE Loop 2, which, as will be seen later, is a count down.

\section*{FROM BASIC CONCEPTS TO PROGRAM}

As with the Chapter 3 application, converting the idea to program starts with solidifying the basic concept, then developing acceptable flow charts, and then programming the algorithm for the problem solution. As with hard-wired logic design, the place to start is with a block diagram. The one used in Figure 6 will be expanded with a bit more detail and will be the concept diagram (Figure 27).

The terminal, the microcomputer module and the interface modules with their respective inputs and outputs will constitute the system. Later on the TM900/310 module will be added to show the I/O expansion capability. This will only involve plugging the interface modules into one of the additional 9901 outputs on the 310 board (P4 in this case) and changing the CRU base address to select the chosen 9901. It will be assumed that the power and all interconnections have also been made through P1 to the microcomputer and 310 module as shown in Figure 27. There is a special power
supply required for supplying the interface modules. This is the +8 V shown in Figure 27. 110 Vac is supplied separately for the terminal and the industrial level voltages of 12 volts dc and 110 Vac are supplied separately, as they would be in a user facility.
The physical arrangement of the interface modules is important to the program for the problem solution. Therefore, I/O positions 0 thru 7 are identified. Positions 0 thru 3 are input positions; positions 4 thru 7 are output positions. Signals received on input position 0 will cause reaction at output position 4 . Correspondingly for input 1 and output 5 , input 2 and output 6 , and input 3 and output 7. Thus, the program will be written to sense input 1 and set output 5 to correspond.

Switches S1 through S4 represent industrial level input voltages, either dc or ac. Lights L 1 and L 3 represent industrial dc loads; L2 and L4 represent industrial ac loads.


Figure 27. Concept Flow Diagram

\title{
FROM BASIC CONCEPTS TO PROGRAM
}

\section*{Flow Charts for the Program}

Software design is really little different from hardware design in the execution of good engineering practice.
The task from overall concept stage is divided into subsystems - in the case of software, subprograms or subroutines. Figure 28 identifies subprograms for the extended application which are detailed in flow charts so that basic functions can be identified.

The flow charts are separated according to the functions that are to be implemented. Operation in Mode 1 simulates sensing four industrial level inputs 0 through 3 and reacting to these inputs by providing output voltages to four corresponding loads, 4 through 7. The flow chart identifies that inputs will be sensed and a corresponding output will be set to match the input state or value.

The four output loads, in this case light bulbs, will be turned on and off in sequence and held in each of these states for a set time (variable by the program). This is Mode 2 operation. The flow chart shows the major functions. After all four lights are turned off and on, the sequence starts over. The clock in the 9901 will be used to provide the time interval.

There is an operating Mode 3 but it will be contained in the mode called the COMMAND Mode. In Mode 3 the operation of the system is under the control of the TIBUG Monitor which is contained in the 1 K words of EPROM resident in the microcomputer. It is used for inputting the original program and editing and changing the program as the need may be.
The flow chart for the Command Mode starts with initial setup of the system. Certain registers and certain locations in memory are loaded with data used throughout the program. A print-out of general information and specific instructions follows. Since the user will make a choice, instructions identify that a one (1) key is to be pressed on the terminal to operate in Mode 1; a two (2) key to operate in Mode 2; and a Q for Mode 3. The character pressed by the user is then examined and the appropriate operating mode selected. If none of the operating mode characters are received the system waits in the command mode until one is received.

On the flow chart for the COMMAND mode \(A\) and \(B\) connect with the respective points on the MODE 1 and MODE 2 flow charts.

Recall that the system is to have a provision for the user to command an escape from the continuous operation in Mode 1 or Mode 2. This happens by interrupting Mode 1 or Mode 2 operation by pressing a key on the terminal. The first blocks in the flowcharts of MODE 1 and MODE 2 provide the means for accomplishing the interrupt. When a key is pressed on the terminal, this initiates an interrupt signal output from the 9902. This interrupt must be enabled to pass to the 9901 and the 9900 so that it will cause the return to the COMMAND MODE. The generation of the signal in the 9902 is flowcharted under the heading INTERRUPT MODE of Figure 28.

A simulated industrial control application

FROM BASIC CONCEPTS TO PROGRAM


INTERRUPT MODE


OUTPUT INTERRUPT IF INTERRUPT ENABLED



Figure 28. Function Level Flow Charts

\title{
FROM BASIC CONCEPTS
}

\section*{Writing the Program}

\section*{Memory Space}

All elements are now in place to write the program. First, it is necessary to decide what locations are to be used in memory for the program, for the workspace and for data.
Refer to Figure 29.
For this application more memory space is required than for Chapter 3's First Encounter. Thus, additional RAM units are installed on the microcomputer board at locations U33, U35, U37 and U39 (4042 Units). This expands the available RAM space to \(\mathrm{FC} 00_{16}\) and this is the location for the start of the program.

Incidentally, while available memory is being discussed, note the address of the TIBUG monitor, \(0080_{16}\). This memory location must be referenced when returning to the TIBUG Monitor in Mode 3. The TIBUG workspace located at \(\mathrm{FFB}_{16}\) has already been discussed. This space must be reserved.

One more point - the second 1 K of EPROM starting at location \(0800_{16}\) will be populated with the Line-by-Line Assembler (LBLA) resident in EPROM. This will be used for assembly of the program. The socket locations on the board are U43 and U45 and the product number is TM990/402-1. Normally, the LBLA would start assemblying at address \(\mathrm{FE} 00_{16}\), however, by using a / FC 00 command the start location is changed to \(\mathrm{FC} 00_{16}\).

\section*{The Command Mode}

A more complete flow chart is shown in Figure 30 for the Command Mode. The program begins with initialization of registers. When writing the first draft of the program, labels are used for ease of writing. For later drafts and when a LBLA is used, the labels are replaced with actual addresses. INPUT1 will be the label for the start of Mode 1. BLINKR will be the label for the start of Mode 2. COMODE labels the message that asks the user to select the mode.


DEDICATED MEMORY

\section*{ADDRESS (HEX)}

0000-0003
000C-000F
0010-0013
0040-0047
0060-007F
0080-07FF
FFB0-FFFB
FFFC-FFFF

PURPOSE
Level zero interrupt vector (RESET)
INT3 vectors (TMS 9901 timer)
\(\overline{\mathrm{NT} 4}\) vectors (TMS9902 timer)
Vectors for XOP's 0 and 1 (Microterminal I/O)
Vectors for XOP's 8 to 15 (TIBUG utilities)
TIBUG monitor
Four overlapping monitor workspaces
Restart (load) vector

Figure 29. Memory Map with Fully Populated 990/100M-1 Module

The Command Mode program is as follows:
\begin{tabular}{|c|c|c|}
\hline COUNT & \(+>929\) & ;SET UP 9901 CLOCK \\
\hline BASE1 & \(+>100\) & ;SET UP 9901 CRU BASE \\
\hline BASE2 & +>120 & ;SET UP 9901 I/O BASE \\
\hline \multirow[t]{5}{*}{START} & LWPI >FF20 & ;SET WP AT FF20 \\
\hline & LI R1, > 1 E00 & ;SBZ OP CODE TO R1 \\
\hline & LI R2,>1D00 & ;SBO OP CODE TO R2 \\
\hline & LI R3, > 1FOO & ;TB OP CODE TO R3 \\
\hline & XOP @MSG1,14 & ;PRINT HEADER @MSG1 \\
\hline \multirow[t]{9}{*}{COMODE} & XOP @MSG2, 14 & ;ASK FOR MODE WITH MSG2 \\
\hline & XOP R7, 11 & ;READ CHAR FROM TER TO R7 \\
\hline & \(\mathrm{Cl} \mathrm{R7}>\), & ;IS CHAR A 1? \\
\hline & JEQ INPUT1 & ;IF YES GO TO MODE 1 \\
\hline & Cl R7, > 3200 & ;IS CHAR A ? ? \\
\hline & JEQ BLINKR & ;IF YES TO TO MODE 2 \\
\hline & \(\mathrm{Cl} \mathrm{R7}>\), & ;IS CHAR A Q? \\
\hline & JNE COMODE & ;IF NO KEEP LOOPING \\
\hline & B @ \(>80\) & ;IF YES GO TO TIBUG \\
\hline
\end{tabular}

To initialize registers, the values for the TMS 9901 clock interval, TMS 9901 CRU software base address and TMS \(9901 \mathrm{I} / \mathrm{O}\) software base address are loaded directly into memory spaces by using a \((+)\) in front of the data. \(0929_{16}\) is placed in the 9901 for a 25 ms interval. Recall that the module 9901 has a base address of \(0100_{16}\) for select bit zero and \(0120_{16}\) so that select bit 16 activates P 0 when input or output bit 0 is addressed, as discussed previously. Note that the workspace is set up at \(\mathrm{FF} 20_{16}\).

The machine codes for SBZ, SBO and TB are loaded into workspace registers one, two and three, respectively. As discussed previously, an XOP 14 is used to print the header and instructions for use of the program. The messages are labeled with MSG1 and MSG2 and are located at the end of the program and will be discussed later. Next an XOP is used to read a character from the terminal and load the ASCII code into R7. This is then compared with the ASCII codes for the number one, two and the letter Q to determine the character. Depending on what character is received, the program jumps to the proper area in memory to execute the correct mode of operation. The entry point to the TIBUG monitor is \(0080_{16}\) and a branch to this location will execute the monitor.

\section*{Mode 1 Operation}

Figure 31 shows the flow chart for Mode 1 Operation. The label INPUT1 begins the operation. The first function sets up the system so that the 9902 will generate an interrupt when a received character fills the receiver buffer \((\operatorname{RBRL}=1)\). Recall that the interrupt generated by the 9902 must be enabled by making RIENB \(=1\). This is accomplished by making the 9902 sclect bit 18 equal to " 1 ". The enabled interrupt from the 9902 is wired to the \(\overline{\mathrm{INT}} 4\) input of the 9901 . Thus, as previously discussed, level 4 interrupts must be enabled both at the 9901 and the 9900 .

A simulated industrial control application

FROM BASIC CONCEPTS TO PROGRAM

The software looks like this:
INPUT1
\begin{tabular}{|c|c|}
\hline RSET & : PUT 9901 INTO INPUT MODE \\
\hline LIMI 4 & : ENABLE 9900 INT1-INT4 \\
\hline LI R12, \(>80\) & : LOAD R120 W/9902 BASE ADDR \\
\hline STCR R7,0 & ; CLEAR 9902 RCV BUFFER \\
\hline SBO 18 & ; ENABLE 9902 RCV INT \\
\hline MOV @BASE1,R12 & ; SET 9901 BASE ADDR TO > 100 \\
\hline SBO 4 & ; ENABLE 9902 INT AT 9901 \\
\hline
\end{tabular}


Figure 30. Command Mode

First the 9901 is reset to put it into the input mode. Then the 9900 interrupt mask is set to 4 to allow interrupts 1 thru 4 to be acknowledged. To enable select bit 18 of the 9902 , the software base address is loaded into WR12 and an SBO 18 instruction sets the bit to " 1 " for the enable. The 9902 receiver buffer is read into R7 with the STCR instruction which resets the buffer for receipt of a character. WR12 is set with the software base address for the 9901 , and then select bit 4 is set to a " 1 ". These steps enable the 9901 interrupt level 4 to clear the complete path for generating an interrupt when a character is received from the terminal.


Figure 31. Mode 1 Operation

\section*{FROM BASIC CONCEPTS TO PROGRAM}

Checking the Inputs-Setting the Outputs
Figure 31 shows that with \(\mathrm{N}=0\) the CRU is testing the zero input bit of the 9901 . If it is a " 1 ", then the \(\mathrm{N}+4\) bit (I/O bit 4 ) will be set to a " 1 " to correspond. One will be added to \(\mathrm{N}(0+1=1)\), which will be less than 3 and the cycle is repeated: the second time with \(\mathrm{N}=1\), the next time with \(\mathrm{N}=2\) and the next with \(\mathrm{N}=3\). With \(\mathrm{N}=3, \mathrm{~N}+1\) will be greater than three and everything is reinitialized and the sequence starts over with input bit zero again. So the procedure is to check each input bit and set the corresponding output bit. The software is as follows:
\begin{tabular}{|c|c|c|}
\hline \multirow[b]{2}{*}{INIT1} & MOV @BASE2,R12 & ; SET 9901 BASE ADDR TO >120 \\
\hline & CLR R4 & ; R4 CONTAINS CRU BIT TO BE - TESTED \\
\hline \multirow[t]{4}{*}{INDEX1} & MOV R4,R5 & ; MOVE CRU BIT TO R5 \\
\hline & SOC R3,R4 & ; R4 CONTAINS TB INST [R3) \\
\hline & \(\times \mathrm{R} 4\) & ; EXECUTE TB SPECIFIED BY R4 \\
\hline & JEQ HIGH & ; IF CRU BIT = 1 GO TO HIGH \\
\hline \multirow[t]{3}{*}{LOW} & MOV R5,R4 & ; RELOAD CRU BIT INTO R4 \\
\hline & Al R5, \(>4\) & ; SHIFT CRU BIT OVER BY 4 \\
\hline & SOC R1,R5 & ; R5 CONTAINS SBZ OP CODE (R1) \\
\hline \multirow[t]{5}{*}{XECUTE} & \(\times \mathrm{R} 5\) & ; EXECUTE OP CODE SPECIFIED BY R5 \\
\hline & INC R4 & ; INCREMENT TO NEXT CRU BIT \\
\hline & \(\mathrm{Cl} \mathrm{R4,>3}\) & ; IS CRU BIT > 3? \\
\hline & JGT INIT1 & ; IF YES REINITIALIZE \\
\hline & JMP INDEX1 & ; START TESTING NEXT CRU BIT \\
\hline \multirow[t]{4}{*}{HIGH} & MOV R5,R4 & ; RELOAD CRU BIT INTO R4 \\
\hline & Al R5, > 4 & ; SHIFT CRU BIT OVER 4 \\
\hline & SOC R2,R5 & ; R5 CONTAINS SBO OP CODE (R2) \\
\hline & JMP XECUTE & ; GO EXECUTE SBO INST \\
\hline
\end{tabular}

Input bits \(0-3\) correspond to output bits 4-7 respectively. R 4 contains the value of the select bit to be tested (the program starts with bit zero). R4 is moved to R5 to preserve the contents of R4. R3 contains the machine code for TB. Actually it contains the machine code for the instruction TB 0 (Test bit 0 ). By doing a set ones correspondence (SOC) between R3 and R4, the machine code for the TB instruction is combined with the value of the select bit to be tested so that R4 contains the instruction - "test the select bit previously specified by R4." More specifically, R4 = TB (R4).

An X of R4 will execute this instruction. Using this procedure allows R4 to contain the bit position separate from the TB instruction which is in R3. The bit position in R4 or R5 can also be combined with the SBO and SBZ op codes located in R2 and R1 to allow execution of the SBO or SBZ instructions on the select bits specified by R4 or R5. The procedure is the same as for the TB instruction.

If the bit tested is a zero, R 4 is reloaded from R 5 with the original value of the select bit to be tested, which is still in R5. R5 plus 4 is combined with R1 using a SOC R1, R5 instruction. The selected output bit will be set to zero when the resulting SBZ instruction in R5 is executed. Thus, an \(\mathrm{N}+4\) output is set to zero, if the corresponding N bit was a zero.

R 4 is incremented to the next bit and is tested to determine if its value is greater than 3. When it is not, the program jumps to label INDEX1 and tests the next bit in the same sequence as the first and sets the corresponding output bit. Now, suppose this bit is a " 1 " instead of a " 0 " as for the preceding bit. The program jumps to the label HIGH, reloads R4, adds 4 to R5, and now executes an SOC R2, R5 to set the \(N+4\) output to one when the SBO instruction in R5 is executed.

When input bit 3 is tested, the test of \(\mathrm{R} 4+1\) will show its value is greater than 3 and the program is reinitialized and the procedure starts over. To exit the loop, any key on the keyboard is pressed which produces a level 4 interrupt. The level 4 interrupt comes from the 9902 and the system enters the command mode as shown in Figure 30.

\section*{Mode 2 Operation (Figure 32)}

Mode 2 operation sequences the loads simulated by light bulbs. The flowchart is shown in Figure 32. It has a time interval of 25 ms set up by the 9901 real time clock. A program loop multiples the 25 ms times R6 to obtain the total time interval; with \(\mathrm{R} 6=4\), each total time interval is 100 ms . The time interval can also be varied by changing the initial value \(0929_{16}\) set into the clock register of the 9901 . The value in R4 determines the number of light bulbs (loads) that are going to be turned on, held for 100 ms , turned off, and started through the sequence again. As with mode 1, pressing a key on the terminal causes a return to the Command Mode.

It is worthy to note, even though the 9901 is in the input mode when reset, outputs \(4,5,6\) and 7 are such that all light bulbs are on. Thus, the function of turning off outputs 5,6 and 7 and leaving 4 on starts the program after the CRU base address is set. In actual industrial applications it may be necessary to put additional inverters between the output of the microcomputer and the 5MT modules so that the reset condition has all loads off.
Recall that when the 9901 clock register is decremented to zero it puts out a \(\overline{\mathrm{INT}} 3\) signal. This interrupt causes a context switch to occur and sets the old workspace R0 to \(\mathrm{FFFF}_{16}\). When this happens the time interval has ended.

\section*{Interrupt 4 from TMS 9902}

The software for Mode 2 starts as follows to set up the interrupt 4 from the 9902:
\begin{tabular}{lll} 
BLINKR & RSET & ; SET 9901 TO THE INPUT MODE \\
& LIMI 4 & ; ENABLE 9900 INT1-INT4 \\
& LI R12,>80 & SET UP 9902 BASE ADDR \\
& STCR R7,0 & ; CLEAR 9902 RCV BUFFER \\
& SBD 18 & : ENABLE 9902 RCV INT
\end{tabular}

The reset at BLINKR sets the 9901 to the input mode and turns on the loads on outpuits 4 , 5, 6 and 7.

A simulated industrial control application


Figure 32. Mode 2 Operation

\section*{FROM BASIC CONCEPTS TO PROGRAM}

The next 7 instructions after the 9901 software base address is set at \(0120_{16}\) are concerned with turning off outputs 5,6 and 7 . These start with INT2 and continue through the next 6 instructions after LOOP 1.
\begin{tabular}{lll} 
& MOV @BASE2, R12 & ; SET 9901 BASE ADDR \(=>120\) \\
INT2 & LI R4, \(>5\) & R4 CONTAINS CRU BIT POS 5 \\
LOOP1 & MOV R4,R5 & MOOV POS 5 TO R5 \\
& SOC R1,R5 & ; R5 CONTAINS SBZ OP CODE (R1) \\
& \(\times\) R5 & EXECUTE SBZ SPECIFIED BY (R5) \\
& INC R4 & ;R4=R4+1 \\
& CI R4, \(>8\) & RAS CRU BIT 7 BEEN SET \(=0 ?\) \\
& JNE LOOP1 & IF NO GO TO LOOP 1
\end{tabular}

Lamp 4 remains on.
Register 4 must now be loaded with the output position from which the sequence starts-in this case 4.

LI R4, >4 ; SET OUTPUT BASE BIT

\section*{Timing Loop}

R6 is set equal to 4 so that the overall time interval is 100 ms . This starts the timing loop at INDEX2. The 5 instructions following TIMER set up the 9901 clock to count a 25 ms interval and then cause a level 3 interrupt. Note that the 9901 must be put into the interrupt mode and the level 3 interrupt enabled. Since the 9902 interrupt signal comes in on interrupt level 4, it is convenient to enable it at this same time. The loop is such that it loops 4 times. Each loop is controlled by the interval timer of the TMS9901. The TMS9901 timer is set and started when loaded with the value at the label COUNT. The clock decrements until it hits zero and then it gives a level 3 interrupt. The interrupt service routine begins at \(\mathrm{FF} 88_{16}\) as directed by the level 3 vector. It sets R 0 to \(\mathrm{FFFF}_{16}\) and returns to the program. The program will be in a continuous loop (Loop 2) checking R0 for an indication that an interrupt has occured. When the time interval is complete, the I/O bit dictated by R4 is turned off. R4 is incremented and checked to see if it is equal to 8 . If not, the I/O bit position of the new R4 is turned on and the sequence restarts. If \(\mathrm{R} 4+1=8\), then the program jumps back to BLINKR and starts over causing R4 to be reset to 4 and to restart the sequence.

A simulated industrial control application

The software looks like this:
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{7}{*}{\begin{tabular}{l}
INDEX 2 \\
TIMER
\end{tabular}} & LI R6, \(>4\) & OVERALL LOOP COUNT \(=100 \mathrm{~ms}\) \\
\hline & MOV @BASE1,R12 & SET CRU BASE ADDR OF \(9901=>100\) \\
\hline & CLR RO & INITIALIZE INT3 INDICATOR \\
\hline & LDCR @COUNT. 15 & LOAD TIMER AND START COUNT \\
\hline & SBZ 0 & 9901 TO INTERRUPT MODE \\
\hline & SBO 3 & ENABLE INT3 AT 9901 \\
\hline & SBD 4 & ENABLE 9902 INT AT 9901 \\
\hline \multirow[t]{15}{*}{LOOP2} & \(\mathrm{Cl} \mathrm{RO}>\), & HAS INT3 OCCURRED? \\
\hline & JNE LOOP2 & IF NO GO TO LOOP2 \\
\hline & DEC R6 & R6=R6-1 \\
\hline & JNE TIMER & IF R6=0 GO TO TIMER \\
\hline & MOV @BASE2,R12 & SET 9901 BASE ADDR \(=>120\) \\
\hline & MOV R4,R5 & MOV CRU BIT TO R5 \\
\hline & SOC R1,R5 & [R5) = SBZ (R5) \\
\hline & X R5 & EXECUTE SBZ SPECIFIED BY (R5) \\
\hline & INC R4 & \(\mathrm{R} 4=\mathrm{R} 4+1\) \\
\hline & Cl R4, >9 & IS R4=9? \\
\hline & JEQ BLINKR & If Yes restart seguence \\
\hline & MOV R4,R5 & R4 \(=\) R5 \\
\hline & SOC R2,R5 & [R5] = SBD (R5) \\
\hline & X R5 & EXECUTE SBO SPECIFIED BY (R5) \\
\hline & JMP INDEX2 & RESTART TIMING CYCLE AT INDEX 2 \\
\hline
\end{tabular}

\section*{9902 Interrupt Service Routing}

This interrupt service routine is the one resulting from a level 4 interrupt generated by the 9902. It starts at INTREC. As discussed previously, when the interrupt occurs, the program counter points to \(\mathrm{FFAC}_{16}\), the reserved space, where it finds an instruction directing it to INTREC. This instruction looks like this:
\begin{tabular}{ll} 
ADDRESS \\
FFAC & INSTRUCTION \\
B @INTREC
\end{tabular}

The routine first disables the 9901 timer interrupt level 3, then disables the 9902 interrupt at the 9902 (Set select bit \(18=0\) ) and finally loads the address of COMODE into the old PC, so that when an RTWP (return with workspace pointer) is executed, the program returns to the command mode. The software is as follows:
```

INTREC

```

MOV @BASE1,R12
; SET 9901 BASE ADDR \(=>100\)
SBZ 3 ; DISABLE INT3 AT 9901
SRL R12. 1 ; SET BASE ADDR \(=>80\) FOR 9902
SBZ 18 : DISABLE 9902 INT
STOR RT. O
: READ 9902 RCV BUFFER (CLEARS)
LI R14, COMODE ; LOAD ADDR OF COMODE INTO PC
RTWP ; RETURN TO 5MT ROUTINE

\section*{9901 Clock Interrupt Service Routine}

When the clock decrements to zero it generates a level 3 interrupt. The routine to service this interrupt starts at CLKINT. The level 3 interrupt context switch provides a new PC at FF88 \({ }_{16}\) which directs the program to CLKINT. This instruction looks like this:
\begin{tabular}{lll} 
ADDRESS & & \\
FF8B & B @CLKINT & ;GO TO INT3 SERVICE ROUTINE
\end{tabular}

Here, after setting the software base address of the 9901 to \(0100_{16}, \overline{\text { INT }} 3\) is disabled and R 0 of the previous workspace is set to \(\mathrm{FFFF}_{16}\). A RTWP instruction then returns the processor to the interrupted routine.

The software is as follows:
\begin{tabular}{lll} 
CLKINT R12,>100 & ; SET 9901 BASE ADDR \\
& SBZ 3 & ; DISABLE INT3 AT 9901 \\
SETO *R13 & ; SET PREVIOUS RO \(=>\) FFFF \\
& RTWP & RETURN TO INTERRUPTED ROUTINE
\end{tabular}

\section*{Message Routines}

The remaining routines that must be included in the program are the messages at MSG1 and MSG2. In order to program the message, a \(\$\) sign is used at the beginning of each line and each message is terminated with a zero byte. The ASCII code for a carriage return - line feed is \(0 \mathrm{D} 0 \mathrm{~A}_{16}\) and is included in the instruction format.

Each character must be coded with the appropriate ASCII code and placed into bytes of memory. A typical example is shown; however, the individual character codes have not been listed. This can be seen on the LBLA listing.
```

MSGI \$5MT I/O DEMONSTRATION ROUTINE
+>ODOA
\$MODE 1 - INPUTS O-3 SWITCH OUTPUTS
\$4-7 RESPECTIVELY
+>ODOA
SMODE 2 - OUTPUTS 4-7 ARE SWITCHED SEQUENTIALLY
+>ODOA
\$A Q RETURNS CONTROL TO THE TIBUG MONITOR
+>ODOA
\$A CARRIAGE RETURN DURING MODE 1 OR 2
\$OPERATION RETURNS THE USER TO THE
+>ODOA
\$CONTROL MODE
+>ODOA
t>0000
+>ODOA
\$SELECT MODE 1, 2 or Q
+>ODOA
+>0000

```

\section*{SYSTEM OPERATION}

With program in hand, it is time to connect the hardware to prove out the complete program. Refer to the block diagram of Figure 27.

The terminal and its cable have been previously connected to P 2 of the microcomputer module. P1 has the same power supply connections as for Chapter 3 supplying -12 V , \(+12 \mathrm{~V},+5 \mathrm{~V}\) and ground. The full connections will be added to P1 to interface with P1 on the TM990/310 I/O expansion board. However, for now, operations will be only with the microcomputer and the 5 MT I/O modules. Connection to the modules is made through the cable of Figure 4 and P4 on the microcomputer and P1 on the 5MT43 module base. There is a separate wire from the J1 connector to provide +8 volts to the 5 MT modules. This +8 volts must supply 0.6 A worst case if all the positions in the 5MT43 base are populated. This supply ground must be common with the microcomputer module ground and isolated from the +12 V industrial control voltage supply ground.

The +12 V for the industrial control level voltages must supply 200 mA . This must have a minus terminal free of chassis ground, otherwise its case will be at ac line voltage when the 5MT I/O module ac power cord is connected.

Light bulbs that are rated at 80 mA at 14 Vdc are used for the dc loads. Standard 110 Vac light bulbs and sockets are used for the ac loads. A separate ac power cord is connected to the 5MT43 base for the ac power. The industrial level power (both dc and ac) is and must be isolated from the dc power for the microcomputer module and low-level logic \(+8 V\) power source of the \(5 M T\) interface modules.

A summary of the parts list and power supply requirements follows:

\section*{System Parts List}
- TM990/100M-1 board
- TM990/310 48 I/O board (optional)
- 5MT43 base*
- \(2-5 \mathrm{MT} 11-\mathrm{A} 05 \mathrm{~L}\) AC input modules*
- \(2-5 \mathrm{MT} 12-40 \mathrm{AL}\) AC output modules*
- \(2-5 \mathrm{MT} 13-\mathrm{D} 03 \mathrm{~L}\) DC input modules*
- \(2-5 \mathrm{MT} 14-30 \mathrm{CL}\) DC output modules*
- 5MT interface cable-TM990/507
- \(\quad 743 \mathrm{KSR}\) terminal
- TM 990/503 cable assembly for Terminal
- 4 - TMS 4042-2 (or 2111-1) 256 x 4 RAM's
*In case your local distributor does not have these parts, the address from which they can be ordered is:
Industrial Controls Order Entry
M/S 12-38
34 Forrest St.
Attleboro, Mass. 02703
Phone: (617) 222-2800
- Line-by-line assembler TM990/402-1 (in two TMS 2708 EPROM's)
- Power supplies for Microcomputer and I/O Expansion (TM990/518)
\begin{tabular}{lccc} 
Voltage & \(R E G\) & \(1100 M\) Current & \(w / 310\) Module Current \\
+5 V & \(\pm 3 \%\) & 1.3 A & 2.1 A \\
+12 V & \(\pm 3 \%\) & 0.1 A & 0.1 A \\
-12 V & \(\pm 3 \%\) & 0.2 A & 0.2 A
\end{tabular}
- Industrial Control Level Power Supplies
\begin{tabular}{lll} 
Voltage & REG & Current \\
+8 Vdc & \(\pm 5 \%\) & 0.6 A \\
+12 Vdc & \(\pm 5 \%\) & 0.2 A \\
110 Vac & & 1 A
\end{tabular}
- 4 Toggle switches, SPST
- 2 dc lamps and sockets ( \(14 \mathrm{~V}-80 \mathrm{~mA}\) )
- 2 ac lamps and sockets \((130 \mathrm{~V}-30 \mathrm{~W})\)
- Power cord
- 14 and 18 AWG insulated stranded wire

\section*{Equipment Hookup}

Follow these steps in making the system interconnections;
Step 1 - Verify that the power supply connections to P1 are correct for \(-12 \mathrm{~V},+12 \mathrm{~V}\) and +5 V . Refer to Figure 3-11 or to the TM990/ 100M user's guide Figure 2-1. Don't turn on any power supplies. It may be desirable to make all the connections from P1 of the TM990/100M to P1 of the TM990/310 at this time. Refer to Table 6 for these connections. Some reprogramming because of power shutdown will be required if this is not done.

Step \(2-\quad\) Verify that the 743 KSR terminal is connected to P2 with the TM990/503 cable. AC power is supplied to the terminal with a separate cord.

Step 3- Special connections must now be made at the jumpers on the TM990/100M microcomputer. The jumper positions are shown in Chapter 3, Figures 12 and 13. Make sure of the following jumper connections.

JUMPERS
J15
J14
J13
J12
J11
J10,9,8
J7
J6,5
J4,3,2
J1

INTERCONNECTION
Disconnected
Disconnected
Disconnected
N.A.

Disconnected
N.A.

EIA position
N.A.

In 08 , or 2708 Position 9902

\section*{COMMENT}

Power for TM990/301
Microterminal, not required for 743 KSR
For multiple boards For ASR 745
For multiple boards
For multiple boards
For 2708 EPROMS This will likely need to be positioned

Step 4 - As mentioned previously, the RAM on the TM990/100M should be fully populated for this example. Make sure that 4-TMS 4042-2's have been inserted in U33, U35, U37 and U39 with the \# 1 pin towards the TMS 9900. The LBLA which is in two TMS 2708 EPROM's should have also been inserted in U43 and U45 with the \# 1 pin towards the TMS 9900. The higher order byte (bits 0-7) must be in U45. It is quite difficult to insert these packages in the sockets the first time so it must be done carefully. Rocking the packages will help.

Step 5 - Install the 5MT modules in the 5MT43 base as shown in Figure 33. Be sure modules are in the proper order. This arrangement will show dc input controlling dc output, dc input-ac output, ac input-dc output and ac input - ac output. Connect the wiring as shown. Be sure to use heavy gage ( 14 AWG ) insulated wire for the ac connections. 18 AWG can be used for dc power connections. NOTE THAT AC LINE IS CONNECTED TO DC COMMON. Two screw connections on the base are available for each module as shown in Figure 33. All connections to the 5MT modules are to the right-hand leads when facing the terminals and P 1 is on the left. Be sure to screw down the locking screw to ensure good connections.

Step 6 - Connect J1 of the cable of Figure 4 to the 5MT43 base. Connect the +8 V lead to the power supply and its ground to the common ground lead on J4 of the cable of Figure 4. DO NOT CONNECT THIS GROUND TO THE DC COMMON OF THE INDUSTRIAL CONTROL LEVEL POWER SUPPLY OF FIGURE 33.

Step \(7-\) Connect the +12 Vdc industrial power supply. Don't plug in the 110 Vac power cord.

Step \(8-\quad\) Turn on the +8 V and +12 V supply and verify that the de input and output 5 MT modules are connected correctly. Use J4 for test voltages.

Step 9 - Plug-in the ac power cord for the 5MT modules and verify that the ac input and output modules are interconnected correctly. The LED's on the modules will be useful for this.

Step \(10-\quad\) Unplug ac cord, turn off +12 V and +8 V supplies.
Step 11 - Connect J4 of the cable from the 5MT43 base to P4 on the TM990/ 100 M module.

Step 12 - Turn on the power supplies for the microcomputer in this order: \(-12 \mathrm{~V},+12 \mathrm{~V},+5 \mathrm{~V}\).


Figure 33. 5MT I/O Module Wiring

Step 13 - Turn on the terminal. Make sure it is "ON LINE."
Step \(14-\quad\) Turn on the +8 V supply for the 5 MT modules; then the industrial level +12 Vdc and then plug in the power cord for the 110 Vac .

Step 15 - Press the RESET switch on the microcomputer. All the light bulbs will be lit since a RESET latches I/O pins on the microcomputer in the " 1 " state.

The microcomputer system is now ready to be programmed.

\section*{Loading the Program}

The program as it was developed will now be loaded into RAM in the microcomputer. Instead of assembling the program by hand, the line-by-line assembler contained in EPROM will be used. It works with the EIA terminal and the TIBUG monitor.

The LBLA is a stand alone program that assembles into object code the 69 instructions used by the TM 990/100M microcomputer. To initialize the LBLA, the TIBUG monitor must first be brought up. This is done by switching the reset switch on the TM \(990 / 100 \mathrm{M}\) module and pressing the carriage return (CR) on the terminal. The terminal will respond with:

TIBUG REV. A.
?
The question mark is the TIBUG prompt.
Now an R is typed to inspect/change the WP, PC and ST registers. The LBLA program begins at location \(09 \mathrm{E} 6_{16}{ }^{*}\) so this is the value that is to be loaded into the PC. After typing an R the terminal prints out the value of the WP. This can be changed by typing the new value and a space or it can be left alone by typing just a space. The terminal will then print the value of the PC . The same procedure as for the WP applies except that ST is printed if a space is typed. A CR after the WP or PC value will cause the TIBUG prompt to be printed, or a space or CR after the ST is printed will do the same.

Loading \(09 \mathrm{~Eb}_{16}\) into the PC looks like this:
\begin{tabular}{lll} 
?R & & [CR] \\
\(W=F F C 6\) & & [SP] \\
\(P=01 A 6\) & \(09 E 6\) & (CR] \\
\(?\) & &
\end{tabular}

Once the PC has been loaded, executing the program will initialize the LBLA. Pressing the E key accomplishes this. The LBLA responds with an address. That address can be changed to the starting address of the program by typing a slash \((/)\) and the new address and a CR.
\[
\begin{array}{lll}
? E & & \\
\text { FEOO } & \text { /FCOO } & \text { (CR] } \\
\text { FCOO } & &
\end{array}
\]
*This value may change depending on the version of LBLA. Early versions had \(09 \mathrm{E} 8_{16}\) as entry point.

\section*{SYSTEM OPERATION}

The program can then be entered using the machine instructions. The LBLA accepts assembly language inputs from a terminal. As each instruction is input, the assembler interprets it, places the resulting machine code in an absolute address, and prints the machine code (in hexadecimal) next to its absolute address as shown in Figure 34.


Figure 34. LBLA Format
Only one space is used between the mnemonic and the operand. If comments are used, use at least one space between the operand and the start of the comment. If no comment is used complete the instruction with a space and a carriage return. If a comment is used, only a carriage return is required.

Note that to load a hex value directly into a memory location a \((+)\) is used. (see Start of Program, Table 4.) Also a string of characters is preceded by a dollar sign (\$) and terminated with two carriage returns-CR (Example shown under-Message Routines). To change the address location being loaded, type a slash (/) and the address desired. To exit from the LBLA and return to the TIBUG monitor, press the ESC key on the terminal. The terminal will then give the TIBUG prompt-a question mark.

Labels cannot be used with the LBLA. However, in the program of Table 4, the left side is the assembled program with LBLA and the right side is for a comparison to the labels and the comments that were previously used on each of the pieces of the program as it was developed on the preceding pages.

Remember to press the ESC when the last program address location is reached. This returns control to the TIBUG monitor.

\section*{Table 4. Final Program}

LBLA
?R
W=FFBO
\(\mathrm{P}=0168\) O9E6
?E
FDOO /FCOD
FCOO 0929 +>929
FCO2 \(0100+>100\)
FCO4 0120 +>120
FCO6 O2EO LWPI >FF2O
FCO8 FF20
FCOA 0201
FCOC 1EOO
FCOE 0202
FC10 1000
FC12 0203
FC14 1F00
FC16 2FAO
FC18 FCF2
FC1A 2FAO
FC1C FEOO
FC1E 2EC7
FC20 0287
FC22 3100
FC24 1308
FC26 0287
FC28 3200
FC2A 1325
FC2C 0287
FC2E 5100
FC30 16F4
FC32 0460
FC34 0080
\(\begin{array}{ll}\text { FC36 } & 0360 \\ \text { FC38 } & 0300\end{array}\)
FC3A 0004
FC3C O20C
FC3E 0080
FC4O 3407
FC42 1012
FC46 FCO2
FC48 1 D04
FC4A C320
FC4C FCO4
FC4E O4C4 CLR R4
FC5O C144
FC52 E103
MOV R4,R5
SOC R3,R4
\(\times \quad\) R4
JEQ >FC6C
MOV R5,R4
Al R5,>4
SOC R1,R5
\(\times\) R5
INC R4
Cl R4,>3

Labels
Comments

COUNT : SET UP 9901 CLOCK
BASE 1 ; SET UP 9901 CRU BASE BASE 2 ; SET UP 9901 I/O BASE
START ; SET WP AT FF20
; SBZ OP CODE TO R1
; SBO OP CODE TO R2
; TB OP CODE TO R3
; PRINT HEADER @MSG1
COMODE ; ASK FOR MODE WITH MSG2
; READ CHAR FROM TER TO R7
; IS CHAR A 1?
; IF YES GO TO MODE 1
; IS CHAR A 2?
; IF YES GO TO MODE 2
; IS CHAR A Q?
; IF NO KEEP LOOPING
; IF YES GO TO TIBUG
INPUT1 ; PUT 9901 INTO INPUT MODE ; ENABLE 9900 INT1-INT4
; LOAD R12 W/9902 BASE ADDR
; CLEAR 9902 RCV BUFFER
; ENABLE 9902 RCV INT
; SET 9901 BASE ADDR TO >100
; ENABLE 9902 INT AT 9901
; SET 9901 BASE ADDR TO >120
INIT1 ; R4 CONTAINS CRU BIT TO BE TESTED
INDEX1 : MOVE CRU BIT TO R5
R4 CONTAINS TB INST [R3]
EXECUTE TB SPECIFIED BY R4
IF CRU BIT=1 GO TO HIGH
RELOAD CRU BIT INTO R4
SHIFT CRU BIT OVER BY 4
; R5 CONTAINS SBZ OP CODE [R1]
EXECUTE OP CODE SPECIFIED BY R5
INCREMENT TO NEXT CRU BIT
IS CRU BIT > 3 ?
\begin{tabular}{|c|c|c|c|c|}
\hline FC68 & 15F2 & JGT >FC4E & & IF YES REINITIALIZE \\
\hline FC6A & 10F2 & JMP >FC50 & & START TESTING NEXT CRU BIT \\
\hline FC6C & C105 & MOV R5,R4 & HIGH & RELOAD CRU BIT INTO R4 \\
\hline FC6E & 0225 & Al R5, \(>4\) & & SHIFT CRU BIT OVER 4 \\
\hline FC70 & 0004 & & & \\
\hline FC72 & E142 & SOC R2,R5 & & R5 CONTAINS SBO OP CODE [R2] \\
\hline FC74 & 10F5 & JMP >FC60 & & GO EXECUTE SBO INST \\
\hline FC76 & 0360 & RSET & BLINKR & SET 9901 TO INPUT MODE \\
\hline FC78 & 0300 & LIMI 4 & & ENABLE 9900 INT1-INT4 \\
\hline FC7A & 0004 & & & \\
\hline FC7C & 020C & LI R12, \(>80\) & & SET UP 9902 BASE ADDR \\
\hline FC7E & 0080 & & & \\
\hline FC80 & 3407 & STCR R7,0 & & CLEAR 9902 RCV BUFFER \\
\hline FC82 & \(1 \mathrm{D12}\) & SBO 18 & & ENABLE 9902 RCV INT \\
\hline FC84 & C320 & MOV @ \(>\) FCO4,R12 & & SET 9901 BASE ADDR \(=>120\) \\
\hline FC86 & FCO4 & & & \\
\hline FC88 & 0204 & LI R4, >5 & INT2 & R4 CONTAINS CRU BIT POS 5 \\
\hline FC8A & 0005 & & & \\
\hline FC8C & C144 & MOV R4,R5 & LOOP1 & MOV POS 5 TO R5 \\
\hline FC8E & E141 & SOC R1,R5 & & R5 CONTAINS SBZ OP CODE [R1] \\
\hline FC90 & 0485 & \(\times\) R5 & & EXECUTE SBZ SPECIFIED BY [R5] \\
\hline FC92 & 0584 & INC R4 & & \(R 4=R 4+1\) \\
\hline FC94 & 0284 & Cl R4, >8 & & HAS CRU BIT 7 BEEN SET \(=0\) ? \\
\hline FC96 & 0008 & & & \\
\hline FC98 & \(16 F 9\) & JNE \(>\) FCBC & & IF NO GO TO LOOP1 \\
\hline FC9A & 0204 & LI R4, >4 & & SET OUTPUT BASE BIT \\
\hline FC9C & 0004 & & & \\
\hline FC9E & 0206 & LI R6, > 4 & INDEX2 & OVERALL LOOP COUNT \(=100 \mathrm{MS}\) \\
\hline FCAD & 0004 & & & \\
\hline FCAE & C320 & MOV @ \({ }^{\text {a }}\) FCO2,R12 & TIMER & SET CRU BASE ADDR OF 9901=>100 \\
\hline FCA4 & FCO2 & & & \\
\hline FCA6 & 04C0 & CLR RO & & INITIALIZE INT3 INDICATOR \\
\hline FCA8 & 33E0 & LDCR @ \(>\) FCOO,15 & & LOAD TIMER AND START COUNT \\
\hline FCAA & FCOO & & & \\
\hline FCAC & 1 E00 & SBZ 0 & & 9901 TO INTERRUPT MODE \\
\hline FCAE & 1 D03 & SBO 3 & & ENABLE INT3 AT 9901 \\
\hline FCBO & 1004 & SBD 4 & & ENABLE 9902 INT AT 9901 \\
\hline FCB2 & 0280 & Cl RO, \(>\mathrm{FFFF}\) & LOOP2 & HAS INT3 OCCURRED? \\
\hline FCB4 & FFFF & & & \\
\hline FCB6 & 16FD & JNE >FCB2 & & IF NO GO TO LOOP2 \\
\hline FCB8 & 0606 & DEC R6 & & \(\mathrm{R6}=\mathrm{R6}-1\) \\
\hline FCBA & 16F3 & JNE >FCA2 & & IF R6=0 GO TO TIMER \\
\hline FCBC & С320 & MOV @ \(>\) FCO4,R12 & & SET 9901 BASE ADDR \(=>120\) \\
\hline FCBE & FCO4 & & & \\
\hline FCCO & C144 & MOV R4,R5 & & MOV CRU BIT TO R5 \\
\hline FCC2 & E141 & SOC R1,R5 & & [R5] = SBZ [R5] \\
\hline FCC4 & 0485 & \(\times\) R5 & & EXECUTE SBZ SPECIFIED BY [R5] \\
\hline FCC6 & 0584 & INC R4 & & \(\mathrm{R} 4=\mathrm{R} 4+1\) \\
\hline FCCB & 0284 & Cl R4, >9 & & IS R4 \(=9\) ? \\
\hline FCCA & 0009 & & & \\
\hline FCCC & 1304 & JEQ >FC76 & & IF YES RESTART SEQUENCE \\
\hline FCCE & C144 & MOV R4,R5 & & R4 = R5 \\
\hline FCDO & E142 & SOC R2,R5 & & [R5] = SBO [R5] \\
\hline FCD2 & 0485 & \(\times\) R5 & & EXECUTE SBO SPECIFIED BY [R5] \\
\hline FCD4 & 1054 & UMAP > FCOE & & PLESTART TIMAING CYCLE AT INDEX2 \\
\hline FCD6 & C320 & MOV @>FCO2,R12 & INTREC & SET 9901 BASE ADDR \(=>100\) \\
\hline FCD8 & FCO2 & & & \\
\hline FCDA & 1 EO3 & SBZ 3 & & DISABLE INT3 AT 9901 \\
\hline FCDC & 091C & SRL R12,1 & & SET BASE ADDR = > 80 FOR 9902 \\
\hline FCDE & 1E12 & SBZ 18 & & DISABLE 9902 INT \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline FCEO & 3407 & STCR R7,0 & READ 9902 RCV BUFFER [CLEARS] \\
\hline FCE2 & O20E & LI R14, >FC1A & LOAD ADDR OF COMODE INTO PC \\
\hline FCE4 & FC1A & & \\
\hline FCE6 & 0380 & RTWP & RETURN TO 5MT ROUTINE \\
\hline FCE8 & 020C & LI R12,>100 CLKINT & SFT 9901 BASE ADDR \\
\hline FCEA & 0100 & & \\
\hline FCEC & 1 E03 & SBZ 3 & DISABLE INT3 AT 9901 \\
\hline FCEE & 0710 & SET0 *R13 & SET PREVIOUS RO = >FFFF \\
\hline FCFO & 0380 & RTWP & RETURN TO INTERRUPTED ROUTINE \\
\hline FCF2 & & /FF88 & \\
\hline FF88 & 0460 & B @ \(>\) FCE8 & GO TO INT3 SERVICE ROUTINE @CLKINT \\
\hline FF8A & FCEB & & \\
\hline FF8C & & /FFAC & \\
\hline FFAC & 0460 & B @ \(>\) FCD6 & GO TO INT4 SERVICE ROUTINE @INTREC \\
\hline FFAE & FCD6 & & \\
\hline FFBO & & /FCF2 & \\
\hline FCFE & 3540 & \$5MT I/O DEMONSTRATION ROUTINE & \\
\hline FCF4 & 5420 & & \\
\hline FCF6 & 492F & & \\
\hline FCF8 & 4F20 & & \\
\hline FCFA & 4445 & & \\
\hline FCFC & 4D4F & & \\
\hline FCFE & 4E53 & & \\
\hline FDOO & 5452 & & \\
\hline FDO2 & 4154 & & \\
\hline FD04 & 494F & & \\
\hline FD06 & 4E20 & & \\
\hline FD08 & 524F & & \\
\hline FDOA & 5554 & & \\
\hline FDOC & 494E & & \\
\hline FDOE & 4520 & & \\
\hline FD10 & ODOA & \(+>\) ODOA & \\
\hline FD12 & 4D4F & \$MODE 1 - INPUTS 0-3 SWITCH OUTP & \\
\hline FD14 & 4445 & & \\
\hline FD16 & 2031 & & \\
\hline FD18 & 2020 & & \\
\hline FD1A & 2049 & & \\
\hline FD1C & 4E50 & & \\
\hline FD1E & 5554 & & \\
\hline FD20 & 5320 & & \\
\hline FD22 & 3020 & & \\
\hline FD24 & 3320 & & \\
\hline FD26 & 5357 & & \\
\hline FD28 & 4954 & & \\
\hline FD2A & 4348 & & \\
\hline FD2C & 204F & & \\
\hline FD2E & 5554 & & \\
\hline FD30 & 5055 & & \\
\hline FD32 & 5453 & & \\
\hline FD34 & 2020 & & \\
\hline FD36 & 342D & \$4-7 RESPECTIVELY. & \\
\hline FD38 & 3720 & & \\
\hline FD3A & 5245 & & \\
\hline FD3C & 5350 & & \\
\hline FD3E & 4543 & & \\
\hline FD40 & 5449 & & \\
\hline FD42 & 5645 & & \\
\hline FD44 & 4C59 & & \\
\hline FD46 & 2 E 20 & & \\
\hline FD48 & ODOA & \(+>\) ODOA & \\
\hline
\end{tabular}
```

FD4A 4D4F SMODE 2 - OUTPUTS 4-7 ARE SWITCHED SEQUENTIALLY.
FD4C 4445
FD4E 2032
FD50 202D
FD52 `204F
FD54 5554
FD56 5055
FD58 5453
FD5A 2034
FD5C 2D37
FD5E 2041
FD60 5245
FD62 2053
FD64 5749
FD66 5443
FD68 4845
FDEA 4420
FD6C 5345
FD6E 5155
FD70 454E
FD72 }544
FD74 414C
FD76 4C59
FD78 2E20
FD7A ODOA +>ODOA
FD7C 4120 \$A Q RETURNS CONTROL TO THE TIBUG MONITOR
FD7E 5120
FD80 5245
FD82 5455
FD84 524E
FD86 5320
FD88 434F
FD8A 4E54
FDBC 524F
FD8E 4C20
FD90 544F
FD92 2054
FD94 4845
FD96 2054
FD98 4942
FD9A 5547
FD9C 204D
FD9E 4F4E
FDAD 4954
FDA2 4F52
FDA'4 ODOA +>ODOA
FDAG 4120 \$A CARRIAGE RETURN DURING MODE 1 OR 2 OPERATION
FDA8 }434
FDAA 5252
FDAC }494
FDAE 4745
FDBO 2052
FDB2 4554
FDB4 5552
FOB6 4EPO
FDBB 4455
FDBA 5249
FDBC 4E47
FDBE 204D

```
\begin{tabular}{|c|c|c|}
\hline FDCO & 4F44 & \\
\hline FDC2 & 4520 & \\
\hline FDC4 & 3120 & \\
\hline FDC6 & 4F52 & \\
\hline FDC8 & 2032 & \\
\hline FDCA & 204F & \\
\hline FDCC & 5045 & \\
\hline FDCE & 5241 & \\
\hline FDDO & 5449 & \\
\hline FDD2 & 4F4E & \\
\hline FDD4 & 5245 & \$RETURNS THE USER TO THE \\
\hline FDD6 & 5455 & \\
\hline FDD8 & 524E & \\
\hline FDDA & 5320 & \\
\hline FDDC & 5448 & \\
\hline FDDE & 4520 & \\
\hline FDED & 5553 & \\
\hline FDE2 & 4552 & \\
\hline FDE4 & 2054 & \\
\hline FDE6 & 4F20 & \\
\hline FDE8 & 5448 & \\
\hline FDEA & 4520 & \\
\hline FDEC & ODOA & + \(>\) ODOA \\
\hline FDEE & 434F & \$CONTROL MODE. \\
\hline FDFO & 4E54 & \\
\hline FDF2 & 524F & \\
\hline FDF4 & 4C20 & \\
\hline FDF6 & 4D4F & \\
\hline FDFB & 4445 & \\
\hline FDFA & 2E20 & \\
\hline FDFC & ODOA & + \(>\) ODOA, \\
\hline FDFE & 0000 & \(+>0000\) \\
\hline FEOO & ODOA & \(+>\) ODOA \\
\hline FEO2 & 5345 & \$SELECT MODE 1, 2 OR Q \\
\hline FE04 & 4C45 & \\
\hline FE06 & 4354 & \\
\hline FE08 & 204D & \\
\hline FEOA & 4F44 & \\
\hline FEOC & 4520 & \\
\hline FEOE & 312C & \\
\hline FE10 & 2032 & \\
\hline FE12 & 204F & \\
\hline FE14 & 5220 & \\
\hline FE16 & 5120 & \\
\hline FE18 & ODOA & +>0DOA \\
\hline FE1A & 0000 & \(+>0000\) \\
\hline FE1C & & \\
\hline
\end{tabular}

\section*{Running the Program}

To execute the program, the PC needs to be set to the starting address. This is done by typing an R to enter the inspect/change mode of TIBUG. The WP will be printed. A space will give the PC and here the new PC should be entered. A CR will return to TIBUG and the prompt will be given. Typing an E will cause the program to begin executing. The following is an example of this:
```

?R
W=FFFE (SP)
P=006C FCOO (CR)
?E

```

The program will begin by requesting a mode of operation from the user. Typing a " 1 " will get mode 1 and the state of outputs can be changed by changing the input toggle switches. Pressing a key will cause a return to the command mode. Pressing a 2, switches to mode 2 and the light sequence. Pressing a key returns to the command mode. Pressing a \(Q\) on the terminal returns the system to the TIBUG and specific address locations could be inspected for contents, etc.

\section*{Debugging}

Because of the hard copy given by the terminal, looking for mistakes is made easier. If the program is stuck in a loop, the reset switch on the TM990/100M board can be switched. When in the LBLA use a slash (/) and a new address to change the address. When in TIBUG use the memory inspect/change (M) command to change the address. The TM990/100M user's guide gives the TIBUG commands and the TM990/402 LBLA user's guide gives the LBLA commands. These are also given in Chapter 7.

\section*{I/O EXPANSION WITH THE TM990/310}

What remains now is to show the I/O expansion through the use of the TM990/310 module. As shown in Figure 35, there are three additional 9901's on the / 310 module. The 9901's signals are connected to edge connections P2, P3, and P4, respectively, and are shown in Table 5.

All of the pins on the connector to P 1 on the \(900 / 100 \mathrm{M}-1\) microcomputer module must now be connected to P1 on the TM990/310 module (if not made previously). These are shown in Table 6. Such a power down requires the program to be re-entered.

Table 5. 9901 Pin-Outs on TM990/310.


Figure 35. TM 990/310 I/O Expansion Module

Table 6. P1 Connections
\begin{tabular}{|c|c|c|c|c|c|}
\hline \[
\begin{aligned}
& \text { P1 } \\
& \text { PIN }
\end{aligned}
\] & SIGNAL & \[
\begin{aligned}
& \text { P1 } \\
& \text { PIN }
\end{aligned}
\] & SIGNAL & \[
\begin{aligned}
& \text { P1 } \\
& \text { PIN }
\end{aligned}
\] & SIGNAL \\
\hline 33 & D0 & 71 & A14 & 12 & \(\overline{\text { INT13 }}\) \\
\hline 34 & D1 & 72 & A15 & 11 & INT14 \\
\hline 35 & D2 & 22 & ¢1 & 14 & INT15 \\
\hline 36 & D3 & 24 & 93 & 28 & EXTCLK \\
\hline 37 & D4 & 92 & HOLD & 3 & \(+5 \mathrm{~V}\) \\
\hline 38 & D5 & 86 & HOLDA & 4 & \(+5 \mathrm{~V}\) \\
\hline 39 & D6 & 82 & DBIN & 97 & +5V \\
\hline 40 & D7 & 26 & CLK & 98 & \(+5 \mathrm{~V}\) \\
\hline 41 & D8 & 80 & MEMEN & 75 & \(+12 \mathrm{~V}\) \\
\hline 42 & D9 & 84 & \(\overline{\text { MEMCYC }}\) & 76 & +12V \\
\hline 43 & D10 & 78 & WE & 73 & -12V \\
\hline 44 & D11 & 90 & READY & 74 & -12V \\
\hline 45 & D12 & 87 & CRUCLK & 1 & GND \\
\hline 46 & D13 & 30 & CRUOUT & 2 & GND \\
\hline 47 & D14 & 29 & CRUIN & 21 & GND \\
\hline 48 & D15 & 19 & IAQ & 23 & GND \\
\hline 57 & A0 & 94 & PRES & 25 & GND \\
\hline 58 & A1 & 88 & ORST & 27 & GND \\
\hline 59 & A2 & 16 & INT1 & 31 & GND \\
\hline 60 & A3 & 13 & \(\overline{\mathrm{NT} 2}\) & 77 & GND \\
\hline 61 & A4 & 15 & \(\overline{\mathrm{NTT3}}\) & 79 & GND \\
\hline 62 & A5 & 18 & INT4 & 81 & GND \\
\hline 63 & A6 & 17 & INT5 & 83 & GNG \\
\hline 64 & A7 & 20 & INT6 & 85 & GND \\
\hline 65 & A8 & 6 & INT7 & 89 & GND \\
\hline 66 & A9 & 5 & INT8 & 91 & GND \\
\hline 67 & A10 & 8 & INT9 & 99 & GND \\
\hline 68 & A11 & 7 & INT10 & 100 & GND \\
\hline 69 & A12 & 10 & INT11 & 93 & RESTART \\
\hline 70 & A13 & 9 & \(\overline{\text { NT12 }}\) & & \\
\hline
\end{tabular}

Using the TM990/310 Board
The TMS 9901s on the TM990/310 board are accessed in the same manner as the TMS9901 on the TM990/100M board except the CRU base addresses differ. These hardware base addresses are user selectable by a DIP switch that is on the TM990/310 board. The position of the switch and the corresponding addresses are given in Figure 36. The first column of addresses are the actual CRU hardware addresses and the second column is the software address that is to be loaded into workspace register 12 to access the appropriate TMS 9901. The addresses shown correspond to the first TMS 9901 on the TM990/310 board and the positions on the DIP switch. The addresses to be loaded into workspace register 12 for the second TMS9901 are obtained by adding \(80_{16}\) to the addresses of the first TMS 9901. The addresses for the third TMS 9901 are obtained by adding \(80_{16}\) to the addresses of the second TMS 9901 (or \(100_{16}\) to the addresses of the first TMS 9901). For example, if \(S 1\) was set to binary 4, workspace register 12 would be loaded with: \(0800_{16}\) to access the first TMS 9901, \(0880_{16}\) to access the second TMS 9901, or \(0900_{16}\) to access the third TMS 9901. The first TMS 9901 corresponds to the P 2 pins, the second to the P3 pins, and the third to the P4 pins.
Switch all S1 positions on so the hardware base address 0100 is used for the /310 to correspond to the example in Figure 11. The third 9901 will be used so the software base address to be loaded in the program will be \(0300_{16}\) and the I/O software base address will be \(0320_{16}\). The connection to the 5MT I/O modules will be thru P4 on the TM990/310 as shown in Figures 27 and 35. This connection should be made at this time.

\section*{Changing the Program}

To change the program, the software address at the labels BASE 1 and BASE 2 needs to be changed. In the assembled program, these are at FC02 and FC04. The TIBUG monitor mode is obtained. A memory inspect/change (M) command to address FC02 will allow a change of the contents at that address to \(0300_{16}\). A space obtains address FC04 and its contents can be changed to \(0320_{16}\). However, when this change is made, the 9901 in the TM \(990 / 100 \mathrm{M}\) module no longer is enabled to receive the keyboard interrupt from the 9902 and, thus, the mode operation cannot be interrupted. Additional program changes must be made at \(\mathrm{FC}_{4} 4_{16}, \mathrm{FCA}_{16}\), and \(\mathrm{FCD6}_{16}\) to continue to enable the 9901 INT4 in the module.

More sophisticated program changes could be made but one pattern that can be used for such changes is as follows:
1. [CR] ; CARRIAGE RETURN TO MONITOR
2. R ; OBTAIN WORKSPACE POINTER
3. [SP] ; OBTAIN PROGRAM COUNTER
4. O9E6 [CR) : SET PC FOR LBLA
5. E ; EXECUTE LBLA
6. /FC44 (SP) (CR)
; GO TO FC44
7. LI R12,>0100 (SP) (CR)
; LOAD SOFTWARE BASE ADDRESS FOR 9901 ON MODULE

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{S1 Switch Settings} & \multirow[t]{2}{*}{Binary Equal} & \multirow[t]{2}{*}{TM990/310 Module CRU Base Address (Hex)} & \multirow[t]{2}{*}{\begin{tabular}{l}
Register 12 \\
Contents (Hex)
\end{tabular}} \\
\hline 1 & & & 4 & & & \\
\hline ON & ON & ON & ON & 0 & 0100 & 0200 \\
\hline ON & ON & ON & OFF & 1 & 0100 & 0380 \\
\hline ON & ON & OFF & ON & 2 & 0280 & 0500 \\
\hline ON & ON & OFF & OFF & 3 & 0340 & 0680 \\
\hline ON & OFF & ON & ON & 4 & 0400 & 0800 \\
\hline ON & OFF & ON & OFF & 5 & 04C0 & 0980 \\
\hline ON & OFF & OFF & ON & 6 & 0580 & OB00 \\
\hline ON & OFF & OFF & OFF & 7 & 0640 & 0C80 \\
\hline OFF & ON & ON & ON & 8 & 0700 & OEOO \\
\hline OFF & ON & ON & OFF & 9 & 07C0 & OF80 \\
\hline OFF & ON & OFF & ON & A & 0880 & 1100 \\
\hline OFF & ON & OFF & OFF & B & 0940 & 1280 \\
\hline OFF & OFF & ON & ON & C & OA00 & 1400 \\
\hline OFF & OFF & ON & OFF & D & OACO & 1580 \\
\hline OFF & OFF & OFF & ON & E & NOT USED & NOT USED \\
\hline OFF & OFF & OFF & OFF & F & NOT USED & NOT USED \\
\hline
\end{tabular}

Figure 36. Programming Base Address of TM 990/310 Module

On the terminal the routine looks like this:
```

Q
?R
W=FF20
P=FC1A 09E6
?E
FEOD /FC44
FC44 020C LI R12,>100
FC46 0100
FC48

```

The same program change must be made at FCA2 and FCD6. When these are made, return to TIBUG by pressing the ESC key. The memory location just changed can be checked with the M command and the memory location.

To run the program, press the R key (it gives the WP) then (SP) to get the PC. Change the PC to \(\mathrm{FC} 00_{16}\) and execute the program by pressing \((\mathrm{CR})\) and the E key.

Incidentally, after these program changes, the only thing that needs to be done to change the 5 MT I/O to the microcomputer module connector P 4 is to change the original software base addresses at \(\mathrm{FC} 02=>0100\) and \(\mathrm{FC} 04=>0120\). No other changes need be made.

\section*{FUTURE EXTENSIONS}

Now that the system is available there are endless variations that can be accomplished.
Here are some that come to mind immediately:
1. Change the time interval on Mode 2 by:
a. Changing the value in R6
b. Changing the value loaded into the clock register
2. Add more modules to the 5MT43 and program a different input-output relationship.
3. Reprogram so that the program itself shifts the 5 MT I/O to the \(/ 310\) module if a / 310 is present. Otherwise, the interface would remain on P 4 of the microcomputer module.
4. Expand to more modules thru the TM990/310 modules.
5. Investigate how interrupts come through the TM990/310 module to the processor. There are some special linkages that must be connected on the \(/ 310\) module to choose the interrupts that will come through the \(/ 310\) to the processor.

\section*{CONCLUSION}

It has been quite an experience starting at the first encounter and proceeding to the point where a microcomputer system is up and running and capable of being programmed to sense and control real-world industrial level energy. Components are available to easily apply the systems to many varieties of problem solutions.

Continue the learning process by finding real things to do with the system. Build on it to use it to its full capability and then add to it or replace it with a larger system to expand the applications. And remember, all the software that has been learned will be applicable to the new system applications, to different 9900 family members, and to new family members to be added in the future. Common compatible software is a real advantage. It's built into the 9900 family, so build on it. Good Luck.

\section*{A Low Cost Data Terminal}

\begin{abstract}
The architecture of the TMS 9940 Microcomputer is briefly reviewed. The microcomputer portion of a data terminal which currently employs the TMS 8080A Microprocessor is described. An equivalent design, which significantly reduces the chip count by using the TMS 9940 Microcomputer, is discussed in detail. Software comparisons between the two systems are made. A cost analysis of the two designs is discussed.
\end{abstract}

\section*{INTRODUCTION}

As the complexity of LSI (large scale integration) electronics continues to increase, the system designer gains more and more freedom in designing low cost systems. One example of this capability is the Texas Instruments (TI) Model 745 Electronic Data Terminal, first introduced by TI in 1975. The Model 745 is a self-contained compact, telecommunications terminal which uses the thermal printing technique to achieve silent operation. The Model 745 features a 58 key, TTY33-compatible modular keyboard with integral numeric keypad, carrier detect indicator, two-key rollover, and key debounce circuitry. The Model 745 is capable of operating in full or half duplex modes at 10 or 30 characters per second, using a character set and code compatible with the American Standard Code for Information Interchange (ASCII).

The particular design of the Model 745 Data Terminal was made possible by the use of a microcomputer system as its controller. The Model 745 incorporates a TMS 8080A Microprocessor as the CPU of the Microcomputer. The purpose of this paper is to show how the Model 745 Terminal could be simplified even further by utilizing the newest addition to the 990/9900 Computer family: the TMS 9940 Microcomputer.

MICROCOMPUTER ARCHITECTURES
TMS 8080A Microprocessor
The TMS 8080A is an eight-bit general purpose Microprocessor (Figure 1). The TMS 8080A chip contains seven registers and has a 78 -instruction repertoire. The chip requires three power supplies \((+12, \pm 5 \mathrm{Vdc})\) and accepts a two-phase high-level clock input. The TMS 8080A features 64 K byte addressing of off-chip memory, and is packaged in a 40-pin package.


Figure 1. TMS 8080 A Functional Block Diagram

\section*{TMS 9940 Microcomputer}

The TMS 9940 is a 16-bit general purpose, single-chip microcomputer (Figure 2). The TMS 9940 contains 2 K bytes of ROM (or EPROM) and 128 bytes of RAM, along with a programmable timer/event counter. The 9940 is software-compatible with the \(990 / 9900\) family of microprocessors/minicomputers, and executes 68 instructions. The TMS 9940 requires a single 5 -volt power supply and incorporates an (external) crystalcontrolled oscillator on the chip. The circuit has 32 bits of general purpose I/O (expandable to 256 bits), and is housed in a 40 -pin package.


Figure 2. TMS 9940 Functional Block Diagram

\section*{HARDWARE DESIGN}

A functional block diagram of the Model 745 Data Terminal is shown in Figure 3. The control electronics monitor all terminal inputs and generate all necessary timing and control signals to effect data transfers, cause printhead and paper motion, and create printable characters through the thermal printhead. Each block of the diagram is discussed separately below.


Figure 3. Model 745 Data Terminal Functional Block Diagram

\section*{Keyboard}

The Model 745 keyboard is a TTY33-compatible, alphanumeric keyboard with an integral numeric keypad. The keyboard is equipped with 54 single-action keys, four alternate action switches, and an indicator lamp which signals that the data carrier signal is being received by the terminal. The control electronics must generate control signals to scan the keyboard and debounce key switch depressions. When a key depression is detected during a scan, the character is encoded and the appropriate action is taken by the terminal. Each scan is total so as to detect possible multiple key depressions. When simultaneous depressions are detected during a scan, neither key is acted upon. This scanning/debounce technique effects a two-key rollover with lockout.

\section*{Printhead}

The printhead consists of a five by seven dot matrix of 35 heating elements (Figure 4) mounted on a monolithic chip. The chip is mounted on a heatsink, and is connected to the printhead drive electronics through a flexible ribbon cable. Upon receipt of a character from the keyboard or the communications line, the control electronics must generate the appropriate control signals to form the selected character utilizing the five by seven dot matrix format. The PRINT signal is switched on; then the matrix data is transferred to the printhead one column at a time. Each of the 35 heating elements on the printhead contains an SCR which controls the heating current. When both X and Y inputs are positive to a given element, the SCR energizes and remains on (approximately 10 msec ) until PRINT is switched off.

The X and Y address drivers are implemented on two SN98614 linear integrated circuits, each of which consists of six driver circuits. Each driver circuit has a low power TTL-AND input stage and a totem-pole, power transistor output stage. The drivers are enabled by the signal LDPRHD.

\section*{Printhead Lift}

The printhead is lifted to relieve pressure upon the paper during line feed and carriage return operations. The control electronics must generate a signal (LFTHD) to control the solenoid which lifts the printhead.

\section*{Mechanism}

Horizontal movement of the printhead is controlled by a three-phase 15 -degree stepping motor. An optical sensor is mounted on the motor shaft to provide feedback for the control of stepping motion during printing and slew motion during carriage return. The print/step cycle operates synchronously up to 35 characters per second. The control electronics must output five signals to control the motor. The STEP and FAST signals are used to control the current in the motor windings; and PHA, PHB, and PHC are drive signals for the three motor phases. The mechanism drive electronics converts these TTL logic level signals into the closed loop controller dc current required by the motor.

The optical sensor provides data on motor position so that the control electronics "know" when to apply braking to change phases, or to make other decisions concerning motion of the printhead carriage. The sensor consists of a 24 -position slotted.wheel which interrupts a light path between an IR emitting diode and a photosensitive transistor. The sensor issues pulses to the control electronics as the slots interrupt the light path.

Bell
A buzzer (a piezoelectric disc) produces an audible signal at a nominal frequency of 3.2 kHz . Upon receipt of the BEL character from the keyboard or communications line, the control electronics must generate a timed signal ( \(250 \pm 25 \mathrm{msec}\) ) to produce the sound.


Figure 4. Printhead Matrix Address Lines

Line Feed
Vertical movement of the paper is controlled by the line feed solenoid which is mechanically coupled to a rachet mechanism. To advance the paper one line, the control electronics must lift the printhead and output a timed signal ( 15 msec ) followed by an off period of 16.8 msec to the line feed solenoid.

\section*{EIA Interface}

The control electronics must transmit and receive asynchronous serial data in accord with ANSI Standard for Character Structure and Parity Sense, X3.16-1966 and ANSI Standard for Bit Sequence, X3.15-1967. The TTL-level signals RCVD and XD are converted to standard EIA RS-232-C levels in the EIA interface.

\section*{Control Electronics}

The control electronics function is performed by an interrupt driven, stored program microcomputer. As aforementioned the system requirements for the microcomputer I/O consist of:
\begin{tabular}{ll} 
Keyboard: & Matrix scan lines \\
Printhead: & Print data (12),LDPRHD,PRINT,LFTHD \\
Mechanism: & Step,FAST,PHA,PHB,PHC,SENSOR \\
Bell: & BELL \\
Linefeed: & LNFD \\
EIA Interface: & RCVD,XD
\end{tabular}

The microcomputer must generate these signals in the specified times and sequences to control the system.

\section*{TMS 8080A Microcomputer System}

A schematic of the microcomputer design using the TMS 8080A Microprocessor is shown in Figure 5. The complete design requires 17 integrated circuits, 41 resistors, one crystal, and one capacitor. The memory consists of 2 K bytes of ROM (two TMS 4700 's) and 64 bytes of RAM (one TMS 4036). The TMS 5501 is an 8080 A peripheral I/O controller which contains a universal asynchronous receiver/transmitter, programmable timers, interrupt prioritization and control, an eight-bit input port, and an eight-bit output port. The eight-bit output port is expanded by using TTL components \((7406,74174,74175)\) to provide the necessary number of direct outputs for the keyboard and latched outputs for the static outputs. The input port is expanded using 2-to-1 multiplexers (74157) to permit elimination of diodes from the keyboard matrix. Data is sent to the printhead over 12 bits of the address bus by loading the data into the HL registers, and then executing a dummy MOVM instruction while the 74109 JK flipflop outputs the LDPRHD strobe signal. The 74S138, 3-to-8 decoder generates the required chip selects for the various components. The SENSOR input feeds into the TMS 5501 interrupt logic to interface to the TMS 8080A.


\section*{TMS 9940 Microcomputer System}

A schematic of the microcomputer design using the TMS 9940 Microcomputer is shown in Figure 6. The complete design requires two integrated circuits, 18 resistors, one crystal, one capacitor and 16 diodes. The internal memory of the TMS 9940 provides 2 K bytes of ROM and 128 bytes of RAM. The TMS 9902 Asynchronous Communications Controller is a TMS 9900-family peripheral which contains a universal asynchronous receiver/transmitter and a programmable timer. The \(32 \mathrm{I} / \mathrm{O}\) lines provided by the TMS 9940 interface to all the I/O functions with 10 lines softwaremultiplexed between the keyboard scan, TMS 9902 control, and printhead data. When P14 through P20 are in the input mode, the keyboard is scanned by sequentially raising P1 through P10 high (with the others being held low) while switching P14 through P20 to the output mode and outputting high signals, isolates P1 through P10 so that they can be used for other purposes. The LDPRHD signal is divided into two signals (LDPRHD1 and LDPRHD2) to obtain an output current sink needed for the SN98614's. The two interrupt inputs are used by the SENSOR input (highest priority) and the \(\overline{\mathrm{INT}}\) output from the TMS 9902.

\section*{FIRMWARE DESIGN}

A block diagram of the Model 745 firmware, Figure 7, shows that the system firmware can be divided into three major sections: (1) keyboard scanning and encoding, (2) printhead control, and (3) internal data control. The keyboard and printhead routines represent the major portion of the system: the data control routine is used to direct character processing between the keyboard, the printhead, and the EIA interface.

\section*{Keyboard Routine}

The keyboard is viewed by the control electronics as a matrix of key switches, with all keyboard scanning, debouncing, and encoding done by the microcomputer. The keyboard is scanned once each 4.3 msec . When a key depression is detected, the character is encoded by the addition of a constant number to the row/column number of the key to provide the ASCII code, and the appropriate action is taken by the terminal. (Note: In the numeric mode a look-up table is used to provide the ASCII code).

After a depression is detected, 12 msec are allowed for all contact-make bounce to settle out and then scanning resumes at \(4.3-\mathrm{msec}\) intervals. No other key depressions are processed by the terminal until the first depression is released. When this occurs, 12 msec are allowed for contact-break bounce, then the keyboard scan again resumes at 4.3msec intervals. Each scan is a complete scan so that multiple key depressions may be detected. When simultaneous depressions are detected, neither key is acted upon, thus effecting a two-key-rollover-with-lockout operation.


Figure 6. TMS 9940 Microcomputer System

\section*{Printhead Control}

The microcomputer positions the printhead horizontally by timing different levels of current through the phase windings of the stepping motor. The print/step cycle operates asynchronously up to 35 CPS, with the cycle time divided into three basic segments: settle ( 11.3 msec ), print ( 10 msec ), and step ( 7.2 msec ). Slew time for a full 80 columns is a maximum of 195 msec with backspace operations performed in one character-time. An automatic carriage return/line feed is executed upon receipt of the 81 st character in a line. Upon applying power the printhead is backspaced to the left margin.

Fault detection methods are used by the microcomputer to prevent damage during power cycling conditions, obstruction of printhead motion, or loss of optical sensor signal. During the print segment, the microcomputer energizes the printhead voltage (PRINT), indexes into the dot matrix table (part of the 2 K of ROM) by the ASCII character value, chooses the appropriate dot pattern, and loads the printhead one column at a time. The printhead is loaded during the first \(200 \mu \mathrm{sec}\) of PRINT; the PRINT signal remains on for 10 msec to allow the thermal sensitive paper to convert.


Figure 7. Model 745 Firmware Structure

The step segment steps the printhead one column by using two timers and the sensor. One timer is used to control pulse widths for the FAST and STEP pulses. These pulses control the amount of current in both the leading and lagging winding of the stepper motor, thus controlling the torque generated by the motor. The sensor signals the beginning of braking. The second timer is used to time the total step and is divided into two segments: The first verifies that the sensor occurred, and the second segment defines the end of the step. The use of the second timer makes the step time independent of when the sensor interrupt occurs so that the microcomputer can compensate for varying friction loads on the printhead.

The carriage return operation will slew the head to column one under control of the microcomputer using two timers and the sensor input. The step current remains on during the entire carriage return to develop high torques in the motor. One timer is used to control the fast pulse, thus controlling the current in the lagging phase of the stepper motor. The second timer is used as a reference to which to compare the sensor information, and this comparison results in the microcomputer accelerating or decelerating the motor to maintain control of printhead speed.

\section*{Firmware Implementation}

Table 1 lists the number of instructions and memory bytes required to implement the system firmware for both the TMS 8080A and the TMS 9940. The three major sections [(1) keyboard routine, (2) printhead control, and (3) data control] are listed separately, along with the dot pattern table for the five by seven printhead matrix. The number of memory bytes required for each system is 2048 (the number available) and the number of instructions required is 867 for the TMS 8080A and 584 for the TMS 9940.

Table 1. System Firmware Implementation
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow{3}{*}{ Routine } & \multicolumn{2}{|c|}{\begin{tabular}{c} 
TMS 8080A \\
Microprocessor
\end{tabular}} & \multicolumn{2}{c|}{\begin{tabular}{c} 
TMS 9940 \\
Microcomputer
\end{tabular}} \\
\cline { 2 - 5 } & \begin{tabular}{c} 
Number of \\
Instructions
\end{tabular} & Bytes & \begin{tabular}{c} 
Number of \\
Instructions
\end{tabular} & Bytes \\
\hline Keyboard & 260 & 486 & 178 & 472 \\
Printhead & 411 & 855 & 291 & 884 \\
Control & 196 & 367 & 115 & 352 \\
Dot Pattern & - & 340 & - & 340 \\
\hline TOTAL & 867 & 2048 & 584 & 2048 \\
\hline
\end{tabular}

\section*{COST ANALYSIS}

Table 2 illustrates the component cost for the two microcomputer systems, assuming a production level of 10,000 units. The component cost of the TMS 8080A System is \(\$ 48.81\), and the cost of the TMS 9940 System is \(\$ 22.78\). In addition, other cost reductions will be realized from savings in incoming test (17 IC's versus two IC's), PC board area (approximately 45 square inches versus 6 square inches), and associated assembly labor and overhead. In total a significant overall cost savings will be realized in the recurring cost of the end product.

Table 2. Component Cost Analysis
\begin{tabular}{|l|r|}
\hline TMS 8080A System & \(\$ 48.81\) \\
\hline TMS 9940 System & \(\$ 22.78\) \\
\hline
\end{tabular}

\section*{TMS 9900 \\ Floppy Disk Controller}
SECTIONTITLEPAGE
I. INTRODUCTION ..... 9-93
II. SYSTEM DESCRIPTION ..... 9-94
2.1 Data Terminal ..... 9-94
2.2 Floppy Disk Drive ..... 9-96
2.2.1 Floppy Disk ..... 9-96
2.2.2 Physical Data Structure ..... 9-98
2.2.3 Encoding Technique. ..... 9-98
2.2.4 Track Format. ..... 9-98
2.2.5 Cyclic Redundancy Check Character ..... 9-98
2.2.6 Reading Data ..... 9-101
2.2.7 Writing Data ..... 9-101
2.2.8 Track Formatting ..... 9-101
2.2.9 Floppy Disk Timing ..... 9-102
III. HARDWARE DESCRIPTION ..... 9-103
3.1 Clock Generation and Reset ..... 9-103
3.2 CPU ..... 9-104
3.3 Memory Control ..... 9-104
3.4 Disk Read/Write Select ..... 9-105
3.5 Storage Memory ..... 9-105
3.6 Program Memory. ..... 9-107
3.7 Control I/O ..... 9-108
3.8 Flopṕy Disk Drive Interface ..... 9-108
3.9 Index Pulse Synchronization ..... 9-109
3.10 Read Pulse Synchronization ..... 9-110
3.11 Bit Detector ..... 9-110
3.12 Bit Counter ..... 9-110
3.13 Write Control and Data ..... 9-111
3.14 Data Shift Register ..... 9-111
3.15 Clock Shift Register ..... 9-112
IV. DISKETTE DATA TRANSFER ..... 9-113
4.1 Disk Write Operations. .....  9-113
4.2 Disk Read Operations ..... 9-116
4.2.1 Clock and Data Bit Detection ..... 9-116
4.2.2 Clock/Data Separation ..... 9-120
4.2.3 Byte Synchronization ..... 9-120
4.2.4 Reading Disk Data. ..... 9-121
4.3 Read/Write Logic Combination ..... 9-121
V. SOFTWARE ..... 9-126
5.1 Software Interface Summary ..... 9-126
5.2 Control Software ..... 9-126
5.2.1 Floppy Disk Control Program ..... 9-128
5.2.2 Operator Commands ..... 9-128
VI. SUMMARY ..... 9-130
1. TMS 9900 Floppy Disk Controller System ..... 9-94
2. TI 733 KSR Terminal ..... 9-94
3. Data Transmission Format ..... 9-95
4. Terminal Interface ..... 9-95
5. Floppy Disk Drive ..... 9-97
6. Diskette Envelope and Diskett ..... 9-97
7. F M Data Pattern . 1011 ..... 9-98
8. Track Recording Format ..... 9-99
9. Hardware CRC Generation .....  9-100
10. Clock Generation and Reset ..... 9-103
11. TMS 9900 CPU ..... 9-104
12. Memory Control ..... 9-104
13. Disk Read/Write Select. ..... 9-105
14. Storage Memory ..... 9-106
15. Program Memory ..... 9-107
16. Control I/O ..... 9-108
17. Floppy Disk Drive Interface ..... 9-109
18. Index Pulse Synchronization ..... 9-109
19. INDSYN Timing ..... 9-110
20. Read Pulse Synchronization. ..... 9-110
21. Bit Detector. ..... 9-111
22. Bit Counter ..... 9-111
23. Write Control and Data ..... 9-112
24. Data Shift Register ..... 9-112
25. Clock Shift Register ..... 9-112
26. Write Timing ..... 9-115
27. Bit Shifting ..... 9-116
28. Bit Detection Timing and Logic ..... 9-118
29. Clock/Data Separation Timing. ..... 9-121
30. Disk Read Timing ..... 9-122
31. Memory Address Assignments ..... 9-127
32. Floppy Disk Control Program ..... 9-131
LIST OF TABLES
TABLES
TITLEPAGE
1. RS-232C Signal Levels ..... 9-96
2. Memory Address Assignments ..... 9-105
3. Write Clock Patterns ..... 9-114
4. Bit Shift Direction ..... 9-117
5. Worst-Case Pattern Load Values. ..... 9-119
6. Data Mask ..... 9-119
7. Bit Detector Counter Load Values ..... 9-120
8. CRU Address Assignments ..... 9-126
9. Operator Commands. ..... \(9-128\)
10. Command Entry Parameters ..... 9-128
11. Command Summary ..... 9-129

\section*{SECTION I}

\section*{INTRODUCTION}

This application report describes a TMS 9900 microprocessor system which controls a floppy disk drive and interfaces to an RS-232C type terminal. In addition to providing useful information for the design of a similar system, this application report also shows many of the design considerations for any TMS 9900 microprocessor system design.

The floppy disk is rapidly becoming the most widely accepted bulk storage medium for microprocessor systems. Using standard encoding techniques, a single floppy disk will contain in excess of 400 K bytes of unformatted data. Access time to a random record of data is vastly superior to serial media such as cassettes and cartridges, and the medium is both non-volatile and removable.

The use of a microprocessor in the floppy-disk controller or "formatter" is desirable for a number of reasons. The number and cost of components is reduced: this design contains 24 integrated circuits, while random-logic designs typically contain more than 100. The commands from the user interface (in this case, the terminal) to the controller may be more sophisticated, relying on the microprocessor to intrepret the commands. The microprocessor also enables the controller to perform diagnostic functions. both on the controller itself and on its associated drives, not available with a random-logic system.

The Texas Instruments TMS 9900 microprocessor is particularly well-suited to this application. The TMS 9900 is a 16 -bit microprocessor capable of performing operations on single bits. bytes. and words. The CRU provides an economical port for bit-oriented input/output, while the parallel memory bus is available for high-speed data. The speed of operation of the TMS 9900 minimizes additional hardware requirements. The powerful memory-to-memory instruction set and large number of available registers simplify software. both in terms of number of assembly language statements and total program memory requirements.

\section*{SECTION II}

\section*{SYSTEM DESCRIPTION}

Figure 1 illustrates the relationship of the system elements. Commands are entered by the user at the terminal. These commands are serially transmitted to the controller. The controller interprets the commands and performs the operations specified, such as stepping the read/write head of the drive to a particular track, and reading or writing selected data.


Figure 1. TMS 9900 Floppy Disk Controller System

\subsection*{2.1 DATA TERMINAL}

The terminal used in this design is the Texas Instruments 733 KSR Silent Electronic Data Terminal (see Figure 2). Slight modifications to the software will allow the use of virtually any RS-232 terminal.


Figure 2. TI 733 KSR Terminal

The 733 KSR consists of a keyboard, printer, and a serial-communication line to the controller. The keyboard enables the operator to enter control commands and data for storage on floppy disc. The printer is used for echoing operator entries, data printout, and reporting of operational errors. The serial interface is full duplex, allowing data transmission both to and from the data terminal simultaneously.

Characters entered on the keyboard are transmitted to the controller in 7-bit ASCII code using asynchronous format, and characters to be printed are sent from the controller to the terminal in the same way. Transmission speed is 300 baud. The format for data transmission is shown in Figure 3.


The line idle condition is represented by a logic one. When a character is to be transmitted, the ASCII character is preceded by a zero bit, followed by the 7 -bit ASCII code, even parity bit, and the logic-one stop bit. Any amount of idle time may separate consecutive characters by maintaining the logic-one level. Reading data is accomplished by continuously monitoring the line for the one-to-zero transition at the beginning of the start bit. After delaying one-half bit time ( 1.67 ms ) the line is again sampled to ensure that the start bit is valid. If so, the line is sampled each bit time ( 3.33 ms ) until all of the bits of the character have been sampled. The initial one-half bit delay causes subsequent samples to be taken at the theoretical center of each bit, thus providing a margin for distortion due to time base differences between the transmitter and receiver.

The control signals for the terminal are shown in Figure 4.


Figure 4. Terminal Interface

Detailed description of the signals is provided in Electronics Industriès Association Standard RS-232C. The signals used in this design are briefly described below.

DTRE - Data Terminal Ready is always on when power is applied to the controller, enabling operation of the serial interface by the terminal.

RTSE - Request to Send is on when a character is transmitted from the controller to the terminal.
XMTDE - Transmitted Data from the controller to the terminal.

RCVDE - Received Data from the terminal to the controller.
Signal levels conform to EIA Standard RS-232C, as shown in Table 1.

Table 1. RS-232C Signal Levels
\begin{tabular}{|c|c|c|}
\hline Voltage Level & \begin{tabular}{c} 
Data \\
(XMTDE,RCVDE)
\end{tabular} & \begin{tabular}{c} 
Control \\
(DTRE,RTSE)
\end{tabular} \\
\hline-25 to -3 VDC & 1 & OFF \\
+3 to +25 VDC & 0 & ON \\
\hline
\end{tabular}

The other important parameter for interfacing to the terminal is the amount of time required for a carriage return by the printer, which is 200 ms maximum for the 733 KSR .

\subsection*{2.2 FLOPPY-DISK DRIVE}

The floppy-disk drive (Figure 5) is the electromechanical unit in which the recording medium, the floppy disk is inserted. The drive contains the electronics which control the rotation of the floppy disk, the reading and writing of data, and the positioning of the read/write head to select a particular track on the diskette.

\subsection*{2.2.1 Floppy Disk}

The floppy disk, or diskette, is the recording medium (see Figure 6). It is enclosed in a plastic protective envelope which keeps foreign particles away from the recording surface. The inner material of the envelope is specially treated to minimize friction and static electricity discharge. The read/write head opening enables the head to come in contact with the recording surface. The index-access hole enables detection of the index hole.

When the index hole in the diskette becomes aligned with the index-access hole, an optical sensor generates the index puise, providing a reference point for the beginning of each track. There are 77 concentric tracks for recording data. A particular track is accessed by moving the read/write head radially until the desired track is located.


Figure 5. Floppy Disk Drive


Figure 6. Diskette Envelope and Diskette

\subsection*{2.2.2 Physical Data Structure}

The 77 tracks on a diskette are numbered from 00 (outermost) to 76 (innermost). Each track is subdivided into 26 sectors, or records, numbered sequentially from 1 to 26 . Each sector consists of two fields: the ID field, which contains sector identification (track and sector number) and the data field, which contains 128 bytes of data.

\subsection*{2.2.3 Encoding Technique}

The encoding technique used for representation of data on the diskette is a form of frequency modulation (FM), as shown in Figure 7. Each bit period is 4 microseconds long, resulting in a data-transfer rate of 250 K bits per second. A pulse occurs at the beginning of each normal bit period. This pulse is called the clock pulse. If the data bit is a one, a pulse will occur also in the middle of the bit period, \(2 \mu \mathrm{~s}\) after the clock bit. If the data bit is a zero, no pulse occurs in the middle of the bit period.


Figure 7. FM Data Pattern 1011
Selected clock bits are deleted in special characters called marks. The absence of the clock bits results in unique sequences, used for synchronization at the beginning of fields.

\subsection*{2.2.4 Track Format}

Each track is formatted to provide 26 "soft" sectors. The term soft sectoring means that the beginning of each sector is encoded on the medium through a unique bit sequence. Each of the sectors is separated by a gap of dummy data. Each of the two fields (ID and data) in each sector are also separated by a gap. The first byte of each field is a mark in which the clock pattern for the byte is \(\mathrm{C} 7{ }_{16}\) rather than \(\mathrm{FF}_{16}\). The organization of data and clock bits on each track is shown in Figure 8.

\subsection*{2.2.5 Cyclic Redundancy Check Character}

The last two bytes at the end of each ID and data field comprise the 16 -bit cyclic redundancy check character (CRC). The CRC is generated by performing modulo-2 division on the data portion of the entire field (including the mark) by the polynomial \(\mathrm{X}^{16}+\mathrm{X}^{12}+\mathrm{X}^{5}+1\). Before generation of the CRC begins, the initial value is \(\mathrm{FFFF}_{16}\).

The anaiogous hardware operation is illustrated in Figure 9. All flip-flops are initially set to one. Each data bit in the field, beginning with the MSB of the mark byte, is shifted into the logic at DATAIN. The previous



Figure 8. Track Recording Format


Figure 9. Hardware CRC Generation

MSB is exclusive ORed with the new input bit to generate a feedback term. This feedback term is stored in the LSB of the register, and is also exclusive ORed with other terms of the CRC. After all data bits of the field have been shifted in, the value in the register is the CRC. The most-significant byte is CRC1 and the least-significant byte is CRC2.

When reading the field, the identical operation is performed, presetting all flip-flops and shifting in all data bits. When reading, it is convenient to also shift in the CRC, causing the resultant value in the register to finally become all zeroes.

In this design, the CRC is calculated by software; however, the algorithm is identical.

\subsection*{2.2.6 Reading Data}

The procedure for reading diskette data is as follows:
1. Search the serial-bit string for the ID mark (clock \(=\mathrm{C}_{16}\), data \(=\mathrm{FE}_{16}\) ).
2. Read the next four bytes to determine if the desired sector has been located. If not, return to 1 .
3. Read the CRC for the ID field and compare it to the expected value. If incorrect, report error and/or return to 1 .
4. Search the serial-bit string for either the data mark (clock \(=\mathrm{C7}_{16}\), data \(=\mathrm{FB}_{16}\) ) or the deleted-data mark (clock \(=\mathrm{C7}_{16}\), data \(=\mathrm{F} 816\) ).
5. Read the next 128 bytes and save.
6. Read the CRC for the data field and compare it to the expected value. If incorrect, report error and/or return to 1 .

Normally, if the process is not completed before two index pulses are detected, indicating a complete diskette revolution, the try has failed. Either a retry will be performed, or an error is reported.

\subsection*{2.2.7 Writing Data}

When writing data, the sector is located as in steps 1 through 3 above. Then, the ID gap, the data field complete with CRC, and a pad byte (data \(=0\), clock \(=\mathrm{FF}_{16}\) ) are written.

\subsection*{2.2.8 Track Formatting}

The formatting process consists of writing all of the gaps, track mark, ID fields, and data fields, putting dummy data into the data bytes of the data field. After a track is formatted, only the ID gap, data field,

\section*{SYSTEM DESCRIPTION}

TMS 9900 Floppy Disk Controller
and the first byte of the data gap are altered when updating sectors. The number of bytes in the pre-index gap will possibly vary slightly, due to variations in the speed of revolution of the diskette.

\subsection*{2.2.9 Floppy-Disk Timing}

Several important timing parameters pertain to the operation of the disk drive:
\begin{tabular}{ll} 
Bit transfer rate & 250,000 bits/second \\
Track-to-track stepping time & 10 milliseconds \\
Settling time (before read/write) & 10 milliseconds \\
Rotational speed & \(360 \mathrm{RPM} \pm 2 \%\) \\
Head load time (before read/write) & 35 milliseconds
\end{tabular}

Thus, data is transferred at a rate of 250 K bits/second, or 31.25 K bytes \(/\) second \(\pm 2 \%\). Stepping the head each track position requires 10 ms . An additional 10 ms delay must be observed after the final step before reliable data may be written or read. A delay of 35 ms must occur after the head is loaded ( \(\overline{\mathrm{RDY}}=0\) ) before reliable data may be written or read.

\section*{SECTION III}

\section*{HARDWARE DESCRIPTION}

A complete logic diagram of the system is contained in the center of this report. The operation of each section is described separately.

\subsection*{3.1 CLOCK GENERATION AND RESET}

The TIM 9904 is used to generate the 4 -phase MOS clocks for the TMS 9900 (see Figure 10). Ten ohm resistors are connected in series to the clock lines for damping. The TIM 9904 should always be located physically close to the TMS 9900 to minimize the length of the conductor run for the MOS clocks. The \(\overline{\phi 3}\) TTL-level output is used in the synchronous disk read/write control logic.


Figure 10. Clock Generation and Reset

A 48 MHz , third overtone crystal causes the clock frequency to be 3 MHz . The inductor of the LC tank circuit need not be variable; however, in wire-wrap prototypes the capacitance due to interconnect is difficult to predict. The \(\overline{\text { OSCIN }}\) input is held high to disable the external clock input.

The RC input to the Schmitt-D input provides power-on detection. The \(\overline{\text { RESETIN }}\) input is connected to an external pushbutton. The 100 ohm series resistor reduces contact arcing, thereby extending switch life.

\subsection*{3.2 CPU}

The TMS 9900 requires a minimum of external logic. Note that both the data and address buses are connected directly to the memory and disk read/write control logic without buffering as shown in Figure 11. This is due to the ability of the TMS 9900 outputs to \(\operatorname{sink}\) up to 3.2 mA with 200 pF capacitive load.

The READY input is used to synchronize data transfers to and from the disk read/write control logic, eliminating the need for buffer registers. The \(\overline{H O L D}, \overline{L O A D}\), and interrupt functions are not used in this design and are tied to their inactive (high) level.

\subsection*{3.3 MEMORY CONTROL}

Memory control logic, shown in Figure 12, consists of a simple decode of the high-order address lines, enabled by MEMEN. Memory enabling signals are generated for EPROM (ROMSEL-), RAM (RAM-SEL-), and the disk interface (DISKSEL-). Table 2 shows the memory address assignments.

A0001287
Figure 12. Memory Control


A0001288
Figure 11. TMS 9900 CPU

Table 2. Memory Address Assignments
\begin{tabular}{|l|l|l|l|l|l|}
\hline \multicolumn{1}{|c|}{ Signal } & A0 & A1 & \multicolumn{1}{|c|}{\begin{tabular}{c} 
Address \\
Space
\end{tabular}} & Function & \multicolumn{1}{|c|}{\begin{tabular}{c} 
Actually \\
Used
\end{tabular}} \\
\hline ROMSEL- & 0 & 0 & \(000-3 F F F\) & EPROM & \(000-07 F F\) \\
DISKSEL- & 0 & 1 & \(4000-7 F F F\) & Disk & 7F8E-7FFE \\
RAMSEL- & 1 & 0 & \(8000-\) BFFF & RAM & \(8000-81 \mathrm{FF}\) \\
& 1 & 1 & C000-FFFF & Not Used & \\
\hline
\end{tabular}

Each of the enabling signals will be active when a memory cycle is being performed ( \(\overline{\text { MEMEN }}=0\) ) accessing its address space.

\subsection*{3.4 DISK READ/WRITE SELECT}

The DISKSEL signal is further decoded to generate separate select lines for disk read (DISKRD--) and disk write (DISKWT-) operations.
\[
\begin{aligned}
& \text { DISKRD }-=(\overline{\text { DISKSEL })(\mathrm{DBIN})(\mathrm{Al4-})}, \text { and } \\
& \text { DISKWT }-=(\overline{\text { DISKSEL })(\mathrm{DBIN}-)(\mathrm{A14})} .
\end{aligned}
\]

Disk read and write operations are specified by different addresses, and are selected only when the DBIN signal is at the proper level for the direction of transfer (see Figure 13). This is required because of the sequence of machine cycles performed by the TMS 9900 when performing a memory-write operation. In the MOV instruction, the CPU first fetches the contents of the memory location to be altered, then replaces this value with the source


A0001289
Figure 13. Disk Read/Write Select operand. In this design, the disk read and write operations are controlled by the READY line to synchronize data transfers. If read and write signals were not generated separately, there would be ambiguity with respect to the type of operation desired.

This applies to all memory-mapped interfaces in TMS 9900 systems, i.e., the MOV instruction will cause a read operation to precede the write operation to the specified destination address.

\subsection*{3.5 STORAGE MEMORY}

Storage memory, shown in Figure 14, is used for implementing workspace registers, maintenance of software pointers and counters, and buffering of a full sector of data.


A0001290

Figure 14. Storage Memory

This design utilizes four TMS 4042-2 RAMs, resulting in a 256 -word array of RAM for temporary storage. This 256 -word array may be addressed at locations \(8000-\mathrm{BFFF}\), causing each memory location to be multiply defined (e.g., memory address 8000 selects the same word as memory address 8200). For simplificity, RAM will be referred to only as locations \(8000-81 \mathrm{FF}\).

Access times for the TMS 4042-2 are sufficiently fast to allow the TMS 9900 to access RAM without any wait states, thus READY will always be true when RAM is addressed. The output enable ( \(\overline{\mathrm{OE}}\) ) inputs require that the DBIN output from the TMS 9900 be inverted to gate RAM onto the data bus. The \(\overline{\text { WE }}\) output from the TMS 9900 is directly compatible with the \(\mathrm{R} / \overline{\mathrm{W}}\) input. Data and address lines are connected directly to the CPU.

\subsection*{3.6 PROGRAM MEMORY}

Program memory (Figure 15) is used for storage of the machine code program to be executed by the TMS 9900. Also, constants, the RESET vector and XOP vectors are contained in this space.


Figure 15. Program Memory
Two TMS 2708 erasable programmable read-only memories (EPROMs) comprise the program memory for this design, resulting in 1024 words of EPROM. EPROM is addressed at memory locations \(0000-3\) FFF. Since these addresses are multiply defined, EPROM will be described only as memory addresses 0000-07FF. Access times for the TMS 2708 are such that no wait states are required.

\subsection*{3.7 CONTROL I/O}

All of the control and status signals which require individual testing, setting, or resetting are implemented on the CRU, the bit addressable I/O port for the TMS 9900.

The benefits of using the CRU for these functions is twofold. First, eight bits of input and eight bits of output can be implemented with two 16 -pin devices, which are substantially smaller and lower in cost than if these functions were implemented on the parallel-data bus. The second benefit is increased software efficiency. Control and status testing operations can be performed with single one-word instructions, rather than the ORing, ANDing, and maintenance of software images necessary when performing single-bit I/O on the memory bus.

Eight bits of output are implemented with the TIM 9906 8-bit addressable latch. The CRUCLK line must be inverted for input to the TIM 9906. The eight input bits are implemented using the TIM 9905 8-to-1 multiplexer. Individual I/O bits are selected using the three least-significant address lines, A12-A14. The control I/O is illustrated in Figure 16.


Figure 16. Control I/O

\subsection*{3.8 FLOPPY-DISK-DRIVE INTERFACE}

All outputs to the drive are 7406 open-collector, high-voltage and current drivers. Pullups for the output signals are provided in the drive electronics. All inputs are terminated by 150 ohm pullup resistors to +5 volts, and are buffered and inverted. All input and output signals are active low.
\(\overline{\mathrm{SEL}}-\) Active when a stepping operation or a data transfer is being performed.
\(\overline{\mathrm{RDY}}-\) Active when the disk is ready to perform a stepping or transfer operation (i.e., \(\overline{\mathrm{SEL}}=0\), diskette is in place, door is closed, power is furnished to the drive).
\(\overline{\text { STEP }}\) - A minimum \(10 \mu \mathrm{~s}\) pulse causes the read/write head to move one track position in the direction selected by \(\overline{\text { STEPUP}}\).
\(\overline{\text { STEPUP }}\)-- When \(\overline{\text { STEPUP }}=0\), the read/write head moves in one track position. When \(\overline{\text { STEPUP }}=1\), the head will move out (toward track 00).
\(\overline{\mathrm{TRK} 00}\) - Active when the read/write head is located on the outermost track (track 00 ).
INDEX - As the diskette rotates in the drive, the index pulse occurs once per revolution, providing.a reference point for the beginning of each track.

WRITE ENABLE - This signal must be active a minimum of \(4 \mu\) sefore a write operation begins, and must be maintained active during the entire write operation.
\(\overline{\text { WRITE DATA }}\) - This signal contains a series of pulses representing the data to be written to the disk in the FM format previously described.
\(\overline{\text { READ DATA }}\) - This signal contains a series of pulses representing the data to be read from the disk in the FM format previously described.

Figure 17 illustrates the floppy-disk-drive interface.

\subsection*{3.9 INDEX PULSE SYNCHRONIZATION}

Since the index pulse is a term in some of the expressions that are sampled by the CPU, it must be synchornous to the CPU. The circuit shown in Figure 18 generates a signal one \(\phi 3\) clock cycle long at the beginning of each index pulse from the drive. RDY will be inactive when the drive is turned off or the door is open, thus connection of RDY to the preset input of the flip-flop shown causes INDSYN to be active as long as RDY \(=0\) (see Figure 19). Forcing INDSYN to be one when RDY \(=0\) prevents the CPU from remaining in a wait state when the drive is disabled during data transfer.


Figure 17. Floppy-Disk Drive Interface


Figure 18. Index-Pulse Synchronization


Figure 19. INDSYN Timing

\subsection*{3.10 READ PULSE SYNCHRONIZATION}

The read-pulse synchronization logic, Figure 20, generates an active signal, BITIN, one clock cycle long each time a read pulse is detected during read operations. During write operations BITIN is maintained at a logic-one level.


Figure 20. Read-Pulse Synchronization

\subsection*{3.11 BIT DETECTOR}

The bit detector, Figure 21, consists of a 74LS1 63 counter and random logic contained in PROM. During write operations, the counter is used to time the \(2 \mu \mathrm{~s}\) spacing between clock bits and data bits. During read operations the bit detector is used to determine the time interval between successive read pulses. The key signal generated by the bit detector is BITTIME, which is active for one clock cycle every \(2 \mu\) s during disk writing, and which is active each time a one or zero bit is detected during read operations.

\subsection*{3.12 BIT COUNTER}

The bit counter, Figure 22, is a 74LS1 63 used to count the number of bits currently read or written during disk-data transfers. Each time a clock or data bit is detected or written (BITTIME \(=1\) ) the bit counter is


A0001297
Figure 21. Bit Detector
incremented. The two key outputs are BCNTA and BCNT \(=15\). BCNTA is the least-significant bit of the counter and is used to alternately select clock \((\) BCNTA \(=0)\) and data ( \(\mathrm{BCNTA}=1\) ) bits as the counter increments. \(\mathrm{BCNTA}=15\) is active when a complete byte has been read or written. This signal establishes byte boundaries for the data and is used to synchronize the parallel data from the CPU to the serial-bit string and from the disk.

\subsection*{3.13 WRITE CONTROL AND DATA}


Figure 22. Bit Counter

Writing to the diskette is controlled by WRITE ENABLE, which is the inverted and buffered WTMODE signal. WTMODE is active when a write operation has been initiated by the CPU. The WRITE DATA signal is a series of negative pulses representing FM data to be recorded on the diskette. Figure 23 illustrates write control and data.

\subsection*{3.14 DATA SHIFT REGISTER}

The data shift register, see Figure 24, is used for accumulation of data bits during read operations and storage of data bits to be shifted out during write operations. Data is transferred to and from the CPU via the eight most-significant data lines (D0-D7). The data shift register is device type 74LS299.


Figure 23. Write Control and Data

\subsection*{3.15 CLOCK SHIFT REGISTER}

The clock shift register, Figure 25 , is used for accumulation of clock bits during read operations and storage of clock bits to be shifted out during write operations. The clock shift register is device type 74198, which has separate parallel inputs and outputs. Three address lines, A9-A11, are connected to the parallel inputs. As data is loaded into the data shift register during write operations, these three address lines select the clock pattern for that byte (i.e., C7 for ID and data marks, D7 for track mark, FF for normal data). The parallel outputs (CLK0-CLK7) are used to detect mark clock patterns during read operations.


A0001300
Figure 24. Data Shift Register


A0001301
Figure 25. Clock Shift Register

\section*{SECTION IV}

\section*{DISKETTE DATA TRANSFER}

The previous section described the various functional blocks in the TMS 9900 floppy-disk controller. However, detailed information was not provided with respect to the logical relationships and timing of the control signal in the read/write control logic.

Most of the read/write control logic varies in function depending on the direction of transfer. This section will describe the operation of the logic separately for read and write operations. After both operations have been completely described, the combined operation will be explained.

\subsection*{4.1 DISK-WRITE OPERATIONS}

Disk writing is initiated by executing an instruction which writes data to the data shift register (i.e., when DISKWT- \(=0\) ). When this transfer occurs, READY is held low until a byte boundary occurs (BCNT \(=15\) ), then READY becomes active, permitting completion of the write cycle. In this way, the data transfers are synchronized to the serial bit string.

To complete the transfer, READY must be active to the CPU, and the CLKSH, DTASH, and REGLD signals to the clock and data shift registers must be active to permit loading. READY \(=\) CLKSH \(=\) DTASH \(=\) REGLD \(=(\) DISKWT \()(\mathrm{Al} 3)(\mathrm{BCNT}=15)+\ldots\)

The preceding equation indicates that the disk write must be performed with A13=1 for data transfer on byte boundaries. When formatting a track, the write operation must be synchronized with the index pulse, and the bit counter must be cleared regardless of its current state. When this type of write operation is to be performed, A13 must be 0 .
```

READY = CLKSH = DTASH = REGLD = (DISKWT) (A13) (BCNT = 15) + (DISKWT) (A13-)
(INDSYN)+...
BCLR-= (DISKWT) (A13-) (INDSYN) +···

```

As the data byte is loaded into the data shift register, address lines A9, A10, and A11 select the clock pattern to be loaded into the clock shift register (see Table 3).

Table 3. Write Clock Patterns
\begin{tabular}{|l|c|c|c|}
\hline A9 & A10 & A11 & \multicolumn{1}{|c|}{ Clock Pattern } \\
\hline 0 & 0 & 0 & C7 (ID and Data Mark) \\
0 & 0 & 1 & D7 (Track Mark) \\
1 & 1 & 1 & FF (Normal Data) \\
\hline
\end{tabular}

When the transfer is complete to the clock and data shift registers, the write mode (WTMODE) flip flop is set, causing WRITE ENABLE to become active. If another byte is not written at the next byte boundary, WTMODE is reset, causing the control logic to revert to the read mode (RDMODE \(=1\) ). Also, control reverts to read mode and the bit counter is cleared when the index pulse occurs and when no write operation synchronized to the index pulse is being performed. This is useful when formatting a track, since WRITE ENABLE will automatically be turned off when the second index pulse occurs. If an index pulse occurs during a write operation with \(\mathrm{A} 13=1\), the CPU proceeds, but no data transfer takes place.
```

WTMDD = (WTMODE) (BCNT = 15-) (INDSYN-) + (DISKWT) (A13) (BCNT = 15) + (DISKWT)
(A13-) INDSYN)

```
BCLR \(-=\overline{\text { INDSYN }+\ldots}\)
READY \(=(\operatorname{DISKWT})[(\mathrm{Al} 3)(\mathrm{BCNT}=15)+\mathrm{INDSYN})]+\ldots\)

While WTMODE \(=1\), write data is generated by alternately shifting out bits from the clock and data shift register every two microseconds. Shifting of the clock shift register occurs when CLKSH \(=1\), and shifting of the data shift register when DTASH \(=1\). The shift is enabled by BITTIME, which is active for one clock cycle every \(2 \mu\) s by loading the counter with \(10_{10}\) each time TCNTCY \(=1\).
```

BITTIME = (WTMODE) (TCNTCY) + . .
TCNTLDD = TCNTLDB = WTMODE + . .
CLKSH = (DISKWT) [(A13) (BCNT = 15) + (A13-) (INDSYN)] + (WTMODE) (BCNTA-)
(BITTIME) +...
DTASH = (DISKWT) [(A13) (BCNT = 15) + (A13-) (INDSYN)] + (WTMODE) (BCNTA) (BITTIME)
+...

```
WRTDTAD \(=(\) WTMODE \()(\) BITTIME \()[(C L K 0)(B C N T A-)+(D T A 0)(B C N T A)]\)

On even bit counts \((B C N T A=0)\) clock bits are shifted, and on odd bits \((B C N T A=1)\) data bits are shifted, producing the desired interleaving of clock and data bits. (See Figure 26.)


\subsection*{4.2 DISK READ OPERATIONS}

Any time disk write operations are not being performed, the read/write control logic defaults to the read mode (RDMODE =1). The following functions are performed to enable the CPU to read diskette data:
1. Conversion of FM to digital data;
2. Separation of clock and data bits;
3. Byte synchronization of the bit string;
4. Assembly of the seria data into bytes to be ready by CPU.

\section*{4.2:1 Clock and Data Bit Detection}

Clock and data bits read from the disk are represented as a series of pulses. Each logic one clock or data bit is simply a pulse. Logic zero data and clock bits are indicated by the absence of a pulse between two pulses separated by a full data period ( \(4 \mu \mathrm{~s}\) ). Under ideal circumstances, detection of zero bits could be achieved by simply measuring the time between pulses. If \(\mathrm{t}_{\mathrm{P} 2}{ }^{-\mathrm{t}} \mathrm{P} 1=2 \mu \mathrm{~s}\), no zero bit is present; and if \(\mathrm{t}_{\mathrm{P} 2}{ }^{-\mathrm{t}_{\mathrm{P} 1}}=\) \(4 \mu \mathrm{~s}\), a zero bit occurs between the two pulses.


Three phenomena make zero-bit detection more complex:
1. Variations in rotational speed of the disk;
2. Uncertainty of measured delays when using synchronous counters;
3. Apparent positional distortion or "bit-shifting" resulting from the tendency of pulses to move away from adjacent pulses.

Disk speed variations are typically specified at \(\pm 2 \%\) by diskette drive manufacturers. Figure 27 illustrates the bit shifting phenomenon:


Figure 27. Bit Shifting

Pulses in the string have a tendency to move away from each other, and the closer together the pulses, the stronger the tendency to separate. A zero bit causes contiguous pulses to move toward each other, reducing pulse separation and complicating zero detection.

The bit detector is used to generate the synchronous signal BITTIME, which is active when a one or zero bit has been detected.
\[
\text { BITTIME }=(\text { RDMODE })(\text { BITIN })+\ldots
\]

Detection of zero bits is accomplished by measuring the time between successive pulses. When TCNTCY \(=1\) and BITIN \(=0\), a zero bit is detected.
\[
\text { BITTIME }=(\text { RDMODE })(\text { BITIN }+ \text { TCNTCY })+\ldots
\]

Data and clock bits could be detected by measuring the time between read pulses, and if this time is greater than \(3 \mu \mathrm{~s}\), a zero bit is present; otherwise, no zero bit is present. Since the read pulse is asynchronous to the system, the time between pulses can only be measured to an accuracy of 333 ns ( \(\pm 1\) clock cycle). For example, if the counter in Figure 28 is loaded with seven, no zero will be detected if the time between pulses ( \(\mathrm{t}_{\mathrm{P} 2}\) \(-\mathrm{t}_{\mathrm{P} 1}\) ) is less than \(3.0 \mu \mathrm{~s}\), and a zero will always be detected if \(\mathrm{t}_{\mathrm{P} 2}-\mathrm{t}_{\mathrm{P} 1}>3.333 \mu \mathrm{~s}\). If \(3.0 \mu \mathrm{~s}<\mathrm{t}_{\mathrm{P} 2}-\mathrm{t}_{\mathrm{P} 1}\) \(<3.333 \mu \mathrm{~s}\), an ambiguity occurs in that a zero may or may not be detected. Similarly, if the counter is loaded with eight rather than seven, no zero bit will be detected if \(\mathrm{t}_{\mathrm{P}_{2}}-\mathrm{t}_{\mathrm{P} 1}<2.667 \mu \mathrm{~s}\), a zero bit will be detected if \({ }^{\mathrm{P}_{2}}-\mathrm{t}_{\mathrm{P} 1}>3.0 \mu \mathrm{~s}\), and the result is indeterminate if \(2.667 \mu \mathrm{~s}<\mathrm{t}_{\mathrm{P} 2}{ }^{-}{ }^{\mathrm{t}} \mathrm{P}_{1}<3.0 \mu \mathrm{~s}\). Most floppy-disk drive manufacturers specify that the maximum shift for any bit is 500 ns . Thus, two consecutive 1 bits may be separated by nearly \(3.0 \mu \mathrm{~s}\), and two 1 bits separated by a zero bit may shift toward each other to result in a minimum separation of nearly \(3.0 \mu \mathrm{~s}\). The combined distortion of consecutive 1 bits never fully reaches \(1 \mu \mathrm{~s}\), but the 667 ns margin provided by loading the counter with either seven or eight does not provide for reliable, accurate reading of data. (See Figure 28.)

As stated previously, adjacent 1 bits affect the direction of distortion of a particular 1 bit, with the closest pulses having the greatest effect. Empirical observation indicates that only the two bit positions on either side of a pulse have significant effect on a pulse, as shown in Table 4.

Table 4. Bit Shift Direction
\begin{tabular}{|l|c|c|c|c|c|}
\hline \begin{tabular}{l} 
Bit \\
\(\mathrm{n}-2\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathrm{n}-1\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
n
\end{tabular} & \begin{tabular}{c} 
Direction of \\
Distortion \\
For Bit \(\mathbf{n}\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathrm{n}+1\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(\mathrm{n}+2\)
\end{tabular} \\
\hline \(\mathbf{0}\) & \(\mathbf{1}\) & \(\mathbf{1}\) & \(\rightarrow\) & 0 & 1 \\
0 & 1 & 1 & - & 1 & 0 \\
0 & 1 & 1 & \(\leftarrow\) & 1 & 1 \\
1 & 0 & 1 & - & 0 & 1 \\
1 & 0 & 1 & \(\leftarrow\) & 1 & 0 \\
1 & 0 & 1 & \(\leftarrow\) & 1 & 1 \\
1 & 1 & 1 & \(\rightarrow\) & 0 & 1 \\
1 & 1 & 1 & \(\rightarrow\) & 1 & 0 \\
1 & 1 & 1 & - & 1 & 1 \\
\hline
\end{tabular}


Figure 28. Bit Detection Timing and Logic
The most difficult detection problem is that of differentiating between two contiguous 1 bits which are shifted away from each other (worst case 11) and two 1 bits separated by a zero bit where the 1 bits move toward each other (worst case 101). The worst case 11 occurs in the patterns
\begin{tabular}{llllllll} 
& & \(\leftarrow\) & \(\overrightarrow{ }\) & & & \\
Pattern A & 0 & 1 & 1 & 1 & 1 & 0 & , and \\
Pattern B & 1 & 0 & 1 & 1 & 0 & 1 & .
\end{tabular}

The worst case 101 occurs in the patterns
\begin{tabular}{llllllll} 
& & \(\vec{y}\) & \(\leftarrow\) & & \\
Pattern C & 0 & 1 & 1 & 0 & 1 & 1 & , and \\
Pattern D & 1 & 1 & 1 & 0 & 1 & 1 &.
\end{tabular}

The timing logic is such that the period of uncertainty does not lie in the area where a severely distorted pulse will occur; that is, when the worst case 11 can occur, and \(t_{P 2}-t_{P 1}<3.0 \mu \mathrm{~s}\), the logic always
indicates that no zero was detected; when the worst case 101 can occur and \({ }^{t_{P}}{ }^{-t^{\prime}}{ }^{P} 1>3.0 \mu \mathrm{~s}\), a zero is always detected. To accomplish this, the value loaded into the counter is shown in Table 5.

Table 5. Worst Case Pattern Load Values
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline Pattern & \begin{tabular}{c} 
Bit \\
\(n-2\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(n-1\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(n\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(n+1\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(n+2\)
\end{tabular} & \begin{tabular}{c} 
Bit \\
\(n+3\)
\end{tabular} & \begin{tabular}{c} 
Load \\
Value
\end{tabular} \\
\hline A & 0 & 1 & 1 & 1 & 1 & 0 & 7 \\
B & 1 & 0 & 1 & 1 & 0 & 1 & 7 \\
C & 0 & 1 & 1 & 0 & 1 & 1 & 8 \\
D & 1 & 1 & 1 & 0 & 1 & 1 & 8 \\
\hline
\end{tabular}

When bit n is detected, the counter is loaded with the value shown, dependent upon the data pattern.

Accommodation of patterns B and D are simple, since bits following that being sampled don't matter. Patterns \(A\) and \(C\) present the problem that, as the serial pulses are being read, the logic does not know what bits \(n+1, n+2\), and \(n+3\) are going to be.

Further analysis of the data format reveals that patterns A and C occur only when an ID or data mark are being read, see Table 6.

Table 6. Data Mark


Pattern A can only occur at the beginning of an ID, data, or deleted data mark, and pattern \(C\) can only occur in a data mark. With pattern \(A\), the first 0 is a data bit, and with pattern \(C\), the first 0 is a clock bit. BCNTA selects whether the current 1 bit is to be shifted into the clock or data shift register. The previous two bits are CLK7 and DTA7, the LSB's of the clock and data shift registers, and the order of these bits is determined by BCNTA. Using this information, the values loaded into the counter are as shown in Table 7.
```

TCNTLDD = (RDMODE) l(CLK7) (DTA7) + (BCNTA-) (DTA7)] + . . .

```

TCNTLDB \(=(\) RDMODE \()[(\) DTA \(7-)+(\) BCNTA \()(\) CLK \(7-)]+\ldots\)
The bit detector will thus adjust its count interval to accommodate the worst-case distortion which can occur for the anticipated data pattern.

Table 7. Bit Detector Counter Load Values
\begin{tabular}{|c|c|c|c|}
\hline BCNTA & CLK7 & DTA7 & Load Value \\
\hline 0 & 0 & 0 & Illegal \\
0 & 0 & 1 & 8 \\
0 & 1 & 1 & 8 \\
0 & 1 & 0 & 7 \\
1 & 1 & 0 & 7 \\
1 & 1 & 1 & 8 \\
1 & 0 & 1 & 7 \\
1 & 0 & 0 & Illegal \\
\hline
\end{tabular}

\subsection*{4.2.2 Clock/Data Separation}

Each time BITTIME is active, a new clock or data bit is shifted in. The value of the clock or data bit is BITIN. Since clock and data bits are interleaved, the value of BITIN will be alternately shifted into the clock or data shift register each time BITTIME is active. This is accomplished by incrementing the bit counter each time BITTIME is active, causing BCNTA to toggle. The equations for shifting the clock and data shift registers are:
```

CLKSH = (BITTIME) (BCNTA-) (RDMODE)+ . . .
DTASH = (BITTIME) (BCNTA) (RDMODE ) + . .

```

When four consecutive zeroes are detected in the clock shift register, the order in which bits go to the clock and data shift registers is reversed, since four consecutive zero clock bits never occur in the recording format used. This is accomplished by the control signal:
BCLD- = (CLK4-) (CLK5-) (CLK6-) (CLK7-).

When this signals becomes active, the bit counter is cleared to zero, and remains cleared until the next 1 bit is detected. This 1 bit is directed to the clock shift register, causing BCLD- to become inactive and normal operation is resumed. Synchronization is thus assured at the beginning of each ID and data field because each field is preceded by several bytes with all zero data bits and all one clock bits.

The timing for clock/data separation is shown in Figure 29.

\subsection*{4.2.3 Byte Synchronization}

Initial byte synchronization is achieved when reading an ID or data field by detecting the unique clock pattern of \(\mathrm{C}_{16}\) which occurs only in ID and data marks. The mark detect signal is expressed by the equation:
MRKDT = (CLK0) (CLK1) (CLK2-) (CLK3-) (CLK4-) (CLK5) (CLK6) (CLK7)


A0001305
Figure 29. Clock/Data Separation Timing
After the mark is detected, one additional BITTIME must occur, allowing the data bit to be shifted into the data shift register.

\subsection*{4.2.4 Reading Disk Data}

Two types of disk reads may be performed. When reading an ID or data field, the first byte read is always the ID or data mark. This is accomplished by performing a disk read with A13 \(=0\). The READY input signal will not become active until MRKDT \(=1\) and BITTIME \(=1\). After the mark is read, byte synchronization is established and subsequent disk reads are performed with A13 \(=1\). In this case, READY becomes true at each byte boundary when \(\mathrm{BCNT}=15\).
\[
\text { READY }=(\mathrm{DSKRD})[(\mathrm{BCNTA})(\text { MRKDT })(\text { BITTIME })(\mathrm{A} 13-)+(\mathrm{BCNT}=15)(\mathrm{A} 13)+\text { INDSYN }]+\ldots
\]

The addresses for the two types of disk reads are \(7 \mathrm{FF} 8_{16}\) for reading marks, and \(7 \mathrm{FFC}_{16}\) for reading normal data. The INDSYN term of the above equation causes the read operation to be completed any time the index pulse is detected or when the disk becomes not ready. (See Figure 30.)

\subsection*{4.3 READ/WRITE LOGIC COMBINATION}

This subsection summarizes the equations for the control lines resulting from the combination of the read and write control functions.
```

BCLD-
BCLD- = (\overline{CLK4-) (CLK5-) (CLK6-) (CLK7-)}
BCLR-
BCLR- $=\overline{(\text { RDMODE })(M R K D T) ~(B C N T A) ~(B I T T I M E) ~+~(I N D S Y N) ~}$

```


Figure 30. Disk Read Timing
\[
\begin{aligned}
& \text { BITTIME } \\
& \text { MIZKDT } \\
& \text { DISKRD- } \\
& \text { A13 } \\
& \text { DC:NTA-D } \\
& \text { BC:NT=15 } \\
& \text { RE:ADY } \\
& \text { BC:LR- } \\
& \text { ACOO1306 }
\end{aligned}
\]
NĐISGG SWヨLSXS XTIWVA 0066


\title{
Logic Diagram, TMS 9900 Floppy Disk Controller
}
(Sheet 2 of 2)

\section*{BITTIME}
```

BITTIME = (WTMODE ) (TCNTCY) + (RDMODE) [(BITIN ) + (TCNTCY)]
= (TCNTCY) + (RDMODE) (BITIN)

```

\section*{CLKSH}

CLKSH \(=(\mathrm{DISKWT})[(\mathrm{Al3})(\mathrm{BCNT}=15)+(\mathrm{Al3}-)(\) INDSYN \()]+(W T M O D E)(B C N T A-)\) (BITTIME) + (RDMODE) (BCNTA-) (BITTIME) \(=(\mathrm{DISKWT})[(\mathrm{Al3})(\mathrm{BCNT}=15)+(\mathrm{Al3}-)(\mathrm{INDSYN})]+(\mathrm{BCNTA}-)(\) BITTIME \()\)
```

DTASH
DTASH = (DISKWT) [(A13) (BCNT = 15) + (A13-) (INDSYN)] + (WTMODE) (BCNTA) (BITTIME)
+ (RDMODE) (BCNTA) (BITTIME)
= (DISKWT) [(A13) (BCNT = 15) + (A13-) (INDSYN)] + (BCNTA) (BITTIME)

```
```

MRKDT
MRKDT = (CLK0) (CLK1) (CLK2-) (CLK3-) (CLK4-) (CLK5) (CLK6) (CLK7)

```
```

READY
READY = (DISKWT) [(A13) (BCNT = 15) + (INDSYN)] + (DISKWT-) (DISKRD-) + (DISKRD)
[(A13) (BCNT = 15) + (INDSYN) + (A13-) (MRKDT) (BCNTA) (BITTIME)]
= (DISKWT-) (DISKRD-) + (A13) (BCNT = 15) + (INDSYN) + (DISKRD) (A13-)
(MRKDT) (BCNTA) (BITTIME)

```

\section*{REGLD}

REGLD \(=(\mathrm{DISKWT})[(\mathrm{Al3})(\mathrm{BCNT}=15)+(\mathrm{Al3}-)(\mathrm{INDSYN})]\)

TCNTLDB
TCNTLDB \(=(\) WTMODE \()+(\) RDMODE \()[(\) DTA \(7-)+(\) BCNTA \()(\) CLK \(7-)]\) \(=(\) WTMODE \()+(\) DTA7 -\()+(\) BCNTA \()(\) CLK \(7-)\)

TCNTLDD
TCNTLDD \(=(\) WTMODE \()+(\) RDMODE \()[(\) CLK 7\()(D T A 7)+(\) BCNTA -\()(D T A 7)]\) \(=(\) WTMODE \()+(\) CLK 7\()(D T A 7)+(B C N T A-)(D T A 7)\)

\section*{WRTDTAD}

WRTDTAD \(=(\) WTMODE \()(\) BITTIME \()[(\) CLK0 \()(B C N T A-)+(D T A 0)(B C N T A)]\) \(=(\) WTMODE \()(T C N T C Y)[(C L K 0)(B C N T A-)+(D T A 0)(B C N T A)]\)
```

WTMDD
WTMDD = (WTMODE) (BCNT = 15-) (INDSYN-) + (DISKWT) [(A13) (BCNT = 15) + (A13-)
(INDSYN)]

```

\section*{SECTION V}

\section*{SOFTWARE}

The software design of a microprocessor system is as important as its hardware design. In this system, several functions which are normally performed by hardware are instead done in software in order to reduce device count. Examples of hardware/software tradeoffs include timing, transmit/receive, and CRC calculation.

\subsection*{5.1 SOFTWARE INTERFACE SUMMARY}

The memory map in Figure 31 shows the memory address assignments for program memory, storage memory and the floppy-disk interface.

The CRU bit address assignments are summarized in Table 8 below.

Table 8. CRU Address Assignments
\begin{tabular}{|c|l|l|}
\hline \begin{tabular}{c} 
Bit \\
Address
\end{tabular} & Output & Input \\
\hline 0 & XMTOUT & RCVIN \\
1 & RTS- & \\
2 & & \\
3 & SEL & INDEX \\
4 & & \\
5 & STEP & TRKOO \\
6 & STEPUP & RDY \\
\hline
\end{tabular}

\subsection*{5.2 CONTROL SOFTWARE}

Rather than providing individual examples of each individual control and data transfer function, all of the functions are combined to demonstrate complete system operation. The control software is modular, and the various subroutines may easily be adapted to different configurations of a TMS 9900 floppy-disk controller.


A0001309

Figure 31. Memory Address Assignments

\subsection*{5.2.1 Floppy-Disk Control Program}

This program contains the complete software for interfacing the TMS 9900 floppy-disk controller to both the RS-232 terminal and the floppy-disk drive.

\subsection*{5.2.2 Operator Commands}

The commands listed in Table 9 are available to the terminal operator. These commands enable the user to write and read data to and from the diskette, format tracks, display and enter data from memory, and execute from a selected address. The user is able to load and execute diagnostics in addition to performing normal data transfer operations. When errors are encountered, error information is reported at the terminal.

Table 9. Operator Commands
\begin{tabular}{|c|c|c|c|}
\hline ?WA & TRACK \(=\) ct st, & SECTOR = cs ss, & NUMBER \(=\underline{s m}\) \\
\hline ?WH & TRACK = ct st, & SECTOR = cs ss, & NUMBER \(=\underline{s n}\) \\
\hline ?WD & TRACK \(=\) ct st, & SECTOR = cs ss, & NUMBER \(=\underline{s} \underline{n}\) \\
\hline ?RA & TRACK = ct st, & SECTOR = cs ss, & NUMBER \(=\underline{s m}\) \\
\hline ? RH & TRACK \(=\) ct st, & SECTOR = cs ss, & NUMBER \(=\underline{s m}\) \\
\hline ?FM & TRACK = ct st & END TRACK = st et & \\
\hline ?MD & sadd eadd & & \\
\hline ?ME & sadd & & \\
\hline ? MX & sadd & & \\
\hline
\end{tabular}

Underscored characters are entered by the user. All others are supplied by the controller. The lower case fields are hexadecimal values. If the users enters a blank into these fields, the default value is used by the controller. Entry of any non-printable character (e.g., Carriage Return, ESCape) during command entry causes the command to be aborted. Entry of a non-hexadecimal value in hexadecimal fields causes the command to be aborted.

Table 10 lists the command entry parameters and Table 11 gives a summary of the commands.

Table 10. Command Entry Parameters
\begin{tabular}{|c|c|c|c|}
\hline Parameter & Definition & Default Value & Range \\
\hline ct & Current track number & - & \(00 \leqslant c t \leqslant 4 C(7610)\) \\
\hline st & Starting track number & ct & \(00 \leqslant s t \leqslant 4 C\) \\
\hline Cs & Current sector number & - & \(01 \leqslant c s \leqslant 1 \mathrm{~A}(2610)\) \\
\hline Ss & Starting sector number & cs & \(01 \leqslant s s \leqslant 1 A\) \\
\hline sn & Number of sectors & 01 & \(01 \leqslant s n \leqslant F F(25510)\) \\
\hline et & Ending track number & st & st \(\leqslant\) et \(\leqslant 4 C\) \\
\hline sadid & Siariing adidress & 0000 & \(0 \leqslant\) sadid \(\leqslant\) FrFr \\
\hline eadd & Ending address & sadd & \(0 \leqslant\) eadd \(\leqslant\) FFFF \\
\hline
\end{tabular}

Table 11. Command Summary

\section*{Command}

\section*{Description}

WA Write ASCII. The ASCII character strings entered by the user are written sequentially onto the diskette. Each sector may be terminated, filling remaining bytes with 00 , by entry of any non-printable character. (ASCII code \(<2016\) ) other than ESCape. Entry of ESCape aborts the command.

WH Write Hexadecimal. Hexadecimal bytes entered by the user are written sequentially onto the diskette. Sector termination and abort are performed in the same way as for the WA command.

WD Write Deleted Data. Same as WH command, except the Deleted Data Mark (Clock \(=\) C7 \({ }_{16}\) Data \(=\) F816 ) rather than the Data Mark ( Clock \(=\mathbf{C 7} \mathbf{1 6}^{6}\), Data \(=\mathrm{FB}_{16}\) ) is written at the beginning of the Data Field.

RA Read ASCII. The specified sectors are read and printed out as ASCII character strings. Each sector is printed beginning at a new line, and printing continues until the end of the sector, or until a non-printable ASCII character is encountered. When more than 80 characters are printed, the controller prints the eighty-first character in the first position of the next line. The command may be aborted at the end of any sector by depressing the BREAK key before the last character of the sector is printed. If a Deleted Data field is encountered, it is reported, and normal operation continues.

RH Read Hexadecimal. The specified sectors are read and printed out as hexadecimal bytes, 16 bytes per line. The command may be aborted by depressing the BREAK key before the last character of any line is printed. If a Deleted Data field is encountered, it is reported and normal operation continues.

FM Format Track. The specified tracks are completely rewritten with gaps, Track Marks, ID fields, and Data fields. All zero data is written into the 128 bytes of the data field.

MD Memory Display. The contents of the specified memory addresses are printed out in hexadecimal byte format. The address of the first word of each line is printed, followed by 16 bytes. The command may be aborted by depressing the BREAK key before the last character of any line is printed.

ME Memory Enter. Beginning with the selected location, the memory address and contents are printed. If it is to be modified, the user enters a hexadecimal byte value which will be stored at that address. If the value is not to be changed, the user enters a blank character (SPACE bar). The address is then incremented and the process is repeated until a non-hex character is entered, terminating the command.

MX The CPU begins execution at the selected memory location.

Figure 32 shows the control software for the system described in this application report.

\section*{SECTION VI}

\section*{SUMMARY}

This application report has provided a thorough discussion of the TMS 9900 floppy-disk controller hardware and software system design. The economy of the CRU and the high throughput capability of the memory bus result in an economical, powerful system. The memory-to-memory architecture of the TMS 9900, along with its powerful instruction set and addressing capability, make the TMS 9900 ideally suited for applications where large amounts of data manipulation are necessary. Also, software development time is optimized by the minimization of lines of code resulting from the memory-to-memory instructions and large number of working registers.

It is likely that the designer using this application report will have requirements that are not addressed in this design. Variations in the sector length are accommodated with slight software modification. Higher density recording formats such as MFM and M \(^{2}\) FM require changes in the bit detector and data-separation logic. Higher throughput can be achieved by using an LSI terminal interface such as the TMS 9902 asynchronous communication controller and hardware CRC generation. Controlling multiple disks requires only the addition of drive select control lines. In short, variations on this design are easily implemented through slight hardware and software modifications.
```

FHIGE ODOD

```

000 E
000 S
0004 0005 0000 0007 0009 0009 0010 0011
0012
0013
0014
0015
0016
0017
0018
0019
00EO
0021
0102 E
0023
0.024

かロごら
00 OE
0027
\(00=9\)
0029
0050
0031
003：
0.033

0034
0105
0036
0037
0038
\(003=\)
0040
0041
\(004 E\)
0043
0044
0045
0046
0047
01048
0049
10050

IIT＇FIICTEL＂


Figure 32．Floppy Disk Control Program（Sheet 1 of 28）

005
005
0104
005
005
0057
0108
0059
0100
010 O． 1
ロロビロ
0106
0104
0105
06
D0ET
006
006
010710
0171
ロージ
007
01074
0ロア5
OロTシ
0107
0078
0079
0060
01
\(00 シ ゙\)
0108
0154
ロ
0186
Dだ
0085
冋19\％
0090
0191
ロロ
0193
01094
0095
0096
01097
0098

ロ0 亿


Figure 32．Floppy Disk Control Program（Sheet 2 of 28）

*
*
HIDMSG TEXT <ID HAT FOUNH'
HIDMSG TEXT <ID HAT FOUNH'
    ErTE O
    ErTE O
HDMmSG TEXT 'OATA MARK NIT FODHD,
HDMmSG TEXT 'OATA MARK NIT FODHD,
    EYTE 0
    EYTE 0
HRDYMS TEKT 'DRIVE HIT REAIIY
HRDYMS TEKT 'DRIVE HIT REAIIY
    EYTE 0
    EYTE 0
EFLMSG TENT 'EECC ERRIE'
EFLMSG TENT 'EECC ERRIE'
    EYTE 0
    EYTE 0
*************************************************************
*************************************************************
- zaf vectars
- zaf vectars
    IIATA -1,-1
    IIATA -1,-1
    DATA FIMPI,ERPTPE
    DATA FIMPI,ERPTPE
    UNTA FIMIPE, IDRDPC
    UNTA FIMIPE, IDRDPC
    DATA FIMP4,TKSTFC
    DATA FIMP4,TKSTFC
    LIETA FIMFE,SIHLFC
    LIETA FIMFE,SIHLFC
    IIATA FDUSF4, DSDEAPC
    IIATA FDUSF4, DSDEAPC
    IIGTA FIMFE,AKMTPC
    IIGTA FIMFE,AKMTPC
    DATA FDUP3,ORCIPC
    DATA FDUP3,ORCIPC
    DATA FIMPS,CRCDPC
    DATA FIMPS,CRCDPC
    LIATA FDLIFS,TIHEPC
    LIATA FDLIFS,TIHEPC
    INTH FIMFS,HACEFG
    INTH FIMFS,HACEFG
    IINTA FIWPS,H:MEFG
    IINTA FIWPS,H:MEFG
    IHTA FIMFS,HLIHPC
    IHTA FIMFS,HLIHPC
    IIATA FDLIF4,RECVPC
    IIATA FDLIF4,RECVPC
    INTA FDLIF4,XMITFC
    INTA FDLIF4,XMITFC
    DATA FDMPS, DLAYFC
    DATA FDMPS, DLAYFC

Figure 32. Floppy Disk Control Program (Sheet 3 of 28)


Figure 32. Floppy Disk Control Program (Sheet 4 of 28)


Figure 32. Floppy Disk Control Program (Sheet 5 of 28)


Figure 32. Floppy Disk Control Program (Sheet 6 of 28)


Figure 32. Floppy Disk Control Program (Sheet 7 of 28)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{FLDPF＇Y} & HISE & IHTEDL & \multicolumn{3}{|l|}{FRDEEAM} & FAGE OOOS \\
\hline & \(015 \pm\) & \(008 \%\) & & & & \\
\hline 0297 & 0154 & 18－－ & & ITHE & HDTESO & IF HET，İRTtinle \\
\hline \multirow[t]{2}{*}{0898} & 015 & 04E0 & & ELSN & IFPTEHWE & ELSE，AEDET CDMMANI \\
\hline & 015 & 014E＇ & & & & \\
\hline \multirow[t]{3}{*}{0390} & 0159 & 9509 & HDTES & 0 & 59，\({ }^{\text {a }}\) ELAHE & EIMFAEE TL ELATH： \\
\hline & 0150 & 0084 & & & & \\
\hline & 0154＊ & 1602 & & & & \\
\hline 0300 & 015 E & 1ミ－－ & & 160 & HEICEET & \(I F=E L A T K, ~ E E T U E N T\) \\
\hline 0301 & & & ＊ & & & ELSE，CIHVERT TO HEXADECIMAL \\
\hline \multirow[t]{2}{*}{030} & 0160 & 0こe9 & & FI & Fe9，－＞3000 & SUETEACT FSEII EIAS \\
\hline & 0162 & 1000 & & & & \\
\hline 0303 & 0164 & 11－－ & & HT & HECEAE & IF LEES THAH＞30，AEOET \\
\hline \multirow[t]{2}{*}{0504} & 0160 & 0893 & & EI &  & TEST FOF HOMERIS \\
\hline & 0168 & 0 OLO & & & & \\
\hline 0305 & 016 H & 11－－ & & ILT & ！ 1 DHA 1 & IF HDMEFIE，SxIF \\
\hline \multirow[t]{2}{*}{0308} & 01E0 & bec9 & & HI & R9，－＞700 & ELSE，SUETEACT ALFHA EIAS \\
\hline & O16E & 5900 & & & & \\
\hline \multirow[t]{2}{*}{0307} & 0170 & 0889 & & 01 &  & IF LESS THAIT＞41，AEDFT \\
\hline & 0172 & 9F00 & & & & \\
\hline 0303 & 0174 & 11－－ & & ルT & HFOこAE & \\
\hline \multirow[t]{2}{*}{0309} & 0176 & Qごき & & GI & FG， FFFF & EDMEAEE TO ASEII F \\
\hline & 0178 & OFFF & & & & \\
\hline 0310 & O17A & 15－－ & & 面T & HECEAE & IF grehter thar，hedret \\
\hline \multirow[t]{2}{*}{\(0 \leq 11\)} & 0176 & Fe39 & HDHA． 1 & SOCE & FG， 510 & STDEE HES YHLUE IM \\
\hline & 118 1 H & 1103 & & & & \\
\hline \multicolumn{3}{|l|}{0312} & － & & & ACCumulator \\
\hline 0313 & O17E & 0585 & & ITSE & Ee & IHCREMEHT EHARACTER EOUNT \\
\hline 0314 & 0180 & 16－－ & & ITHE & HECEMI & IF HIDT O，SKIF． \\
\hline 0315 & 019 & 1044 & & SLA & F10，4 & SHIFT HES HECUMILATOF： \\
\hline 0316 & 0184 & 10E4 & & HMF & HECELF & FETCH SECDHII CHAEACTER \\
\hline \multirow[t]{2}{*}{0317} & 0186 & DEOH & HECENT & MDVE & F10， \(\mathrm{F}_{1} 11\) & STAPE HEX VALIE \\
\hline & 0190 & 1508 & & & & \\
\hline \multirow[t]{3}{*}{0313
0319} & & & － & & & AT SFEEIFIEI LOCHTID \\
\hline & 0188 & 0380 & HFCEFT & ETIIF & & EETUEN \\
\hline & 015 E & －1514 & & & & \\
\hline \multirow[t]{5}{*}{03000} & 018 & Esfa & HECEAE & 10 V & WEOCR13）Fit & MOIIFY EETUEN FE： \\
\hline & 019 & 0014 & & & & \\
\hline & 1164 & 111こ & & & & \\
\hline & 0174＊ & 110 d & & & & \\
\hline & 1017H & 1507 & & & & \\
\hline 0351 & 01 EE & 10 FC & & ．ITAF & HECEET & FETIETH \\
\hline
\end{tabular}

Figure 32．Floppy Disk Control Program（Sheet 8 of 28）


Figure 32. Floppy Disk Control Program (Sheet 9 of 28)


Figure 32. Floppy Disk Control Program (Sheet 10 of 28)


Figure 32. Floppy Disk Control Program (Sheet 11 of 28)


Figure 32. Floppy Disk Control Program (Sheet 12 of 28)


Figure 32. Floppy Disk Control Program (Sheet 13 of 28)


Figure 32. Floppy Disk Control Program (Sheet 14 of 28)


Figure 32. Floppy Disk Control Program (Sheet 15 of 28)

FLOFF＇Y IISK EOHTEDL FFOGEAM
\begin{tabular}{|c|c|c|c|c|c|}
\hline 0556 & 0294 & 1 FOT & & TE & ETY \\
\hline 0557 & 0296 & 13－－ & & JEQ & TKCNTII \\
\hline \multirow[t]{2}{*}{055} & 0205 & 2060 & & EFFT & artedims \\
\hline & 0ご为 & 0025 & & & \\
\hline \multirow[t]{2}{*}{0559} & \(0 \mathrm{0c}\) & CE4E & \multirow[t]{8}{*}{TKEHTII} & \(10 \%\) & F11，F9 \\
\hline & 0296 & 1302 & & & \\
\hline 0560 & 029 E & 0989 & & ERL & R9， 3 \\
\hline 0.61 & 0こん0 & 13－－ & & IED & TKTQ 0 \\
\hline \multirow[t]{2}{*}{056} & Oごらこ & 0209 & & \multirow[t]{2}{*}{EI} & \multirow[t]{2}{*}{F\％，76} \\
\hline & OEH4 & 0046 & & & \\
\hline 056 & ロご¢ & 1こ－－ & & ．ILS & TKHERED \\
\hline 0.56 .4 & －2¢ら & 045 & & ELE & F9 \\
\hline \multirow[t]{3}{*}{0505} & OEAH & 06F0 & \multirow[t]{4}{*}{TKTOO} & \multirow[t]{3}{*}{EL} & \multirow[t]{3}{*}{aTECLE} \\
\hline & 0 OHC & & & & \\
\hline & Oご吅 & 1304 & & & \\
\hline OStes & DEAE & 10－－ & & MP & TKSTET \\
\hline \multirow[t]{3}{*}{0.567} & OEEO & いご发 & \multirow[t]{7}{*}{TKHERG} & \multirow[t]{3}{*}{NOWE} & \multirow[t]{3}{*}{MTKTIM， 210} \\
\hline & のこEこ & E0FE & & & \\
\hline & リご¢ & 1204 & & & \\
\hline 0 OES & OこE4 & 098号 & & EEL & R10， \\
\hline 0569 & OEE6 & 18－－ & & ITHE & TKHER1 \\
\hline \multirow[t]{2}{*}{0570} & 0こE8 & O6， 0 & & EL & aTKCLF \\
\hline & QこEA & & & & \\
\hline \multirow[t]{2}{*}{0.571} & OこEC & 80.9 & \multirow[t]{2}{*}{TKHEF 1} & \multirow[t]{2}{*}{\(\underline{\square}\)} & \multirow[t]{2}{*}{F9，R10} \\
\hline & ロご兵 & 160 & & & \\
\hline 05アE & & & \multirow[t]{6}{*}{＊} & & \\
\hline 0573 & UEEE & 11－－ & & ILT & STPDUTT \\
\hline 0574 & 日こと0 & 13－－ & & IES & TKSTET \\
\hline 057 & Oごこ & 1107 & & SEO & STEFLIF \\
\hline OSTE & 0ここ4 & 05EA & & INT & F10 \\
\hline 0577 & 0ecs & 10－－ & & MF－ & TKED \\
\hline \multirow[t]{2}{*}{0578} & 0 O 0 & 1E07 & \multirow[t]{3}{*}{STPOIIT} & \multirow[t]{2}{*}{SE2} & \multirow[t]{2}{*}{STEFIF} \\
\hline & QこEE & 1104 & & & \\
\hline 0579 & 0ご呂 & OEOH & & IEC & F10 \\
\hline \multirow[t]{3}{*}{0580} & 0 Oご & 0640 & \multirow[t]{4}{*}{TKGO} & \multirow[t]{3}{*}{EL} & \multirow[t]{3}{*}{－TTKSTEF} \\
\hline & OELE & －－－－ & & & \\
\hline & 日ごく & 1008 & & & \\
\hline 0581 & 0ごロ0 & 10 FS & & ，1mF & TKHZF1 \\
\hline \multirow[t]{3}{*}{OSE} & けこのご & 060 & \multirow[t]{3}{*}{TKSTET} & \multirow[t]{3}{*}{SUFE} & \multirow[t]{3}{*}{F9} \\
\hline & ロご边 & 1011 & & & \\
\hline & 0こに0 & 1308 & & & \\
\hline \multirow[t]{3}{*}{0583
0584} & & & \multirow[t]{4}{*}{－} & & \\
\hline & －ED4 & 1809 & & \multirow[t]{2}{*}{Mave} & \multirow[t]{3}{*}{F9，\({ }^{\text {athrimm }}\)} \\
\hline & のごち & E0FE & & & \\
\hline 05E5 & 0こエを & 0380 & & ETHF & \\
\hline
\end{tabular}

\section*{FHGE OOLE}

CHECK IREIVE STATUS
IF EEALI＇，COHTITHE ELSE，FEFDRT ERRER

SAYE MEM TRELEK HDMEEF
TD EIGHT EYTE DF FG
IF O，CLEFE TFACK
HEM TEFLCK HIMEER IH RAHGE？
IS So．SKIF
ELSE，CLEAR HEW TEACK HMAEER STEF TD TFACK OO

FETIIRN
FETCH ULI TRFCK MDMEER

MIVE TO EIGHT EYTE
IF HIT GO，EOMTIUUE
ELSE，STEF TO TEACK OO
GOMFAFE NEW TRACK
TO GLII TEACK HIMMEEF：
IF LESS THAN，STEF DUT 1 TRACK
IF EDIFL，RETUEN
ELSE，STEF IH 1 TRACK
IHEREMEHT OLI TEACK
STEF HEAI
SELECT STEF DIIT
IEEEEMENT OLII TRACK
STEF HEAII

EEFEAT FIR HE\％T STEF
MIDE MEG TRACK MIMEEF

TO LEFT E＇YTE
YFIRTE TEACK NIMEER
EETURH

Figure 32．Floppy Disk Control Program（Sheet 16 of 28）


Figure 32. Floppy Disk Control Program (Sheet 17 of 28)


Figure 32. Floppy Disk Control Program (Sheet 18 of 28)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 0650 & & & \multicolumn{4}{|l|}{＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊} \\
\hline 0651 & & & － & & & \\
\hline 0553 & & & ＊ & \multicolumn{3}{|l|}{PGWER－IH RESET EHTEY FUIHT} \\
\hline \multicolumn{3}{|l|}{0653} & \multicolumn{4}{|l|}{－} \\
\hline 0654 & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{\(0302+0334\)}} & STAET & CLE & F12 & IHITIALIzE CEO EASE \\
\hline & & & & & & \\
\hline \multirow[t]{2}{*}{0655} & 0336 & 0e0b & & \multirow[t]{2}{*}{LI} & \multirow[t]{2}{*}{F11， 300} & \multirow[t]{2}{*}{LDAI CRU INITIALIZATIGN VALUE} \\
\hline & 0335 & 0300 & & & & \\
\hline 0656 & 038\％ & 3e0E & & LIUE & F11， 3 & AHII QuTFUT TG ERU \\
\hline \multirow[t]{2}{*}{0.59} & 0350 & 020E & & \multirow[t]{2}{*}{LI} & \multirow[t]{2}{*}{F11，IIFLI} & \multirow[t]{2}{*}{SET II FIELD IMABE FQIMTEF} \\
\hline & 033 E & 80F7 & & & & \\
\hline \multirow[t]{2}{*}{0658} & 0340 & 0こ0～ & & \multirow[t]{2}{*}{LI} & \multirow[t]{2}{*}{F10，\(>100\)} & \multirow[t]{2}{*}{set initial sectar value} \\
\hline & 0.342 & 0100 & & & & \\
\hline \multirow[t]{2}{*}{0659} & 0344 & DEEO & & \multirow[t]{2}{*}{Mave} & \multirow[t]{2}{*}{OIIMEK，＋ \(\mathrm{E}_{1} 11+\)} & \multirow[t]{2}{*}{III MAFEK IIATA FATTERN TO} \\
\hline & 0346 & 0010 & & & & \\
\hline 0660 & & & ＊ & \multirow{3}{*}{H0YE} & \multirow{3}{*}{F1E，＊R11＋} & \multirow[t]{2}{*}{FIFST EMTE DF If FiELI IMAGE} \\
\hline 0661 & 0343 & DECL & \multirow{4}{*}{－} & & & \\
\hline 0662 & & & & & & 0 TO SECDNL EYTE CTEACK HINEEFO \\
\hline 0663 & 034A & DECE & & Mave & F1ご－R11＋ & \multirow[t]{2}{*}{a TO THIFI E＇YTE
Oi TO FDUFTH E＇YTE} \\
\hline 0664 & 0346 & DECA & & \multirow[t]{2}{*}{Mave} & \multirow[t]{2}{*}{F10，＊R11＋} & \\
\hline 06.5 & & & \multirow[t]{4}{*}{－} & & & CSECTAR HUMEEFO \\
\hline 0656 & 034 E & Lect & & Mave & F1E，＊ 11 & 0 TU FIFTH EYTE \\
\hline 0667 & 0350 & ECDC & & TKST & －R1E & SET FEADIURITE HEAI TO TRACK \\
\hline 0668 & 0352 & 1E04 & & SE2 & SEL & TIJF：H DFF IREIVE \\
\hline 0669 & & & \multicolumn{4}{|l|}{\multirow[t]{2}{*}{＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊＊}} \\
\hline 0670 & & & & & & \\
\hline 0671 & & & ＊ & \multicolumn{3}{|l|}{DFEERTDF EDMMAML REQUEST ENTFY FDIHT} \\
\hline 0678 & & & ＋ & & & \\
\hline \multirow[t]{2}{*}{0673} & 0354 & こF00 & \multirow[t]{3}{*}{TOF} & \multirow[t]{2}{*}{HLCIH} & \multirow[t]{2}{*}{0} & \multirow[t]{2}{*}{HEW LIHE} \\
\hline & 0144 & 0354＇ & & & & \\
\hline \multirow[t]{2}{*}{00.74} & 0356 & EFAO & & \multirow[t]{2}{*}{SMIT} & \multirow[t]{2}{*}{aUUEST} & \multirow[t]{2}{*}{PREINT FPEMPTIHE MESSAGE} \\
\hline & 0358 & 0095 & & & & \\
\hline \multirow[t]{2}{*}{0675} & 0354 & EFAO & & \multirow[t]{2}{*}{M1T} & \multirow[t]{2}{*}{aEELL} & \multirow[t]{2}{*}{QUESTIDH MAEK，EELL} \\
\hline & 0350 & 0096＂ & & & & \\
\hline 0676 & 035 E & EF4A & \multirow{4}{*}{＊} & \multirow[t]{2}{*}{FECU} & \multirow[t]{2}{*}{F10} & \multirow[t]{2}{*}{GEAI FIRST EHAEAGTEF JF EOMMETAI} \\
\hline 0677 & & & & & & \\
\hline 0675 & 0350 & OECA & & SUFE & P10 & SAVE IH FEIGHT EYTE \\
\hline 0679 & 036 E & EF4A & & \multirow[t]{2}{*}{EECV} & \multirow[t]{2}{*}{F10} & \multirow[t]{2}{*}{EEAD SECDHI CHHFACTEF： DF SOMMAMI} \\
\hline 0580 & & & \multirow[t]{4}{*}{－} & & & \\
\hline OEE 1 & 0364 & 0E\％ & & SUFE & R10 & EEVERSE CHARACTERS IH F10 \\
\hline \multirow[t]{2}{*}{Oese} & 0365 & 0 0 08 & & \multirow[t]{2}{*}{LI} & \multirow[t]{2}{*}{RE，CMIIST} & \multirow[t]{2}{*}{SET COMMARII LIST FOINTEF} \\
\hline & 0368 & 0310 & & & & \\
\hline \multirow[t]{2}{*}{063} & 0364 & 0 O 09 & & \multirow[t]{2}{*}{LI} & \multirow[t]{2}{*}{FE，LMIENT－E} & \multirow[t]{2}{*}{SET ETMATHIL EHTEY FQIMTER} \\
\hline & 0.56 & 0ミこ0＊ & & & & \\
\hline 05.34 & 03 EE & E1F8 & \multirow[t]{5}{*}{EMILF} & \multirow[t]{2}{*}{\[
\begin{array}{ll}
\text { MOU } \\
\text { JEQ }
\end{array}
\]} & \multirow[t]{3}{*}{\[
\begin{aligned}
& \bullet \mathrm{FB}+\mathrm{FB} \\
& \text { TOF }
\end{aligned}
\]} & FETEH EDMMETHII IA LIST \\
\hline 1085 & 0370 & 1 SF 1 & & & & IF LIST WFLIE＝O，HiJT \\
\hline 1065 & & & & & & －LEEAL EDMMANI \\
\hline 0 OE 7 & 93で & 0sce & & INCT & E9 & IHCREMEHT EHTEY FQINTEE \\
\hline 0685 & 0374 & B1EH & & \(\square\) & F10，R7 & GOMFAEE ENTEEEI CDMrthril \\
\hline 0689 & & & － & & & TG LIST \\
\hline 0690 & Q3PE & 16FE & & IUTE & CHILF & IF HET EDIALL FEEFEAT \\
\hline 0691 & 0378 & 6es9 & & Mav & －RGPG & ELSE，CDMrAmi Fourti， \\
\hline 969E & & & ＊ & & & FETCH EHTEY FOIHT \\
\hline 06.35 & 937 & Qedu & & II & E10．TOF & GDMTANII FFOGEAM FETLFH \\
\hline
\end{tabular}

Figure 32．Floppy Disk Control Program（Sheet 19 of 28）

FLDFF'Y IISK IOHTREL FRCGERM


\section*{FRGE 0020}
```

GDURESS
TEST FOR MIM,ME, पE
M\& EDMMEHIS
IF SD. FETIGH GIIRESS ENTEYY
FRINT TRACK MESSAGE
FETEH CIERENT TEACK
HOMEEF
FRIHT TEACK MUMEER
FEAD NEW TEACK NIMEER
NEM TRAOK HIMEEF LEGHL?
IF HOT, AEORT
STEP HEFII TO PEW TRACK
TIFNH DFF IIRIVE
FOFMAT COMMANLT
IF HIDT, COHTINUE
ELSE, EMECUTE COMMANI
FRIHT SECTOR MESSAGE
FETCH EUREEMT SECTDR
FFIHT CUREENT SECTIRE
FEAI NEI! SECTDR TUMMEER
LESS THAN 1
IF SD, AEOET
GREATEF THAN EGT
IF SD, HEQET
IIFIIATE SECTDR HUMEER
FEIHT :HMMEER MESSHGE
LDFIT DEFAIILT HUMBEE
EEFU HLMEER
MOVE TG FIGHT EYTE
IF HDMEEF = 0, AEDFT
ENEOUTE EOMMANI
LOAI IEFFIJLT AIIORESS
EEFII FIRST EMTE OF GILIRESS
SVE IN EIGHT EYTE
EACRSPHCE PRINTER
EEAD SELDHD EYTE DF FDDFESS
GOERECT HDORESS EYTES
E%ECUTE EOMMAMH

```


Figure 32. Floppy Disk Control Program (Sheet 21 of 28)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline FLDFF＇ & DISK CO & DHTERL & \multicolumn{3}{|l|}{FFOGPAM} & FAGE ODEE \\
\hline & 0414 & OOECO & & & & \\
\hline \multirow[t]{3}{*}{0785} & 041 E & Cここ0 & \multirow[t]{3}{*}{DMEKDK} & \multirow[t]{3}{*}{Mov} & \multirow[t]{3}{*}{WITACRLCAE} & \multirow[t]{3}{*}{FETEH FEAI ERE} \\
\hline & 041 E & 8180 & & & & \\
\hline & \multicolumn{2}{|l|}{040 E ＊ 1309} & & & & \\
\hline 0776 & 041 A & EEOO & & EFLI & \(\square\) & FEGALGULATE CRE \\
\hline \multirow[t]{2}{*}{0777} & 0415 & 8ここ0 & & \multirow[t]{2}{*}{E} & \multirow[t]{2}{*}{IUTACELFES} & \multirow[t]{2}{*}{GEE EOREESTY} \\
\hline & 041 E & 8180 & & & & \\
\hline 0778 & 04 こ0 & 13－－ & & IE9 & FIPFET & if sa iondtinue \\
\hline \multirow[t]{2}{*}{0779} & 04 ここ & ECEO & & \multirow[t]{2}{*}{EFPT} & \multirow[t]{2}{*}{OEACMS} & \multirow[t]{2}{*}{ELSE，FEFGRT EFROF} \\
\hline & 0424 & －105 & & & & \\
\hline \multirow[t]{2}{*}{0780} & 0426 & EFO0 & \multirow[t]{4}{*}{FILPET} & \multirow[t]{2}{*}{HLLIH} & \multirow[t]{2}{*}{0} & \multirow[t]{2}{*}{HEW LINE} \\
\hline & \multicolumn{2}{|l|}{04ご0＊＊130こ} & & & & \\
\hline \multirow[t]{2}{*}{0781} & 0428 & 04 E 0 & & \multirow[t]{2}{*}{LLE：} & \multirow[t]{2}{*}{MITACEL} & \multirow[t]{2}{*}{ELEAE EHI If［IHTA} \\
\hline & D4E゙H & 3180 & & & & \\
\hline 0753 & & & \multirow[t]{3}{*}{＊} & \multirow{3}{*}{LI} & & \multirow[t]{3}{*}{\begin{tabular}{l}
FIELI IMEGE \\
LDAI FiELI IMAGE
\end{tabular}} \\
\hline \multirow[t]{2}{*}{0763} & 04 OC & OED & & & \multirow[t]{2}{*}{EE，IITAELF} & \\
\hline & 04 EE & 8100 & & & & \\
\hline 0784 & & & \multirow[t]{3}{*}{＊} & \multirow{3}{*}{EE} & \multirow{3}{*}{ETVAMSIIA} & \multirow[t]{3}{*}{\begin{tabular}{l}
FDINTEF： \\
EA ECMMAHIT
\end{tabular}} \\
\hline \multirow[t]{2}{*}{0755} & 0.430 & 9807 & & & & \\
\hline & 043 E & 0080\％ & & & & \\
\hline 0785 & \multirow[t]{2}{*}{\[
0434
\]} & \multirow[t]{2}{*}{\[
13-
\]} & \multirow[t]{4}{*}{－} & \multirow[t]{2}{*}{1009} & \multirow[t]{2}{*}{HESIEI} & \multirow[t]{2}{*}{IF SO，FREINT IH ASEII FOEMAT} \\
\hline 0757 & & & & & & \\
\hline \multirow[t]{2}{*}{0788} & 04： & 0 OE 0 & & \multirow[t]{2}{*}{LI} & \multirow[t]{2}{*}{598} & \multirow[t]{2}{*}{LOAI LINE COUMT} \\
\hline & 0435 & 0003 & & & & \\
\hline \multirow[t]{2}{*}{0789} & 04：\({ }^{\text {H }}\) & OE0 0 & \multirow[t]{3}{*}{H\％FTLF} & \multirow[t]{2}{*}{} & \multirow[t]{2}{*}{68， 16} & \multirow[t]{2}{*}{LDAII EYTE CDUMT} \\
\hline & 0450 & 0 O 10 & & & & \\
\hline 0790 & 04：E & EFOO & & ［H2IH & 0 & \multirow[t]{2}{*}{HEGi LITE
FFFIHT IIATA EYTE} \\
\hline 0791 & 0440 & こEITS & \multirow[t]{9}{*}{H：PFLF 1} & HWME & －Fic & \\
\hline 07 O & 044E & 056 & & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { IHE } \\
& \text { UEO }
\end{aligned}
\]} & \multirow[t]{2}{*}{FE} & \multirow[t]{2}{*}{IHEREMEHT DATH FOINTEF DECFEMENT EYTE CODNT} \\
\hline 079 & 0444 & 0608 & & & & \\
\hline 0794 & 0446 & 16F\％ & & UEE & FE
H：FLFI & IF HDT O，FEIHT NEKT EYTE \\
\hline 0795 & 10445 & 1 FOO & & TE & \[
\begin{aligned}
& \mathrm{H} F \mathrm{~F} \mathrm{~L} \\
& \mathrm{FIN}
\end{aligned}
\] & DFEFATAF INTEFRUFTT \\
\hline 0 O 95 & 044 A & 16－－ & & \multirow[t]{2}{*}{ITAE} & \multirow[t]{2}{*}{FEATIET
FG} & IF SD，AEDET \\
\hline 0797 & 0.146 & 0609 & & & & ［IEGEEMEHT LIAE EQUHT \\
\hline 0798 & D44E & 1655 & & Wre & H\％FTLF & IF HIT O，FEIHT MEXT LINE \\
\hline 0797 & 1945 & 10 －－ & & ．1．19 & H\＆TSET & \multirow[t]{3}{*}{CDHTINUE FFINT［iATA FIELI} \\
\hline \multirow[t]{2}{*}{0800} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& 045 E[196 \\
& 0434 *+130 E
\end{aligned}
\]}} & \multirow[t]{2}{*}{FSEIFI} & \multirow[t]{2}{*}{H．EHT} & \multirow[t]{2}{*}{－ CE} & \\
\hline & & & & & & \\
\hline \multirow[t]{3}{*}{\[
\begin{aligned}
& 0.01 \\
& 0802
\end{aligned}
\]} & \multicolumn{2}{|l|}{\multirow[b]{3}{*}{\[
\begin{aligned}
& 0454 \quad 21000 \\
& 045.10+1001
\end{aligned}
\]}} & \multirow[t]{2}{*}{－HitSt} & \multirow{3}{*}{STME} & \multirow{3}{*}{10} & \multirow[t]{3}{*}{```
IH ASEII
IIFGIRTE SECTOR HUMEEF:
```} \\
\hline & & & & & & \\
\hline & & & \multirow{9}{*}{FEALIRT} & & & \\
\hline 9803 & 1046 & 1 FOO & & \multirow[t]{2}{*}{TE
HVE} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { EIH } \\
& \text { EEATIET }
\end{aligned}
\]} & DFEFATIAE INTERFIIFTY \\
\hline 0804 & 1045 & 1E－－ & & & & IF Sa，HEDPT \\
\hline 0805 & 0451 & \(0 \mathrm{0c}\) & & IVE & EEATIET F & DEGFEMENT SEGTUF CDINT \\
\hline 0®06 & 045 & 16EE & & \[
\begin{aligned}
& \text { IIEC } \\
& \text { INE }
\end{aligned}
\] & F EEAIT & IF HIT O，FEALI HEST SECTOE \\
\hline \multirow[t]{3}{*}{8807} & 045 E & 1E04 & & \multirow[t]{3}{*}{ER2} & \multirow[t]{3}{*}{SEL} & TSENT DFF IEFIVE \\
\hline & 1944 F & －160\％ & & & & \\
\hline & 04Es＊ & －160こ & & & & \\
\hline 0808 & 0480 & 10454 & & \multicolumn{2}{|l|}{E＊F10} & FETUFIT \\
\hline
\end{tabular}

Figure 32．Floppy Disk Control Program（Sheet 22 of 28）


Figure 32. Floppy Disk Control Program (Sheet 23 of 28)

FLDFFY IISK EDHTROL FROGEAM


PRGE 00E4
HEWULIHE
EEAI EYTE
IHCEEMEHT EIIFFEF POINTEF
IIEEREMENT EYTE COUNT
IF HITT 0, REFI HEXT EYTE [IECEEMEHT LIHE CDUNT
IF HOT O, EEEAI HEST LINE
FESTUFE FETIRN ADDFESS
EDHT ItHIE
LDAI EHAFACTEE CDUMT

NEW LITHE
EEAII EHAFACTEF
ESEAFE EHAEACTERG
IF SD. FETIERN
MAH-FEINTAELE?
IF SD, EMI OF SECTDF LIECEEMENT EHARACTER CDUHT
IF NIT O, FEAII HEXT EHAF: GENERATE JHTH FIELI CEE

IISE IATtA meite mDIRESS
DHTA FIELI IMAGE POINTER
FEAI II FIELI
EEFEAT 16 TIMES
WRITE LAST 1E EYTES DF
It GHF FIFST EYTE SKIFFEI FDR EYTE SYHEHROHIZATIDN:
heite ditta mafk
FEFEAT 130 TIMES
infite Inta fielin

FEMEITE FIEST EUTE [JF DATA GAF
IIFPATE SECTDF HIMEEF
TIEN GFF [REIVF
DECREMENT SECTOF EDUHT IF HOT G, , HEITE HERT SECTDF: ELSE, RETIIRH

Figure 32. Floppy Disk Control Program (Sheet 24 of 28)


Figure 32. Floppy Disk Control Program (Sheet 25 of 28)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline FLIPFF＇ & ISK & Ittral & \multicolumn{3}{|l|}{PEDGFAM} & FAGE DOEG \\
\hline \multirow[t]{2}{*}{0930} & 0535 & 0086 & & \(E I\) & FE， \(27+256\) & LAST SECTAE \\
\hline & 05．3 & 1500 & & & & \\
\hline 0931 & 0530 & 16FE & & JHE F & FFITEL & IF NDT，FEFEEAT FDR \\
\hline 0935 & & & ＊ & & & HEWT SECTEF \\
\hline \multirow[t]{2}{*}{0935} & 053 E & 0207 & & LI & ET，SECEUF & LDAI SECTER EIIFFER \\
\hline & 0540 & 8000 & & & & \\
\hline 0954 & & & ＊ & & & POINTEF \\
\hline \multirow[t]{2}{*}{0935} & 054E & 0こ08 & & LI & RS，＞ 100 & LQAII IHITIAL SECTOR \\
\hline & 0544 & 0100 & & & & \\
\hline 0956 & & & － & & & HIMEEER \\
\hline 0937 & 0546 & 5 ET 40 & & Insar & 0 & TURN IH IIREIVE \\
\hline \multirow[t]{2}{*}{0935} & 0.548 & 0こ0E & FMIHDX & LI & RE，IITAIT & IISk IRTA MEITE \\
\hline & 0544 & PFFE & & & & \\
\hline \multirow[t]{2}{*}{0939} & 0540 & 04 E & & ELE： & הINTEWT & WEITE OT IHTEX FILSE \\
\hline & 054 E & TFFA & & & & \\
\hline \multirow[t]{2}{*}{0940} & 0550 & 0200 & & L．I & E0，45 & EEFEFT 45 TIMES \\
\hline & 0552 & 00ET & & & & \\
\hline 0941 & 0554 & 0415 & FFLFLE & CLE & － FE & WFITE FEST QF FQST－INIEX \\
\hline \multirow[t]{2}{*}{0948
094} & & & & & & GAF \\
\hline & 0556 & 0600 & & IEC & FO & \\
\hline 0944 & 0558 & 16FI & & IHTE & FFLFLE & \\
\hline \multirow[t]{3}{*}{0945} & 0¢5\％ & 11820 & & Have & STKMEK，ATKMMT & WFITE TEADE MAEK \\
\hline & 0.550 & 00ゆご & & & & \\
\hline & 055E & FF9E & & & & \\
\hline \multirow[t]{2}{*}{0948} & 0560 & 0 O00 & SESTLF & LI & F0， EC & FEFERT SE TIMES \\
\hline & 056 & 00E0 & & & & \\
\hline 0947 & 0564 & 0456 & FFLFL 3 & ELE & －FE & WFITE SE EYTE ERF \\
\hline 0943 & 056 & 0600 & & IES & F0 & \\
\hline 094. & 0568 & 16 FI & & IHE & FFLFL3 & \\
\hline \multirow[t]{3}{*}{0950} & 10564 & ［18こ0 & & MUWE & IICMEK，IMEKHT & WR ITE I II MARK \\
\hline & 0560 & n009 & & & & \\
\hline & 0565 & PFEE & & & & \\
\hline \multirow[t]{2}{*}{0951} & 0570 & 15540 & & Have & ITKHUM，－EE & WREITE TFACK HIMEEE \\
\hline & 057 － & EOFS & & & & \\
\hline 095 & 0.574 & 1580 & & Mave & E1E， \(\mathrm{EE}_{6}\) & WEITE SECDHI EVTE \\
\hline 0953 & 0575 & 1585 & & Mave & RE，+RE & WFITE SECTOR MUMEEF \\
\hline \multirow[t]{2}{*}{0954} & 0578 & 0 ec & & HI & EE，＞ 100 & IHCEEMEHT SECTOR HMMEEF： \\
\hline & 0574 & 0100 & & & & \\
\hline 0955 & 0570 & 15S0 & & Maw & F12，＊F & MFITE FIUFTH EYTE \\
\hline 0956 & OSTE & ISET & & Mase & \(\bullet E 7+, * R 6\) & WRITE ERC1 \\
\hline 0957 & 0.500 & ISET & &  & ＋ \(\mathrm{F} \cdot 7+\)＋ \(\mathrm{RG}_{6}\) & WRITE CRCE \\
\hline \multirow[t]{2}{*}{0958} & 0583 & 0 O 00 & & LI & E0， 17 & FEEFEAT 17 TIMES \\
\hline & 0584 & 0011 & & & & \\
\hline 0959 & 0580 & 04516 & FFLFL4 & ELE & － 86 & WFEITE III GAF \\
\hline 0960 & 0588 & 0600 & & DEE： & FOO & \\
\hline 0961 & 0584 & 16FI & & ITHE & FFLFL4 & \\
\hline \multirow[t]{2}{*}{096こ} & 0580 & DE04 & & LI & F4，IITAFLII & LDAI IATA fielit \\
\hline & 05SE & gOFF & & & & \\
\hline \multirow[t]{3}{*}{\[
\begin{aligned}
& 0963 \\
& 0964
\end{aligned}
\]} & & & ＊ & & & IMAEE PDINTER \\
\hline & 0590 & ［134 & & Mave & － \(\mathrm{FA} 4+\mathrm{DMENGT}\) & MEITE IARTA MAEK \\
\hline & 059E & TFSE & & & & \\
\hline \multirow[t]{2}{*}{096} & 0594 & \(0 こ 00\) & & LI & FO， 130 & EEFEAT 130 TIMES \\
\hline & 0596 & 0082 & & & & \\
\hline 096 & 0598 & ISE4 & FFLFLS & ADVE & － \(\mathrm{F} 4+\mathrm{P}\)＋ 6 & WEITE IIATA AHII GEC \\
\hline 096 & 059 & 0600 & & IEE & FOI & \\
\hline
\end{tabular}

Figure 32．Floppy Disk Control Program（Sheet 26 of 28）

FLDPPY IHSK EGHTRUL FREGRAM
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline 0968 & 0590 & 16 FI & & IHE & FFLFLS & \\
\hline 0969 & 059 E & 04115 & & ELE & - RE & WRITE FAD EYTE \\
\hline \multirow[t]{2}{*}{0970} & 05A0 & 0288 & & EI & FE, >27-256 & LAST EYTE? \\
\hline & 05AE & 2700 & & & & \\
\hline 0971 & 05 A 4 & 16017 & & . ITVE & EETLL & IF HIT, FQRMAT ME\%: SECTAR \\
\hline 0972 & 0.546 & \(04 \pi 5\) & \multirow[t]{5}{*}{FREILF} & ELR & -R6 & WEITE FRE-INIEX SAP \\
\hline 0973 & 0.583 & 1F04 & & TE & IHDE\% & DHTIL INDE\% \\
\hline 0974 & 0 OSAF & 16FI & & JHE & FEEILF & FULSE DCCURS \\
\hline 0975 & 05 CL & EE40 & & TINE & 0 & STEF HEAI TO HE:\% TEACK \\
\hline 0976 & 05AE & 10 EE & & . 1 HP & FEMTLF & FDEMAT HEXT TEACK \\
\hline \multirow[t]{3}{*}{0977} & 0580 & 1 E 04 & \multirow[t]{4}{*}{FRMTET} & \multirow[t]{3}{*}{SEZ} & \multirow[t]{3}{*}{SEL} & \multirow[t]{3}{*}{TISEH OFF IIFIVE} \\
\hline & 0505 & 1454 & & & & \\
\hline & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\(05 E 0+1147\)}} & & & & \\
\hline 0978 & & & & E & - 10 & FETURH \\
\hline 0979 & & & \multicolumn{4}{|l|}{************************************************************} \\
\hline 0980 & & & * & & & \\
\hline 0981 & & & * & \multicolumn{2}{|l|}{COMMAHII EOHTREL PRDGRAM:} & : EXECUT \\
\hline 0982 & & & * & & & \\
\hline 0938 & & & * & \multicolumn{3}{|l|}{} \\
\hline 0984 & & & * & \multicolumn{3}{|l|}{} \\
\hline 095 & & & * & \multicolumn{3}{|l|}{IH MEMORY.} \\
\hline 0986 & & & * & & & \\
\hline 0987 & & & * & \multicolumn{2}{|l|}{EHTE'Y FARAMETERS:} & \(\mathrm{FE}=\) EHTRY FOINT \\
\hline 0988 & & & \multirow[t]{2}{*}{ERECITT} & & & \\
\hline 0989 & \[
\begin{aligned}
& 05 \mathrm{B4} \\
& 0382
\end{aligned}
\] & \[
\begin{array}{r}
0458 \\
-0554
\end{array}
\] & & E & - RS & EFATHEH TO EHTEY PGINT \\
\hline 0990 & & & \multicolumn{4}{|l|}{+**********************************************************} \\
\hline 0991 & & & * & \multicolumn{3}{|l|}{\multirow[b]{2}{*}{}} \\
\hline 0992 & & & + & & & \\
\hline 0993 & & & \multicolumn{3}{|l|}{-} & \\
\hline 0994 & & & \multirow[t]{2}{*}{+} & \multicolumn{2}{|l|}{THIS COMMArHI EHAELES TH} & He dfermtar ta enter \\
\hline 0995 & & & & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{IIATA IHTL SEDUEHTIAL ME}} & MMEFY LDEAT IDHS. \\
\hline 0996 & & & - & & & \multirow[b]{3}{*}{\[
\begin{aligned}
& \mathrm{EB}= \text { EEGIGHIHG MEMGRY } \\
& \text { LDCATIDM }
\end{aligned}
\]} \\
\hline 0997 & & & * & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{ChLLING FARAMETEFS:}} & \\
\hline 0978 & & & * & & & \\
\hline 0979 & & & * & \multirow{4}{*}{LI} & \multirow{4}{*}{F\%, \({ }^{\text {a }}\)} & \multirow{4}{*}{LUAI EYTE EQUHT} \\
\hline 1000 & 05 EE & 0209 & \multirow[t]{3}{*}{EHTEF} & & & \\
\hline & 05 ES & 0008 & & & & \\
\hline & \multicolumn{2}{|l|}{\(0 \mathrm{OSO*} 05 \mathrm{ES}\)} & & & & \\
\hline 1001 & OSEA & EF00 & & HLILH & 0 & HEW LIHE \\
\hline 100 C & 05 EC & EECS & & H:14E & FB & PRIHT FIFST E'GTE DF ADIREESS \\
\hline 1003 & 05 EE & 060 & & SUPE & Re & EEVERSE E'YTES \\
\hline 1004 & 0500 & EFAO & & SHIT & DEACKP & EHCKSFACE \\
\hline & 050 & \(00.37^{\circ}\) & & & & \\
\hline 1005 & 0504 & こECS & & HW14E & E8 & PREINT SECDHD E'TE OF RIDEESS \\
\hline 1006 & 0506 & DECS & & SUFE & Fe & RESTIRE EYTES \\
\hline 1007 & 0508 & EEIE & EHTLF & H:ME & - FS & FFEIHT MEMDEY COMTEMTS \\
\hline 1008 & 0SEA & こE9 & & HECE & - \(\mathrm{ES}^{\text {d }}\) & FEAI FHII STGEE HEW URLIIE \\
\hline 1009 & 0500 & 0588 & & IHE & EE & IJFIIMTE MIIIRESS PGIMTEF: \\
\hline 1010 & DSEE & 0609 & & DEE & F9 & IEEFEMENT EYTE EOUHT \\
\hline 1011 & 0510 & 13FE & & JEO & EHTEF & IF O, MEW LIME \\
\hline 1012 & 05LE & 10 FA & & MF & EHTLF & ELSE, FETCH HE\%T EYTE \\
\hline
\end{tabular}

Figure 32. Floppy Disk Control Program (Sheet 27 of 28)


Figure 32. Floppy Disk Control Program (Sheet 28 of 28)

\section*{Appendiz and Glossary}

\section*{GLOSSARY}
absolute address: 1 . An address that is permanently assigned by the machine designer to a storage location. 2. A pattern of characters that identifies a unique storage location without further modification. 3. Synonymous with machine address, specific address.
access time: The time interval between the request for information and the instant this information is available. accumulator: A device which stores a number and which, on receipt of another number, adds the two and stores the sum.
address: An expression, usually numerical, which designates a specific location in a storage or memory device.
address format: 1 . The arrangement of the address parts of an instruction. The expression "plus-one" is frequently used to indicate that one of the addresses specifies the location of the next instruction to be executed, such as one-plus-one, two-plus-one, three-plus-one, four-plus-one. 2. The arrangement of the parts of a single address, such as those required for identifying channel, module, track, etc., in a disc system.
address register: A register in which an address is stored.
ALGOL: ALGOrithmic Language. A language primarily used to express computer programs by algorithms. algorithm: A term used by mathematicians to describe a set of procedures by which a given result is obtained.
alphanumeric: Pertaining to a character set that contains letters, digits, and usually other characters such as punctuation marks.

ALU: Arithmetic Logic Unit, a computational subsystem which performs the mathematical operations of a digital system.
analog: Electric analog information is information represented by a variable property of electricity, such as voltage, current, amplitude of waves or pulses, or frequency of waves or pulses. Analog circuitry, also called "linear" circuitry, is circuitry that varies certain properties of electricity continuously and smoothly over a certain range, rather than switching suddenly between certain levels.

AND: A logic operator having the property that if P is a statement, Q is a statement, R is a statement . . , then the AND of \(P, Q, R \ldots\) is true if all statements are true, false if any statement is false. P AND Q is often represented by \(P \cdot Q\) or \(P Q\). Synonymous with logical multiply.
arithmetic shift: 1 . A shift that does not affect the sign position. 2. A shift that is equivalent to the multiplication of a number by a positive or negative integral power of the radix.

ASCII: (American National Standard Code for Information Interchange, 1968) The standard code, using a coded character set consisting of 7 -bit coded characters ( 8 bits including parity check), used for information interchange among data processing systems, communication systems, and associated equipment. The ASCII set consists of control characters and graphic characters. Synonymous with USASCII.
assemble: To prepare a machine language program from a symbolic language program by substituting absolute operation codes for symbolic operation codes and absolute or relocatable addresses for symbolic addresses.
assembler: A computer program that assembles.
asynchronous device: A device in which the speed of operation is not related to any frequency in th system to which it is connected.
base: 1 . a reference value. 2. A number that is multiplied by itself as many times as indicated by an exponent. 3. Same as radix.
base address: A given address from which an absolute address is derived by combination with a relative address.
band: A unit of signaling speed cqual to the nuinteri of disciete conditions or signal events per second. For exampie, one baud equals one-half dot cycle per second in Morse code, one bit per second in a train of binary signals, and one 3-bit value per second in a train of signals each of which can assume one of eight different states.

BCD: Binary coded decimal notation.
benchmark problem: A problem used to evaluate the performance of hardware or software or both.
binary: 1. Pertaining to a characteristic or property involving a selection, choice, or condition in which there are two possibilities. 2. Pertaining to the number representation system with a radix of two.
binary coded decimal (BCD): A binary numbering system for coding decimal numbers in groups of 4 bits. The binary value of these 4-bit groups ranges from 0000 to 1001 , and codes the decimal digits " 0 " through " 9 ". To count to 9 takes 4 bits; to count to 99 takes two groups of 4 bits; to count to 999 takes three groups of 4 bits, etc.
block diagram: A diagram of a system, instrument, or computer in which the principal parts are represented by suitable associated geometrical figures to show both the basic functions and the functional relationships among the parts.
block transfer: The process of transmitting one or more blocks of data where the data are organized in such blocks.
bootstrap: A technique or device designed to bring itself into a desired state by means of its own action, e.g., a machine routine whose first few instructions are sufficient to bring the rest of itself into the computer from an input device.
borrow: An arithmetically negative carry.
branch: 1. A set of instructions that is executed between two successive decision instructions. 2. To select a branch as in definition 1.3. A direct path joining two nodes of a network or graph. 4. Loosely, a conditional jump.
branching: A method of selecting, on the basis of results, the next operation to execute while the program is in progress.
breakpoint: A place in a routine specified by an instruction, instruction digit, or other condition, where the routine may be interrupted by external intervention or by a monitor routine.
buffer: An isolating circuit used to avoid reaction of a driven circuit on the corresponding driver circuit. Also, a storage device used to compensate for a difference in the rate of flow of information or the time of occurrence of events when transmitting information from one device to another.
bus: One or more conductors used for transmitting signals or power.
byte: A sequence of adjacent binary digits operated upon as a unit and usually shorter than a computer word. Usually 8 bits.
carry: One or more digits, produced in connection with an arithmetic operation on one digit place of two or more numerals in positional notation, that are forwarded to another digit place for processing there.

CCD: Charge-coupled device. A means for very dense serial-access storage of bits as tiny packets of electric charge moving along the surface of a semiconductor chip.
central processor unit (CPU): Part of a computer system which contains the main storage, arithmetic unit, and special register groups. It performs arithmetic operations, controls instruction processing, and provides timing signals and other housekeeping operations.
character: A letter, digit, or other symbol that is used as part of the organization, control, or representation of data. A character is often in the form of a spatial arrangement of adjacent or connected strokes.
character check: A check that verifies the observance of rules for the formation of characters.
check bit: A binary check digit, e.g., a parity bit.
check digit: A digit used for purpose of performing a check.
checkpoint: A place in a routine where a check or a recording of data for restart purposes, is performed.
chip-enable input: A control input that when active permits operation of the integrated circuit for input, internal transfer, manipulation, refreshing, and/or output of data and when inactive causes the integrated circuit to be in a reduced-power standby mode.

\section*{GLOSSARY}
circulating register: A shift register in which data moved out of one end of the register are reentered into the other end as in a closed loop.
clock: 1 . A device that generates periodic signals used for synchronization. 2. A register whose content changes at regular intervals in such a way as to measure time.

COBOL: (Common Business Oriented Language) A business data processing language.
code: 1 . A set of unambiguous rules specifying the way in which data may be represented, e.g., the set of correspondences in the standard code for information interchange. Synonymous with coding scheme. 2. In telecommunications, a system of rules and conventions according to which the signals representing data can be formed, transmitted, received, and processed. 3. In data processing, to represent data or a computer program in a symbolic form that can be accepted by a data processor.
communication link: The physical means of connecting one location to another for the purpose of transmitting and receiving data.
compile: To prepare a machine language program from a computer program written in another programming language by making use of the overall logic structure of the program, or generating more than one machine instruction for each symbolic statement, or both, as well as performing the function of an assembler.
compiler: A program that compiles.
complement: A number that can be derived from a specified number by subtracting it from a second specified number. For example, in radix notation, the second specified number may be a given power of the radix or one less than a given power of the radix. The negative of a number is often represented by its complement.
computer: A data processor that can perform substantial computation, including numerous arithmetic or logic operations, without intervention by a human operator during the run.
conditional jump: A jump that occurs if specified criteria are met.
controller: Digital subsystem responsible for implementing "how" a system is to function. Not to be confused with "timing" as timing tells the system "when" to perform its function.
counter: A circuit which counts input pulses and will give an output pulse after receiving a predetermined number of input pulses.

CRU: Communications Register Unit: a command-driven bit addressable I/O interface. The processor instruction can set, reset, or test any bit in the CRU array or move data between the memory and CRU data fields.
cycle: 1. An interval of space or time in which one set of events or phenomena is completed. 2. Any set of operations that is repeated regularly in the same sequence. The operations may be subject to variations on each repetition.
data: 1. A representation of facts, concepts, or instructions in a formalized manner suitable for communication, interpretation, or processing by humans or automatic means. 2. Any representations such as characters or analog quantities to which meaning is or might be assigned.
data bus: One method of input-output for a system where data are moved into or out of the digital system by way of a common bus connected to several subsystems.
data processing: The execution of a systematic sequence of operations performed upon data. Synonymous with information processing.
data selector: A combinational building-block that routes data from one of several inputs to a single output, according to control signals. Also called "multiplexer." Two or more such one-bit selectors operating in parallel would be called a "two-bit data selector," etc.
debug: To detect, locate, and remove mistakes from a routine or malfunctions from a computer. Synonymous with troubleshoot.
decimal: 1. Pertaining to a characteristic or property involving a selection, choice, or condition in which there are ten possibilities. 2. Pertaining to the number representation system with a radix of ten.
decimal digit: In decimal notation, one of the characters 0 through 9 .
decoder: A conversion circuit that accepts digital input information - in the memory case, binary address information - that appears as a small number of lines and selects and activates one line of a large number of output lines.
digital: 1. Pertaining to data in the form of digits. 2. Contrast with analog. 3. Information in discrete or quantized form; not continuous.
direct access: Pertaining to the process of obtaining data from, or placing data into, storage where the time required for such access is independent of the location of the data most recently obtained or placed in storage.
direct addressing: Method of programming that has the address pointing to the location of data or the instruction that is to be used.
direct memory access channel (DMA): A method of input-output for a system that uses a small processor whose sole task is that of controlling input-output. With DMA, data are moved into or out of the system without program intervention.
double precision: Pertaining to the use of two computer words to represent a number
dump: 1 . To copy the contents of all or part of a storage, usually from an internal storage into an external storage. 2. A process as in definition 1 above. 3. The data resulting from the process as in definition 1 above.
duplex: In communications, pertaining to a simultaneous two-way independent transmission in both directions. Contrast with half duplex. Synonymous with full duplex.
edge triggering: Activation of a circuit at the edge of the pulse as it begins its change. Circuits then trigger at the edge of the input pulse rather than sensing a level change.
edit: To modify the form or format of data, e.g., to insert or delete characters such as page numbers or decimal points.
effective address: The address that is derived by applying any specified indexing or indirect addressing results to the specified address and that is actually used to identify the current operand.
emulate: To imitate one system with another such that the imitating system accepts the same data, executes the same programs, and achieves the same results as the imitated system.
encode: To apply a set of unambiguous rules specifying the way in which data may be represented such that a subsequent decoding is possible. Synonymous with code.
entry point: In a routine, any place to which control can be passed.
EPROM: Eraseable and programmable read-only memory. An IC memory chip whose stored data can be read at random. The data can be erased and new data can be stored, but only by a special system other than the one in which the memory is used.
erase: To obliterate information from a storage medium, e.g., to clear, to overwrite.
error: Any discrepancy between a computed, observed, or measured quantity and the true, specified, or theoretically correct value or condition.
exclusive-OR function: A modified form of the OR function which has a logic equation equal to the sum output of the half-adder.
execute: That portion of a computer cycle during which a selected control word or instruction is accomplished.
exponent: In a floating-point representation, the numeral, of a pair of numerals representing a number, that indicates the power to which the base is raised.
family: A family of digital integrated circuits is a group of ICs that use the same general design style for all gates, and processed during manufacture in much the same way, and whose input and output signals are all "compatible" with one another so that one can transmit to another.
fetch: That portion of a computer cycle during which the next instruction is retrieved from memory.
field: In a record, a specified area used for a particular category of data, e.g., a group of card columns used to represent a wage rate, a set of bit locations in a computer word used to express the address of the operand.
first-in first-out (FIFO) memory: A memory from which data bytes or words can be read in the same order, but not necessarily at the same rate, as that of the data entry.
fixed-point representation: A positional representation in which each number is represented by a single set of digits, the position of the radix point being fixed with respect to one end of the set, according to some convention.
flag: 1. Any of various types of indicators used for identification, e.g., a wordmark. 2. A character that signals the occurrence of some condition, such as the end of a word. 3. Synonymous with mark, sentinel, tag.
flip-flop (storage element): A circuit having two stable states and the capability of changing from one state to another with the application of a control signal and remaining in that state after removal of signals.
flow chart: A graphical representation for definition, analysis, or solution of a problem, in which symbols are used to represent operations, data, flow, equipment, etc.
format: The arrangement of data.
FORTRAN: (FORmula TRANslating system) A language primarily used to express computer programs by arithmetic formulas.
function: 1. A specific purpose of an entity, or its characteristic action. 2. In communications, a machine action such as a carriage return or line feed.
gate: 1. A device having one output channel and one or more input channels, such that the output channel state is completely determined by the input channel states, except during switching transients. 2. A combinational logic element having at least one input channel. 3. An AND gate. 4. An OR gate.
general-purpose computer: A computer that is designed to handle a wide variety of problems.
generate: To produce a program by selection of subsets from a set of skeletal coding under the control of parameters.
half duplex: In communications, pertaining to an alternate, one way at a time, independent transmission. Contrast with duplex.
hardware: Physical equipment, as opposed to the computer program or method of use, e.g., mechanical, magnetic, electrical, or electronic devices.
hold time: Hold time, \(t_{h}\). The interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.
immediate address: Pertaining to an instruction in which an address part contains the value of an operand rather than its address. Synonymous with zero-level address.
indexed address: An address that is modified by the content of an index register prior to or during the execution of a computer instruction.
indexing: In computers, a method of address modification that is implemented by means of index registers.
index register: A register whose content may be added to or subtracted from the operand address prior to or during the execution of a computer instruction.
indirect addressing: Programming method that has the initial address being the storage location of a word that contains another address. This indirect address is then used to obtain the data to be operated upon.
input/output devices (I/O): Computer hardware by which data is entered into a digital system or by which data are recorded for immediate or future use.
instruction: A statement that specifies an operation and the values or locations of its operands.
instruction cycle: The period of time during which a programmed system obeys a particular instruction. instruction register: A register that stores an instruction for execution.
interface: A shared boundary. An interface might be a hardware component to link two devices or it might be a portion of storage or registers accessed by two or more computer programs.
interrupt: To stop a process in such a way that it can be resumed.
jump: A departure from the normal sequence of executing instructions in a computer.
jump conditions: Conditions defined in a transition table that determine the changes of flip-flops from one state to another state.
label: One or more characters used to identify a statement or an item of data in a computer program.
language: A set of representations, conventions, and rules used to convey information.
large scale integration (LSI): The simultaneous realization of large area chips and optimum component packing density, resulting in cost reduction by maximizing the number of system connections done at the chip level. Circuit complexity above 100 gates.
level: The degree of subordination in a hierarchy.
linkage: In programming, coding that connects two separately coded routines.
load: In programming, to enter data into storage or working registers.
location: Any place in which data may be stored.
logic diagram: A diagram that represents a logic design and sometimes the hardware implementation.
logic shift: A shift that affects all positions.
logic symbol: 1. A symbol used to represent a logic element graphically. 2. A symbol used to represent a logic operator.
loop: A sequence of instructions that is executed repeatedly until a terminal condition prevails.
LSB: Least significant bit.
machine code: An operation code that a machine is designed to recognize. Usually expressed in ones and zeros. macroinstruction: An instruction in a source language that is equivalent to a specified sequence of machine instructions.
macroprogramming: Programming with macroinstructions.
magnetic bubble: A tiny moveable magnetized region formed under certain conditions in a thin film of magnetic garnet crystal fabricated similar to an IC. Such bubbles provide very dense serial-access storage of bits.
magnetic drum: A right circular cylinder with a magnetic surface on which data can be stored by selective magnetization of portions of the curved surface.
main storage: The general-purpose storage of a computer. Usually, main storage can be accessed directly by the operating registers. Contrast with auxiliary storage.
mask: 1. A pattern of characters that is used to control the retention or elimination of portions of another pattern of characters. 2. \(A\) filter.
microprocessor: An IC (or set of a few ICs) that can be programmed with stored instructions to perform a wide variety of functions, consisting at least of a controller, some registers, and some sort of ALU (that is, the basic parts of a simple CPU.)
mnemonic symbol: A symbol chosen to assist the human memory, e.g., an abbreviation such as "mpy" for "multiply".
modem: (MOdulator - DEModulator) A device that modulates and demodulates signals transmitted over communication facilities.

MSB: Most significant bit.
multiplex: To interleave or simultaneously transmit two or more messages on a single channel.
multiprocessing: 1. Pertaining to the simultaneous execution of two or more computer programs or sequences of instructions by a computer or computer network. 2. Loosely, parallel processing.
multiprocessor: A computer employing two or more processing units under integrated control.
multiprogramming: Pertaining to the concurrent execution of two or more programs by a computer.
MUX: Multiplexer.
NAND: A logic operator having the property that if P is a statement, Q is a statement, R is a statement, . . , then the NAND of \(P, Q, R, \ldots\) is true if at least one statement is false, false if all statements are true. Synonymous with NOT-AND, Sheffer stroke.
nest: To imbed subroutines or data in other subroutines or data at a different hierarchical level such that the different levels of routines or data can be executed or accessed recursively.
noise: Any signal that isn't supposed to be there. Electrical noise may be caused by small, irregular sparks when a switch is opened or closed. Or it may be caused by radio waves or by electric or magnetic fields generated by one wire and picked up by another.
NOR: A logic operator having the property that if P is a statement, Q is a statement, R is a statement, \(\ldots\), then the NOR of \(P, Q, R, \ldots\) is true if all statements are false, false if at least one statement is true. \(P\) NOR \(Q\) is often represented by a combination of "OR" and "NOT" symbols, such as \(\overline{(P+Q)}\). P NOR Q is also called "neither P nor Q". Synonymous with NOT-or.

NOT: A logic operator having the property that if P is a statement, then the NOT of P is true if P is false, false if P is true. The NOT of P is often represented by P .
object code: Output from a compiler or assembler which is itself executable machine code or is suitable for processing to produce executable machine code.
object language: The language to which a statement is translated.
operand: That which is operated upon. An operand is usually identified by an address part of an instruction. operating system: Software which controls the execution of computer programs and which may provide scheduling, debugging, input/output control, accounting, compilation, storage assignment, data management, and related services.
operation: 1. A defined action, namely, the act of obtaining a result from one or more operands in accordance with a rule that completely specifies the result for any permissible combination of operands. 2. The set of such acts specified by such a rule, or the rule itself. 3. The act specified by a single computer instruction. 4. A program step undertaken or executed by a computer, e.g., addition, multiplication, extraction, comparison, shift, transfer. The operation is usually specified by the operator part of an instruction. 5. The specific action performed by a logic element.
pack: To compress data in a storage medium by taking advantage of known characteristics of the data, in such a way that the original data can be recovered, e.g., to compress data in a storage medium by making use of bit or byte locations that would otherwise go unused.
parallel operation: The organization of data manipulating within circuitry wherein all the digits of a word are transmitted simultaneously or separate lines in order to speed up operation.
parity check: A check that tests whether the number of ones (or zeros) in an array of binary digits is odd or even. Synonymous with odd-even check.
PC: Program counter.
peripheral equipment: Units which work in conjunction with a computer but are not part of it.
phase: The time interval for each clock "cycle" in a system may be divided into two or more "phases". The phases are defined by pulses in a separate network of wires for each phase. During a particular phase, the signal in that clock network is in the state defined as "active". The clock cycles are repeated over and over again, phase by phase. The phases provide a method of making several things happen in the proper order during one clock cycle.
PLA (programmable logic array): An integrated circuit that employs ROM matrices to combine sum and product terms of logic networks.
positive logic: Logic in which the more-positive voltage represents the " 1 " state; the less positive voltage represents the " 0 " state.
priority interrupt: Designation given to method of providing some commands to have precedence over others thus giving one condition of operation priority over another.
problem oriented language: A programming language designed for the convenient expression of a given class of problems.
processor: 1. In hardware, a data processor. 2. In software, a computer program that includes the compiling, assembling, translating, and related functions for a specific programming language, COBOL processor, or FORTRAN processor.
program: 1. A series of actions proposed in order to achieve a certain result. 2. Loosely, a routine. 3. To design, write, and test a program as in definition 1 above. 4 . Loosely, to write a routine.
programmable read only memory (PROM): A fixed program, read only, semiconductor memory storage element that can be programmed after packaging.

PROM: Programmable read only memory.
propagation delay: The time required for a change in logic level to be transmitted through an element or a chain of elements.
pulse width: Pulse width, \(\mathrm{t}_{\mathrm{w}}\) The time interval between specified reference points on the leading and trailing edges of the pulse waveform.
pushdown list: A list that is constructed and maintained so that the item to be retrieved is the most recently stored item in the list, i.e., last in, first out.
pushdown stack: A set of registers which implement a pushdown list.
RAM: Random access memory.
random access memory (RAM): A memory from which all information can be obtained at the output with approximately the same time delay by choosing an address randomly and without first searching through a vast amount of irrelevant data.
read only memory (ROM) A fixed program semiconductor storage element that has been preprogrammed at the factory with a permanent program.
real time: 1. Pertaining to the actual time during which a physical process transpires. 2. Pertaining to the performance of a computation during the actual time that the related physical process transpires, in order that results of the computation can be used in guiding the physical process.
recovery time: Sense Recovery time, \(\mathrm{t}_{\mathrm{SR}}\) The time interval needed to switch a memory from a write mode to a read mode and to obtain valid data signals at the output.
refresh: Method which restores charge on capacitance which deteriorates because of leakage.

\section*{GLOSSARY}
register: Temporary storage for digital data.
Relative address: The number that specifies the difference between the absolute address and the base address. relocate: In computer programming, to move a routine from one portion of storage to another and to adjust the necessary address references so that the routine, in its new location, can be executed.

ROM: Read only memory.
routine: An ordered set of instructions that may have some general or frequent use.
sequencing: Control method used to cause a set of steps to occur in a particular order.
sequential logic systems: Digital system utilizing memory elements.
serial: 1. Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or channel. 2. Pertaining to the sequencing of two or more processes. 3. Pertaining to the sequential processing of the individual parts of a whole such as the bits of a character or the characters of a word, using the same facilities of successive parts. 4. Contrast with parallel.
serial operation: The organization of data manipulation within circuitry wherein the digits of a word are transmitted one at a time along a single line. The serial mode of operation is slower than parallel operation, but utilizes less complex circuitry.
set-up time: The minimum amount of time that data must be present at an input to ensure data acceptance when the device is clocked.
shift: A movement of data to the right or left.
shift register: A register in which the stored data can be moved to the right or left.
sign and magnitude notation: A system of notation where binary numbers are represented by a sign-bit and one or more number bits:
significant digit: A digit that is needed for a certain purpose, particularly one that must be kept to preserve a specific accuracy or presicion.
sign position: A position, normally located at one end of a number, that contains an indication of the algebraic sign of the number.
simulate: 1 . To represent certain features of the behavior of a physical or abstract system by the behavior of another system. 2. To represent the functioning of a device, system, computer program by another, e.g., to represent the functioning of one computer by another, to represent the behavior of a physical system by the execution of a computer program, to represent a biological system by a mathematical model.
simulator: A device, system, or computer program that represents certain features of the behavior of a physical or abstract system.
software: A set of computer programs, procedures, and possibly associated documentation concerned with the operation of a data processing system, e.g., compilers, library routines, manuals, circuit diagrams.
source language: The language from which a statement is translated.
source program: A computer program written in a source language.
state: The condition of an input or output of a circuit as to whether it is a logic " 1 " or a logic " 0 ". The state of a circuit (gate or flip-flop) refers to its output. A flip-flop is said to be in the " 1 " state when its Q output is " 1 ". A gate is in the " 1 " state when its output is " 1 ".
stait storage elements: Storage elements which contain storage cells that reiain their informaion as lung as power is applied unless the information is altered by external excitation.
stored program: A set of instructions in memory specifying the operations to be performed.
stored program computer: A computer controlled by internally stored instructions that can synthesize, store, and in some cases alter instruction as though they were data and that can subsequently execute these instructions.
subroutine: A routine that can be part of another routine.
synchronous: Refers to two or more things made to happen in a system at the same time, by means of a common clock signal.
temporary storage: In programming, storage locations reserved for intermediate results. Synonymous with working storage.
terminal: A point in a system or communication network at which data can either enter or leave.
transmit: To send data from one location and to receive the data at another location. Synonymous with transfer definition 2 , move.

TTL: Bipolar semiconductor transistor-transistor coupled logic circuits.
USASCII: United States of America Standard Code for Information Interchange. The standard code used by the United State for transmission of data. Sometimes simply referred to as the "as'ki" code.
variable: A quantity that can assume any of a given set of values.
volatile storage: A storage device in which stored data are lost when the applied power is removed.
word: A character string or a bit string considered as an entity
working storage: Same as temporary storage.
WR: Working register.
workspace: In the 9900 , a set of 16 consecutive words of memory referred to by many of the instructions.
write: To record data in a storage device or a data medium. The recording need not be permanent, such as the writing on a cathode ray tube display device.

\section*{Table K-1. Hexadecimal Arithmetic}

ADDITION TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F \\
\hline 1 & 02 & 03 & 04 & 05 & 06 & 07 & 08 & 09 & 0A & OB & 0 C & OD & OE & 0F & 10 \\
\hline 2 & 03 & 04 & 05 & 06 & 07 & 08 & 09 & 0A & OB & \({ }^{0} \mathrm{C}\) & OD & OE & OF & 10 & 11 \\
\hline 3 & 04 & 05 & 06 & 07 & 08 & 09 & 0A & OB & OC & 0D & OE & OF & 10 & 11 & 12 \\
\hline 4 & 05 & 06 & 07 & 08 & 09 & 0A & 0B & \({ }^{0} \mathrm{C}\) & 0D & OE & OF & 10 & 11 & 12 & 13 \\
\hline 5 & 06 & 07 & 08 & 09 & 0A & OB & 0 C & OD & OE & 0F & 10 & 11 & 12 & 13 & 14 \\
\hline 6 & 07 & 08 & 09 & 0A & OB & OC & OD & OE & OF & 10 & 11 & 12 & 13 & 14 & 15 \\
\hline 7 & 08 & 09 & 0A & OB & OC & 0D & 0E & 0F & 10 & 11 & 12 & 13 & 14 & 15 & 16 \\
\hline 8 & 09 & 0A & OB & \({ }^{0} \mathrm{C}\) & 0D & OE & OF & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 \\
\hline 9 & 0A & 0B & 0C & 0D & OE & 0F & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 \\
\hline A & OB & OC & OD & 0E & OF & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 \\
\hline B & 0C & OD & OE & OF & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 1A \\
\hline C & 0D & OE & 0F & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 1A & 1B \\
\hline D & OE & 0F & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 1A & 1B & 1 C \\
\hline E & 0F & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 1A & 1 B & 1C & 1D \\
\hline F & 10 & 11 & 12 & 13 & 14 & 15 & 16 & 17 & 18 & 19 & 1A & 1B & 1 C & 1D & 1E \\
\hline
\end{tabular}

MULTIPLICATION TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F \\
\hline 2 & 04 & 06 & 08 & 0A & 0 C & OE & 10 & 12 & 14 & 16 & 18 & 1A & 1 C & 1E \\
\hline 3 & 06 & 09 & OC & OF & 12 & 15 & 18 & 1B & 1E & 21 & 24 & 27 & 2A & 2D \\
\hline 4 & 08 & 0 C & 10 & 14 & 18 & 1C & 20 & 24 & 28 & 2 C & 30 & 34 & 38 & 3C \\
\hline 5 & 0A & OF & 14 & 19 & 1E & 23 & 28 & 2D & 32 & 37 & 3 C & 41 & 46 & 4B \\
\hline 6 & OC & 12 & 18 & 1E & 24 & 2A & 30 & 36 & 3C & 42 & 48 & 4E & 54 & 5A \\
\hline 7 & OE & 15 & 1 C & 23 & 2A & 31 & 38 & 3F & 46 & 4D & 54 & 5B & 62 & 69 \\
\hline 8 & 10 & 18 & 20 & 28 & 30 & 38 & 40 & 48 & 50 & 58 & 60 & 68 & 70 & 78 \\
\hline 9 & 12 & 1B & 24 & 2D & 36 & 3F & 48 & 51 & 5A & 63 & 6C & 75 & 7E & 87 \\
\hline A & 14 & 1E & 28 & 32 & 3C & 46 & 50 & 5A & 64 & 6E & 78 & 82 & 8C & 96 \\
\hline B & 16 & 21 & 2C & 37 & 42 & 4D & 58 & 63 & 6 E & 79 & 84 & 8 F & 9A & A5 \\
\hline C & 18 & 24 & 30 & 3C & 48 & 54 & 60 & 6C & 78 & 84 & 90 & 9 C & A8 & B4 \\
\hline D & 1 A & 27 & 34 & 41 & 4E & 5B & 68 & 75 & 82 & 8F & 9 C & A9 & B6 & C3 \\
\hline E & 1C & 2A & 38 & 46 & 54 & 62 & 70 & 7E & 8C & 9A & A8 & B6 & C4 & D2 \\
\hline F & 1E & 2D & 3 C & 4B & 5A & 69 & 78 & 87 & 96 & A5 & B4 & C3 & D2 & E1 \\
\hline
\end{tabular}

Table K-2. Table of Powers of \(\mathbf{1 6}_{\mathbf{1 0}}\)


Table K-3. Table of Powers of \(\mathbf{1 0}_{16}\)


Table K-4. Table of Powers of Two
```

$2^{\text {n }} \quad$ n $\quad 2^{-n}$
$\begin{array}{lll}1 & 0 & 1.0\end{array}$
$\begin{array}{lll}2 & 1 & 0.5\end{array}$
$\begin{array}{lll}4 & 2 & 0.25\end{array}$
$8 \quad 30.125$
$\begin{array}{llll}16 & 4 & 0.062 & 5\end{array}$
$\begin{array}{llll}32 & 5 & 0.031 & 25\end{array}$
$\begin{array}{llll}64 & 6 & 0.015 & 625\end{array}$
$\begin{array}{llll}128 & 7 & 0.007 \quad 812 \quad 5\end{array}$
$\begin{array}{lllll}256 & 8 & 0.003 & 906 & 25\end{array}$
$\begin{array}{lllll}512 & 9 & 0.001 & 953 & 125\end{array}$
$\begin{array}{lllllll}1 & 024 & 10 & 0.000 & 976 & 562 & 5\end{array}$
$\begin{array}{lllllll}2 & 048 & 11 & 0.000 & 488 & 281 & 25\end{array}$
$\begin{array}{lllllll}4 & 096 & 12 & 0.000 & 244 & 140 & 625\end{array}$
$\begin{array}{llllllll}8 & 192 & 13 & 0.000 & 122 & 070 & 312 & 5\end{array}$
$\begin{array}{llllllll}16 & 384 & 14 & 0.000 & 061 & 035 & 156 & 25\end{array}$
$\begin{array}{llllllll}32 & 768 & 15 & 0.000 & 030 & 517 & 578 & 125\end{array}$
$\begin{array}{lllllllll}65 & 536 & 16 & 0.000 & 015 & 258 & 789 & 062 & 5\end{array}$
$\begin{array}{lllllllll}131 & 072 & 17 & 0.000 & 007 & 629 & 394 & 531 & 25\end{array}$
$\begin{array}{lllllllll}262 & 144 & 18 & 0.000 & 003 & 814 & 697 & 265 & 625\end{array}$
$\begin{array}{llllllllll}524 & 288 & 19 & 0.000 & 001 & 907 & 348 & 632 & 812 & 5\end{array}$
$\begin{array}{lllllllllll}1 & 048 & 576 & 20 & 0.000 & 000 & 953 & 674 & 316 & 406 & 25\end{array}$
$\begin{array}{lllllllllll}2 & 097 & 152 & 21 & 0.000 & 000 & 476 & 837 & 158 & 203 & 125\end{array}$
$\begin{array}{llllllllllll}4 & 194 & 304 & 22 & 0.000 & 000 & 238 & 418 & 579 & 101 & 562 & 5\end{array}$
$\begin{array}{llllllllllll}8 & 388 & 608 & 23 & 0.000 & 000 & 119 & 209 & 289 & 550 & 781 & 25\end{array}$
$\begin{array}{llllllllllll}16 & 777 & 216 & 24 & 0.000 & 000 & 059 & 604 & 644 & 775 & 390 & 625\end{array}$
$\begin{array}{lllllllllllll}33 & 554 & 432 & 25 & 0.000 & 000 & 029 & 802 & 322 & 387 & 695 & 312 & 5\end{array}$
$\begin{array}{lllllllllllll}67 & 108 & 864 & 26 & 0.000 & 000 & 014 & 901 & 161 & 193 & 847 & 656 & 25\end{array}$
$\begin{array}{lllllllllllll}134 & 217 & 728 & 27 & 0.000 & 000 & 007 & 450 & 580 & 596 & 923 & 828 & 125\end{array}$
$\begin{array}{llllllllllllll}268 & 435 & 456 & 28 & 0.000 & 000 & 003 & 725 & 290 & 298 & 461 & 914 & 062 & 5\end{array}$
$\begin{array}{llllllllllllll}536 & 870 & 912 & 29 & 0.000 & 000 & 001 & 862 & 645 & 149 & 230 & 957 & 031 & 25\end{array}$
$\begin{array}{lllllllllllllll}1 & 073 & 741 & 824 & 30 & 0.000 & 000 & 000 & 931 & 322 & 574 & 615 & 478 & 515 & 625\end{array}$
$\begin{array}{llllllllllllllll}2 & 147 & 483 & 648 & 31 & 0.000 & 000 & 000 & 465 & 661 & 287 & 307 & 739 & 257 & 812 & 5\end{array}$

```

\section*{Table K 5. Hexadecimal-Decimal Integer}

Conversion Table
The table appearing on the following pages provides a means for direct conversion of decimal integers in the range of 0 to 4095 and for hexadecimal integers in the range of 0 to FFF.
To convert numbers above those ranges, add table values to the figures below:
\begin{tabular}{|c|c|c|c|}
\hline Hexadecimal & Decimal & Hexadecimal & Decimal \\
\hline 01000 & 4096 & 20000 & 131072 \\
\hline 02000 & 8192 & 30000 & 196608 \\
\hline 03000 & 12288 & 40000 & 262144 \\
\hline 04000 & 16384 & 50000 & 327680 \\
\hline 05000 & 20480 & 60000 & 393216 \\
\hline 06000 & 24576 & 70000 & 458752 \\
\hline 07000 & 28672 & 80000 & 524288 \\
\hline 08000 & 32768 & 90000 & 589824 \\
\hline 09000 & 36864 & A0 000 & 655360 \\
\hline 0A 000 & 40960 & B0 000 & 720896 \\
\hline 0B 000 & 45056 & C0 000 & 786432 \\
\hline 0 C 000 & 49152 & D0 000 & 851968 \\
\hline 0D 000 & 53248 & E0 000 & 917504 \\
\hline OE 000 & 57344 & F0 000 & 983040 \\
\hline 0F 000 & 61440 & 100000 & 1048576 \\
\hline 10000 & 65536 & 200000 & 2097152 \\
\hline 11000 & 69632 & 300000 & 3145728 \\
\hline 12000 & 73728 & 400000 & 4194304 \\
\hline 13000 & 77824 & 500000 & 5242880 \\
\hline 14000 & 81920 & 600000 & 6291456 \\
\hline 15000 & 86016 & 700000 & 7340032 \\
\hline 16000 & 90112 & 800000 & 8388608 \\
\hline 17000 & 94208 & 900000 & 9437184 \\
\hline 18000 & 98304 & A00 000 & 10485760 \\
\hline 19000 & 102400 & B00 000 & 11534336 \\
\hline 1A 000 & 106496 & C00 000 & 12582912 \\
\hline 1B 000 & 110592 & D00 000 & 13631488 \\
\hline 1 C 000 & 114688 & E00 000 & 14680064 \\
\hline 1D 000 & 118784 & F00 000 & 15728640 \\
\hline 1E 000 & 122880 & 1000000 & 16777216 \\
\hline 1F 000 & 126976 & 2000000 & 33554432 \\
\hline
\end{tabular}

\section*{APPENDIX}

\section*{Table K 5. Hexadecimal-Decimal Integer Conversion Table (Cont.)}
\begin{tabular}{|c|c|c|c|c|}
\hline 000 & 0000 & 0001 & 0002 & 0003 \\
\hline 010 & 0016 & 0017 & 0018 & 0019 \\
\hline 020 & 0032 & 0033 & 0034 & 0035 \\
\hline 030 & 0048 & 0049 & 0050 & 0051 \\
\hline 040 & 0064 & 0065 & 0066 & 0067 \\
\hline 050 & 0080 & 0081 & 0082 & 0083 \\
\hline 060 & 0096 & 0097 & 0098 & 0099 \\
\hline 070 & 0112 & 0113 & 0114 & 0115 \\
\hline 080 & 0128 & 0129 & 0130 & 0131 \\
\hline 090 & 0144 & 0145 & 0146 & 0147 \\
\hline 0AO & 0160 & 0161 & 0162 & 0163 \\
\hline OBO & 0176 & 0177 & 0178 & 0179 \\
\hline 0 C 0 & 0192 & 0193 & 0194 & 0195 \\
\hline 0D0 & 0208 & 0209 & 0210 & 0211 \\
\hline OEO & 0224 & 0225 & 0226 & 0227 \\
\hline 0F0 & 0240 & 0241 & 0242 & 0243 \\
\hline 100 & 0256 & 0257 & 0258 & 0259 \\
\hline 110 & 0272 & 0273 & 0274 & 0275 \\
\hline 120 & 0288 & 0289 & 0290 & 0291 \\
\hline 130 & 0304 & 0305 & 0306 & 0307 \\
\hline 140 & 0320 & 0321 & 0322 & 0323 \\
\hline 150 & 0336 & 0337 & 0338 & 0339 \\
\hline 160 & 0352 & 0353 & 0354 & 0355 \\
\hline 170 & 0368 & 0369 & 0370 & 0371 \\
\hline 180 & 0384 & 0385 & 0386 & 0387 \\
\hline 190 & 0400 & 0401 & 0402 & 0403 \\
\hline 1 A 0 & 0416 & 0417 & 0418 & 0419 \\
\hline 1 BO & 0432 & 0433 & 0434 & 0435 \\
\hline 1 C 0 & 0448 & 0449 & 0450 & 0451 \\
\hline 1 D 0 & 0464 & 0465 & 0466 & 0467 \\
\hline 1 EO & 0480 & 0481 & 0482 & 0483 \\
\hline 1 F 0 & 0496 & 0497 & 0498 & 0499 \\
\hline 200 & 0512 & 0513 & 0514 & 0515 \\
\hline 210 & 0528 & 0529 & 0530 & 0531 \\
\hline 220 & 0544 & 0545 & 0546 & 0547 \\
\hline 230 & 0560 & 0561 & 0562 & 0563 \\
\hline 240 & 0576 & 0577 & 0578 & 0579 \\
\hline 250 & 0592 & 0593 & 0594 & 0595 \\
\hline 260 & 0608 & 0609 & 0610 & 0611 \\
\hline 270 & 0624 & 0625 & 0626 & 0627 \\
\hline 280 & 0640 & 0641 & 0642 & 0643 \\
\hline 290 & 0656 & 0657 & 0658 & 0659 \\
\hline 2A0 & 0672 & 0673 & 0674 & 0675 \\
\hline 2B0 & 0688 & 0689 & 0690 & 0691 \\
\hline 200 & 0704 & 0705 & 0706 & 0707 \\
\hline 2D0 & 0720 & 0721 & 0722 & 0723 \\
\hline 2E0 & 0736 & 0737 & 0738 & 0739 \\
\hline 2F0 & 0752 & 0753 & 0754 & 0755 \\
\hline
\end{tabular}

0004000500060007 0020002100220023 0036003700380039 0052005300540055

0068006900700071 0084008500860087 0100010101020103 0116011701180119

0132013301340135 0148014901500151 0164016501660167 0180018101820183

0196019701980199 0212021302140215 0228022902300231 0244024502460247

0260026102620263 0276027702780279 0292029302940295 0308030903100311

0324032503260327 0340034103420343 0356035703580359 0372037303740375

0388038903900391 0404040504060407 0420042104220423 0436043704380439

0452045304540455 0468046904700471 0484048504860487 0500050105020503

0516051705180519 0532053305340535 0548054905500551 0564056505660567

0580058105820583 0596059705980599 0612061306140615 0628062906300631

0644064506460647 0660066106620663 0676067706780679 0692069306940695

0708070907100711 0724072507260727 0740074107420743 0756075707580759

0008000900100011 0024002500260027 0040004100420043 0056005700580059

0072007300740075 0088008900900091 0104010501060107 0120012101220123

0136013701380139 0152015301540155 0168016901700171 0184018501860187

0200020102020203 0216021702180219 0232023302340235 0248024902500251

0264026502660267 0280028102820283 0296029702980299 0312031303140315

0328032903300331 0344034503460347 0360036103620363 0376037703780379

0392039303940395 0408040904100411 0424042504260427 0440044104420443

0456045704580459 0472047304740475 0488048904900491 0504050505060507

0529052105220523 0536053705380539 0552055305540555 0568056905700571

0584058505860587 0600060106020603 0616061706180619 0632063306340635

0648064906500651 0664066506660667 0680068106820683 0696069706980699

0712071307140715 0728072907300731 0744074507460747 0760076107620763

C D E F
0012001300140015 0028002900300031 0044004500460047 0060006100620063

0076007700780079 0092009300940095 0108010901100111 0124012501260127

0140014101420143 0156015701580159 0172017301740175 0188018901900191

0204020502060207 0220022102220223 0236023702380239 0252025302540255

0268026902700271 0284028502860287 0300030103020303 0316031703180319

0332033303340335 0348034903500351 0364036503660367 0380038103820383

0396039703980399 0412041304140415 0428042904300431 0444044504460447

0460046104620463 0476047704780479 0492049304940495 0508050905100511

0524052505260527 0540054105420543 0556055705580559 0572057305740575

0588058905900591
0604060506060607
0620062106220623
0636063706380639
0652065306540655
0668066906700671
0684068506860687
0700070107020703
0716071707180719
0732073307340735
0748074907500751
0764076507660767

Table K 5. Hexadecimal-Decimal Integer Conversion Table (Cont.)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F \\
\hline 300 & 0768 & 0769 & 0770 & 0771 & 0772 & 0773 & 0774 & 0775 & 0776 & 0777 & 0778 & 0779 & 0780 & 0781 & 0782 & 0783 \\
\hline 310 & 0784 & 0785 & 0786 & 0787 & 0788 & 0789 & 0790 & 0791 & 0792 & 0793 & 0794 & 0795 & 0796 & 0797 & 0798 & 0799 \\
\hline 320 & 0800 & 0801 & 0802 & 0803 & 0804 & 0805 & 0806 & 0807 & 0808 & 0809 & 0810 & 0811 & 0812 & 0813 & 0814 & 0815 \\
\hline 330 & 0816 & 0817 & 0818 & 0819 & 0820 & 0821 & 0822 & 0823 & 0824 & 0825 & 0826 & 0827 & 0828 & 0829 & 0830 & 0831 \\
\hline 340 & 0832 & 0833 & 0834 & 0835 & 0836 & 0837 & 0838 & 0839 & 0840 & 0841 & 0842 & 0843 & 0844 & 0845 & 0846 & 0847 \\
\hline 350 & 0848 & 0849 & 0850 & 0851 & 0852 & 0853 & 0854 & 0855 & 0856 & 0857 & 0858 & 0859 & 0860 & 0861 & 0862 & 0863 \\
\hline 360 & 0864 & 0865 & 0866 & 0867 & 0868 & 0869 & 0870 & 0871 & 0872 & 0873 & 0874 & 0875 & 0876 & 0877 & 0878 & 0879 \\
\hline 370 & 0880 & 0881 & 0882 & 0883 & 0884 & 0885 & 0886 & 0887 & 0888 & 0889 & 0890 & 0891 & 0892 & 0893 & 0894 & 0895 \\
\hline 380 & 0896 & 0897 & 0898 & 0899 & 0900 & 0901 & 0902 & 0903 & 0904 & 0905 & 0906 & 0907 & 0908 & 0909 & 0910 & 0911 \\
\hline 390 & 0912 & 0913 & 0914 & 0915 & 0916 & 0917 & 0918 & 0919 & 0920 & 0921 & 0922 & 0923 & 0924 & 0925 & 0926 & 0927 \\
\hline 3A0 & 0928 & 0929 & 0930 & 0931 & 0932 & 0933 & 0934 & 0935 & 0936 & 0937 & 0938 & 0939 & 0940 & 0941 & 0942 & 0943 \\
\hline 3B0 & 0944 & 0945 & 0946 & 0947 & 0948 & 0949 & 0950 & 0951 & 0952 & 0953 & 0954 & 0955 & 0956 & 0957 & 0958 & 0959 \\
\hline 3 C 0 & 0960 & 0961 & 0962 & 0963 & 0964 & 0965 & 0966 & 0967 & 0968 & 0969 & 0970 & 0971 & 0972 & 0973 & 0974 & 0975 \\
\hline 3D0 & 0976 & 0977 & 0978 & 0979 & 0980 & 0981 & 0982 & 0983 & 0984 & 0985 & 0986 & 0987 & 0988 & 0989 & 0990 & 0991 \\
\hline 3E0 & 0992 & 0993 & 0994 & 0995 & 0996 & 0997 & 0998 & 0999 & 1000 & 1001 & 1002 & 1003 & 1004 & 1005 & 1006 & 1007 \\
\hline 3F0 & 1008 & 1009 & 1010 & 1011 & 1012 & 1013 & 1014 & 1015 & 1016 & 1017 & 1018 & 1019 & 1020 & 1021 & 1022 & 1023 \\
\hline 400 & 1024 & 1025 & 0126 & 0127 & 1028 & 1029 & 1030 & 1031 & 1032 & 1033 & 1034 & 1035 & 1036 & 1037 & 1038 & 1039 \\
\hline 410 & 1040 & 1041 & 1042 & 1043 & 1044 & 1045 & 1046 & 1047 & 1048 & 1049 & 1050 & 1051 & 1052 & 1053 & 1054 & 1055 \\
\hline 420 & 1056 & 1057 & 1058 & 1059 & 1060 & 1061 & 1062 & 1063 & 1064 & 1065 & 1066 & 1067 & 1068 & 1069 & 1070 & 1071 \\
\hline 430 & 1072 & 1073 & 1074 & 1075 & 1076 & 1077 & 1078 & 1079 & 1080 & 1081 & 1082 & 1083 & 1084 & 1085 & 1086 & 1087 \\
\hline 440 & 1088 & 1089 & 1090 & 1091 & 1092 & 1093 & 1094 & 1095 & 1096 & 1097 & 1098 & 1099 & 1100 & 1101 & 1102 & 1103 \\
\hline 450 & 1104 & 1105 & 1106 & 1107 & 1108 & 1109 & 1110 & 1111 & 1112 & 1113 & 1114 & 1115 & 1116 & 1177 & 1118 & 1119 \\
\hline 460 & 1120 & 1121 & 1122 & 1123 & 1124 & 1125 & 1126 & 1127 & 1128 & 1129 & 1130 & 1131 & 1132 & 1133 & 1134 & 1135 \\
\hline 470 & 1136 & 1137 & 1138 & 1139 & 1140 & 1141 & 1142 & 1143 & 1144 & 1145 & 1146 & 1147 & 1148 & 1149 & 1150 & 1151 \\
\hline 480 & 1152 & 1153 & 1154 & 1155 & 1156 & 1157 & 1158 & 1159 & 1160 & 1161 & 1162 & 1163 & 1164 & 1165 & 1166 & 1167 \\
\hline 490 & 1168 & 1169 & 1170 & 1171 & 1172 & 1173 & 1174 & 1175 & 1176 & 1177 & 1178 & 1179 & 1180 & 1181 & 1182 & 1183 \\
\hline 4A0 & 1184 & 1185 & 1186 & 1187 & 1188 & 1189 & 1190 & 1191 & 1192 & 1193 & 1194 & 1195 & 1196 & 1197 & 1198 & 1199 \\
\hline 4B0 & 1200 & 1201 & 1202 & 1203 & 1204 & 1205 & 1206 & 1207 & 1208 & 1209 & 1210 & 1211 & 1212 & 1213 & 1214 & 1215 \\
\hline 4 CO & 1216 & 1217 & 1218 & 1219 & 1220 & 1221 & 1222 & 1223 & 1224 & 1225 & 1226 & 1227 & 1228 & 1229 & 1230 & 1231 \\
\hline 4D0 & 1232 & 1233 & 1234 & 1235 & 1236 & 1237 & 1238 & 1239 & 1240 & 1241 & 1242 & 1243 & 1244 & 1245 & 1246 & 1247 \\
\hline 4E0 & 1248 & 1249 & 1250 & 1251 & 1252 & 1253 & 1254 & 1255 & 1256 & 1257 & 1258 & 1259 & 1260 & 1261 & 1262 & 1263 \\
\hline 4F0 & 1264 & 1265 & 1266 & 1267 & 1268 & 1269 & 1270 & 1271 & 1272 & 1273 & 1274 & 1275 & 1276 & 1277 & 1278 & 1279 \\
\hline 500 & 1280 & 1281 & 1282 & 1283 & 1284 & 1285 & 1286 & 1287 & 1288 & 1289 & 1290 & 1291 & 1291 & 1293 & 1294 & 1295 \\
\hline 510 & 1296 & 1297 & 1298 & 1299 & 1399 & 1301 & 1302 & 1303 & 1304 & 1305 & 1306 & 1307 & 1308 & 1309 & 1310 & 1311 \\
\hline 520 & 1312 & 1313 & 1314 & 1315 & 1316 & 1317 & 1318 & 1319 & 1329 & 1321 & 1322 & 1323 & 1324 & 1325 & 1326 & 1327 \\
\hline 530 & 1328 & 1329 & 1330 & 1331 & 1332 & 1333 & 1334 & 1335 & 1336 & 1337 & 1338 & 1339 & 1340 & 1341 & 1342 & 1343 \\
\hline 540 & 1344 & 1345 & 1346 & 1347 & 1348 & 1349 & 1350 & 1351 & 1352 & 1353 & 1354 & 1355 & 1356 & 1367 & 1358 & 1359 \\
\hline 550 & 1360 & 1361 & 1362 & 1363 & 1364 & 1365 & 1366 & 1367 & 1368 & 1369 & 1370 & 1371 & 1372 & 1373 & 1374 & 1375 \\
\hline 560 & 1376 & 1377 & 1378 & 1379 & 1380 & 1381 & 1382 & 1383 & 1384 & 1385 & 1386 & 1387 & 1388 & 1389 & 1390 & 1391 \\
\hline 570 & 1392 & 1393 & 1394 & 1395 & 1396 & 1397 & 1398 & 1399 & 1400 & 1401 & 1402 & 1403 & 1404 & 1405 & 1406 & 1407 \\
\hline 580 & 1408 & 1409 & 1410 & 1411 & 1412 & 1413 & 1414 & 1415 & 1416 & 1417 & 1418 & 1419 & 1429 & 1421 & 1422 & 1423 \\
\hline 590 & 1324 & 1425 & 1426 & 1427 & 1428 & 1429 & 1430 & 1431 & 1432 & 1433 & 1434 & 1435 & 1436 & 1437 & 1438 & 1439 \\
\hline 5A0 & 1440 & 1441 & 1442 & 1443 & 1444 & 1445 & 1446 & 1447 & 1448 & 1449 & 1450 & 1451 & 1452 & 1453 & 1454 & 1455 \\
\hline 3B0 & 1456 & 1457 & 1458 & 1459 & 1460 & 1461 & 1462 & 1463 & 1464 & 1465 & 1466 & 1467 & 1468 & 1469 & 1470 & 1471 \\
\hline 5 C 0 & 1472 & 1473 & 1474 & 1475 & 1476 & 1477 & 1478 & 1479 & 1480 & 1481 & 1482 & 1483 & 1484 & 1485 & 1486 & 1487 \\
\hline 5D0 & 1488 & 1489 & 1490 & 1491 & 1492 & 1493 & 1494 & 1495 & 1496 & 1497 & 1498 & 1499 & 1500 & 1501 & 1502 & 1503 \\
\hline 5E0 & 1504 & 1505 & 1506 & 1507 & 1508 & 1509 & 1510 & 1511 & 1512 & 1513 & 1514 & 1515 & 1516 & 1517 & 1518 & 1519 \\
\hline 5F0 & 1520 & 1521 & 1522 & 1523 & 1524 & 1515 & 1526 & 1527 & 1528 & 1529 & 1530 & 1531 & 1532 & 1533 & 1534 & 1535 \\
\hline
\end{tabular}

\section*{APPENDIX}

> Table K. 5. Hexadecimal-Decimal Integer Conversion Table (Cont.)
\begin{tabular}{llllll}
600 & 1536 & 1537 & 1538 & 1539 \\
610 & 1552 & 1553 & 1554 & 1555 \\
620 & 1568 & 1569 & 1570 & 1571 \\
630 & 1584 & 1585 & 1586 & 1587 \\
& & & & & \\
640 & 1600 & 1601 & 1602 & 1603 \\
650 & 1616 & 1617 & 1618 & 1619 \\
660 & 1632 & 1633 & 1634 & 1635 \\
670 & 1648 & 1649 & 1650 & 1651 \\
& & & & & \\
680 & 1664 & 1665 & 1666 & 1667 \\
690 & 1680 & 1681 & 1682 & 1683 \\
6 A0 & 1696 & 1697 & 1698 & 1699 \\
6 B0 & 1712 & 1713 & 1714 & 1715 \\
& & & & & \\
6 C0 & 1728 & 1729 & 1730 & 1731 \\
6 D0 & 1744 & 1745 & 1746 & 1747 \\
6 E0 & 1760 & 1761 & 1762 & 1763 \\
6 FO & 1776 & 1777 & 1778 & 1779 \\
& & & & & \\
700 & 1792 & 1793 & 1794 & 1795 \\
710 & 1808 & 1809 & 1810 & 1811 \\
720 & 1824 & 1825 & 1826 & 1827 \\
730 & 1840 & 1841 & 1842 & 1843 \\
740 & 1856 & 1857 & 1858 & 1859 \\
750 & 1872 & 1873 & 1874 & 1875 \\
760 & 1888 & 1889 & 1890 & 1891 \\
770 & 1904 & 1905 & 1906 & 1907
\end{tabular}

1540154115421543 \(\begin{array}{llll}1556 & 1557 & 1558 & 1559\end{array}\) 1572157315741575 1588158915901591

1604160516061607
1620162116221623 \(\begin{array}{llll}1636 & 1637 & 1638 & 1639\end{array}\) 1652165316541655

1668166916701671 \(\begin{array}{llll}1684 & 1685 & 1686 & 1687\end{array}\)
1700170117021703 \(\begin{array}{lll}1716 & 1717 & 1718 \\ 1719\end{array}\)

1732173317341735 \(\begin{array}{llll}1748 & 1749 & 1750 & 1751\end{array}\) \(\begin{array}{llll}1764 & 1765 & 1766 & 1767\end{array}\) 1780178117821783

1796179717981799 1812181318141815 1818182918301831 1844184518461847

1860186118621863 \(\begin{array}{llll}1876 & 1877 & 1878 & 1879\end{array}\) 1892189318941895 1908190919101911

1924192519261927 1940194119421943 1956195719581959 1972197319741975

1988198919901991 2004200520062007 2020202120222023 2036203720382039

2052205320542055 2068206920702071 2084208520862087 2100210121022103

2116211721182119 2132213321342135 2148214921502151 2164216521662167

2180218121822183 2196219721982199
2212221322142215
2228222922302231
2244224522462247 2260226122622263 2276227722782279 2292229322942295
\begin{tabular}{|c|c|c|c|}
\hline 8 & 9 & A & B \\
\hline 1544 & 1545 & 1546 & 1547 \\
\hline 1560 & 1561 & 1562 & 1563 \\
\hline 1576 & 1577 & 1578 & 1579 \\
\hline 1592 & 1592 & 1594 & 1595 \\
\hline 1608 & 1609 & 1610 & 1611 \\
\hline 1624 & 1625 & 1626 & 1627 \\
\hline 1640 & 1641 & 1642 & 1643 \\
\hline 1656 & 1657 & 1658 & 1659 \\
\hline 1672 & 1673 & 1674 & 1675 \\
\hline 1688 & 1689 & 1690 & 1691 \\
\hline 1704 & 1705 & 1706 & 1707 \\
\hline 1720 & 1721 & 1722 & 17231 \\
\hline 1736 & 1737 & 1738 & 1739 \\
\hline 1752 & 1753 & 1754 & 1755 \\
\hline 1768 & 1769 & 1770 & 1771 \\
\hline 1784 & 1785 & 1786 & 1787 \\
\hline 1800 & 1801 & 8102 & 1803 \\
\hline 1816 & 1817 & 1818 & 1819 \\
\hline 1832 & 1833 & 1834 & 1835 \\
\hline 1848 & 1849 & 1850 & 1851 \\
\hline 1864 & 1865 & 1866 & 1867 \\
\hline 1880 & 1881 & 1882 & 1883 \\
\hline 1896 & 1897 & 1898 & 1899 \\
\hline 1912 & 1913 & 1914 & 1915 \\
\hline 1928 & 1929 & 1930 & 1931 \\
\hline 1944 & 1945 & 1946 & 1947 \\
\hline 1960 & 1961 & 1962 & 1963 \\
\hline 1976 & 1977 & 1978 & 1979 \\
\hline 1992 & 1993 & 1994 & 1995 \\
\hline 2008 & 2009 & 2010 & 2011 \\
\hline 2024 & 2025 & 2026 & 2027 \\
\hline 2040 & 2041 & 2042 & 2043 \\
\hline 2056 & 2057 & 2058 & 2059 \\
\hline 2072 & 2073 & 2074 & 2075 \\
\hline 2088 & 2089 & 2090 & 2091 \\
\hline 2104 & 2105 & 2106 & 2107 \\
\hline 2120 & 2121 & 2122 & 2123 \\
\hline 2136 & 2137 & 2138 & 2139 \\
\hline 2152 & 2153 & 2154 & 2155 \\
\hline 2168 & 2169 & 2170 & 2171 \\
\hline 2184 & 2185 & 2186 & 2187 \\
\hline 2200 & 2201 & 2202 & 2203 \\
\hline 2216 & 2217 & 2218 & 2219 \\
\hline 2232 & 2233 & 2234 & 2235 \\
\hline 2248 & 2249 & 2250 & 2251 \\
\hline 2264 & 2265 & 2266 & 2267 \\
\hline 2280 & 2281 & 2282 & 2283 \\
\hline 2296 & 2297 & 2298 & 2299 \\
\hline
\end{tabular}

C D E F

1548154915501551 1564156515661567 1580158115821583 1596159715981599

1612161316141615 1628162916301631 1644164516461647 1660166116621663

1676167716781679 1692169316941695 1708170917101711 1724172517261727
\(\begin{array}{llll}1740 & 1741 & 17421743\end{array}\) 1756175717581759 1772177317741775 1788178917901791

1804180518061807 \(\begin{array}{llll}1820 & 1821 & 18221823\end{array}\) 1836183718381839 1852185318541855
\(\begin{array}{lll}1868 & 1869 & 1870 \quad 1871\end{array}\) 1884188518861887 1900190519021903 1916191719181919

1932193319341935 1948194919501951 1964196519661967 1980198119821983

1996199719981999 2012201320142015 2028202920302031 2044204520462047

2060206120622063 2076207720782079 2092209320942095 2108210921102111

2124212521262127 2140214121422143 2156215721582159 2172217321742175

2188218921902191 2204220522062207 2220222122222223 2236223722382239

2252225322542255 2268226922702271
2284228522862287
2300230123022303

Table K. 5. Hexadecimal-Decimal Integer Conversion Table (Cont.)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F \\
\hline 900 & 2304 & 2305 & 2306 & 2307 & 2308 & 2309 & 2310 & 2311 & 2312 & 2313 & 2314 & 2315 & 2316 & 2317 & 2318 & 2319 \\
\hline 910 & 2320 & 2321 & 2322 & 2323 & 2324 & 2325 & 2326 & 2327 & 2328 & 2329 & 2330 & 2331 & 2332 & 2333 & 2334 & 2335 \\
\hline 920 & 2336 & 2337 & 2338 & 2339 & 2340 & 2341 & 2342 & 2343 & 2344 & 2345 & 2346 & 2347 & 2348 & 2349 & 2350 & 2351 \\
\hline 930 & 2352 & 2353 & 2354 & 2355 & 2356 & 2357 & 2358 & 2359 & 2360 & 2361 & 2362 & 2363 & 2364 & 2365 & 2366 & 2367 \\
\hline 940 & 2368 & 2369 & 2370 & 2371 & 2372 & 2373 & 2374 & 2375 & 2376 & 2377 & 2378 & 2379 & 2380 & 2381 & 2382 & 2383 \\
\hline 950 & 2384 & 2385 & 2386 & 2387 & 2388 & 2389 & 2390 & 2391 & 2392 & 2393 & 2394 & 2395 & 3496 & 2397 & 2398 & 2399 \\
\hline 960 & 2400 & 2401 & 2402 & 2403 & 2404 & 2405 & 2406 & 2407 & 2408 & 2409 & 2410 & 2411 & 2412 & 2413 & 2414 & 2415 \\
\hline 970 & 2416 & 2417 & 2418 & 2419 & 2420 & 2421 & 2422 & 2423 & 2424 & 2425 & 2426 & 2427 & 2428 & 2429 & 2430 & 2431 \\
\hline 980 & 2432 & 2433 & 2434 & 24351 & 2436 & 2437 & 2438 & 2439 & 2440 & 2441 & 2442 & 2443 & 2444 & 2445 & 2446 & 2447 \\
\hline 990 & 2448 & 2449 & 2450 & 2451 & 2452 & 2453 & 2454 & 2455 & 2456 & 2457 & 2458 & 2459 & 2460 & 2461 & 2462 & 2463 \\
\hline 9 AO & 2464 & 2465 & 2466 & 2467 & 2468 & 2469 & 2479 & 2471 & 2472 & 2473 & 2474 & 2475 & 2476 & 2477 & 2478 & 2479 \\
\hline 9B0 & 2480 & 2481 & 2482 & 2483 & 2484 & 2485 & 2486 & 2487 & 2488 & 2489 & 2490 & 2491 & 2492 & 2493 & 2494 & 2495 \\
\hline 9 C 0 & 2496 & 2497 & 2498 & 2499 & 2500 & 2501 & 2502 & 2503 & 2504 & 2505 & 2506 & 2507 & 2508 & 2509 & 2510 & 2511 \\
\hline 9D0 & 2512 & 2513 & 2514 & 2515 & 2516 & 2517 & 2518 & 2519 & 2520 & 2521 & 2522 & 2523 & 2524 & 2525 & 2526 & 2527 \\
\hline 9E0 & 2528 & 2529 & 2530 & 2531 & 2532 & 2533 & 2534 & 2535 & 2536 & 2537 & 2538 & 2539 & 2540 & 2541 & 2542 & 2543 \\
\hline 9F0 & 2544 & 2545 & 2546 & 2547 & 2548 & 2549 & 2550 & 2551 & 2552 & 2553 & 2554 & 2555 & 2556 & 2557 & 2558 & 2559 \\
\hline A00 & 2560 & 2561 & 2562 & 2563 & 2564 & 2565 & 2566 & 2567 & 2568 & 2569 & 2576 & 2571 & 2572 & 2573 & 2574 & 2575 \\
\hline A10 & 2576 & 2577 & 2578 & 2579 & 2580 & 2581 & 2582 & 2583 & 2584 & 2585 & 2586 & 2587 & 2588 & 2589 & 2590 & 2591 \\
\hline A20 & 2592 & 2593 & 2594 & 2595 & 2596 & 2597 & 2598 & 2599 & 2600 & 2601 & 2602 & 2603 & 2604 & 2605 & 2606 & 2607 \\
\hline A30 & 2608 & 2609 & 2610 & 2611 & 2612 & 2613 & 2614 & 2615 & 2626 & 2617 & 2618 & 2619 & 2620 & 2621 & 2622 & 2623 \\
\hline A40 & 2624 & 2625 & 2626 & 2627 & 2628 & 2629 & 2630 & 2631 & 2632 & 2633 & 2634 & 2635 & 2636 & 2637 & 2638 & 2639 \\
\hline A50 & 2640 & 2641 & 2642 & 2643 & 2644 & 2645 & 2646 & 2647 & 2648 & 2649 & 2650 & 2651 & 2652 & 2653 & 2654 & 2655 \\
\hline A60 & 2656 & 2657 & 2658 & 2659 & 2660 & 2661 & 2662 & 2663 & 2664 & 2665 & 2666 & 2667 & 2668 & 2669 & 2670 & 2671 \\
\hline A70 & 2672 & 2673 & 2674 & 2675 & 2676 & 2677 & 2678 & 2679 & 2680 & 2681 & 2682 & 2683 & 2684 & 2685 & 2686 & 2687 \\
\hline A80 & 2688 & 2689 & 2690 & 2691 & 2692 & 2693 & 2694 & 2695 & 2696 & 2697 & 2698 & 2699 & 2700 & 2701 & 2702 & 2703 \\
\hline A90 & 2704 & 2705 & 2706 & 2707 & 2708 & 2709 & 2710 & 2711 & 2712 & 2713 & 2714 & 2715 & 2716 & 2717 & 2718 & 2719 \\
\hline AA0 & 2720 & 2721 & 2722 & 2723 & 2724 & 2725 & 2726 & 2727 & 2728 & 2729 & 2730 & 2731 & 2732 & 2733 & 2734 & 2735 \\
\hline AB0 & 2736 & 2737 & 2738 & 2739 & 2740 & 2741 & 2742 & 2743 & 2744 & 2745 & 2746 & 2747 & 2748 & 2749 & 2750 & 2751 \\
\hline AC0 & 2752 & 2753 & 2754 & 2755 & 2756 & 2757 & 2758 & 2759 & 2760 & 2761 & 2762 & 2763 & 2764 & 2765 & 2766 & 2767 \\
\hline AD0 & 2768 & 2769 & 2770 & 2771 & 2772 & 2773 & 2774 & 2775 & 2776 & 2777 & 2778 & 2779 & 2780 & 2781 & 2782 & 2783 \\
\hline AE0 & 2784 & 2785 & 2786 & 2787 & 2788 & 2789 & 2790 & 2791 & 2792 & 2793 & 2794 & 2795 & 2796 & 2797 & 2798 & 2799 \\
\hline AF0 & 2800 & 2801 & 2802 & 2803 & 2804 & 2805 & 2806 & 2807 & 2808 & 2809 & 2810 & 2811 & 2812 & 2813 & 2814 & 2815 \\
\hline B00 & 2816 & 2817 & 2818 & 2819 & 2820 & 2821 & 2822 & 2823 & 2824 & 2825 & 2826 & 2827 & 2828 & 2829 & 2830 & 2831 \\
\hline B10 & 2832 & 2833 & 2834 & 2835 & 2836 & 2837 & 2838 & 2839 & 2840 & 2841 & 2842 & 2843 & 2844 & 2845 & 2846 & 2847 \\
\hline B20 & 2848 & 2849 & 2850 & 2851 & 2852 & 2853 & 2854 & 2855 & 2856 & 2857 & 2858 & 2859 & 2860 & 2861 & 2862 & 2863 \\
\hline B30 & 2864 & 2865 & 2866 & 2867 & 2868 & 2869 & 2870 & 2871 & 2872 & 2873 & 2874 & 2875 & 2876 & 2877 & 2878 & 2879 \\
\hline B40 & 2880 & 2881 & 2882 & 2883 & 2884 & 2885 & 2886 & 2887 & 2888 & 2889 & 2890 & 2891 & 2892 & 2893 & 2894 & 2895 \\
\hline B50 & 2896 & 2897 & 2898 & 2899 & 2900 & 2901 & 2902 & 2903 & 2904 & 2905 & 2906 & 2907 & 2908 & 2909 & 2910 & 2911 \\
\hline B60 & 2912 & 2913 & 2914 & 2915 & 2916 & 2917 & 2918 & 2919 & 2920 & 2921 & 2922 & 2923 & 2924 & 2925 & 2926 & 2927 \\
\hline B70 & 2928 & 2929 & 2930 & 2931 & 2932 & 2933 & 2934 & 2935 & 2936 & 2937 & 2938 & 2939 & 2940 & 2941 & 2942 & 2943 \\
\hline B80 & 2944 & 2945 & 2946 & 2947 & 2948 & 2949 & 2950 & 2951 & 2952 & 2953 & 2954 & 2955 & 2956 & 2957 & 2958 & 2959 \\
\hline B90 & 2960 & 2961 & 2962 & 2963 & 2964 & 2965 & 2966 & 2967 & 2968 & 2969 & 2970 & 2971 & 2972 & 2973 & 2974 & 2975 \\
\hline BA0 & 2976 & 2977 & 2978 & 2979 & 2980 & 2981 & 2982 & 2983 & 2984 & 2985 & 2986 & 2987 & 2988 & 2989 & 2990 & 2991 \\
\hline BB0 & 2992 & 2993 & 2994 & 2995 & 2996 & 2997 & 2998 & 2999 & 3000 & 3001 & 3002 & 3003 & 3004 & 3005 & 3006 & 3007 \\
\hline BC0 & 3008 & 3009 & 3010 & 3011 & 3012 & 3013 & 3014 & 3015 & 3016 & 3017 & 3018 & 3019 & 3020 & 3021 & 3022 & 3023 \\
\hline BD0 & 3024 & 3025 & 3026 & 3027 & 3028 & 3029 & 3030 & 3031 & 3032 & 3033 & 3034 & 3035 & 3036 & 3037 & 3038 & 3039 \\
\hline BE0 & 3040 & 3041 & 3042 & 3043 & 3044 & 3045 & 3046 & 3047 & 3048 & 3049 & 3050 & 3051 & 3052 & 3053 & 3054 & 3055 \\
\hline BF0 & 3056 & 3057 & 3058 & 3059 & 3060 & 3061 & 3062 & 3063 & 3064 & 3065 & 3066 & 3067 & 3068 & 3069 & 3070 & 3071 \\
\hline
\end{tabular}

Table K-5. Hexadecimal-Decimal Integer Conversion Table (Cont.)
\begin{tabular}{|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 \\
\hline C 00 & 3072 & 3073 & 3074 & 3075 \\
\hline C10 & 3088 & 3089 & 3090 & 3091 \\
\hline C20 & 3104 & 3105 & 3106 & 3107 \\
\hline C30 & 3120 & 3121 & 3122 & 3123 \\
\hline C40 & 3136 & 3137 & 3138 & 3139 \\
\hline C50 & 3152 & 3153 & 3154 & 3155 \\
\hline C60 & 3168 & 3169 & 3170 & 3171 \\
\hline C70 & 3184 & 3185 & 3186 & 3187 \\
\hline C80 & 3200 & 3201 & 3202 & 3203 \\
\hline C90 & 3216 & 3217 & 3218 & 3219 \\
\hline CA0 & 3232 & 3233 & 3234 & 3235 \\
\hline CBO & 3248 & 3249 & 3250 & 3251 \\
\hline CC0 & 3264 & 3265 & 3266 & 3267 \\
\hline CD0 & 3280 & 3281 & 3282 & 3283 \\
\hline CE0 & 3296 & 3297 & 3298 & 3299 \\
\hline CF0 & 3312 & 3313 & 3314 & 3315 \\
\hline D00 & 3328 & 3329 & 3330 & 3331 \\
\hline D10 & 3344 & 3345 & 3346 & 3347 \\
\hline D20 & 3360 & 3361 & 3362 & 3363 \\
\hline D30 & 3376 & 3377 & 3378 & 3379 \\
\hline D40 & 3392 & 3393 & 3394 & 3395 \\
\hline D50 & 3408 & 3409 & 3410 & 3411 \\
\hline D60 & 3424 & 3425 & 3426 & 3427 \\
\hline D70 & 3440 & 3441 & 3442 & 3443 \\
\hline D80 & 3456 & 3457 & 3458 & 3459 \\
\hline D90 & 3472 & 3473 & 3474 & 3475 \\
\hline DA0 & 3488 & 3489 & 3490 & 3491 \\
\hline DB0 & 3504 & 3505 & 3506 & 3507 \\
\hline DC0 & 3520 & 3521 & 3522 & 3523 \\
\hline DD0 & 3536 & 3537 & 3538 & 3539 \\
\hline DE0 & 3552 & 3553 & 3554 & 3555 \\
\hline DF0 & 3568 & 3569 & 3570 & 3571 \\
\hline E00 & 3584 & 3585 & 3586 & 3587 \\
\hline E10 & 3600 & 3601 & 3602 & 3603 \\
\hline E20 & 3616 & 3617 & 3618 & 3619 \\
\hline E30 & 3632 & 3633 & 3634 & 3635 \\
\hline E40 & 3648 & 3649 & 3650 & 3651 \\
\hline E50 & 3664 & 3665 & 3666 & 3667 \\
\hline E60 & 3680 & 3681 & 3682 & 3683 \\
\hline E70 & 3696 & 3697 & 3698 & 3699 \\
\hline E80 & 3712 & 23713 & 3714 & 3715 \\
\hline E90 & 3728 & 83729 & 3730 & 3731 \\
\hline EA0 & 3744 & 3745 & 3746 & 3747 \\
\hline EB0 & 3760 & 3761 & 3762 & 3763 \\
\hline
\end{tabular}
\begin{tabular}{llll}
4 & 5 & 6 & 7
\end{tabular}

3076307730783079 3092309330943095 3108310931103111 3124312531263127

3140314131423143 3156315731583159 3172317331743175 3188318931903191

3204320532063207 3220322132223223 3236323732383239 3252325332543255

3268326932703271 3284328532863287 3300330133023303 3316331733183319

3332333333343335 3348334933503351 3364336533663367 3380338133823383

3396339733983399 3412341334143415 3428342934303431 3444344534463447

3460346134623463 3476347734783479 3492349334943495 3508350935103511

3524352535263527 3540354135423543 3556355735583559 3572357335743575

3588358935903591 3604360536063607 3620362136223623 3636363736383639

3652365336543655 3668366936703671 3684368536863687 3700370137023703

3716371737183719 3732373337343735 3748374937503751 3764376537663767

\section*{\(8 \quad 9 \quad\) A \(\quad\) B}

3080308130823083 3096309730983099 3112311331143115 3128312931303131

3144314531463147 3160316131623163 3176317731783179 3192319331943195

3208320932103211 3224322532263227 3240324132423243 3256325732583259

3272327332743275 3288328932903291 3304330533063307 3320332133223323

3336333733383339 3352335333543355 3368336933703371 3384338533863387

3400340134023403 3416341734183419 3432343334343435 3448344934503451

3464346534663467 3480348134823483 3496349734983499 3512351335143515

3528352935303531 3544354535463547 3560356135623563 3576357735783579

3592359335943595 3608360936103611 3624362536263627 3640364136423643

3656365736583659 3672367336743675 3688368936903691 3704370537063707

3720372137223723 3736373737383739 3752375337543755 3768376937703771

C D E F
3084308530863087 3100310131023103 3116311731.183119 3132313331343135

3148314931503151 3164316531663167 3180318131823183 3196319731983199

3212321332143215 3228322932303231 3244324532463247 3260326132623263

3276327732783279 3292329332943295 3308330933103311 3324332533263327

3340334133423343 3356335733583359 3372337333743375 3388338933903391

3404340534063407 3420342134223423 3436343734383439 3452345334543455

3468346934703471 3484348534863487 3500350135023503 3516351735183519

3532353335343535 3548354935503551 3564356535663567 3580358135823583

3596359735983599
3612361336143615 3628362936303631 3644364536463647

3660366136623663 3676367736783679 3692369336943695 3708370937103711

3724372537263727 3740374137423743 3756375737583759 3772377337743775

Table K.5. Hexadecimal-Decimal Integer Conversion Table (Cont.)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & A & B & C & D & E & F \\
\hline ECO & 3776 & 3777 & 3778 & 3779 & 3780 & 3781 & 3782 & 3783 & 3784 & 3785 & 3786 & 3787 & 3788 & 3789 & 3790 & 3791 \\
\hline ED0 & 3792 & 3793 & 3794 & 3795 & 3796 & 3797 & 3798 & 3799 & 3800 & 3801 & 3802 & 3803 & 3804 & 3805 & 3806 & 3807 \\
\hline EEO & 3808 & 3809 & 3810 & 3811 & 3812 & 3813 & 3814 & 3815 & 3816 & 3817 & 3818 & 3819 & 3820 & 3821 & 3822 & 3823 \\
\hline EFO & 3824 & 3825 & 3826 & 3827 & 3828 & 3829 & 3830 & 3831 & 3832 & 3833 & 3834 & 3835 & 3836 & 3837 & 3838 & 3839 \\
\hline F00 & 3840 & 3841 & 3842 & 3843 & 3844 & 3845 & 3846 & 3847 & 3848 & 3849 & 3850 & 3851 & 3852 & 3853 & 3854 & 3855 \\
\hline F10 & 3856 & 3857 & 3858 & 3859 & 3860 & 3861 & 3862 & 3863 & 3864 & 3865 & 3866 & 3867 & 3868 & 3869 & 3870 & 3871 \\
\hline F20 & 3872 & 3873 & 3874 & 3875 & 3876 & 3877 & 3878 & 3879 & 3880 & 3881 & 3882 & 3883 & 3884 & 3885 & 3886 & 3887 \\
\hline F30 & 3888 & 3889 & 3890 & 3891 & 3892 & 3893 & 3894 & 3895 & 3896 & 3897 & 3898 & 3899 & 3900 & 3901 & 3902 & 3903 \\
\hline F40 & 3904 & 3905 & 3906 & 3907 & 3908 & 3909 & 3910 & 3911 & 3912 & 3913 & 3914 & 3915 & 3916 & 3917 & 3918 & 3919 \\
\hline F50 & 3920 & 3921 & 3922 & 3923 & 3924 & 3925 & 3926 & 3927 & 3928 & 3929 & 3930 & 3931 & 3932 & 3933 & 3934 & 3935 \\
\hline F60 & 3936 & 3937 & 3938 & 3939 & 3940 & 3941 & 3942 & 3943 & 3944 & 3945 & 3946 & 3947 & 3948 & 3949 & 3950 & 3951 \\
\hline F70 & 3952 & 3953 & 3954 & 3955 & 3956 & 3957 & 3958 & 3959 & 3960 & 3961 & 3962 & 3963 & 3964 & 3965 & 3966 & 3967 \\
\hline F80 & 3968 & 3969 & 3970 & 3971 & 3972 & 3973 & 3974 & 3975 & 3976 & 3977 & 3978 & 3979 & 3980 & & 3982 & 3983 \\
\hline F90 & 3984 & 3985 & 3986 & 3987 & 3988 & 3989 & 3990 & 3991 & 3992 & 3993 & 3994 & 3995 & 3996 & 3997 & 3998 & 3999 \\
\hline FAO & 4000 & 4001 & 4002 & 4003 & 4004 & 4005 & 4006 & 4007 & 4008 & 4009 & 4010 & 4011 & 4012 & 4013 & 4014 & 4015 \\
\hline FB0 & 4016 & 4017 & 4018 & 4019 & 4020 & 4021 & 4022 & 4023 & 4024 & 4025 & 4026 & 4027 & 4028 & 4029 & 4030 & 4031 \\
\hline FC0 & 4032 & 4033 & 4034 & 4035 & 4036 & 4037 & 4038 & 4039 & 4040 & & & & & & & \\
\hline FD0 & 4048 & 4049 & 4050 & 4051 & 4052 & 4053 & 4054 & 4055 & 4056 & 4057 & 4058 & 4059 & 4060 & 4061 & & 4063 \\
\hline FE0 & 4064 & 4065 & 4066 & 4067 & 4068 & 4069 & 4070 & 4071 & 4072 & 4073 & 4074 & 4075 & 4076 & 4077 & 4078 & 4079 \\
\hline FF0 & 4080 & 4081 & 4082 & 4083 & 4084 & 4085 & 4086 & 4087 & 4088 & 4089 & 4090 & 4091 & 4092 & 4093 & 4094 & 4095 \\
\hline
\end{tabular}

Table K 6. Hexadecimal-Decimal Fraction Conversion Table
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline Hexa & decimal & Decimal & \multicolumn{2}{|l|}{Hexadecimal} & Decimal & \multicolumn{2}{|l|}{Hexadecimal} & Decimal & Hexadecimal & Decimal \\
\hline . 00 & 000000 & . 0000000000 & . 40 & 000000 & . 2500000000 & . 80 & 000000 & . 5000000000 & .CO 000000 & . 7500000000 \\
\hline . 01 & 000000 & .0039062500 & . 41 & 000000 & . 2539062500 & . 81 & 000000 & . 5039062500 & .C1 000000 & . 7539062500 \\
\hline . 02 & 000000 & . 0078125000 & . 42 & 000000 & . 2578125000 & . 82 & 000000 & . 5078125000 & .C2 000000 & . 7578125000 \\
\hline . 03 & 000000 & . 0117187500 & . 43 & 000000 & . 2617187500 & . 83 & 000000 & . 5117187500 & .C3 000000 & .7617.187500 \\
\hline . 04 & 000000 & . 0156250000 & . 44 & 000000 & . 2656250000 & . 84 & 000000 & . 5156250000 & .C4 000000 & . 7656250000 \\
\hline . 05 & 000000 & . 0195312500 & . 45 & 000000 & . 2695312500 & . 85 & 000000 & . 5195312500 & .C5 000000 & . 7695312500 \\
\hline . 06 & 000000 & . 0234375000 & . 46 & 000000 & . 2734375000 & . 86 & 000000 & . 5234375000 & .C6 000000 & . 7734375000 \\
\hline . 07 & 000000 & .0273437500 & . 47 & 000000 & . 2773437500 & . 87 & 000000 & . 5273437500 & .C7 000000 & . 7773437500 \\
\hline . 08 & 000000 & .0312500000 & . 48 & 000000 & . 2812500000 & . 88 & 000000 & . 5312500000 & .C8 000000 & . 7812500000 \\
\hline . 09 & 000000 & . 0351562500 & . 49 & 000000 & . 2851562500 & . 89 & 000000 & . 5351562500 & .C9 000000 & .78515 62500 \\
\hline .0A & 000000 & . 0390625000 & .4A & 000000 & . 2890625000 & .8A & 000000 & . 5390625000 & .CA 000000 & .7890625000 \\
\hline . 0 B & 000000 & . 0429687500 & .4B & 000000 & . 2929687500 & .8B & 000000 & . 5429687500 & .CB 000000 & .7929687500 \\
\hline . 0 C & 000000 & . 0468750000 & .4C & 000000 & . 2968750000 & .8C & 000000 & . 5468750000 & .CC 000000 & . 7968750000 \\
\hline . 0 D & 000000 & . 0507812500 & .4D & 000000 & . 3007812500 & .8D & 000000 & . 5507812500 & .CD 000000 & . 8007812500 \\
\hline . 0 E & 000000 & . 0546875000 & .4E & 000000 & . 3046875000 & .8E & 000000 & . 5546875000 & .CE 000000 & . 8046875000 \\
\hline . OF & 000000 & . 0585937500 & . 4 F & 000000 & . 3085937500 & . 8 F & 000000 & . 5585937500 & .CF 000000 & .8085937500 \\
\hline . 10 & 000000 & . 0625000000 & . 50 & 000000 & . 3125000000 & . 90 & 000000 & . 5625000000 & .D0 000000 & . 8125000000 \\
\hline . 11 & 000000 & . 0664062500 & . 51 & 000000 & . 3164062500 & . 91 & 000000 & . 5664062500 & .D1 000000 & . 8164062500 \\
\hline . 12 & 000000 & . 0703125000 & . 52 & 000000 & . 3203125000 & . 92 & 000000 & . 5703125000 & .D2 000000 & . 8203125000 \\
\hline . 13 & 000000 & . 0742187500 & . 53 & 000000 & . 3242187500 & . 93 & 000000 & . 5742187500 & .D3 000000 & . 8242187500 \\
\hline . 14 & 000000 & . 0781250000 & . 54 & 000000 & . 3281250000 & . 94 & 000000 & . 5781250000 & .D4 000000 & .8281250000 \\
\hline . 15 & 000000 & . 0820312500 & . 55 & 000000 & .3320312500 & . 95 & 000000 & . 5820312500 & .DS 000000 & .8320312500 \\
\hline . 16 & 000000 & .0859375000 & . 56 & 000000 & . 3359375000 & . 96 & 000000 & . 5859375000 & .D6 000000 & .8359375000 \\
\hline . 17 & 000000 & . 0898437500 & . 57 & 00.0000 & . 3398437500 & . 97 & 000000 & . 5898437500 & .D7 000000 & .8398437500 \\
\hline . 18 & 000000 & . 0937500000 & . 58 & 000000 & . 3437500000 & . 98 & 000000 & . 5937500000 & .D8 000000 & . 8437500000 \\
\hline . 19 & 000000 & . 0976562500 & . 59 & 000000 & . 3476562500 & . 99 & 000000 & . 5976562500 & .D9 000000 & . 8476562500 \\
\hline .1A & 000000 & . 1015625000 & . 5 A & 000000 & . 3515625000 & .9A & 000000 & . 6015625000 & .DA 000000 & . 8515625000 \\
\hline .1B & 000000 & . 1054687500 & . 5 B & 000000 & . 3554687500 & .9B & 000000 & . 6054687500 & .DB 000000 & . 8554687500 \\
\hline .1C & 000000 & . 1093750000 & . 5 C & 000000 & . 3593750000 & .9C & 000000 & . 6093750000 & .DC 000000 & .8593750000 \\
\hline .1D & 000000 & . 1132812500 & . 5 D & 000000 & . 3632812500 & .9D & 000000 & .6132812500 & .DD 000000 & . 8632812500 \\
\hline .1E & 000000 & . 1171875000 & . 5 E & 000000 & . 3671875000 & .9E & 000000 & .6171875000 & .DE 000000 & . 8671875000 \\
\hline .1F & 000000 & .1210937500 & . 5 F & 000000 & . 3710937500 & .9F & 000000 & .6210937500 & .DF 000000 & . 8710937500 \\
\hline . 20 & 000000 & . 1250000000 & . 60 & 000000 & . 3750000000 & .A0 & 000000 & . 6250000000 & .E0 000000 & .8750000000 \\
\hline . 21 & 000000 & .1289062500 & . 61 & 000000 & . 3789062500 & .A1 & 000000 & . 6289062500 & .E1 000000 & .8789062500 \\
\hline . 22 & 000000 & . 1328125000 & . 62 & 000000 & . 3828125000 & .A2 & 000000 & .6328125000 & .E2 000000 & .8828125000 \\
\hline . 23 & 000000 & . 1367187500 & . 63 & 000000 & . 3867187500 & .A3 & 000000 & .6367187500 & .E3 000000 & .8867187500 \\
\hline . 24 & 000000 & .1406250000 & . 64 & 000000 & . 3906250000 & .A4 & 000000 & . 6406250000 & .E4 000000 & .8906250000 \\
\hline . 25 & 000000 & . 1445312500 & . 65 & 000000 & . 3945312500 & .A5 & 000000 & .6445312500 & .E5 000000 & .8945312500 \\
\hline . 26 & 000000 & .1484375000 & . 66 & 000000 & . 3984375000 & .A6 & 000000 & . 6484375000 & .E6 000000 & .8984375000 \\
\hline . 27 & 000000 & . 1523437500 & . 67 & 000000 & . 4023437500 & .A7 & 000000 & . 6523437500 & .E7 000000 & .9023437500 \\
\hline . 28 & 000000 & . 1562500000 & . 68 & 000000 & . 4062500000 & .A8 & 000000 & . 6562500000 & .E8 000000 & .9062500000 \\
\hline . 29 & 000000 & .1601562500 & . 69 & 000000 & . 4101562500 & .A9 & 000000 & .6601562500 & .E9 000000 & . 9101562500 \\
\hline . 2 A & 000000 & . 1640625000 & .6A & 000000 & . 4140625000 & .AA & 000000 & .6640625000 & .EA 000000 & .9140625000 \\
\hline . 2 B & 000000 & . 1679687500 & .6B & 000000 & .4179687500 & . AB & 000000 & .6679687500 & .EB 000000 & . 9179687500 \\
\hline . 2 C & 000000 & . 1718750000 & .6C & 000000 & . 4218750000 & . AC & 000000 & .6718750000 & . EC 000000 & .9218750000 \\
\hline . 2 D & 000000 & .1757812500 & .6D & 000000 & .4257812500 & .AD & 000000 & .6757812500 & . ED 000000 & . 9257812500 \\
\hline .2E & 000000 & .1796875000 & .6E & 000000 & . 4296875000 & . AE & 000000 & .6796875000 & .EE 000000 & . 9296875000 \\
\hline . 2 F & 000000 & . 1835937500 & . 6 F & 000000 & . 4335937500 & . AF & 000000 & .6835937500 & .EF 000000 & .9335937500 \\
\hline . 30 & 000000 & . 1875000000 & . 70 & 000000 & .4375000000 & .B0 & 000000 & .6875000000 & F0 000000 & .9375000000 \\
\hline . 31 & 000000 & .1914062500 & . 71 & 000000 & . 4414062500 & . B 1 & 000000 & .6914062500 & . 11000000 & . 9414062500 \\
\hline . 32 & 000000 & . 1953125000 & . 72 & 000000 & . 4453125000 & .B2 & 000000 & .6953125000 & .F2 000000 & .9453125000 \\
\hline . 33 & 000000 & . 1992187500 & . 73 & 000000 & .4492187500 & .B3 & 000000 & .6992187500 & F3 000000 & . 9492187500 \\
\hline . 34 & 000000 & . 2031250000 & . 74 & 000000 & .4531250000 & .B4 & 000000 & .7031250000 & .F4 000000 & .9531250000 \\
\hline . 35 & 000000 & . 2070312500 & . 75 & 000000 & .4570312500 & .B5 & 000000 & .7070312500 & .F5 000000 & .95703 12500 \\
\hline . 36 & 000000 & . 2109375000 & . 76 & 000000 & .4609375000 & .B6 & 000000 & .71093 75000 & .F6 000000 & \(\begin{array}{r}.9609375000 \\ 96484 \\ \hline\end{array}\) \\
\hline . 37 & 000000 & . 2148437500 & . 77 & 000000 & .4648437500 & .B7 & 000000 & . 7148437500 & .F7 000000 & .9648437500 \\
\hline . 38 & 000000 & . 2187500000 & . 78 & 000000 & .4687500000 & .B8 & 000000 & . 7187500000 & .F8 000000 & .9687500000
9726562500 \\
\hline . 39 & 000000 & . 2226562500 & . 79 & 000000 & . 4726562500 & .B9 & 000000 & . 7226562500 & F9 000000 & .9726562500
9765625000 \\
\hline .3A & 000000 & . 2265625000 & .7A & 000000 & .4765625000 & .BA & 000000 & . 7265625000 & FA 000000 & \(\begin{array}{r}.9765625000 \\ 98046 \\ \hline 7500\end{array}\) \\
\hline . 3B & 000000 & . 2304687500 & .7B & 00 00 u0 & . 48 ¢̂40́c 67500 & . B & 00 00 00 & .73046
7343750000 & FRCONOO & .98046 8875000 \\
\hline . 3C & 000000 & . 2343750000 & .7 C
.7 & 000000
000000 & .4843750000
4882812500 & .BC & 000000
000000 & .7343750000
.7382812500 & .FC 00000000 & .9843750000
.9882812500 \\
\hline .3D & 000000 & . 2382812500 & .7D & 000000 & \(\begin{array}{r}.4882812500 \\ 49218 \\ \hline 15000\end{array}\) & .BD & 000000
000000 & .7382812500
.7421875000 & .FDE 000000 & . 98921875125000 \\
\hline . 3 E & 000000 & . 2421875000 & .7E & 000000 & 4921875000
4960937500 & . BE & 000000
000000 & .7421875000
.7460937500 & .FE 000000 & . 99218750937500 \\
\hline . 3 F & 000000 & . 2460937500 & .7F & 000000 & .4960937500 & .BF & 000000 & .7460937500 & .FF 000000 & . 9960937500 \\
\hline
\end{tabular}

Table K-6. Hexadecimal-Decimal Fraction Conversion Table (Cont.)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Hexade & mal & Decimal & \multicolumn{2}{|l|}{Hexadecimal} & Decimal & \multicolumn{2}{|l|}{Hexadecimal} & Decimal & \multicolumn{2}{|l|}{Hexadecimal} & \multicolumn{2}{|l|}{Decimal} \\
\hline . 0000 & 0000 & . 0000000000 & . 0040 & 0000 & . 0009765625 & . 0080 & 0000 & . 0019531250 & . 00 CO & 0000 & . 002929 & 96875 \\
\hline . 0001 & 0000 & . 0000152587 & . 0041 & 0000 & . 0009918212 & . 0081 & 0000 & . 0019683837 & . 00 Cl & 0000 & . 00294 & 49462 \\
\hline . 0002 & 0000 & . 0000305175 & . 0042 & 0000 & . 0010070800 & . 0082 & 0000 & . 0019836425 & . 00 C 2 & 0000 & . 00296 & 02050 \\
\hline . 0003 & 0000 & . 0000457763 & .0043 & 0000 & . 0010223388 & . 0083 & 0000 & .0019989013 & . 00 C 3 & 0000 & . 00297 & 54638 \\
\hline . 0004 & 0000 & . 0000610351 & . 0044 & 0000 & . 0010375976 & . 0084 & 0000 & .0020141601 & . \(00 \mathrm{C4}\) & 0000 & . 00299 & 07226 \\
\hline . 0005 & 0000 & . 0000762939 & . 0045 & 0000 & . 0010528564 & . 0085 & 0000 & . 0020294189 & . 00 C 5 & 0000 & . 00300 & 59814 \\
\hline . 0006 & 0000 & . 0000915527 & . 0046 & 0000 & . 0010681152 & . 0086 & 0000 & . 0020446777 & . 00 C6 & 0000 & . 00302 & 12402 \\
\hline .0007 & 0000 & . 0001068115 & . 0047 & 0000 & . 0010833740 & . 0087 & 0000 & . 0020599365 & . 00 C 7 & 0000 & . 00303 & 64990 \\
\hline . 0008 & 0000 & . 0001220703 & . 0048 & 0000 & . 0010986328 & . 0088 & 0000 & . 0020751953 & . 00 C 8 & 0000 & . 00305 & 17578 \\
\hline . 0009 & 0000 & . 0001373291 & . 0049 & 0000 & . 00111138916 & . 0089 & 0000 & . 0020904541 & . 00 C9 & 0000 & . 00306 & 70166 \\
\hline . 00 0A & 0000 & . 0001525878 & . 00 44 & 0000 & . 0011291503 & . 00 8A & 0000 & . 0021057128 & . 00 CA & 0000 & . 00308 & 22753 \\
\hline . 00 0B & 0000 & . 0001678466 & . 00 4B & 0000 & . 0011444091 & . 00 8B & 0000 & . 0021209716 & . 00 CB & 0000 & . 00309 & 75341 \\
\hline . 00 OC & 0000 & . 0001831054 & . 00 4C & 0000 & . 0011596679 & . 00 8C & 0000 & . 0021362304 & . 00 CC & 0000 & . 00311 & 27929 \\
\hline . 00 0D & 0000 & . 0001983642 & . 00 4D & 0000 & . 0011749267 & . 00 8D & 0000 & . 0021514892 & . 00 CD & 0000 & . 00312 & 80517 \\
\hline . 000 E & 0000 & . 0002136230 & . 00 4E & 0000 & . 0011901855 & . \(008 \mathrm{8E}\) & 0000 & . 0021667480 & . 00 CE & 0000 & . 00314 & 33105 \\
\hline . 00 0F & 0000 & . 0002288818 & . 00 4F & 0000 & . 0012054443 & . 008 F & 0000 & . 0021820068 & . 00 CF & 0000 & . 00315 & 85693 \\
\hline . 0010 & 0000 & . 0002441406 & . 0050 & 0000 & . 0012207031 & .0090 & 0000 & . 0021972656 & . 00 D0 & 0000 & . 00317 & 38281 \\
\hline .0011 & 0000 & . 0002593994 & . 0051 & 0000 & .0012359619 & . 0091 & 0000 & . 0022125244 & . 00 D1 & 0000 & . 00318 & 90869 \\
\hline . 0012 & 0000 & . 0002746582 & . 0052 & 0000 & . 0012512207 & . 0092 & 0000 & . 0022277832 & . 00 D2 & 0000 & . 00320 & 43457 \\
\hline .0013 & 0000 & . 0002899169 & . 0053 & 0000 & . 0012664794 & . 0093 & 0000 & . 0022430419 & . 00 D3 & 0000 & . 00321 & 96044 \\
\hline . 0014 & 0000 & . 0003051757 & . 0054 & 0000 & . 0012817382 & . 0094 & 0000 & . 0022583007 & . 00 D4 & 0000 & . 00323 & 48632 \\
\hline . 0015 & 0000 & . 0003204345 & . 0055 & 0000 & . 0012969970 & . 0095 & 0000 & . 0022735595 & .00 D5 & 0000 & . 00325 & 01220 \\
\hline . 0016 & 0000 & . 0003356933 & . 0056 & 00.00 & . 0013122558 & . 0096 & 0000 & . 0022888183 & . 00 D6 & 0000 & . 00326 & 53808 \\
\hline . 0017 & 0000 & . 0003509521 & . 0057 & 0000 & . 0013275146 & . 0097 & 0000 & . 0023040771 & . 00 D7 & 0000 & . 00328 & 06396 \\
\hline . 0018 & 0000 & . 0003662109 & . 0058 & 0000 & . 0013427734 & . 0098 & 0000 & . 0023193359 & . 00 D8 & 0000 & . 00329 & 58984 \\
\hline . 0019 & 0000 & . 0003814697 & . 0059 & 0000 & . 0013580322 & . 0099 & 0000 & . 0023345947 & .00 D9 & 0000 & . 00331 & 11572 \\
\hline . 00 1A & 0000 & . 0003967285 & . 00 5A & 0000 & . 0013732910 & . 00 9A & 0000 & . 0023498535 & . 00 DA & 0000 & . 00332 & 64160 \\
\hline .001 B & 0000 & . 0004119873 & . 00 5B & 0000 & . 0013885498 & . 00 9B & 0000 & . 0023651123 & . 00 DB & 0000 & . 00334 & 16748 \\
\hline . 00 1C & 0000 & . 0004272460 & . 00 5C & 0000 & . 0014038085 & . 00 9C & 0000 & . 0023803710 & . 00 DC & 0000 & . 00335 & 69335 \\
\hline . 001 D & 0000 & . 0004425048 & . 00 5D & 0000 & . 0014190673 & . 00 9D & 0000 & . 0023956298 & . 00 DD & 0000 & . 00337 & 21923 \\
\hline . 001 E & 0000 & . 0004577636 & . 00 5E & 0000 & . 0014343261 & . 00 9E & 0000 & . 0024108886 & . 00 DE & 0000 & . 00338 & 74511 \\
\hline . 001 F & 0000 & . 0004730224 & . 00 5F & 0000 & . 0014495849 & . 00 9F & 0000 & . 0024261474 & . 00 DF & 0000 & . 00340 & 27099 \\
\hline . 0020 & 0000 & . 0004888812 & . 0060 & 0000 & . 0014648437 & . 00 A0 & 0000 & . 0024414062 & . 00 E0 & 0000 & . 00341 & 79687 \\
\hline . 0021 & 0000 & . 0005035400 & . 0061 & 0000 & . 0014801025 & . 00 A1 & 0000 & . 0024566650 & . 00 E1 & 0000 & . 00343 & 32275 \\
\hline . 0022 & 0000 & . 0005187988 & . 0062 & 0000 & . 0014953613 & . 00 A2 & 0000 & . 0024719238 & . 00 E2 & 0000 & . 00344 & 84863 \\
\hline . 0023 & 0000 & . 0005340576 & . 0063 & 0000 & . 0015106201 & . 00 A 3 & 0000 & . 0024871826 & . 00 E3 & 0000 & . 00346 & 37451 \\
\hline . 0024 & 0000 & . 0005493164 & . 0064 & 0000 & . 0015258789 & . 00 A4 & 0000 & . 0025024414 & . 00 E4 & 0000 & . 00347 & 90039 \\
\hline . 0025 & 0000 & . 0005645751 & . 0065 & 0000 & . 0015411376 & . 00 A5 & 0000 & . 0025177001 & . 00 ES & 0000 & . 00349 & 42626 \\
\hline . 0026 & 0000 & . 0005798339 & . 0066 & 0000 & . 0015563964 & . 00 A6 & 0000 & . 0025329589 & . 00 E6 & 0000 & . 00350 & 95214 \\
\hline . 0027 & 0000 & . 0005950927 & .0067 & 0000 & . 0015716552 & . 00 A7 & 0000 & . 0025482177 & . 00 E7 & 0000 & . 00352 & 47802 \\
\hline . 0028 & 0000 & . 0006103515 & . 0068 & 0000 & . 0015869140 & . 00 A8 & 0000 & . 0025634765 & . 00 E8 & 0000 & . 00354 & 00390 \\
\hline . 0029 & 0000 & . 0006256103 & . 0069 & 0000 & . 0016021728 & . 00 A9 & 0000 & . 0025787353 & . 00 E9 & 0000 & . 00355 & 52978 \\
\hline . 00 2A & 0000 & . 0006408691 & . 00 6A & 0000 & . 0016174316 & . 00 AA & 0000 & . 0025939941 & . 00 EA & 0000 & . 00357 & 05566 \\
\hline . 00 2B & 0000 & . 0006561279 & . 00 6B & 0000 & . 0016326904 & . 00 AB & 0000 & . 0026092529 & . 00 EB & 0000 & . 00358 & 58154 \\
\hline . 002 C & 0000 & . 0006713867 & . 00 6C & 0000 & . 0016479492 & . 00 AC & 0000 & . 0026245117 & . 00 EC & 0000 & . 00360 & 10742 \\
\hline . 002 D & 0000 & . 0006866455 & . 00 6D & 0000 & . 0016632080 & . 00 AD & 0000 & . 0026397705 & . 00 ED & 0000 & . 00361 & 63330 \\
\hline . 00 2E & 0000 & . 0007019042 & . 00 6E & 0000 & . 0016784667 & . 00 AE & 0000 & . 0026550292 & . 00 EE & 0000 & . 00363 & 15917 \\
\hline . 00 2F & 0000 & .0007171630 & . 006 F & 0000 & . 0016937255 & . 00 AF & 0000 & . 0026702880 & . 00 EF & 0000 & . 00364 & 68505 \\
\hline . 0030 & 0000 & . 0007324218 & . 0070 & 0000 & . 0017089843 & . 00 B0 & 0000 & . 0026855468 & . 00 F0 & 0000 & . 00366 & 21093 \\
\hline . 0031 & 0000 & . 0007476806 & . 0071 & 0000 & . 0017242421 & . 00 B1 & 0000 & . 0027008056 & . 00 F1 & 0000 & . 00367 & 73681 \\
\hline . 0032 & 0000 & . 0007629394 & . 0072 & 0000 & . 0017395019 & . 00 B2 & 0000 & . 0027160644 & . 00 F2 & 0000 & . 00369 & 26269 \\
\hline . 0033 & 0000 & . 0007781982 & . 0073 & 0000 & . 0017547607 & . 00 B 3 & 0000 & . 0027313232 & . 00 F3 & 0000 & . 00370 & 78857 \\
\hline . 0034 & 0000 & . 0007934570 & . 0074 & 0000 & . 0017700195 & . 00 B4 & 0000 & . 0027465820 & . 00 F4 & 0000 & . 00372 & 31445 \\
\hline . 0035 & 0000 & . 0008087158 & . 0075 & 0000 & . 0017852783 & . 00 B5 & 0000 & . 0027618408 & . 00 F5 & 0000 & . 00373 & 84033 \\
\hline . 0036 & 0000 & . 0008239746 & . 0076 & 0000 & . 0018005371 & . 00 B6 & 0000 & . 0027770996 & . 00 F6 & 0000 & . 00375 & 36621 \\
\hline . 0037 & 0000 & . 0008392333 & . 0077 & 0000 & . 0018157958 & . 00 B7 & 0000 & . 0027923583 & . 00 F7 & 0000 & . 90376 & 89208 \\
\hline . 0038 & 0000 & . 0008544921 & . 0078 & 0000 & .0018310546 & . 00 B8 & 0000 & . 0028076171 & . 00 F8 & 0000 & . 00378 & 41796 \\
\hline . 0039 & 0000 & . 0008697509 & . 0079 & 0000 & . 0018463134 & . 00 B9 & 0000 & . 0028228759 & . 00 F9 & 0000 & . 00379 & 94384 \\
\hline . 00 3A & 0000 & . 0008850097 & . 00 7A & 0000 & . 0018615722 & . 00 BA & 0000 & . 0028381347 & . 00 FA & 0000 & . 00381 & 46972 \\
\hline . 0038 & 0000 & . 0009002685 & . 007 B & 0000 & . 0018768310 & . 00 BB & 0000 & . 0028533935 & . 00 FB & 0000 & . 00382 & 99560 \\
\hline . 003 C & 0000 & . 0009155273 & . 00 7C & 0000 & . 0018920898 & . 00 BC & 0000 & . 0028686523 & . 00 FC & 0000 & . 00384 & 52148 \\
\hline . 00 3D & 0000 & . 0009307861 & . 00 7D & 0000 & . 0019073486 & . 00 BD & 0000 & . 0028839111 & . 00 FD & 0000 & . 00386 & 04736 \\
\hline . 00 3E & 0000 & . 0009460449 & . 00 7E & 0000 & . 0019226074 & . 00 BE & 0000 & . 0028991699 & . 00 FE & 0000 & . 00387 & 57324 \\
\hline . 00 3F & 0000 & .0009613037 & . 007 F & 0000 & . 0019378662 & . 00 BF & 0000 & . 0029144287 & . 00 FF & 0000 & . 00389 & 09912 \\
\hline
\end{tabular}

\section*{APPENDIX}

Table K-6. Hexadecimal-Decimal Fraction Conversion Table (Cont.)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline Hexadeci & & Decimal & Hexadecin & & Decimal & Hexadecimal & & Decimal & Hexadecimal & Decimal \\
\hline . 000000 & 00 & . 0000000000 & . 000040 & 00 & . 0000038146 & . 000080 & 00 & . 0000076293 & . 0000 C 000 & . 0000114440 \\
\hline . 000001 & 00 & . 0000000596 & . 000041 & 00 & . 0000038743 & .000081 & 00 & . 0000076889 & . 0000 Cl 00 & . 0000115036 \\
\hline . 000002 & 00 & . 0000001192 & . 000042 & 00. & . 0000039339 & . 000082 & 00 & . 0000077486 & .0000 C 200 & . 0000115633 \\
\hline . 000003 & 00 & . 0000001788 & . 000043 & 00 & . 0000039935 & . 000083 & 00 & . 0000078082 & .0000 C 300 & . 0000116229 \\
\hline . 000004 & 00 & . 0000002384 & . 000044 & 00 & . 0000040531 & . 000084 & 00 & . 0000078678 & . \(0000 \mathrm{C4} 00\) & . 0000116825 \\
\hline . 000005 & 00 & . 0000002980 & . 000045 & 00 & . 0000041127 & .000085 & 00 & . 0000079274 & .0000 C 500 & .0000117421 \\
\hline . 000006 & 00 & . 0000003576 & . 000046 & 00 & . 0000041723 & .000086 & 00 & . 0000079870 & . 0000 C 600 & . 0000118017 \\
\hline . 000007 & 00 & . 0000004172 & . 000047 & 00 & . 0000042319 & . 000087 & 00 & . 0000080466 & .0000 C 700 & . 0000118613 \\
\hline . 000008 & 00 & . 0000004768 & . 000048 & 00 & . 0000042915 & . 000088 & 00 & . 0000081062 & .0000 C 800 & . 0000119209 \\
\hline . 000009 & 00 & . 0000005364 & . 000049 & 00 & . 0000043511 & . 000089 & 00 & . 0000081658 & .0000 C 900 & .0000119805 \\
\hline . 00000 A & 00 & . 0000005960 & . 0000 4A & 00 & . 0000044107 & . 00008 A & 00 & . 0000082254 & . 0000 CA 00 & .0000120401 \\
\hline . 00000 OB & 00 & . 0000006556 & . 00004 B & 00 & . 0000044703 & . 00008 B & 00 & . 0000082850 & . 0000 CB 00 & 0000120997 \\
\hline . 00000 C & 00 & . 0000007152 & . 00004 C & 00 & . 0000045299 & . 00008 C & 00 & . 0000083446 & . 0000 CC 00 & 0000121593 \\
\hline . 0000000 & 00 & . 0000007748 & . 00004 D & 00 & . 0000045895 & . 00008 D & 00 & . 0000084042 & . 0000 CD 00 & . 0000122189 \\
\hline . 00000 OE & 00 & . 0000008344 & . 00004 E & 00 & . 0000046491 & . 00008 E & 00 & . 0000084638 & . 0000 CE 00 & 0000122785 \\
\hline . 00000 F & 00 & . 0000008940 & . 00004 F & 00 & .0000047087 & . 00.008 F & 00 & . 0000085234 & . 00 OC CF 00 & . 0000123381 \\
\hline .000010 & 00 & . 0000009536 & . 000050 & 00 & . 0000047683 & 000090 & 00 & 0000085830 & . 0000 DO 00 & . 0000123977 \\
\hline .000011 & 00 & . 0000010132 & . 000051 & 00 & .0000048279 & .000091 & 00 & . 00000086426 & . 0000 D1 00 & . 0000124573 \\
\hline .000012 & 00 & . 0000010728 & .000052 & 00 & .0000048875 & . 000092 & 00 & . 00000087022 & . 0000 D2 00 & .0000125169 \\
\hline . 000013 & 00 & . 0000011324 & . 000053 & 00 & . 0000049471 & . 000093 & 00 & . 0000087618 & . 0000 D3 00 & . 0000125765 \\
\hline .000014 & 00 & . 0000011920 & . 000054 & 00 & . 0000050067 & . 000094 & 00 & . 00000888214 & . 0000 D4 00 & . 0000126361 \\
\hline .000015 & 00 & . 0000012516 & . 000055 & 00 & . 0000050663 & .000095 & 00 & . 0000088810 & . 0000 DS 00 & . 0000126957 \\
\hline .000016 & 00 & .0000013113 & .000056 & 00 & . 0000051259 & . 000096 & 00 & . 0000089406 & . 0000 D6 00 & . 0000127553 \\
\hline . 000017 & 00 & . 0000013709 & . 000057 & 00 & . 0000051856 & . 000097 & 00 & . 0000090003 & . 0000 D7 00 & . 0000128149 \\
\hline . 000018 & 00 & .0000014305 & . 000058 & 00 & . 0000052452 & . 000098 & 00 & . 0000090599 & . 0000 D8 00 & . 0000128746 \\
\hline . 000019 & 00 & . 0000014901 & . 000059 & 00 & . 0000053048 & .000099 & 00 & . 0000091195 & . 0000 D9 00 & . 0000129342 \\
\hline . 0000 la & 00 & . 0000015497 & . 00005 A & 00 & . 0000053644 & . 00009 A & 00 & . 0000091791 & . 0000 DA00 & . 0000129938 \\
\hline . 00001 B & 00 & . 0000016093 & . 00005 sb & 00 & . 0000054240 & .00009 B & 00 & . 0000092387 & . 0000 DB 00 & . 0000130534 \\
\hline .00001 C & 00 & . 0000016689 & . 00005 C & 00 & . 0000054836 & .00009 C & 00 & . 0000092983 & .0000 DC 00 & . 0000131130 \\
\hline . \(0000 \cdot 1 \mathrm{D}\) & 00 & . 0000017285 & . 00005 D & 00 & . 0000055432 & .00009 D & 00 & . 0000093579 & . 0000 DD 00 & . 0000131726 \\
\hline .00001 E & 00 & . 0000017881 & . 00005 E & 00 & . 0000056028 & . \(0000 \mathrm{9E}\) & 00 & .0000094175 & . 0000 DE 00 & . 0000132322 \\
\hline . \(0000 \mathrm{1I}\) & 00 & . 0000018477 & . 00005 F & 00 & . 0000056624 & . 00009 F & 00 & . 0000094771 & . 0000 DF 00 & . 0000132918 \\
\hline . 000020 & 00 & . 0000019073 & . 000060 & 00 & .0000057220 & . 0000 A 0 & 00 & . 0000095367 & . 0000 E 000 & 0000133514 \\
\hline . 000021 & 00 & . 0000019669 & . 000061 & 00 & .0000057816 & . 0000 Al & 00 & . 0000095963 & . 0000 E 100 & . 0000134110 \\
\hline .000022 & 00 & . 0000020265 & . 000062 & 00 & . 0000058412 & . 0000 A 2 & 00 & . 0000096559 & . 0000 E2 00 & . 0000134706 \\
\hline . 000023 & 00 & . 0000020861 & . 000063 & 00 & . 0000059008 & . 0000 A 3 & 00 & . 0000097155 & . 0000 E3 00 & . 0000135302 \\
\hline . 000024 & 00 & . 0000021457 & . 000064 & 00 & . 0000059604 & . 0000 A 4 & 00 & . 00000977751 & . 0000 E4 00 & . 0000135898 \\
\hline .000025 & 00 & . 0000022053 & . 000065 & 00 & . 0000060200 & . 0000 A 5 & 00 & . 0000098347 & . 0000 E5 00 & . 0000136494 \\
\hline . 00.0026 & 00 & . 0000022649 & . 000066 & 00 & .0000060796 & . 0000 A6 & 00 & . 0000098983 & . 0000 E 600 & .0000137090 \\
\hline . 000027 & 00 & . 0000023245 & . 000067 & 00 & .0000061392 & . 0000 A 7 & 00 & . 0000099539 & .0000 E 700 & . 0000137686 \\
\hline . 000028 & 00 & . 0000023841 & . 000068 & 00 & . 0000061988 & .0000 A8 & 00 & . 0000100135 & . 0000 E 800 & . 0000138282 \\
\hline . 000029 & 00 & . 0000024437 & . 000069 & 00 & . 00000662584 & . 0000 A9 & 00 & . 0000100731 & . 0000 E9 00 & . 0000138878 \\
\hline . 00002 A & 00 & . 0000025033 & . 0000 6A & 00 & . 0000063180 & . 0000 AA & 00 & . 0000101327 & . 0000 EA 00 & . 0000139474 \\
\hline .00002 B & 00 & . 0000025629 & . 00006 B & 00 & .0000063776 & . 0000 AB & 00 & . 0000101923 & . 0000 EB 00 & .0000140070 \\
\hline . 00002 C & 00 & . 0000026226 & . 00006 C & 00 & . 0000064373 & . 0000 AC & 00 & . 0000102519 & . 0000 EC 00 & . 0000140666 \\
\hline .00002 D & 00 & . 0000026822 & . 00006 D & 00 & . 0000064969 & . 0000 AD & 00 & . 0000103116 & . 0000 ED 00 & .0000141263 \\
\hline . 00002 E & 00 & . 0000027418 & . 00006 E & 00 & . 0000065565 & . 0000 AE & 00 & . 0000103712 & . 0000 EE 00 & . 0000141859 \\
\hline . 00002 F & 00 & . 0000028014 & . 00006 F & 00 & . 0000061661 & . 0000 AF & 00 & .0000104308 & . 0000 EF 00 & . 0000142455 \\
\hline . 000030 & 00 & .00000 28610 & . 000070 & 00 & . 0000066757 & . 0000 BO & 00 & . 0000104904 & . 0000 FO 00 & .00001 43051 \\
\hline . 000031 & 00 & . 0000029206 & . 000071 & 00 & . 0000067353 & . 0000 B 1 & 00 & . 0000105500 & . 0000 Fl 00 & . 0000143647 \\
\hline .000032 & 00 & . 0000029802 & .000072 & 00 & . 0000067949 & . 0000 B 2 & 00 & . 0000106096 & . 0000 F2 00 & . 0000144243 \\
\hline .000033 & 00 & . 0000030398 & . 000073 & 00 & . 0000068545 & .0000 B 3 & 00 & . 0000106692 & . 0000 F3 00 & . 0000144839 \\
\hline .000034 & 00 & . 0000030994 & . 000074 & 00 & . 0000069141 & . 0000 B 4 & 00 & .0000107228 & . 0000 F 400 & . 0000145435 \\
\hline . 000035 & 00 & . 0000031590 & . 000075 & 00 & . 0000069737 & . 0000 BS & 00 & . 0000107884 & . \(0000 \mathrm{F5} 00\) & .0000146031 \\
\hline . 000036 & 00 & . 0000032186 & . 000076 & 00 & .0000070333 & . 0000 B6 & 00 & .0000108480 & . 0000 F6 00 & . 0000146627 \\
\hline . 000037 & 00 & . 0000032782 & . 000077 & 00 & . 0000070929 & . 0000 B 7 & 00 & . 0000109076 & . 0000 F7 00 & . 0000147223 \\
\hline . 000038 & 00 & . 0000033378 & . 000078 & 00 & . 0000071525 & . 0000 B 8 & 00 & . 0000109672 & . 0000 F8 00 & . 0000147819 \\
\hline . 000039 & 00 & . 0000033974 & . 000079 & 00 & . 0000075121 & . 0000 B 9 & 00 & .0000110268 & . 0000 F9 00 & . 0000148415 \\
\hline .6. 00 34 & O0 & .00000 34570 & .00 0 ? & 00 & . 0000072717 & . 0000 BA & ก0 & . 0000110864 & . 0000 FA 00 & . 0000149011 \\
\hline . 00003 B & 00 & . 0000035166 & . 00007 B & 00 & . 0000073313 & . 0000 BB & 00 & .0000111460 & . 0000 FB 00 & . 0000149607 \\
\hline .00003 C & 00 & . 0000035762 & .00007 C & 00 & . 0000073909 & . 0000 BC & 00 & .0000112056 & . 0000 FC 00 & . 0000150203 \\
\hline .00003 D & 00 & . 0000036358 & .00007 D & 00 & . 0000074505 & . 0000 BD & 00 & .0000112652 & . 0000 ED 00 & . 0000150799 \\
\hline .00003 E & 00 & . 0000036954 & . 00007 E & 00 & . 0000075101 & . 0000 BE & 00 & .0000113248 & . 0000 FEE 00 & . 0000151395 \\
\hline . 0000 3F & 00 & .00000 37550 & . 00007 F & 00 & . 0000075697 & . 0000 BF & 00 & . 0000113844 & . 00 O0 FE 00 & . 0000151991 \\
\hline
\end{tabular}

Table K-6. Hexadecimal-Decimal Fraction Conversion Table (Cont.)

alabama: Huntsville, 500 Wynn Drive. Suite 514. Huntsville AL 35805, (205) 837-7530
ARIZONA: Phoenix, PO. Box 35160.8102 N 23 rd Ave. Sulte A. Phoenix. AZ 85069. (602) 249-1313

CALIFORNIA: El Sequando, 831 S Douglas St. El Sequado. CA 90245. 1213) 973-2571, Irvine, 17620 Fitch. Irvine. CA 92714 (714) 545-5210. Sacramento, 1900 Point West Way. Suite 171 Sacramento. CA 95815 . (916) \(929-1521\) : San Diego, 4333 View Ridge Ave. Sute B., San Diego. CA
Sunnyvale. PO Box 9064 7 776 Palomar Ave Sunnyvale. CA 94086, (408) 732-1840.
COLORADO: Denver, 9725 E. Hampden St. Suite 301. Denver C0 80231, (303) 695-2800
CONNECTICUT: Wallingtord, 9 Barnes Industrial Park Rd Barnes Industrial Park. Wallingford. CT 06492. (203) 269-007

FLORIDA: Clearwater, 2280 U.S. Hwy 19 N. Suite 232. Clearwater FL 33515 ( 813 ) \(325-1861\). \(\mathbf{F t}\). Lauderdale 2765 NW 62 nd St. Ft. Lauderdale, FL 33909. (305) 973.8502: Winter Park 1850 Lee Rd Suite 115 Winter Park FL 32789 (305 644-3535
GEORGIA: Allanta, 3300 Northeast Expy . Building 9. Atianta GA 30341, (404) 452-4600
ILLINOIS: Arlington Heights, 515 W. Algonquin, Arlington Heights. IL 60005. (312) 640-2934

INDIANA: Ft. Wayne, 2020 Inwood Dr. Ft. Wayne, IN 46805 (219) 424-5174: Indianapolis. 2346 S Lynhurst. Suite J-400 Indianapolis. IN 46241, (317) 248 -8555

MARYLAND: Baltimore 1 Rutherford PI . 7133 Rutheriord Rd Baltimore. MD 21207. (301) 944-8600
MASSACHUSETTS: Waltham, 504 Totten Pond Rd. Waltham. MA 02154. (617) 890-7400

MICHIGAN: Southfield, Central Park Plaza. 26211 Central Park Blvd., Suite 215. Southfield. MI 48076. (313) 353 -0830

MINNESOTA: Edina, 7625 Parklawn. Edina. MN 55435. (612) 830-1600
MISSOURI: Kansas City, 8080 Ward Pkwy, Kansas City. M0 64114. (816) 523-2500. St. Louis, 11861 Westline. Industrial Line Drive. St Louls. M0 63141. (314) 569-7600.
NEW JERSEY: Clark, 292 Terminal Ave West. Clark, NJ
07066 (201) \(574-9800\).
NEW MEXICO: Albuquerque. 5907 Alice NSE. Suite E. Albuquerque. NM 87110. (505) 265-8491

NEW YORK: East Syracuse, 6700 Old Cullamer Rd, East Syracuse. NY 13057 (315) 463-9291: Endicott, 112 Nanticoke Ave P.O. Box 618. Endicott. NY 13760. (607) 754-3900. Melville, 1 Huntington Quadrangle. Sulte 3C10. PO Box 2936. Melville. NY 11747. (516) 454 -6600, Poughkeepsie, 201 South Ave. Poughkeepsie: NY 12601. (914) 473-2900; Rochestef. 1210 Jefterson Rd. Rochester. NY 14623. (716) 424-5400
NORTH CAROLINA: Charlotte, 8 Woodlawn Green. Woodlawn Rd. Charlotte. NC 28210. (704) \(527-0930\)

OHIO: Beachwood, 23408 Commerce Park Rd. Beachwood. OH 44122. (216) 464-6100. Dayton, Kingsley Blag. 4124 OH 44122 . (216) 464-6100, Dayton, Kingsley
Linden Ave., Dayton, OH 45432 , (513) \(258-3877\).

OXLAHOMA: Tulsa, 3105 E Skelly Dr, Suite 512. Tulsa. OK 74105. (918) 749.9547

OREGON: Beaverton, 6700 SW 105th St. Suite 110. Beaverton. OR 97005. (503) 643-6758

PENNSYLVANIA: Ft. Washington, 575 Virginia Dr. Ft Washington. PA 19034, (215) 643.6450

TENNESSEE: Johnson City, PO Drawer 1255. Erwin Hwy Johnson City. TN 37601. (615) 461-2129

TEXAS: Austin, 12501 Research Bidg PO. Box 2909. Austin. YX 78723. (512) 250-7655; Dallas, PO Box 225012. Dallas. \(\times 75265\). (214) \(995-6531\). Houston, 9000 Southwest Frwy. Suite 400. Houston, TX 77036. (713) 778 -6592

UTAH: Salt Lake City, 6672 West 2100 South. Salt Lake City UT 84120, (801) 973-6310

VIRGINIA: Fairiax, 3001 Prosperity. Fairfax, VA 22031, (703) 849-1400. Midlothian, 13711 Sutter's Mill Circle. Midlothian. VA 23113. (804) 744-1007

WASHINGTON: Redmond, 2723 152nd Ave. N E Bldg 6 (206) 881-3080. Redmond. WA 98052

CANADA: Ottawa, 436 McClaren St. Ottawa, Canada. K2POM8. (613) 233-1177: Richmond Hill, 280 Centre St E. hichmond Ville St St Laurent, Quebec. Canada H4S1R7, (514) 334-3635 K

ARGENTINA, Texas Instruments Argentina S A.I.C.F: Km 25.5 Ruta Panamericana Don Torcuato. C.C. 2296, 1000Correo Central. Buenos Aires. Argentina, 748-1141

AUSTRALIA, Texas Instruments Australia Lid Unit 1A, 5 Bytield St., P.O. Box 106, North Ryde, N. S. W. 2113, Sydney. Australia, 02-887-1122; 6th floor, 60 Albert Road. South Melbourne. 3004, Victoria. Australia. 699-5788
AUSTRIA, Texas Instruments Ges. m.b.H: Rennweg 17, 1030 Vienna, Austria, 0222-724186.
BELGIUM, Texas Instruments S/A: Mercure Centre, Raketstraat. Rue De La Fusee 100, 1130 Brussels, Belgium. 02-7208000

BRAZIL, Texas Instrumentos Electronicos do Brasil Ltda: Rua Padre Pereira De Andrade. 591 Cep- 05469 Sao Paulo. Brazil. 011-260-6347.
DENMARK, Texas Instfuments A/D: Marielundvej 46E, 2730 Herlev, Denmark, 02-917400

FINLAND. Texas Instruments Finland OY: Fressenkatu 6, P.L. 917, 00101 Helsinki 10, Finland, 80-408300.
FRANCE, Texas Instruments France: La Boursidiere, Bat. A. R.N. 186, 92350 Le Plessis Robinson, France. 01-6302343 31 Quai Rambaud. 69002 Lyon, France, 078-373585; 1 Av de la Chartreuse, 38240 Meylan, France, 076-904574:9 Place de Bretange, 35000 Rennes, France, 099-795481:

100-102 Aile de Barcelone, Residence LAutay, 31000 Toulouse. France, 061-213032.

GERMANY, Texas Instruments Deutschland GmbH: KurfuerStendamm 146, 1000 Berlin 31, Germany, 030-8927013; III Hagen 43. Frankfurter Allee 6.8. 6236 Eschborn, Germany. \(06196-43074\) : 4300 Essen. Germany, 0201-233551: Winterhuder Weg 8. 2000 Hamburg 76. Germany; 040-2201154; Haggertystrasse 1, 8050 Freising. Germany. 08161-801: Riethorst 4, 3000 Hanover 51, Germany, 0511-648021: Arabeilastrasse 13-15, 8000 Munich 81. Germany, 089-92341: Marientorgraben 3-5, 8500 Nuernberg. Germany. 0911. 22877. Kretelderstrasse 11-15, 7000 Stuttgart 50. Germany.

HONG KONG, Texas Instruments Asia Ltd: 902. Asian House. 1. Hennessy Rd. . Hong Kong, 05-279041.

ITALY, Texas Instruments Italia Spa: Via Europa 38/44 Cologno Monzese, Milan. Italy 02-253-2451: Via Salaria 1319, 00138 Rome, Italy, 06-6917127: Via Montebello 27. 10124 Turin, Italy, 011-832276

JAPAN, Texas Instruments Asia Ltd: Aoyama Tower Bldg., 4 , 5. \& 6F. 24-15 Minami Aoyama, 2-Chome, Minafo-Ku.. Tokyo, Japan 107, 03-402-6171.
KOREA, Texas Instruments Supply Company: Room 301 ,
Kwang Poong Bldg. 24-1 Hwayang Dong. Sungdong-Ku. Kwang Poong Bldg., \(24-1\) Hwayang Dong. Sungdong-Ku. Seoul, Korea, 446-1565.

EEXICO, Texas Instruments de Mexico S.A: Poniente 116 \#489. Col. Industrial Vallejo. Mexico City 15. D.F.. Mexico. 905-567-9200.
NETHERLANDS, Texas Instruments Holland BV Laan Van de Helende Meesters 421 A. P.O. Box 283, 1180 AG Amstelveen, Holland 020-47339.

NORWAY, Texas Instruments A/S: Ryensvingen 15. Oslo 6 Norway, 02-689487
PORTUGAL, Texas Instruments Equipamento Electronico LDA: Rua Eng. Frederico Ulich. 2650 Moreira Da Maia, Douro, Portugal, 948-1003
SINGAPORE, Texas Instruments Asia Lid: P.O. Box 2093 990 Bendemeer Rd.. Singapore 1, Republic of Singapore 65-2581122
SPAIN, Texas Instruments Espana S.A: Balmes 89. 12 Barce Iona 12. Spain.
SWEDEN, Texas Instruments International Trade Corporation (Sverigefilialen): Norra Hannvagen 3. Fack S-100 54 Stockholm 39. Sweden, 08-235480

TAIWAN, Texas Instruments Taiwan Ltd: 10th floor, Fu Shing Bldg., 71 Sung-kiang Rd., Taipei, Taiwan, Republic of China.
UNITED KINGDOM, Texas Instruments Lid: Manton Lane Bedford. England MK417PU, 0234-67466.

ALABAMA: Huntsville, Hall-Mark (205) 837-8700.
ARIZONA: Phoenix, Kierulff Electronics (602) 243-4101; R.V. Weathertord (602) 272-7144: Tempe, Marshall industries (602) 968-6181; Tucson, Kieruiff (602) 624-9986.

CALIFORNIA: Anaheim, R.V. Weatherford (714) 634-9600; Canoga Park, Marshali Industries (213) 999.5001: Chatsworth, JACO (213) 998-2200, Costa Mesa, TI Supply 0141: El Segundo. TI Supply (213) 973-5150; Glendale, R.V Weatherford (213) 849-3451; Goleta, RPS (805) 964-6823 Irvine, JACO (714) 540-5600; Marshall Industries \((714\) 556-6400; Los Angeles, Kierulff Electronics (213) 725-0325 RPS (213) 748-1271; Palo Alto, Kierulff Electronics (415 968-6292; Pomona, R.V. Weatherford (714) 623-1261; Sacra mento, Ti Supply (916) 924-8521; San Diego, Arrow Electronics (714) 565-4800: Kierultit Electronics (714) 278-2112 Marshall industries (714) 578-9600; R.V. Weatherford (714) 278-7400; Santa Barbara, R.V. Weatherford (805) 465-8551 Santa Clara, United Components (408) 496-6900; Sun nyvale, Arrow Electronics (408) 745-600, Marshall Snd Supply (408) 732-5555. United Components (408) 496-6900 Torrance, Time Electronics (213) 320-0880; Tustin, Kierult Electronics (714) 731-5711.

COLORADO: Denver, Arrow Electronics (303) 758-2100; Dip Iomat/Denver, (303) 740-8300; Kierulif Electronics 371-6500; Englewood, A.V. Weathertord (303) 770-9762
CONMECTICUT: Orange, Milgray/Connecticut (203) 7950714: Wallinglord, Arrow Electronics (203) 265-7741; Mar shall Industries (203) 265-3822; II Supply (203) \(281 \cdot 4669\)
FLORIDA: Clearwater, Diplomat/Southland (813) 443-4514 Ft. Lauderdale. Arrow Electronics (305) 973-8502: Diplo971 -9280; Orlando, Hall-Mark/Oriando (305) 855-4020; Palm Bay, Arrow Electronics (305) 725-1480; Diplomat/Florida (305) 725-4520; St. Petersburg, Kieruiff Elec tronics (813) 576-1966; Winter Park, Milgray Electronics (305) 647-5747.

GEORGIA: Norcross. Arrow Electronics (404) 449-8252; Mar shall Industries (404) 923-5750.
ILLINOIS: Arlington Heights, TI Supply (312) 640-2964; Bensonville, Hall-Mark/Chicago (312) \(860-3800\); Elk Grove VIIlage, Kierulft Electronics (312) 640-0200; Chicago, Newark Electronics (312) 638-4411; Schaumburg, Arrow Electronics (312) \(893-9420\).

INDIANA: FI. Wayne, Ft. Wayne Electronics (219) 423-3422 indlanapolis, Graham Electronics (317) 634-8202; Arrow Electronics (317) 243-9353; TI Supply (800) 325-1039.

IOWA: Cedar Rapids, Deeco (319) 365-7551
KANSAS: Lenexa, Component Specialties (913) 492-3555: Shawnee Mission, Hall-Mark/Kansas City (913) 888-4747: Wichita, LCOMP Inc. (316) 265-9507
MARYLAAD: Baltmore, Arr.JW Electronics (202) 737-1700 (301) 247-5200; Hall-Mark/Baltimore (301) 796-9300, Columbla, Diplomat/Maryland (301) 995-1226; Rockville. Milgray/Washington (301) 466-6400
MASSACHUSETTS: Billerica, Kierulff Electronics (617) 667-8331: Burlington, Marshall Industries (617) 272-8200: Waltham, II Supply (617) 890-0510; Woburn, Arrow EleC tronics (617) 933-8130, Time Electronics (6i7) 935-8080.
MICHIGAN: Ann Arbor, Arrow Electronics (313) 971-8200; Oak Park. Newark Electronics (313) 967-0600; Farmington, Diplomat (313) 477-3200; Grand Rapids, Newark Electronics (616) \(241-6681\)

MIMNESOTA: Edina, Arrow Electronics (612) 830-1800. Kierulff Electronics (612) 835-4388; Minneapolis. Diplomat (612) \(788-8601\).

MISSOURI: Earth City, Hall-Mark/St. Louis (314) 291-5350 Kansas City, LCOMP Inc.-Kansas City (816) 221-2400; T Supply (816) 753-4750: St. Louls, Arrow Electronics (314) 567-6888; LCOMP Inc.-St. Louis (314) 291-6200; II Supply (314) 569-2258.

NEW HAMPSHIRE: Manchester. Arrow Electronics (603) 668-6968.
NEW JERSEY: Camden, General Radio Supply (609) 964-8560 Cherry HIII, Hall-Mark (609) 424-0880: Clark. T Supply (201) 382-6400; Clitton, Marshall Industries (201) 340-1900; Fairfleld, Kierulft Electronics (201) 575-6750 Marlton, Milgray/Delaware Valley (609) 424-1300; Moores town. Arrow Electronics (609) 235-1900; Saddiebrook, Ar row Electronics (201) 797-5800; Totowa, Diplomat/New Jersey (201) 785-1830.
NEW REXICO: Albuquerque. Arrow Electronics (505) 243-4566; International Electronics (505) 345-8127; United Components (505) 345-9981.
NEW YORK: Endwell, Marshall Industries (607) 754-1570 Freepont, Milgray Electronics (516) 546-5600, N. J. (800) 645-3986; Hauppauge, Arrow Electronics (516) 231-1000: JACO (516) 273-5500; Liverpool, Arrow/Syracuse (315) 516) 454-6400; Rochester Arrow/Rochester (716). 275 0300: Rochester Radio Supply (716) 454-7800; Marshall Industries ( 716 ) 235-7620.
MORTH CAROLINA: Raleigh. Arrow Electronics (919) 876-3132: Hatl-Mark (919) 832-4465; Winston-Salem, Arrow Electronics (919) 725-8711

OHIO: Centerville, Arrow Electronics (513) 435-5563; Cleve land, TI Supply (216) 464-6100; CIncinnati, Graham Electronics (513) 732-1661; Columbus, Hall-Mark/Ohio (614) shall Industries (513) 236.8088 . Highland Heiphts Hall shal (216) 248-3990
okLahoma: Tulsa, Component Soecialties (918) 664-2820 Hall-Mark/Tulsa (918) 835-8458; fi Supply (918) 749-9543.

OREGON: Beaverton, Almac/Stroum Electronics (503) 641-9070: Portland, Kierulff Electronics (503) 641-9150.

PENNSYLVAMIA: PIttsburgh, Arrow Electronics (412) 856-7000.

IEXAS: Austin, Component Specialties (512) 837-8922; HallMark/Austin (512) 837-2814; Harrison Equipment (512) 458-3555; Dallas, Component Specialties (214) 357-6511 Hall-Mark/Dallas (214) 341-1147; International Eiectronics (214) 233-9323. Supply (214) 238-6882, El Paso, interna Cialties (713) 771-7237. Hall-Mark/Houston (713) 781-6100 Harrison Equipment (713) 652-4700. TI Supply (713) Harrison Equipment

UTAH: Salt Lake City, Diplomat/Altaland (801) 486-4134; Kierultt Electronics (801) 973-6913.

WASHINGTON: Redmond, United Components (206) 885-1985; Seattle, Almac/Stroum Electronics (206) 63-2300. 'Kierutt Electronics (206) 575-4420: Tulwila, Arrow Electronics (206) 575-0907.

WISCONSIN: Oak Creek, Arrow Electronics (414) 764-6600; Hall-Mark/Milwaukee (414) 761-3000; Waukesha, Kierultf Electronics (414) 784-8160.

CANADA: Calgary, Cam Gard Supply (403) 287-0520; Future Electronics (403) 259-6408; Downsview; CESCO Electronics (416) 661.0220; Edmonion. Cam Gard Supply (403) loops. Cam Gard Supply (604) 372-3338; Honctor, Cam Gard Supply (506) 855-2200; Montreal, CESCO Electronics (514) 735-5511: Future Electronics (514) 731-7441; Ottawa, CESCO Electronics (613) 729-5118; Future Electronics (613) 820-8313; Quebec City, CESCO Electronics (418) 687-4231; Regina, Cam Gard Supply (306) 525-1317; Saskatoon, Cam Gard Supply (306) 652-6424; Toronto, Future Electronics (416) 663-5563: Vancouver. Cam Gard Supply (604) 291-1441; Future Electronics (604) 438-5545; Winnipeg, Cam
Gard Supply (204) 786-8481.

\section*{TI PROGRAMMER}

Hexadecimal and octal calculator/converter for computer programming professionals.
Hexadecimal. Octal. Decimal. Texas Instruments new TI Programmer lets you perform fast, accurate conversions and calculations in any of these number bases ... portable power you can apply right to the job, right where the job is.

\section*{NUMBER BASE CONVERSIONS.}

Enter a number in base 8,10 or 16 . Then with a touch of a key, that number is quickly and accurately converted to either of the other number bases. Results appear instantly on the TI Programmer's bright, easy-to-read LED display. And a convenient mode indicator means you always know what number base you're operating in.

\section*{NUMBER BASE CALCULATIONS.}


The TI Programmer quickly handles arithmetic computations, too - in all three bases. Immediate answers to binary computer problems . . . giving you more time for important programming or troubleshooting tasks.

\section*{IDEÅL FOR USE WITH ANY SIZE COMPUTER.}

TI Programmer gives you 8-digit capacity in all bases . . . capability to handle even IBM 370 problems with ease. And since the TI Programmer uses integer "two's complement" arithmetic in hexadecimal and octal bases, it operates naturally, just like the computer does. Decimal base features signed floating point arithmetic for convenience in day-to-day math. \(1 / \mathrm{sC}\) key provides "one's complement" capability in HEX and OCT bases.

For additonal flexibility in minicomputer and microcomputer work, the TI Programmer has the logical functions AND, OR , Exclusive OR XOR and Shift SHF. These functions operate bit by bit on numbers in HEX and OCT to give you the same capability provided by many computer instruction sets including the latest technology in mini/micro systems . . . and a unique tool for computer repair and digital logic design.

\section*{Versatile three key memory.}

Three key memory lets you store, recall or sum to memory contents. Parentheses provide the capability to specify the order of operation execution in a problem - with up to 4 pending operations. The TI Programmer even handles mixed number bases and combined logical and arithmetic operations; conversions and operations take place automatically in the order you specify. Constant mode allows constant operations with all arithmetic and logical operations.

\section*{TI Programinier can be a real time saver for you.}

Texas Instruments new TI Programmer does away with conversion tables and tedious longhand methods. Complete with vinyl carrying case, fast charge battery pack and AC adapter/charger, the TI Programmer can multiply the effectiveness of anyone involved with computer programming, program debugging or troubleshooting.

\section*{PROGRAMMABLE TI-57}

The key programmable super slide rule calculator.
With statistics and decision making capabilities to help solve repetitive problems. Eight multi-use memories provide addressable memory locations for you to store and recall data. Program memory stores 50 fully-merged steps for up to 150 keystrokes.

Once your program is built, it can be executed repeatedly by supplying new sets of variables. The calculator recalls the program for you and executes on command with each set of variables.

Plus, functions of x , logarithmic functions, trigonometric functions, statistical
 functions, nine levels of parentheses, and up to four pending operations let you handle even complex problems with ease. And TI's unique AOS \({ }^{T M}\) algebraic operating system allows you to enter problems from left-to-right, exactly as they are stated algebraically.

More than just a super slide ruler, TI-57 is the most powerful single-chip calculator ever produced!

\section*{PROGRAMMABLE TI-58}

A powerful programmable calculator with preprogrammed Solid State Software \({ }^{\text {TM }}\) modules.
The TI Programmable 58 is truly computer-like. Up to 480 program steps or 60 memories to work with individually or to integrate with the Master Library module to deliver up to 5000 additional steps. 4 types of display testing with independent test or " t " register. 10 additional test registers directly available for: Looping, Increment, Decrement. 6 levels of subroutines. 72 useful labels. 2 modes of indirect addressing. 10 user flags available: Set, Reset, Test. 10 user defined label keys. Over 170 functions and operations in scientific, engineering and statistical fields.

Complete editing and error correction capabilities. Single-step and back-step keys let you review and revise your program. Insert and delete keys make it simple to add or remove instructions at any point in the program.

\section*{PROGRAMMABLE TI-59}

A revolutionary new advance in personal programmable calculators.
An extraordinary card programmable calculator with plug-in Solid State Software \({ }^{\text {TM }}\) and magnetic card storage. You have all the features of the TI-58 plus . . . up to 960 program steps, or up to 100 memories, and magnetic card read/write capabiity so you can record your own programs and make them a part of your permanent personal library. The Master Library module simply plugs in. It includes 25 different programs in key areas such as math, statistics, finance. Plus, blank magnetic cards let you write and record custom programs.

The TI Programmable 59 is the most powerful handheld programmable in the world - more powerful and more versatile than some computers of the past decade.


With the PC-100C printer/plotter - which allows you to print, list or trace your programs, plot curves and histograms, and print out alpha headings - the TI Programmable 58 and the TI Programmable 59 become even more flexible.
\(\square\)

Texas Instruments```


[^0]:    * Level 0 can not be disabled.

[^1]:    * $\mathrm{V}_{\mathrm{OH}}$ exceeds 2.4 V as shown in Figure 4-70.

[^2]:    *Occurs immediately after $\overline{\text { RESET }}$ is released following a minimum 3 cycle $\overline{\text { RESET }}$

[^3]:    MEMORY ADDRESS OF ASSEMBLED MACHINE CODE
    

[^4]:    $\dagger$ Trademark of Texas Instruments

[^5]:    - If the cycle following the present memory cycle is also a memory cycle, it, too, is completed before the TMS9900 enters the hold state. The

[^6]:    Execution time is dependent upon the partial quotient after each clock cycle during execution.

    * Execution time is added to the execution time of the instruction located at the source address minus 4 clock cycles and 1 memory access time.
    t The letters $A$ and $B$ refer to the respective tables that follow.

[^7]:    *Level 0 can not be disabled.

[^8]:    *Execution time is dependent upon the partial quotient after each clock cycle during execution.

    * Execution time is added to the execution time of the instruction located at the source address minus 4 clock cycles and 1 memory access time.
    ${ }^{\dagger}$ The letters $A$ and $B$ refer to the respective tables that follow.

[^9]:    个Rising edge of clock pulse is reference.

[^10]:    - All typical values are at $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.

[^11]:    NOTE: An additional MPXXXX number is used to identify custom ROM codes for TMS 9940M devices.

[^12]:    * $\overline{\text { RESET }}$ AND $\overline{\text { LOAD }}$ CAN NOT BE DISABLED

[^13]:    NOTES:
    (1) 0 Interrupt Mode $1=$ Clock Mode
    (2) Data present on $\overline{\mathrm{NT}}$ input pin (or clock value) will be read regardless of mask value.
    (3) While in the Interrupt Mode (Control Bit $=0$ ) writing a " 1 " in to mask will enable interrupt; a " 0 " will disable.
    (4) Writing a zero to bit 15 while in the clock mode (Control Bit $=1$ ) executes a software reset of the $1 / O$ pins.
    (5) Data present on the pin will be read. Output data can be read without affecting the data.
    (6) Writing data to the port will program the port to the output mode and output the data.
    (7) INTREQ is the inverted status of the INTREO pin.

[^14]:    *Writing a zero to clear the interrupt will clear the interrupt and disable further interrupts.

[^15]:    *NOTE: When using CRCC-12, the four most-significant bits of the CRC register will contain data that must be masked to assure validity of CRC comparisons.

[^16]:    'The software in these examples represents generalized routines. Specific details will vary with the mode of operation selected

