The Engineering Staff of TEXAS INSTRUMENTS INCORPORATED Semiconductor Group



CMOS Logic Circuits

for Design Engineers

Third Edition

TEXAS INSTRUMENTS

•

CMOS Logic Circuits

for

Design Engineers

Third Edition



INCORPORATED

CC-421 53057-105-CS

Printed in U.S.A.

IMPORTANT NOTICES

Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

Information contained herein supersedes previously published data on CMOS logic circuits from TI, including data book CC-417.

Copyright © 1975 Texas Instruments Incorporated

TABLE OF CONTENTS

	TABLE OF CONTENTS	BA 05
		PAGE
Alphanumeric Index		. 5
Interchangeability Guide		. 0
Glossary		. 0
Logic Graphic Symbols		
Explanation of Function Table	es	. 10
Introduction		. 18
"B" Series Information		. 19
"B" Series Common Electrical	I Specifications	. 24
TF4000B, TP4000B*	Dual 3-Input NOR Gates plus Inverters	. 26
TF4001B, TP4001B	Quad 2-Input NOR Gates	. 26
TF4002B, TP4002B*	Dual 4-Input NOR Gates	. 26
TF4009B, TP4009B	Hex Inverting Buffers/Converters	. 27
TF4010B, TP4010B	Hex Noninverting Buffers/Converters	. 27
TF4011B, TP4011B	Quad 2-Input NAND Gates	. 29
TF4012B, TP4012B*	Dual 4-Input NAND Gates	. 29
TF4013B, TP4013B	Dual D-Type Edge-Triggered Flip-Flops (with Clear and Preset)	. 30
TF4014B, TP4014B*	8-Bit Static Shift Registers	. 31
TF4015B, TP4015B*	Dual 4-Bit Static Shift Registers	. 33
TF4016B, TP4016B	Quad Bilateral Switches	. 34
TF4018B, TP4018B	Presettable Divide-by-N Counters	. 37
TF4021B, TP4021B*	8-Bit Static Shift Registers	. 39
TF4023B, TP4023B*	Triple 3-Input NAND Gates	. 41
TF4025B, TP4025B*	Triple 3-Input NOR Gates	. 41
TF4029B, TP4029B*	Presettable Up/Down Binary/Decade Counters	. 42
TF4030B, TP4030B	Quad Exclusive-C 3 Gates	. 44
TF4035B, TP4035B*	4-Bit Parallel-In/F. rallel-Out Shift Registers	. 45
TF4042B, TP4042B	Quad D-Type Latches	. 47
TF4043B, TP4043B	Quad S-R Latches with 3-State Outputs	. 48
TF4044B, TP4044B	Quad S-R Latches with 3-State Outputs	. 48
TF4049B, TP4049B	Hex Inverting Buffers/Converters	. 50
TF4050B, TP4050B	Hex Noninverting Buffers/Converters	. 50
TE4051B, TP4051B	8-Channel Analog Multiplexers/Demultiplexers	. 52
TE40528 TP40528	Dual 4-Channel Analon Multiplexers/Demultiplexers	52
TE4053B TP4053B	Triple 2-Channel Analog Multipleyers/Demultipleyers	52
TE4069B TP4069B	Hav Invertion Ruffare	. 55
TE4070B TP4070B	Nuad Exclusive_OR Gates	. 56
TE40718 TP40718	Quad 2-Input Oak 5	. 57
TE40728 TP40728*		. 57
TE4072B, TE4072B*		. 57
TE40758 TP40758*	Triple 3 Input AND Gates	. 57
TE4075B, TF4075B		. 57
TE4001B, TE4001B		. 57
TE4082B, TE4082B*		. 57
TE42260 TD42260	Dual 3-Wide 2-2-1-Input AND-OR-Invert Gales	. 57
TE4370B, TE4370B	Quad S-A Latches	. 50
1F4377B, 1P4377B		. 59
A Series Information	· · · · · · · · · · · · · · · · · · ·	. 60
A Series Common Electrical		. 62
TE4001A TE4000A		. 64
TE4001A, TP4001A		. 64
TE4002A, TP4002A		. 64
1F4007A, 1P4007A	Dual Complementary Pairs plus Inverters	. 65
1F4008A, 1P4008A		. 67
1F4009A, TP4009A	Hex Inverting Butters/Converters	. 69
F4010A, TP4010A	Hex Noninverting Butters/Converters	. 69
TF4011A, TP4011A	Quad 2-Input NAND Gates	. 71
TF4012A, TP4012A	Dual 4-Input NAND Gates	. 72

*To be announced.

TABLE OF CONTENTS (Continued)

	PAGE
TF4013A, TP4013A	Dual D-Type Edge-Triggered Flip-Flops (with Clear and Preset)
TF4014A, TP4014A	8-Bit Static Shift Registers
TF4015A, TP4015A	Dual 4-Bit Static Shift Registers
TF4016A, TP4016A	Quad Bilateral Switches
TF4017A, TP4017A	Decade Counters/Dividers
TF4018A, TP4018A	Presettable Divide-by-N Counters
TF4019A, TP4019A	Quad AND-OR Select Gates
TF4020A, TP4020A	Asynchronous 14-Bit Binary Counters
TF4021A TP4021A	8-Bit Static Shift Begisters 91
TF4022A, TP4022A	Octal Counters/Dividers
TE4023A TP4023A	Triple 3 Input NAND Gates 96
TE4024A TP4024A	Asymptotic and a second s
TE4025A TE4025A	Trink Chout NOR Gates
TE4027A TP4027A	Dual LK Elin Flore (with Proset and Clear)
TE4027A, TE4027A	
TF4028A, TF4028A	
TF4029A, TP4029A	
TF4030A, TP4030A	
1F4040A, 1P4040A	Asynchronous 12-Bit Binary Counters
TF4042A, TP4042A	Quad D-Type Latches
TF4043A, TP4043A	Quad S-R Latches with 3-State Outputs
TF4044A, TP4044A	Quad S-R Latches with 3-State Outputs
TF4049A, TP4049A	Hex Inverting Buffers/Converters
TF4050A, TP4050A	Hex Noninverting Buffers/Converters
TF4051A, TP4051A	8-Channel Analog Multiplexers/Demultiplexers
TF4052A, TP4052A	Dual 4-Channel Analog Multiplexers/Demultiplexers
TF4053A, TP4053A	Triple 2-Channel Analog Multiplexers/Demultiplexers
TF4301A, TP4301A	Quad 2-Input NOR Buffers
TF4302A, TP4302A	4-2-3-2-Input AND-OR-Invert Gates
TF4303A, TP4303A	4-2-4-1-Input AND-OR-Invert Gates
TF4304A, TP4304A	Hex Schmitt-Trigger Inverters
TF4311A, TP4311A	Quad 2-Input NAND Buffers
TF4315A, TP4315A	Hex Inverting Buffers 126
TE4316A, TP4316A	Quad Bilateral Switches
TF4320A, TP4320A	16-Channel Data Selectors with 3-State Outputs
TF4321A TP4321A	Dual 8-Channel Data Selectors with 3-State Outputs
TE4360A TP4360A	Synchronous Decade Counters with Direct Clear 134
TE4361A TP4361A	Synchronous 4-Bit Binary Counters with Direct Clear
TE4362A TP4362A	Fully Synchronous Deaded Counters with Direct Orea
TE4363A TE4363A	Fully Synchronous 4.Bit Pinane Counters
TE4270A TE4270A	
TE4376A TE4376A	
TE4077A TE4077A	Quad S-A Latches
TF4377A, TP4377A	Quad S-H Latches
1F4380A, 1P4380A*	2bb-Bit Handom-Access Memories with 3-State Outputs
1F4507A, 1P4507A	Quad Exclusive-OR Gates
TF4512A, TP4512A	8-Channel Data Selectors with 3-State Outputs
TF4518A, TP4518A	Dual Decade Counters
TF4519A, TP4519A	4-Bit AND-OR Select Gates
TF4520A, TP4520A	Dual Binary Counters
TF4522A, TP4522A	Decade Divide-by-N Counters
TF4526A, TP4526A	4-Bit Binary Divide-by-N Counters
TF4531A, TP4531A	12-Bit Parity Trees
TF4581A, TP4581A	Arithmetic Logic Units/Function Generators
TF4582A, TP4582A	Look-Ahead Carry Generators
rameter Measurement Inform	mation
echanical Data and Ordering	Instructions

*To be announced.

ALPHANUMERIC INDEX

NUMBER PAGE NUMBER PAGE NUMBER PAGE NUMBER TF4000A 64 TF4044B 48 TP4000A 64 TP4044B TF4000B* 26 TF4049A 117 TP4000B* 26 TP4049A TF4001A 64 TF4049B 50 TP4001A 64 TP4049B	PAGE 48 117 50 117 50
TF4000A 64 TF4044B 48 TP4000A 64 TP4044B TF4000B* 26 TF4049A 117 TP4000B* 26 TP4049A TF4001A 64 TF4049B 50 TP4001A 64 TP4049B	48 117 50 117 50
TF4000B* 26 TF4049A 117 TP4000B* 26 TP4049A TF4001A 64 TF4049B 50 TP4001A 64 TP4049B	117 50 117 50
TF4001A 64 TF4049B 50 TP4001A 64 TP4049B	50 117 50
	117 50
TF4001B 26 TF4050A 117 TP4001B 26 TP4050A	50
TF4002A 64 TF4050B 50 TP4002A 64 TP4050B	
TF40028* 26 TF4051A 119 TP40028* 26 TP4051A	119
TF4007A 65 TF4051B 52 TP4007A 65 TP4051B	52
TF4008A 67 TF4052A 119 TP4008A 67 TP4052A	119
TF4009A 69 TF4052B 52 TP4009A 69 TP4052B	52
TF4009B 27 TF4053A 119 TP4009B 27 TP4053A	119
TF4010A 69 TF4053B 52 TP4010A 69 TP4053B	52
TF4010B 27 TF4069B 55 TP4010B 27 TP4069B	55
TF4011A 71 TF4070B 56 TP4011A 71 TP4070B	56
TF4011B 29 TF4071B 57 TP4011B 29 TP4071B	57
TF4012A 72 TF4072B* 57 TP4012A 72 TP4072B*	57
TF4012B* 29 TF4073B* 57 TP4012B* 29 TP4073B*	57
TF4013A 73 TF4075B* 57 TP4013A 73 TP4075B*	57
TF4013B 30 TF4081B 57 TP4013B 30 TP4081B	57
TF4014A 75 TF4082B* 57 TP4014A 75 TP4082B*	57
TF4014B* 31 TF4085B* 57 TP4014B* 31 TP4085B*	57
TF4015A 77 TF4301A 122 TP4015A 77 TP4301A	122
TF4015B* 33 TF4302A 123 TP4015B* 33 TP4302A	123
TF4016A 79 TF4303A 123 TP4016A 79 TP4303A	123
TF4016B 34 TF4304A 124 TP4016B 34 TP4304A	124
TE4017A 82 TE4311A 125 TP4017A 82 TP4311A	125
TF4018A 85 TF4315A 126 TP4018A 85 TP4315A	126
TF4018B 37 TF4316A 127 TP4018B 37 TP4316A	127
TF4019A 87 TF4320A 130 TP4019A 87 TP4320A	130
TF4020A 89 TF4321A 132 TP4020A 89 TP4321A	132
TF4021A 91 TF4360A 134 TP4021A 91 TP4360A	134
TF4021B* 39 TF4361A 134 TP4021B* 39 TP4361A	134
TF4022A 93 TF4362A 134 TP4022A 93 TP4362A	134
TF4023A 96 TF4363A 134 TP4023A 96 TP4363A	134
TF4023B* 41 TF4370A 139 TP4023B* 41 TP4370A	139
TE4024A 97 TE4376A 141 TP4024A 97 TP4376A	141
TF4025A 99 TF4376B 58 TP4025A 99 TP4376B	58
TF4025B* 41 TF4377A 141 TP4025B* 41 TP4377A	141
TF4027A 100 TF4377B 59 TP4027A 100 TP4377B	59
TF4028A 102 TF4380A* 143 TP4028A 102 TP4380A*	143
TF4029A 104 TF4507A 147 TP4029A 104 TP4507A	147
TF40298* 42 TF4512A 149 TP40298* 42 TP4512A	149
TF4030A 109 TF4518A 152 TP4030A 109 TP4518A	152
TF4030B 44 TF4519A 154 TP4030B 44 TP4519A	154
TF40358* 45 TF4520A 156 TP40358* 45 TP4520A	156
TF4040A 111 TF4522A 158 TP4040A 111 TP4522A	158
TF4042A 113 TF4526A 158 TP4042A 113 TP4526A	158
TF4042B 47 TF4531A 161 TP4042B 47 TP4531A	161
TF4043A 115 TF4581A 162 TP4043A 115 TP4581A	162
TF4043B 48 TF4582A 167 TP4043B 48 TP4582A	167
TF4044A 115 TP4044A 115	

• To be announced

.

.

CMOS INTERCHANGEABILITY GUIDE

Direct replacements were based on similarity of electrical and mechanical characteristics as shown in currently published data. Interchangeability in particular applications is not guaranteed. Before using a device as a substitute, the user should compare the specifications of the substitute device with the specifications of the original.

Texas Instruments makes no warranty as to the information furnished and buyer assumes all risk in the use thereof. No liability is assumed for damages resulting from the use of the information contained in this list.

MOTOROLA INTERCHANGEABILITY

Prefix	14000 Serial Number	$\frac{C}{Temperature}$ and Voltage Range $A = \frac{-55^{\circ}C \text{ to } 125^{\circ}C}{3 \text{ V to } 18 \text{ V}}$ $B = \frac{-40^{\circ}C \text{ to } 85^{\circ}C}{3 \text{ V to } 16 \text{ V}}$	Package L = Ceramic DIP P = Plastic DIP
TEMPER	RATURE RANGE	MOTOROLA	TI
	AND	MC14CP	TP4AN
PACKAGE COMB	INATION EQUIVALENTS	MC14CL	TP4AJ
		MC14AL	TF4AJ
MOTOROLA <u>TYPE</u> MC14000 MC14001 MC14007 MC14007 MC14008 MC14010 MC14010 MC14012 MC14013 MC14014 MC14015 MC14015 MC14016 MC14017 MC14018 MC14019 MC14022 MC14022 MC14023 MC14024	TI DIRECT <u>REPLACEMENT</u> T_4000A_ T_4001A_ T_4002A_ T_4007A_ T_4009A_ T_4009A_ T_4010A_ T_4010A_ T_4011A_ T_4011A_ T_4012A_ T_4013A_ T_4014A_ T_4015A_ T_4015A_ T_4015A_ T_4016A_ T_4017A_ T_4018A_ T_4019A_ T_4020A_ T_4022A_ T_4022A_ T_4022A_ T_4024A_ T_4024A_ T_4024A_ T_4024A_	MOTOROLA <u>TYPE</u> MC14029 MC14030 MC14030 MC14040 MC14042 MC14043 MC14043 MC14044 MC14049 MC14050 MC14051 MC14053 MC14512 MC14518 MC14520 MC14520 MC14526 MC14531 MC14581 MC14582 MC1	TI DIRECT <u>REPLACEMENT</u> T_4029A_ T_4030A_ T_4040A_ T_4042A_ T_4043A_ T_4044A_ T_4049A_ T_4050A_ T_4051A_ T_4052A_ T_4053A_ T_4507A_ T_4512A_ T_4512A_ T_4518A_ T_4519A_ T_4520A_ T_4500A_
MC14025 MC14027 MC14028	T_4025A_ T_4027A_ T_4028A		

CMOS INTERCHANGEABILITY GUIDE

RCA INTERCHANGEABILITY

CD Prefix S	4000 A T erial No. Series Designator	Package and Temperature Range D White Ceramic DIP -55°C to 125°C E Plastic DIP -40°C to 85°C F Frit-Seal Ceramic DIP -55°C to 125°C K Ceramic Flatpack -55°C to 125°C Y Frit-Seal Ceramic DIP -40°C to 85°C
TEMPERA PACKAGE COMBIN	ATURE RANGE AND NATION EQUIVALENTS	RCA TI CD4AE TP4AN CD4AF TF4AJ CD4AY TP4AJ
RCA TYPE CD4000A CD4001A CD4002A CD4007A CD4009A CD4010A CD4010A CD4011A CD4012A CD4013A CD4014A CD4015A CD4016A CD4017A CD4017A<	TI DIRECT <u>REPLACEMENT</u> T_4000A_ T_4001A_ T_4002A_ T_4007A_ T_4009A_ T_4009A_ T_4010A_ T_4010A_ T_4012A_ T_4013A_ T_4014A_ T_4015A_ T_4016A_ T_4016A_ T_4017A_ T_4018A_ T_4019A_ T_4020A_ T_4021A_	RCA TI DIRECT TYPE REPLACEMENT CD4022A_ T_4022A_ CD4023A_ T_4023A_ CD4024A_ T_4024A_ CD4025A_ T_4025A_ CD4025A_ T_4027A_ CD4028A_ T_4028A_ CD4029A_ T_4029A_ CD4029A_ T_4030A_ CD4040A_ T_4040A_ CD4040A_ T_4040A_ CD4044A_ T_4044A_ CD4044A_ T_4044A_ CD4044A_ T_4044A_ CD4049A_ T_4050A_ CD4050A_ T_4050A_ CD4050A_ T_4050A_ CD4053A_ T_4053A_ CD4053A_ T_4053A_ CD4053A_ T_4053A_

LETTER SYMBOLS, TERMS, AND DEFINITIONS

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use. The definitions are grouped into sections applying to voltages, currents, switching characteristics, and classification of circuit complexity.

VOLTAGES

VIH High-level input voltage

An input voltage level within the more positive (less negative) of the two ranges of values used to represent the binary variables. A minimum value is specified that is the least-positive (most-negative) value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.

VIL Low-level input voltage

An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables. A maximum value is specified that is the most-positive (least-negative) value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.

VOH High-level output voltage

The voltage at an output terminal with input conditions applied that according to the product specification will establish a high level at the output.

VOL Low-level output voltage

The voltage at an output terminal with input conditions applied that according to the product specification will establish a low level at the output.

VT+ Positive-going threshold voltage

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, V_{T-} .

V_T_ Negative-going threshold voltage

The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, V_{T+} .

CURRENTS

ICC, IDD, IEE, ISS supply current

The current into*, respectively, the VCC, VDD, VEE, or VSS supply terminal of an integrated circuit.

IIH High-level input current

The current into^{*} an input when a high-level voltage is applied to that input.

IL Low-level input current

The current into^{*} an input when a low-level voltage is applied to that input.

IOH High-level output current

The current into^{*} an output with input conditions applied that according to the product specification will establish a high level at the output.

*Current out of a terminal is given as a negative value.

IOL Low-level output current

The current into^{*} an output with input conditions applied that according to the product specification will establish a low level at the output.

IOZ Off-state (high-impedance-state) output current (of a three-state output)

The current into* an output having three-state capability with input conditions applied that according to the product specification will establish the high-impedance state at the output.

SWITCHING CHARACTERISTICS

fmax Maximum clock frequency

The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification.

ta Access time (of a memory)

The time between the application of a specific input pulse and the availability of valid data signals at an output.

th Hold time

The interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal.

- NOTES: 1. The hold time is the actual time between two events and may be insufficient to accomplish the intended result. A minimum value is specified that is the shortest interval for which correct operation of the logic element is guaranteed.
 - The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of data and the active transition) for which correct operation of the logic element is guaranteed.

th(min) Minimum hold time

The shortest hold time for which correct operation is obtained.

tPHL Propagation delay time, high-to-low-level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.

tpHZ Output disable time (of a three-state output) from high level

The time between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined high level to a high-impedance (off) state.

tPLH Propagation delay time, low-to-high-level output

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.

tpLZ Output disable time (of a three-state output) from low level

The time between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined low level to a high-impedance (off) state.

tPZH Output enable time (of a three-state output) to high level

The time between the specified reference points on the input and output voltage waveforms with the three-state' output changing from a high-impedance (off) state to the defined high level.

*Current out of a terminal is given as a negative value.

5

GLOSSARY LETTER SYMBOLS, TERMS, AND DEFINITIONS

tpzL Output enable time (of a three-state output) to low level

The time between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined low-level.

t_{su} Setup time

The time interval between the application of a signal that is maintained at a specified input terminal and a consecutive active transition at another specified input terminal.

- NOTES: 1. The setup time is the actual time between two events and may be insufficient to accomplish the setup. A minimum value is specified that is the shortest interval for which correct operation of the logic element is guaranteed.
 - The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the logic element is guaranteed.

tsu(min) Minimum setup time

The shortest setup time for which correct operation is obtained.

tTLH Transition time, low-to-high-level output

The time between a specified low-level voltage and a specified high-level voltage on a waveform that is changing from the defined low level to the defined high level.

tTHL Transition time, high-to-low-level output

The time between a specified high-level voltage and a specified low-level voltage on a waveform that is changing from the defined high level to the defined low level.

tw Average pulse width

The time between 50-percent-amplitude points (or other specified reference points) on the leading and trailing edges of a pulse.

tw(min) Minimum pulse width

The shortest pulse width for which correct operation is obtained.

CLASSIFICATION OF CIRCUIT COMPLEXITY

Gate equivalent circuit

A basic unit-of-measure of relative digital-circuit complexity. The number of gate equivalent circuits is that number of individual logic gates that would have to be interconnected to perform the same function.

LSI Large-scale integration

A concept whereby a complete major subsystem or system function is fabricated as a single microcircuit. In this context a major subsystem or system, whether logical or linear, is considered to be one that contains 100 or more equivalent gates or circuitry of similar complexity.

MSI Medium-scale integration

A concept whereby a complete subsystem function is fabricated as a single microcircuit. The subsystem or system is smaller than for LSI, but whether digital or linear, is considered to be one that contains 12 or more equivalent gates or circuitry of similar complexity.

ç

SSI Small-scale integration

Integrated circuits of less complexity than medium-scale integration (MSI).

LOGIC GRAPHIC SYMBOLS

The logic graphic symbols used in this book are in accordance with American National Standard Graphic Symbols for Logic Diagrams (Two-State Devices) ANSI Y32.14-1973 (IEEE Std. 91-1973) which supersedes ASA Y32.14-1962, MIL-STD-806B, and MIL-STD-806C. The following is only a brief explanation of the more common symbols used in this book.

basic logic concepts

The binary numbers 1 and 0 are used in pure logic where 1 represents true, yes, or active and 0 represents false, no, or inactive. These terms should not be confused with the physical quantity (e.g., voltage) that may be used to implement the logic, nor should the term "active" be confused with a level that turns a device on or off. A truth table for a relationship in logic shows (implicitly or explicitly) all the combinations of true and false input conditions and the result (output). There are only two basic logic relationships, AND and OR. The following illustrations assume two inputs (A and B), but these can be generalized to apply to more than two inputs.

Y is true if and only if A is true and B is true (or more AND generally, if all inputs are true).

Y = 1 if and only if A = 1 and B = 1.

 $Y = A \cdot B$

TRUTH TABLE



OR Y is true if and only if A is true or B is true (or more generally, if one or more input(s) is (are) true.

Y = 1 if and only if A = 1 or B = 1.

$$Y = A + B$$

TRUTH TABLE v Α в 1 1 1 1 0 1

0

0 1 1 0 0



Y32.14-1973 continues the use of both distinctiveshape and rectangular symbols for the simpler logic functions. Both forms are shown here for AND and OR; however, throughout the rest of this section, and in the data sheets in this book, usually only the distinctive shapes will be used for these functions. The rectangular symbols are most useful when making up complex combinations of logic functions.

TEXAS INSTRUMENTS POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

11

CMOS LOGIC GRAPHIC SYMBOLS

negation

In logic symbology, the presence of the negation indication symbol O provides for the representation of logic function inputs and outputs in terms independent of their physical values, the 0-state of the input or output being the 1-state of the symbol referred to by the symbol description.



Example 1 says that Z is <u>not</u> true if A is true <u>and</u> B is true or that Z is true if A <u>and</u> B are <u>not</u> both true. $\overline{Z} = AB$ or $Z = \overline{AB}$. This is frequently referred to as NAND (for NOT AND).

Example 2 says that Z is true if A is not true or if B is not true. Z = Ā + B. Note that this truth table is identical to that of Example 1. The logic equation is merely a De Morgan's transformation of the equations in Example 1. The symbols are equivalent.

Example 3, $\overline{Z} = A + B$ or $Z = \overline{A + B}$, and Example 4, $Z = \overline{A} \cdot \overline{B}$, also share a common truth table and are equivalent transformations of each other. The NOT OR form (Example 3) is frequently referred to as NOR.

logic implementation and polarity indication

Devices that can perform the basic logic functions, AND and OR, are called gates. Any device that can perform one of these functions can also be used to perform the other if the relationship of the input and output voltage levels to the logic variables 1 and 0 is redefined suitably.

In describing the operation of electronic logic devices, the symbol H is used to represent a "high level," which is a voltage within the more-positive (less-negative) of the two ranges of voltages used to represent the binary variables. L is used to represent a "low level," which is a voltage within the less-positive (more-negative) range.

A function table for a device shows (implicitly or explicitly) all the combinations of input conditions and the resulting output conditions.

In graphic symbols, inputs or outputs that are active when at the high level are shown without polarity indication. The polarity indicator symbol \frown denotes that the active state of an input or output with respect to the symbol to which it is attached is the low level.

EXAMPLE 5

Assume two devices having the following function tables.

DEVICE #1			DI	EVICE	#2		
FL	INCT	ION	TABL	E F	UNC	TION	TABLI
	A	В	Υ		А	в	Y
	н	н	н		н	н	н
	н	L	L		н	L	н
	L	н	L		L	н	н
	L	L	L		L	L	L

By assigning the relationships H = 1, L = 0 at both input and output, Device #1 can perform the AND function and Device #2 can perform the OR function. Such a consistent assignment is referred to as positive logic. The corresponding logic symbols would be:



Alternatively, by assigning the relationships H = 0, L = 1 at both input and output, Device #1 can perform the OR function and Device #2 can perform the AND function. Such a consistent assignment is referred to as negative logic. The corresponding logic symbols would be: DEVICE #1



DEVICE #2

The use of the polarity indicator symbol (🔼) automatically invokes a mixed-logic convention. That is, positive logic is used at the inputs and outputs that do not have polarity indicators, negative logic is used at the inputs and outputs that have polarity indicators.

EXAMPLE 6 ELINCTION TABLE

UNC	I ADE	•	
А	в	z	
н	н	L	
н	L	н	
L	н	н	
L	L	н	

This may be shown either of two ways:



Note the equivalence of these symbols to examples 1 and 2 and the fact that the function table is a positive-logic translation (H = 1, L = 0) of the NAND truth table, and also note that the function table is the negative-logic translation (H = 0, L = 1) of the NOR truth table, given in Example 3.

EXAMPLE 7 FUNCTION TABLE

A	В	Z
н	н	L
н	L	L
) L	н	L
L	L	н

This may be shown either of two ways:



Note the equivalence of these symbols to examples 3 and 4 and the fact that the function table is a positive-logic translation (H = 1, L = 0) of the NOR truth table, and also note that the function table is the negative-logic translation (H = 0, L = 1) of the NAND truth table, given in Example 1.

It should be noted that one can easily convert from the symbology of positive logic merely by substituting a polarity indicator (🗠) for each negation indicator (O) while leaving the distinctive shapes alone. To convert from the symbology of negative logic, a polarity indicator (🔼) is substituted for each negation indicator (O) and the OR shape is substituted for the AND shape or vice versa.

CMOS Logic graphic symbols

choice of AND/OR symbols

The preceding material stated and demonstrated that any device that can perform OR logic can also perform AND logic and vice versa. De Morgan's transformation is illustrated in Examples 1 through 7. The rules of the transformation are:

- 1. At each input or output having a negation (O) or polarity (📐) indicator, delete the indicator.
- 2. At each input or output not having an indicator, add a negation (O) or polarity (🖂) indicator.
- 3. Substitute the AND symbol (\bigcap) for the OR symbol (\bigcap) or vice versa.

These steps do not alter the assumed convention; positive logic stays positive, negative logic stays negative, and mixed logic stays mixed.

The choice of symbol may be influenced by these considerations: (1) The operation being performed may best be understood as AND or OR. (2) In a function more complex than a basic gate, the inputs will usually be considered as inherently active high or active low (e.g., the J and \vec{K} inputs of a J- \vec{K} flip-flop are active high and active low, respectively). (3) In a chain of logic, understanding and the writing of logic equations are often facilitated if active-low or negated outputs feed into active-low or negated inputs.

other symbols

Dynamic input activated by transition from a low level to a high level. The opposite transition has no effect at the output.



Exclusive OR function. The output will assume its indicated active level if and only if one and only one of the two inputs assumes its indicated active level.



Inverting function. The output is low if the input is high and it is high if the input is low. The two symbols shown are equivalent.



Noninverting function. The output is high if the input is high and it is low if the input is low. The two symbols shown are equivalent.



Transmission gate. Serves as a closed switch between lines 1 and 2 only when lines 3 and 4 are active, i.e., low and high, respectively. Complementary signals are always presented to lines 3 and 4.

CMOS LOGIC GRAPHIC SYMBOLS



- Bilateral switch. When the switch is on, signals can be transmitted in either direction.

control blocks



Selector control block. These symbols are used with an array of OR symbols to provide a point of placement for selection (S) or gating (G) lines. The selection lines enable the input designated 0, 1, ..., n of each OR function by means of a binary code where S0 is the least-significant digit. If the 1 level of these lines is low, polarity indicators (\searrow) will be used. The gating lines have an AND relation with the respective input of each OR function: G1 with the inputs numbered 1, G2 with the inputs numbered 2, and so forth. If the enabling levels of these lines is low, polarity indicators, see '4051A and '4321A for the first symbol; '4019A and '4519A for the second symbol.



Output selector control block. This symbol is used with a block symbol having multiple outputs to form a decoder. The selection lines enable the output designated $0, 1, \ldots$ n of each block by means of a binary code where S0 is the least significant digit. If the 1 level of these lines is low, polarity indicators (\bigtriangleup) will be used. For example application of this symbol, see '4028A.



Register control block. This symbol is used with an associated array of flip-flop symbols to provide a point of placement for common function lines, such as a common clear.



Shift register control block. These symbols are used with an array of flip-flop symbols to form a shift register. An active transition at the inputs causes left or right shifting as indicated. For example applications of this symbol, see '4014A, '4015A, and '4021A.



Counter control block. This symbol is used with an array of flip-flops or other circuits serving as a binary or decade counter. An active transition at the ± 1 or -1 input causes the counter to increment one count upward or downward, respectively. An active transition at the ± 1 input causes the counter to increment one count upward or downward depending on the input at an up/down control. For example applications of these symbols, see '4017A, '4029A, '4360A, and '4522A.

CMOS EXPLANATION OF FUNCTION TABLES

EXPLANATION OF FUNCTION TABLES

The following symbols are now being used in function tables on TI data sheets:

н	=	high level (steady state)
L	=	low level (steady state)
1	=	transition from low to high level
t	=	transition from high to low level
х	=	irrelevant (any input, including transitions)
ah	=	the level of steady-state inputs at inputs A through H respectively
0 ₀	=	level of Ω before the indicated steady-state input conditions were establsihed
ō ₀	=	complement of Ω_0 or level of $\overline{\Omega}$ before the indicated steady-state input conditions were established
0 _n	=	level of Q before the most recent active transition indicated by \downarrow or \uparrow
Л	=	one high-level pulse
Ŀ	=	one low-level pulse
TOGGLE	=	each output changes to the complement of its previous level on each active transition indicated by \downarrow or \uparrow .

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with \uparrow and/or \downarrow , this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L, Q₀, or \overline{Q}_0), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse, \Box or \Box , the pulse follows the indicated input transition and persists for an interval dependent on the circuit.) The most complex function tables in this book are those of the shift registers. These embody all of the symbols used in any of the other function tables, plus more. Below is the function table of an 8-bit static shift register, e.g. type TF4021. FUNCTION TABLE

INPUTS			INTERNA	L OUTPUTS		OUTPUTS		
CONTROL	CL OCK	PARALLEL	CEDIAL	(2 OF 5)		-	-	•
P/S	LUCK	A-H	SERIAL	QA	QB	UF	uG	<u> </u>
н	×	a-h	x	а	b	f	h	h
L	1	x	н	н	Q _{An}	QEn	Q _{Fn}	Q _{Gn}
L	1	x	L	L	Q _{An}	Q _{En}	Q _{Fn}	Q _{Gn}
L.	L	x	×	Q _{A0}	Q _{B0}	QFO	Q _{G0}	QH0

The first line of the table represents asynchronous parallel loading of the register and says that if P/\overline{S} is high then, without regard to the serial input or the clock, the data entered at A will be at internal output Ω_A , data entered at B will be at Ω_B , and so forth.

The second and third lines represent the loading of high-and low-level data, respectively, from the serial input and the shifting of previously entered data one bit; data previously at Q_A is now at Q_B , the previous levels of Q_E , Q_F , and Q_G and now at Q_F , Q_E , and Q_H , respectively, and the data previously at Q_H is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when P/S is low and the levels at inputs A through H have no effect.

The fourth line simply states that so long as the clock remains low while P/S is low, no other input has any effect and the outputs maintain the levels they assumed on the last rising transition of the clock.

Since only the rising transition of the clock has been shown to be active, the fourth line implicitly shows that no further change in the outputs will occur while the clock remains high or on the high-to-low transition of the clock.

TEXAS INSTRUMENTS POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

CMOS LOGIC CIRCUITS

INTRODUCTION

This booklet contains descriptive information on CMOS integrated circuits manufactured by Texas Instruments. Included are data sheets providing electrical and switching characteristics. The circuits designated with 40XXA numbers are plug-in replacements for the RCA family of CMOS devices. The 43XXA devices are unique Texas Instruments functions. The 45XXA devices are plug-in replacements for the Motorola family of CMOS devices.

Circuits designated with an "A" suffix are those devices having an operating voltage range of 3 to 15 volts with specifications at 5 to 10 volts.

The circuits designated with a "B" suffix are those devices whose voltage range is 3 to 18 volts with specifications at 5, 10, and 15 volts. Additionally the data sheets on the "B" parts more clearly define the product in a system-oriented manner. The specific areas where the "B" data sheets are more descriptive than the "A" data sheets are:

- Input and Output Characteristics
- Noise Immunity
- Drive Capability
- Specifications at 15 volts

The "B" series (including all "B" series data sheets) is presented first, then the "A" series; for most type numbers there is both an "A" series device and a "B" series device. Within each series the data sheets are arranged in type-number sequence.

Texas Instruments CMOS offers the design engineer:

- Choice of two packages . . . Plastic dual-in-line Ceramic hermetically sealed dual-in-line
- Choice of temperature ranges . . . Series TF . . . –55°C to 125°C (full military range) Series TP . . . –40°C to 85°C
- Protective network on each input
- Low power dissipation (quiescent)
- High noise immunity
- Threshold voltage, input and supply current stability
- Easy interface capability to TTL (including low-power and low-power Schottky) Linear N-Channel MOS P-Channel MOS

"B" SERIES INFORMATION

BUFFERED CIRCUITS

Most 4XXXXB digital circuits will have double- or triple-buffered output stages to attain:

- Uniform dynamic performance
- Uniform input characteristics
- Uniform output characteristics
- Improved noise immunity
- Improved capacitance drive
- Lower input capacitance
- Lower over-all system CV²f power

Figure 1 shows typical three-input NOR, OR, and NAND gate circuits. The input transistor sizes are minimized to reduce input capacitance and are buffered from the large output transistors, which are designed to give symmetrical output characteristics.



INPUT PROTECTION

Input protection networks have been standardized to the two configurations below:



Configuration 1 is used on the whole family except for the '4049B and '4050B, which use configuration 2. In each case the diodes to V_{SS} have a reverse breakdown of approximately 22 to 28 volts. These networks are incorporated as protection against occassional electrostatic overstress. It is not recommended that units be subjected to continuously repeated overstress. CMOS is much less sensitive to electrostatic overstress than other MOS technologies; however, care should be taken in handling these networks much the same as is required for other high-impedance integrated circuits:

- 1) Equipment should be properly grounded.
- 2) Work surfaces should be electrically conductive and connected to earth ground.
- 3) Handling should be minimized.

INPUT CHARACTERISTICS

For input voltages between V_{SS} and V_{DD} the protective networks are in reverse-biased, low-current states. Typically the input current at 25° C will be on the order of a few picoamps. Because such small currents are difficult to measure, inputs are specified at only V_{DD} = 15 volts. The maximum limit is the sum of all inputs simultaneously measured in parallel.

The 4XXXB devices have input capacitances of typically 3 to 5 pF.

OUTPUT CHARACTERISTICS

Digital CMOS inputs represent such small loads to CMOS driving units that the outputs will typically equal either VSS or V_{DD} in a quiescent logic state. However for most system applications, one must specify the logic output levels under a load to indicate interface capabilities of the output to other circuits, the output transient drive capability, and the susceptability to noise. It is intended to guarantee a standard "B" series output to drive one Low-Power Schottky TTL input and to have nearly symetrical output impedances. For these reasons the output source and sink currents are specified at output voltages that are symetrically related; that is at $V_{DD} = 5 V$, $V_O = V_{DD}$ -0.4 V and 1/2 V_{DD} for I_{OH} and V_O = 0.4 V and 1/2 V_{DD} for I_{OL}.

с

NOISE IMMUNITY

Noise immunity is the inherent ability of a device to receive electrical noise at its inputs without propagating signals that would cause erroneous logic levels subsequently in the system. Noise immunity does not imply that no output transient will occur. It does mean that the amplitude of such a transient will be reduced as it is propagated through the system. The "A" series noise immunity is typically 30% of $V_{DD}-V_{SS}$. Because the "B" series has internal buffers, this noise immunity is increased to typically 45% of the supply voltage. Noise margin is a specific measure of noise immunity under specific conditions of load, supply voltage, and temperature. High-level noise margin is defined as V_{OH} min – V_{IH} min and low-level noise margin is defined as V_{IL} max – V_{OL} max, where the following definitions apply:

- VIH min The minimum value of high-level input voltage for which operation of the logic element within specification limits is guaranteed.
- VIL max The maximum value of low-level input voltage for which operation of the logic element within specification limits is guaranteed.
- VOH min The minimum high-level output voltage that will occur under specific conditions of input voltage, supply voltage, load, and temperature.
- VOL max The maximum low-level output voltage that will occur under specific conditions of input voltage, supply voltage, load, and temperature.

Historically the CMOS industry has applied these definitions of noise margins under the conditions of no output load with the units stressed one input at a time while the other inputs are at V_{DD} or V_{SS} . A more realistic system application would require all inputs to be stressed simultaneously in a worst case combination and the outputs to be loaded. Under guaranteed data sheet conditions of V_{OH} min, V_{IH} min, V_{IL} max, and V_{OL} max, Texas Instruments guarantees worst-case noise margins of:

LOGIC LEVEL	V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 15 V
High	0.6 V	1.5 V	1.5 V
Low	0.6 V	1.5 V	1.5 V

These noise margins are equivalent to the following under conditions of no load and one input stressed at a time.

LOGIC LEVEL	V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 15 V
High	1.5 V	3.0 V	4.0 V
Low	1.5 V	3.0 V	4.0 V

POWER DISSIPATION

CMOS power dissipation is defined primarly by two contributing factors; a steady-state "leakage" current contribution and dynamic power dissipation. The dynamic power is normally the major factor and consists of two components: the capacitive term (CV²f) and the "through" current, which results when both the N-channel and the P-channel transistors are simultaneously on. The curves of Figure 2 show CMOS power of a two-input NOR circuit as compared to equivalent circuits in the three most popular TTL families. From this comparison one can clearly see that CMOS offers the optimum power versus frequency for system frequencies less than 100 kHz. From 1 MHz up, the trade-off favors Low-Power Schottky TTL.

CMOS quiescent supply current specified in subsequent detailed specifications is primarily reverse current of diodes and off-state current of MOS transistors. Since CMOS logic functions consist of series and parallel combinations of MOS transistors, one must measure the reverse current in sufficient logic states to ensure that all junctions and transistors are stressed. For example a two-input NOR gate would require an IDD measurement with both inputs low to stress both n-channel transistors. Then, one must apply a high, low combination to stress one p-channel transistor followed by a low, high combination to stress the other. This method of measurement is being used on all Texas Instruments CMOS products.

SPECIFICATION GROUPING

The products in this book are classified into two groups each having common characteristics. The first group (SSI, small-scale integration) comprises the basic gate functions, buffers, and small analog functions, the second group (CSSI, complex small-scale integration, and MSI, medium-scale integration) comprises the dual flip-flops and the more complex functions. The type numbers in each group of the "B" series are shown below.

GROUP 1	GROUP 2
(SSI)	(CSSI and MSI)
4000B ♦	4013B
4001B	4014B♦
4002B [♦]	4015B♦
4009B	4018B
4010B	4021B♦
4011B	4029B♦
4012B ♦	4035B♦
4016B	4042B
4023B�	4043B
4025B [♦]	4044B
4030B	4051B
4049B	4052B
4050B	4053B
4069B	4376B
4070B	4377B
4071B	
4072B [●]	
4073B	
4075B ♦	
4081B	
4082B	
4085B [♠]	

Future products to be announced



POWER DISSIPATION PER GATE vs FREQUENCY FOR TTL AND CMOS

TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

SERIES '4000B COMMON ELECTRICAL SPECIFICATIONS

SEPTEMBER 1975

The following electrical specifications apply for most series '4000B CMOS products. Each individual product specification references the appropriate sections of this common specification and lists exceptions if there are any.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

			•	•																				
Supply voltage, V _{DD} (see Note 1)																				•				18 V
Input current																								±10 mA
Continuous total dissipation (see Note	: 2)																							200 mW
Operating free-air temperature range:	ΤF	40	00E	3 Se	rie	s																55°	Сt	o 125°C
	ΤР	400	00E	Se	ries	5																-40	°C	to 85°C
Storage temperature range			•																		_	65°	Сt	o 150°C
NOTES: 1. Throughout this page, the following terminal unless otherwise noted.	g pa	ige,	anc	l th	e in	divi	dua	l pr	odu	uct	spec	ific	atio	ns,	volt	age	valı	Jes	are	witl	h re	spec	st te	o the VSS

2. Power dissipation averaged over a 1-second interval must fall within the continuous dissipation rating.

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, VDD (see Note 3)		3	18	V
Input voltage, V ₁		0	V _{DD}	V
	TF4000B Series	-55	125	°C
Operating free-air temperature, I A	TP4000B Series	-40	85	°C
Rise time, any input, t _r			15	μs
Fall time, any input, t _f			15	μs

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) TF4000B Series

	PADAMET	TED	TEST CONDITI	ONS	VDD	= 5 V	V _{DD}	= 10 V	V _{DD}	= 15 V	
	ANAME	ILN.	TEST CONDITI		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
VIH	High-level i	nput voltage			4		8		12		V
VIL	Low-level in	nput voltage				1		2		3	V
Vou	High-level			lo = lou min	4.6		95		13.5		v
	output volt	age	$V_{IH} = V_{IH} \min$, $V_{IL} = V_{IL} \max$,	10 10H IIIII	4.0		0.0		10.0		
Val	Low-level		See Note 3	lo = lou min		0.4		0.5		15	v
1 VOL	output volt	age		10 102 1111		0.4		0.5		1.5	, , , , , , , , , , , , , , , , , , ,
			$V_{11} = V_{11}$ min $V_{11} = V_{11}$ mov	$T_A = -55^{\circ}C$	-0.5		-1.1	_	-3.8		
1			$V_{H} = V_{H}$ min, $V_{L} = V_{L}$ max,	T _A = 25°C	-0.4		-0.9		-3		
1.0.1	High-level		0 - 0H mm	T _A = 125°C	-0.4		-0.65		-2.3		
юн	output curr	ent		T _A = -55°C	-2		-7.5		-11		mA
			$V_{H} = V_{H} mm$, $V_{L} = V_{L} max$,	T _A = 25°C	-1.6		6		-9		
			$v_0 = \frac{1}{2} v_{DD}$	T _A = 125°C	-1.2		4		6		
			No No No No No.	T _A = -55°C	0,5		1.1		3.8		
			$V_{\rm H} = V_{\rm H} \min_{i=1}^{i} v_{\rm H} = v_{\rm H} \max_{i=1}^{i}$	T _A = 25°C	0.4		0.9		3		
10	Low-level		vO - vOL max	T _A = 125°C	0.4		0.65		2.3		-
10L	output curr	ent		T _A = -55°C	2		7.5		11		mA.
			$V_{H} = V_{H} \min$, $V_{L} = V_{L} \max$,	T _A = 25°C	1.6		6		9		
			v O - ½ v DD	T _A = 125°C	1.2		4		6		
4	Input curre	nt	VI = V _{DD} or 0 V							±1	μA
1.00	Quieceent	Group 1 [†]		$T_A = -55^{\circ}C \text{ or } 25^{\circ}C$		0.5		1		2	
	cupply	products		T _A = 125°C		30		60		120	
	current	Group 2 [†]	No load	$T_A = -55^{\circ}C \text{ or } 25^{\circ}C$		5		10		20	μΑ
SS		products		T _A = 125°C		300		600		1200	

NOTE 3: The output voltage limits are guaranteed for any appropriate combination of high and low inputs. [†]See group designation on individual product specifications and page 22 for a list of all products by group.

SERIES '4000B COMMON ELECTRICAL SPECIFICATIONS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

TP4	000B Series											
	DADAMET	C D	те	STCONDITI		VDD	= 5 V	VDD	= 10 V	V _{DD}	= 15 V	
	FARAMET				5113	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
⊻ін	High-level in	nput voltage				4		8		12		V
VIL	Low-level in	put voltage					1		2		3	v
Val	High-level				la = lau min	16		95		13.5		v
∙он	output volta	age	V _{IH} = V _{IH} min, V _I	լ = V _{IL} max,	O - OH MIN	4.0		5.5		13.5		v
Val	Low-level		See Note 3		lo≡lou min		0.4		0.5	_	15	v
*OL	output volta	age					0.4					
					$T_A = -40^{\circ}C$	-0.45		-1		-3.4		
					T _A = 25°C	-0.4		-0.9		-3		
lau	High-level		•0 - •0H mm		T _A = 85°C	-0.4		-0.75		-2.7		mΔ
юн	output curre	ent	V···· = V···· min V···	. = Vu max	$T_A = -40^{\circ}C$	-1.8		-6.7		-10		100
				L - VIL max,	T _A = 25°C	-1.6	_	-6		-9		
			•O = ½ •DD		T _A	-1.3		-5		-7.2		
			V = V min V.		$T_A = -40^{\circ}C$	0.45		1		3.4		
			ViH - ViH mm, Vi	L - vIL max,	T _A = 25°C	0.4		0.9		3		
	Low-level		vO = vOT max		T _A = 85°C	0.4		0.75		2.7		0
OL	output curre	ent		- 14	$T_A = -40^\circ C$	1.8		6.7		10		mA
			VIH - VIH mm, VI V 1/ V		T _A = 25°C	1.6		6		9		
			v0 = ½ vDD		T _A = 85°C	1.3		5		7.2		i
4	Input currer	nt	VI = V _{DD} or 0 V								± 1	μA
	0.1	Group 1 [†]			$T_A = -40^\circ C \text{ or } 25^\circ C$		5		10		20	
DD	Quiescent	products	$v_{I} = v_{DD} \text{ or } U v$		T _A = 85°C		70		140		280	
or	supply	Group 2 [†]	All logic states,		T _A ≕ –40° C or 25° C		50		100		200	μA
-'SS	current	products			T _A = 85°C		700		1400		2800	

NOTE 3: The output voltage limits are guaranteed for any appropriate combination of high and low inputs. [†]See group designation on individual product specifications and page 22 for a list of all products by group.

5 PRINTED IN U.S.A.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS. TEXAS 75222

CMOS Logic circuits

TYPES TF4000B, TF4001B, TF4002B, TP4000B, TP4001B, TP4002B NOR GATES

TF4000B, TP4000B◊

SEPTEMBER 1975



TF4001B, TP4001B J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25,
		group 1

switching characteristics at 25° C free-air temperature



NC-No internal connection

TF4002B, TP4002B^{\$} J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



NC-No internal connection

	DADAMETED	TEST CONDITIONS	V _{DD} = 5 V	VDD	= 10 V	VDD	= 15 V	LINUT
	FARAMETER	TEST CONDITIONS	TYP MAX	TYP	MAX	TYP	MAX	
tPLH	Propagation delay time, low-to-high-level output	C: = 50 p5	175	50		40		
TPHL	Propagation delay time, high-to-low-level output	B. = 200 kg	175	50		40		
^t TLH	Transition time, low-to-high-level output	Fig. Note 1	95	35		30		115
^t THL	Transition time, high-to-low-level output		95	35		30		

NOTE 1: See load circuit and voltage waveforms on page 170.

♦Future products to be announced.

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

97

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

CMOS LOGIC CIRCUITS

TYPES TF4009B, TF4010B, TP4009B, TP4010B HEX INVERTING AND NONINVERTING BUFFERS/CONVERTERS

SEPTEMBER 1975

High Current Sinking Capability

description

The '4009B and '4010B hex CMOS inverting and noninverting buffers may be used as current sinks for source drivers, hex CMOS drivers, or CMOS to DTL or TTL logic-level converters. Conversion ranges are from CMOS logic operating at supply levels to 18 volts to DTL or TTL operating at supply levels of 3 volts to 18 volts. Conversion to logic output levels greater than 6 volts is permitted provided that the V_{CC} supply voltage is not higher than the V_{DD} supply voltage (see Note 1).

schematic (each buffer)







NC-No internal connection



NC-No internal connection

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25,
and below		group 1,
ļ		except as on
		following page

absolute maximum ratings over operating free-air temperature range

Supply voltage, VCC (see Note 1)		•		•					•																	VDD
Minimum rise time of supply voltages		•	•	•	•		•	•	•	•	•				•	•	•		•	•	•			•		10 µs
Output load capacitance if V_{CC} exceeds 10.5 V	•	•	•	·	•	•		•	•	•	·	·	•	·	•	•	•	·		•	•	•	•		50	00 p F

NOTE 1: If V_{CC} is allowed to exceed V_{DD}, the device may latch up and draw sufficient current to cause permanent damage.

TYPES TF4009B, TF4010B, TP4009B, TP4010B HEX INVERTING AND NONINVERTING BUFFERS/CONVERTERS

electrical characteristics over recommended operating free-air temperature range, V_{CC} = V_{DD} TF4009B and TF1010B

	DAMETED					VDD	= 5 V	VDD	= 10 V	VDD	= 15 V	110117
			TEST CONDI	TIONS		MIN	MAX	MIN	MAX	MIN	MAX	
V	High-level					4				12		V
ЧН	output voltage					1		ľ		12		
	Low-level				TF4009B		1		2		2	v
- 1L	output voltage				T F4010B		1		2		3	
Vou	High-level	$V_{1H} = V_{1H} \min$,	VIL = VIL max,	I _O = 0		4.6		9.5		13.5		
VOH	output voltage	VIH = VDD,	V _{IL} = 0,	IO = IOH min		4.6		9.5		13.5		
Vei	Low-level	$V_{IH} = V_{1H} min$,	VIL = VIL max,	I _O = 0			0.4		0.5		1.5	
VOL	output voltage	VIH = VDD,	V _{IL} = 0,	IO = IOL min			0.4		0.5		1.5	
				- <u></u>	$T_A = -55^{\circ}C$	3.75		10		30		
]		VIH = VIH min,	VIL = VIL max,	VO=VOL max	T _A = 25°C	3.2		8		24		
1	Low-level				T _A = 125°C	2.1		5.6		17		
UOL	output current				$T_A = -55^{\circ}C$	11		36		53		mA
]		$V_{IH} = V_{IH} min$,	$V_{1L} = V_{1L} \max$,	V ₀ = ½ V _{DD}	T _A = 25°C	9.2		29		42		
1					T _A = 125°C	6		20		30		

TP4009B and TP4010B

_	PAMETER		TEST COND			VDD	= 5 V	VDD	= 10 V	VDD	= 15 V	UNUT
	ANAMETEN		TEST COND			MIN	MAX	MIN	MAX	MIN	MAX	
[_V	High-level									12		
Г∧ін	input voltage					4		ð		12		v
V	Low-level				ТР4009В		1		2		2	v
VIL.	input voltage				TP4010B		1		2		3	v
Vall	High-level	$V_{1H} = V_{1H} \min$,	VIL = VIL max,	I _O = 0		4.6		9.5		13.5		v
•он	output voltage	$V_{IH} = V_{DD}$,	$V_{IL} = V_{IL} = 0,$	10 = IOH min		4.6		9.5		13.5		v
Ve	Low-level	VIH = VIH min,	VIL = VIL max,	l _O = 0			0.4	,	0.5		1.5	V
1 VOL	output voltage	$V_{IH} = V_{DD}$,	V _{IL} = 0,	$I_0 = I_{OL} \min$			0.4		0.5		1.5	v
					$T_A = -40^\circ C$	3.6		9.6		28		
		$V_{IH} = V_{IH} min$,	$V_{IL} = V_{IL} \max$,	VO=VOLmax	T _A = 25°C	3.2		8		24		
	Low-level				T _A = 85°C	2.5		6.6		19		mΔ
'OL	output current				$T_A = -40^{\circ}C$	10		34		49		
		$V_{IH} = V_{IH} min$,	VIL = VIL max,	V ₀ = ½ V _{DD}	T _A = 25°C	9.2		29		42		}
					T _A = 85°C	7.1		24		33		

switching characteristics at 25°C free-air temperature

	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V	VDD	= 10 V	V _{DD}	= 15 V	UNIT
	FARAMETER		TYP MAX	TYP	MAX	ТҮР	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output		55	40		35		
^t PHL	Propagation delay time, high-to-low-level output	$V_{CC} = V_{DD}$, $C_{L} = 50 pF$,	50	28		23		
^t TLH	Transition time, low-to-high-level output	$R_L = 200 k\Omega$, See Note 2	135	110		100		, ns
t THL	Transition time, high-to-low-level output		30	28		25		
tPLH	Propagation delay time, low-to-high-level output	$V_{CC} = \frac{1}{2} V_{DD}, C_{L} = 50 \text{ pF},$		25				
tPHL	Propagation delay time, high-to-low-level output	$R_L = 200 k\Omega$, See Note 2		·25				115

NOTE 2: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A.



TYPES TF4011B, TF4012B, TP4011B, TP4012B NAND GATES

SEPTEMBER 1975

'4011B . . . Quad 2-Input NAND Gates '4012B . . . Dual 4-Input NAND Gates[◊]

TF4011B, TP4011B J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)





TF4012B, TP4012B[♦]

NC-No internal connection

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25,
		group 1

switching characteristics at 25° C free-air temperature

PARAMETER		TEST CONDITIONS	V _{DD} = 5 V	VDD	= 10 V	VDD	= 15 V	
		TEST CONDITIONS	TYP MAX	TYP	MAX	ТҮР	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output	C: = 50 p5	175	50		40		
^t PHL	Propagation delay time, high-to-low-level output	$C_{L} = 300 \text{ kg}$	175	50		40		
^t TLH	Transition time, low-to-high-level output	$M_{\rm L} = 200 \text{ks}_2,$	95	35		30		115
^t THL	Transition time, high-to-low-level output	See Note 1	95	35		30		

NOTE 1: See load circuit and voltage waveforms on page 170.

♦Future product to be announced.

÷

PRINTED IN U.S.A.

CMOS Logic circuits

TYPES TF4013B, TP4013B DUAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS

SEPTEMBER 1975

 Toggle Rate . . . 12 MHz Typical at V_{DD} = 15 V

description

These circuits are dual D-type transition-operated master-slave flip-flops with buffered outputs, independent direct overriding preset and clear inputs, and D and clock inputs. While the clock is low, the data at the D input is entered into the master section, which is isolated from the slave section. On the rising transition of the clock, the D input is disabled and data previously set up in the master section is transferred to the slave section and appears in true form at the Q output.

Presetting and clearing are independent of the clock and are accomplished by a high-level voltage at the respective input. The \overline{O} output is complementary to the Q output except for the nonstable situation that exists when both preset and clear inputs are simultaneously high.

FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS				UTS
PRESET	CLEAR	СК	D	٩	ā
н	L	x	X	н	L
L	н	х	х	L	н
н	Н	х	х	Н*	Н*
L	L	↑ -	L	L	н
ί L	L	1	н	н	L
L	L	L	х	0 ₀	\overline{a}_0

See explanation of function tables on pages 16 and 17.

*This configuration is nonstable; that is, it will not presist when preset and clear return to their inactive (low) level.

switching characteristics at 25° C free-air temperature

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)
VDD 2Q 2Ğ 2CK CLR 22 20 2PR VH 13 12 11 10 9 8 CCR CLR CLR CLR 10 10 9 8 0 PR CLR CLR CLR VSS
logic: see function table

functional block diagram



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 2

	PARAMETER	TEST CONDITIONS	VDD	= 5 V	VDD	= 10 V	VDD	= 15 V	
		TEST CONDITIONS	TYP	MAX	TYP	MAX	ТҮР	MAX	
fmax	Maximum clock frequency		4		10		12		MHz
^t PLH	Propagation delay time, low-to-high-level output from clock, preset, or clear		225		95		85		ns
Propagation delay time, high-to-low-level output tPHL from clock, preset, or clear		СL = 50 pF,	225		95		85		ns
^t TLH	Transition time, low-to-high-level output	$R_{L} = 200 \text{ R}_{22},$	95		35		30		ns
^t THL	Transition time, high-to-low-level output	See Note 1	95		35		30		ns
Minimum pulse width, clock high, clock low, ^t w(min) preset, or clear			125		50		40		ns
^t su(min)) Minimum setup time		. 25		10		8		ns
th(min)	Minimum hold time		0		0		0		ns

NOTE 1: See load circuit and voltage waveforms on page 170.

TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 • DALLAS, TEXAS 75222 PRINTED IN U.S.A.

q

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE

FUTURE CMOS PRODUCT TO BE ANNOUNCED

TYPES TF4014B, TP4014B 8-BIT STATIC SHIFT REGISTERS

SEPTEMBER 1975

- Synchronous Parallel or Serial Input, Serial Output
- Parallel Outputs from Sixth, Seventh, and Eighth Bits
- Maximum Clock Frequency . . . 5 MHz Typical at 10 V

description

These 8-bit synchronous registers have a single serial input and parallel-in access to each stage. D-type master-slave flip-flops are used for each stage with parallel access to the outputs of bits F, G, and H.

Both serial and parallel entry are made synchronously on the low-to-high transition of the clock input and under the control of the parallel-load/serial-shift input, P/\overline{S} . When the P/\overline{S} input is high, data is broadside loaded into the register from the parallel inputs. When the P/\overline{S} input is low, data is entered at the serial input and each bit shifts one bit position in the direction Q_A through Q_H .

The TF4021B and TP4021B are similar to these registers, except for having asynchronous parallel inputs.





specifications

MAXI RATI	MUM NGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page	24	Page 24	Pages 24 and 25, group 2

FUNCTION TABLE

INPUTS				INTERNA	L OUTPUTS		OUTPUTS	
CONTROL	CL OCK	PARALLEL	SEDIAL	(2	of 5)	0-	0-	0
P/S	CLUCK	A-H	SERIAL	QA	QB	ΩF	QG	ЧH
н	1	a-h	x	а	b	f	g	h
L	↑ ↑	x	н	(н	QAn	QEn	Q _{Fn}	QGn
L	1	х	j L	L	Q _{An}	Q _{En}	Q _{Fn}	QGn
x	L	х	x	Q _{A0}	Q _{B0}	QFO	Ω_{G0}	QHO

See explanation of function tables on pages 16 and 17.

functional block diagram



TYPES TF4014B, TP4014B **8-BIT STATIC SHIFT REGISTERS**

switching characteristics at 25° C free-air temperature

PARAMETER		TEST CONDITIONS	VDD	= 5 V	VDD	= 10 V	VDD	= 15 V	LINUT
		TEST CONDITIONS	TYP	MAX	TYP	MAX	TYP	MAX	
f _{max}	Maximum clock frequency		2.5		5		7		MHz
^t PLH	Propagation delay time, low-to-high-level output	0. = 50 = 5	300		125		90		ns
^t PHL	Propagation delay time, high-to-low-level output	$C_{L} = 50 \mu F$, $R_{L} = 200 k\Omega$, See Note 1	300		125		90		ns
^tTLH	Transition time, low-to-high-level output		95		35		30		ns
^t THL	Transition time, high-to-low-level output	See Note 1	95		35		30		ns
tw(min)	Minimum pulse width, clock high or clock low		200		100		100		ns
t _{su} (min)	Minimum setup time		100		50		50		ns
^t h(min)	Minimum hold time		0		0		0		ns

NOTE 1: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A.

TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSS

FUTURE CMOS PRODUCT **TO BE ANNOUNCED**

TYPES TP4015B, TP4015B DUAL 4-BIT STATIC SHIFT REGISTERS SEPTEMBER 1975

• Maximum Clock Frequency . . . 5 MHz Typical at 10 V

description

These dual 4-bit static shift registers consist of two identical, independent, 4-stage serial-input, paralleloutput registers. Each register has independent clock and clear inputs as well as a single serial data input. The register stages are D-type master-slave flip-flops with Q outputs available from each of the four bits on both registers. Data is shifted from one bit to the next during the low-to-high-level transition of the clock. A high level applied to the clear line sets all outputs of the associated registers to the low level.

FUNCTION TAE	SLE
(EACH REGISTE	ER)

IN	PUTS			OUTE	UTS	
CLEAR	CLOCK	D	QA	٥ _B	ο _C	QD
н	х	х	L	L	L	L
L	↑	L	L	Q _{An}	QBn	QCn
L	1	н	н	Q _{An}	QBn	QCn
L	L	х	Q _{A0}	OB0	OC0	0 _{D0}

See explanation of function tables on pages 16 and 17.

switching characteristics at 25° C free-air temperature

	PARAMETER		TEST CONDITIONS	VDD	= 5 V	VDD	= 10 V	VDD	= 15 V	UNUT
	FANAMETEN		TEST CONDITIONS		MAX	ТҮР	MAX	TYP	MAX	UNIT
fmax	Maximum clock frequenc	y		3		5		7		MHz
	Propagation delay time, lo	ow-to-high-level		250		100		00		
PLH	output from clock			250		100		80		115
	Propagation delay time,	from clock		250		100		80		
PHL	TPHL high-to-low-level output from clear		$C_{L} = 50 pF$,	300		125		100		115
^t TLH	Transition time, low-to-hi	gh-level output	R _L = 200 kΩ,	95		35		30		ns
THL	Transition time, high-to-lo	ow-level output	See Note 1	95		35		30		ns
	Minimum mulaiddb	clock high or low		165		100		75		
tw(min) Minimum pulse width clear clear		clear		125		50		50		115
			100		50		50		ns	
^t h(min)	th(min) Minimum hold time			0		0		0		ns

NOTE 1: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A. 5

TEXAS INSTRUMENTS

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) CLOCK 10_B 1D CLEAR 10_A 10c 20D VDD 16 12 15 14 13 11 10 9 CLOCK CLOCK CLEAR CLEAR QA OB OC OD 1 2 3 ۵ 5 6 7 8 2D 10n 20_C 2QB 20A Vss CLOCK CLEAR logic: see function table



MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25,
		group 2

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

CMOS Logic circuits

TYPES TF4016B, TP4016B QUAD BILATERAL SWITCHES

SEPTEMBER 1975

- Difference in r_{on} between Switches in One Package Typically 10 Ω when VI = VSS or VDD
- High Degree of Linearity . . . < 0.5% Distortion Typical at 1 kHz
- Switches Can Transmit Signals in Either Direction at Frequencies of up to 50 MHz Typically
- Extremely Low Off-State Switch Current Resulting in Very High Effective Off-State Resistance . . . 10 pA Typical at VDD-VSS = 10 V
- Maximum Control Input Frequency . . . 10 MHz Typical at VDD = 10 V, CL = 15 pF, RL = 1 kΩ
- High On/Off Output Voltage Ratio . . . 65 dB Typical
- Extremely High Control-Input Impedance (Control Circuit Isolated from Switch Circuit) . . . 10¹² Ω Typical
- Low Crosstalk Between Switches . . . 50 dB Typical at 0.9 MHz, RL = 1 kΩ

• Control Input Current . . . < 10 pA Typical

description

The '4016B is a quadruple bilateral switch constructed with P-channel and N-channel enhancement-type devices in a monolithic structure, and finds primary use where low power dissipation and/or high noise immunity is desired.

Applications include digital switching and multiplexing; analog-to-digital and digital-to-analog conversion; digital control of frequency, impedance, phase and analog-signal gain; signal gating; and use as a squelch control, chopper, modulator, demodulator, or commutating switch.

The P^- well of the analog transmission gate is connected to VSS when the control input is low (gate off) and is switched to the analog input when the control input is high (gate on). This provides a more uniform on-state resistance with varying analog input voltages.

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	See the following page.
		Electrical characteristics
		on pages 24 and 25
		do not apply.





9

TEXAS INSTRUMENTS
TYPES TF4016B, TP4016B QUAD BILATERAL SWITCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) TF4016B

	PARAMETER	те			VDD	= 5 V	VDD	= 10 V	VDD	= 15 V	UNIT
	FANAMETEN	14	STCONDITIO	500	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
v	High-level control				2						V
VIH	input voltage						4		1		v
V	Low-level control					0.0				0.0	V
	input voltage					0.5		0.5	0.9		Ň
Vau	High-level	Aat0V, C	Cat V _{IL} max,		4.5				10		
∣∙он	output voltage	l _O = 10 μA			4.5		9		12		V
Vai	Low-level	Aat0V, C	A at 0 V, C at V _{IH} min,		0.5				1		
VOL	output voltage	l _O = 10 μA				0.5		'		1	ľ
	Input-to-output	A at 0 V to V _{DD} , 0	C at 0 V,	T 25°C				+125			
	off-state current	Y at 5 V		1A - 25 C				123			
	Small-signal	A at V _{DD} , ½ V _{DD} , o	or 0 V,	$T_{\Delta} = -55^{\circ}C \text{ or } 25^{\circ}C$				660		400	
	on-state	C at V _{DD} ,					·				Ω
	resistance	$R_L = 10 k\Omega$ to ½ V_D	D	1A = 125 C				960		600	
Ц	Input current	V _I = V _{DD} or 0 V								±1	μA
	Total	A at 0 V to V _{DD} , 0	Cat 0 V,	$T_A = -55^{\circ}C \text{ or } 25^{\circ}C$		0.5		1		2	
	V at 0 V to V _{DD}		T _A = 125°C		30		60		120	^{μΑ}	
	Quiescent Current [†]	$A = Y = 0 V to V_{DD}$,	,	$T_A = -55^{\circ}C \text{ or } 25^{\circ}C$		0.5		1		2	
		C at V _{DD}		T _A = 125°C		30		60		120] ^{µA}

TP4016B

	PARAMETER TEST CONDITIONS				VDD	= 5 V	V _{DD} = 10 V		V _{DD} = 15 V		UNIT
	FANAMETEN	1231	CONDITIO	5/13	MIN	MAX	MIN	MAX	MIN	MAX	
l.v	High-level control				2						
МН	input voltage						4		4		ľ
V	Low-level control					0.0				0.0	v
¶ ¶L	input voltage							0.5		0.9	v
Vau	High-level	Aat0V, Cat	VIL max,		25		₇		10		v
∣∙он	output voltage	1 _O = 10 μA	3.5						Ň		
Vai	Low-level	A at 0 V, C at	at 0 V, C at V _{IH} min,			1 5				5	v
1 VOL	output voltage	I _O = 10 μA				1.5		5		5	v
	Input-to-output	Aat0VtoV _{DD} , Cat	A at 0 V to V _{DD} , C at 0 V,					+125			- ^
	off-state current	Yat 5 V		TA = 25 C				±125			nA
	Small-signal	A at V _{DD} , ½ V _{DD} , or 0	ν,	$T_{\Delta} = -40^{\circ} \text{C or } 25^{\circ} \text{C}$				660		400	
	on-state	C at V _{DD} ,		T 05°0							Ω
	resistance	$R_L = 10 k\Omega$ to ½ V_{DD}		1A = 85 C				960		600	1
Ц	Input current	V ₁ = V _{DD} or 0 V								±1	μA
	Total	A at 0 V to V _{DD} , C at	0V,	$T_A = -40^\circ C \text{ or } 25^\circ C$		5		10		20	
	Ouisseent	Y at 0 V to V _{DD}		T _A = 85°C		70		140		280	ן איי
	Quiescent	$A = Y = 0 V$ to V_{DD} ,		$T_A = -40^\circ C \text{ or } 25^\circ C$		5		10		20	
	Current.	C at V _{DD}		T _A = 85°C		70		140		280	μΑ

[†]This is the total of supply current, control input current, and input-to-output off-state current.

TYPES TF4016B, TP4016B QUAD BILATERAL SWITCHES

switching characteristics at 25° C free-air temperature

PARAMETER	FROM	то	TEST	TEST CONDITIONS		V _{DD} = 5 V V _{DD} = 10 V V _{DD}		LINIT
1 ANAMETER *	(INPUT)	(OUTPUT)	1231	conditions	TYP MAX	ΤΥΡ ΜΑΧ	TYP MAX	UNIT
^t PLH	A	Y	R _L = 10 kΩ,	C _L = 50 pF,	30	15	12	
tPHL	A	Y	Cat V _{DD} ,	See Figure 1	30	15	12	115
^t PLH	С	Y	C _L = 50 pF,	RL = 10 kΩ to 0 V	80	30	25	
tPHL	С	Y	See Figure 2	$R_L = 10 k\Omega$ to V_{DD}	80	30	25	115

 $\P_{tPLH} \equiv Propagation delay time, low-to-high-level output$

 $t_{PHL} \equiv Propagation delay time, high-to-low-level output$

PARAMETER MEASUREMENT INFORMATION



FIGURE 1-PROPAGATION DELAY TIME, SWITCH INPUT A TO OUTPUT Y



FIGURE 2-PROPAGATION DELAY TIMES, CONTROL INPUT C TO OUTPUT Y

NOTES: A. Input pulses are supplied by generators having the following characteristics: $Z_{out} = 50 \Omega$, PRR = 10 kHz, $t_r \le 20$ ns, $t_f \le 20$ ns. B. CL includes probe and jig capacitance.

C. The waveforms are monitored on an oscilloscope with the following characteristics: $t_r \le 10$ ns, $R_{in} \ge 1$ M Ω .

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS. TEXAS 75222

PRINTED IN U.S.A. TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

9

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TYPES TF4018B, TP4018B PRESETTABLE DIVIDE-BY-N COUNTERS

SEPTEMBER 1975

 Maximum Clock Frequency . . . 5 MHz Typical at V_{DD} = 10 V

description

5

The '4018B consist of five Johnson counters, buffered $\overline{\Omega}$ outputs from each stage, and preset control gating. Clear, preset enable, clock, feedback, and five parallel load inputs are provided.

A high clear signal asynchronously clears the counter so that all \overline{Q} outputs are high. A high preset enable signal asynchronously loads the counter and the \overline{Q} outputs will take on the complements of the parallel inputs. The counter is advanced one count on the low-to-high transition of the clock input.

Various counter configurations may be implemented as follows:



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 2

Divide by	Connect These Outputs to Feedback Input	Via	Results from Each Q Output (See Timing Diagram)
10	ΦE	direct	5 counts high, 5 counts low
9	₫ _D , ₫ _E	AND gate	5 counts high, 4 counts low
8	α _D	direct	4 counts high, 4 counts low
7	α _c , α _D	AND gate	4 counts high, 3 counts low
6	α _c	direct	3 counts high, 3 counts low
5	$\overline{\Omega}_{B}, \overline{\Omega}_{C}$	AND gate	3 counts high, 2 counts low
4	4 \vec{D}{D_B}		2 counts high, 2 counts low
3	3 0 _A , 0 _B		2 counts high, 1 count low
2	ā _A	direct	1 count high, 1 count low

switching characteristics at 25°C free-air temperature

		AMETED		TEST	VDD	= 5 V	VDD	= 10 V	VDD	= 15 V		
	PAR	AMETER		CONDITIONS	TYP	MAX	ТҮР	MAX	ТҮР	MAX		
fmax	Maximum clock frequenc	y			2.5		5		7		MHz	
	Propagation delay time, lo	ow-to-high-level	to $\overline{a}_A, \overline{a}_B, \overline{a}_C, \overline{a}_D,$		500		200		150		ns	
ΨLΗ	output from clock, clear, or preset enable to $\overline{\mathbb{Q}}_{E}$			350		125		100				
	Propagation delay time, high-to-low-level to $\overline{Q}_A, \overline{Q}_B, \overline{Q}_C, \overline{Q}_D$		to $\overline{a}_A, \overline{a}_B, \overline{a}_C, \overline{a}_D$	C. = 50 = 5	500		200		150		ne	
PHL	^{TPHL} output from clock, clear, or preset enable		to \overline{Q}_E		350		125		100			
t TLH	tTLH Transition time, low-to-high-level output			CL = 50 pF,	95		35		30		ns	
^t THL	Transition time, high-to-lo	w-level output		See Note 1	95		35		30		ns	
			clock high or low		200		100		75		ns	
^t w(min) Minimum pulse width		clear or preset enable	1	200		100		75			
		feedback inp	ut	1	75		75		65			
tsu(mir	tsu(min) Minimum setup time clear or prese		t enable inactive state		300		100		100		ns	
^t h(min	th(min) Minimum hold time at feedback input				0		0	_	0		ns	
NOTE 1	: See load circuit and volta	ge waveforms on	page 170.									

TYPES TF4018B, TP4018B PRESETTABLE DIVIDE-BY-N COUNTERS

functional block diagram



typical clear, count, and preset sequence





٤

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIM IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBL

FUTURE CMOS PRODUCT TO BE ANNOUNCED

- Asynchronous Parallel or Synchronous Serial Input, Serial Output
- Parallel Outputs from Sixth, Seventh, and Eighth Bits
- Maximum Clock Frequency . . . 5 MHz Typical at 10 V

description

These 8-bit registers have a single serial input and parallel-in access to each stage. D-type master-slave flip-flops are used for each stage with parallel access to the outputs of bits F, G, and H.

When the parallel-load/serial-shift input, P/\overline{S} is high, data is broadside loaded into the register from the parallel inputs independently of the clock. When the P/\overline{S} input is low, data is synchronously entered at the serial input and each bit shifts one bit position in the direction Q_A toward Q_H . Serial operations occur on the low-to-high transition of the clock input.

The TF4014B and TP4014B are similar to these registers, except for having synchronous parallel inputs.

TYPES TF4021B, TP4021B 8-BIT STATIC SHIFT REGISTERS

SEPTEMBER 1975

J OR N **DUAL-IN-LINE PACKAGE (TOP VIEW)** CONTROL QG SERIAL CLOCK VDD G 12 16 15 14 13 11 10 9 PARALLEL INPUTS SERIAL P/Š R n CLOCK ٩ QG logic: see function table

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS			
Page 24	Page 24	Pages 24 and 25, group 2			

FUNCTION TABLE

	INPUTS				INTERNAL OUTPUTS			i
CONTROL		PARALLEL		(20				
P/S	CLUCK	A-H	JENIAL	۵ _A	ο _B	UF I	ug	CH
н	х	a-h	x	а	b	f	g	h
L	1	х	н	н	Q _{An}	QEn	Q _{En}	Q _{Gn}
L L	1	x	L	j L	Q _{An}	QEn	Q _{Fn}	Q _{Gn}
L	L	x	x	Q _{A0}	Q _{B0}	QF0	Q _{G0}	QH0

See explanation of function tables, pages 16 and 17.

functional block diagram



DETAIL OF EACH STAGE

TYPES TF4021B, TP4021B 8-BIT STATIC SHIFT REGISTERS

switching characteristics at 25°C free-air temperature

	PARAME	TER	TEST CONDITIONS	V _{DD} = 5 V	VDD	= 10 V	V _{DD} =	= 15 V	UNIT
	raname	TEN	TEST CONDITIONS	TYP MAX	TYP	MAX	TYP	MAX	0
f _{max}	Maximum clock fre	quency		2.5	5		7		MHz
^t PLH	Propagation delay t	ime, low-to-high-level output		300	125		75		ns
^t PHL	Propagation delay t	ime, high-to-low-level output		300	125		75		ns
^t TLH	TLH Transition time, low-to-high-level output		С _L = 50 рF,	95	35		30		ns
^t THL	Transition time, hig	h-to-low-level output	$R_L = 200 \ k\Omega$,	95	35		30		ns
	Minimum pulse	clock high or low	See Note 1	200	100		100		
¹ ^t w(min)	width	P/S high		200	100		100] "
t _{su} (min)	Minimum setup tim	e		100	50		50		ns
^t h(min)	Minimum hold time			0	0		0		ns

NOTE 1: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY T IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSI

40

CMOS Logic circuits

TYPES TF4023B, TF4025B, TP4023B, TP4025B NAND AND NOR GATES

SEPTEMBER 1975

'4023B . . . Triple 3-Input NAND Gates[◊] '4025B . . . Triple 3-Input NOR Gates[◊]

TF4023B, TP4023B^{\$} J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)







specifications

MAXIMUM	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 1

switching characteristics at 25° C free-air temperature

	DADAMETED	TEST CONDITIONS	V _{DD} = 5 V	V _{DD} = 10 V		V _{DD} = 15 V		LINIT
	FARAMETER	TEST CONDITIONS	TYP MAX	TYP	MAX	ТҮР	MAX	0
tPLH	Propagation delay time, low-to-high-level output		175	50		40		
tPHL	Propagation delay time, high-to-low-level output	$C_{L} = 50 \text{pr},$	175	50		40		
^t TLH	Transition time, low-to-high-level output	500 Note 1	95	35		30		
^t THL	Transition time, high-to-low-level output	See Note 1	95	35		30		

NOTE 1: See load circuit and voltage waveforms on page 170.

 \diamond Future products to be announced.

PRINTED IN U.S.A.

15

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

FUTURE CMOS PRODUCT TO BE ANNOUNCED

- Medium Speed Operation . . . 5 MHz Typical at V_{DD} = 10 V
- Binary or Decade Up/Down Counting
- BCD Outputs in Decade Mode

description

The '4029B counter consists of a four-stage binary or BCD-decade up/down counter with provision for look-ahead carry in both counting modes. The inputs consist of a single clock, carry input (clock enable), binary/decade, up/down, preset enable, and four individual parallel data inputs. Four separate buffered data outputs and a carry output are provided.

A high at the preset-enable input allows information at the parallel inputs to preset the counter to any count independently of the clock. A low at each parallel input, when the preset-enable input is high, resets the counter to its zero count. The counter is advanced one count at the low-to-high transition of the clock when the carry input and preset-enable input are low. Advancement is inhibited when the carry input or preset-enable input is high. The carry output is normally high and goes low when the counter reaches its maximum count in the up mode or its minimum count in the down mode, provided the carry input is low. The carry input terminal must be connected to V_{SS} when not in use.

Binary counting is accomplished when the binary/ decade input is high; the counter counts in the decade mode when the binary/decade input is low. The counter counts up when the up/down input is high, and down when the up/down input is low.

Multiple packages can be connected in either a parallel-clocking or a ripple-clocking arrangement as shown in Figure 1 of the '4029A data. Parallel clocking provides synchronous control and hence faster response from all counting outputs. Ripple clocking permits longer clock input rise and fall times.

TYPES TF4029B, TP4029B PRESETTABLE UP/DOWN BINARY/DECADE COUNTERS

SEPTEMBER 1975

DUAL-IN-LINE PACKAGE (TOP VIEW)

JOR N





CONTROL INPUT	LOGIC LEVEL	FUNCTION
Binary/Decade	н	Binary count
(B/D)	L	Decade count
Ųp/Down	н	Count up
(Ū/Ū)	L	Count down
Preset enable	Н	Parallel load
(PE)	L	Enable counting
Carry input	н	Inhibit counting
(CI)	L	Enable counting

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 2

ç

The waveforms and typical application data given for '4029A on pages 107 and 108 also apply for '4029B.

TYPES TF4029B, TP4029B PRESETTABLE UP/DOWN BINARY/DECADE COUNTERS

functional block diagram



switching characteristics at 25°C free-air temperature

	PARAMET	:D	TEST CONDITIONS	V _{DD} = 5 V	VDD	= 10 V	VDD	= 15 V	
		:n	TEST CONDITIONS	ΤΥΡ ΜΑΧ	ТҮР	MAX	ТҮР	MAX	UNIT
fmax	Maximum clock frequ	ency		2.5	5		7		MHz
	Propagation	CK to any Q		325	115		100		
^t PLH	delay time,	CK to CO		425	150		125		
or	low-to-high-level	PE to any Q		325	115		100		ns
TPHL	or high-to-low-level	PE to CO		425	150		125		
	output	CI to CO	C ₁ = 50 pF,	175	50		45		
^t TLH	Transition time, low-t	o-high-level output	R _L = 200 kΩ,	95	35		30		ns
THL	Transition time, high-	o-low-level output	See Note 1	95	35		30		ns
	Minimum pulse	CK high or low		200	100		75		
¹ w(min)	width	PE		115	80		80		ns
	Minimum setup	B/D, U/D, or CI		325	115		100		
^t su(min)	time	PE inactive state		325	115		100		ns
^t h(min)	Minimum hold time	B/D, U/D, or CI		0	0		0		ns

NOTE 1: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A.

5

TEXAS INSTRUMENTS

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE. POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

CMOS Logic circuits

TYPES TF4030B, TP4030B QUAD EXCLUSIVE-OR GATES

SEPTEMBER 1975

APPLICATIONS INCLUDE:

- Even- and Odd-Parity Generators and Checkers
- Logical Comparators
- Adders and Subtractors
- True/Complement Gating



functional block diagram (each gate)



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 1



schematic (each gate)



switching characteristics at 25°C free-air temperature

PARAMETER		TEST CONDITIONS	V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 15 V	
		TEST CONDITIONS	ΤΥΡ ΜΑΧ	ΤΥΡ ΜΑΧ	TYP MAX	
t PLH	Propagation delay time, low-to-high-level output	C. = 50 of	110	50	40	ns
^t PHL	Propagation delay time, high-to-low-level output	CL - 50 PF,	110	50	40	ns
^tTLH	Transition time, low-to-high-level output	HL - 200 KS2,	95	35	30	ns
^t THL	Transition time, high-to-low-level output	See Note 1	95	35	30	ns

NOTE 1: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A . 9

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

FUTURE CMOS PRODUCT TO BE ANNOUNCED

TYPES TF4035B, TP4035B 4-BIT PARALLEL-IN/PARALLEL-OUT SHIFT REGISTERS

SEPTEMBER 1975

• J/K Serial Input to First Stage

description

These 4-bit synchronous registers have $J-\overline{K}$ serial inputs and parallel access to each stage. D-type master-slave flip-flops are used for each stage with parallel access to the outputs of each stage.

Both serial and parallel entry are made synchronously on the low-to-high transition of the clock input and under the control of the parallel-load/serial-shift input, P/ \overline{S} . When the P/ \overline{S} input is high, data is broadside loaded into the register from the parallel inputs. When the P/ \overline{S} is low, data is entered serially from the J and \overline{K} inputs and each bit shifts one bit position in the direction Q_A towards Q_D . The J- \overline{K} inputs permit the first stage to perform as a J- \overline{K} , D-, or T-type flip-flop as shown in the function table.

When the true/complement input, T/\overline{C} , is high, data out is not inverted relative to the inputs, but when T/\overline{C} is low, the data out is inverted.



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25 , group 2

FUNCTION TABLE

		INPUT	S				OUTP	UTS [†]	
CLEAR	P/S	CLOCK	PARALLEL A B C D	SER J		QA	QB	αc	αD
н	x	X	x	х	х	L	L	L	Ľ
L	н	↑	abcd	х	х	а	b	с	d
L	L	1	x	L	н	Δ _{A0}	Q _{A0}	QBn	0 _{Cn}
L	L	1	x	L	L	L	Q _{An}	QBn	Q _{Cn}
L	L	↑	x	н	н	н	Q _{An}	0 _{Bn}	QCn
L	L	↑	x	н	L	a _{An}	Q _{An}	QBn	QCn
L	x	L	$\mathbf{x} \mathbf{x} \mathbf{x} \mathbf{x}$	х	х	0 _{A0}	OB0	OC0	QD0

[†]All output levels shown assume T/\overline{C} is high. If T/\overline{C} goes low, the internal operation of the register is not affected; however, when T/\overline{C} is low, all output levels will be the complement of the data originally entered and of what they would have been if T/\overline{C} had remained high. See explanation of function tables, pages 16 and 17.

TYPES TF4035B, TP4035B 4-BIT PARALLEL-IN/PARALLEL-OUT SHIFT REGISTERS

functional block diagram



switching characteristics at 25°C free-air temperature

	PARAMETER		TEST CONDITIONS	V _{DD} = 5 V	VDD	= 10 V	V _{DD} =	= 15 V	LINIT
	TANAMETEN	I		TYP MAX	TYP	MAX	ТҮР	MAX	UNIT
fmax	Maximum clock frequer	тсу		2.5	5		7		MHz
^t PLH	Propagation delay time, low-to-high-level LH output from clock or clear			250	100		80		ns
^t PHL	Propagation delay time, high-to-low-level output from clock or clear			250	100		80		ns
TLH	Transition time, low-to-high-level output			95	35		30		ns
tTHL	Transition time, high-to-low-level output		C _L = 50 pF,	95	35		30		ns
+	Minimum pulse width	clock high or low	R _L = 200 kΩ,	200	100		75		
'w(min)	Minimum pulse width	clear	See Note 1	125	50		50		115
	Minimum actus time	parallel inputs		100	50		45		
u (min)	winnmum setup time	J or \widetilde{K} inputs		250	100		80		
	Minimum halddings	parallel inputs		0	0		0		
⁴ h (min)	within una nota time	J or K inputs		0	0		0		

NOTE 1: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY T IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSI

CMOS Logic circuits

TYPES TF4042B, TP4042B QUAD D-TYPE LATCHES

SEPTEMBER 1975

- Control and Polarity Inputs
- Complementary Outputs

description

The '4042B is a quadruple D-type latch with common control and polarity inputs, C and P. Complementary buffered outputs are available from each latch.

When P is high, C determines the state of all the latches. If C is high, the latches pass data from their D inputs to their Q outputs and the data complement to their \overline{Q} outputs. If C is low, the data is latched.

When P is low, C still determines the state of all the latches, but now data is passed when C is low and is latched when C is high.

P	С	FUNCTION
н	н	Pass data
н	L	Latch data
L	н	Latch data
L	L.	Pass data

H = high level, L = low level

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 2

switching characteristics at 25° C free-air temperature









	PARAMETER		PARAMETER TEST CONDITIONS		V _{DD} = 5 V		= 10 V	V _{DD} = 15 V		
					MAX	ТҮР	MAX	ТҮР	MAX	UNIT
	Propagation delay time,	from C		150		75		65		
TPLH	low-to-high-level output	from D		120		40	_	30		ns
	Propagation delay time,	from C	C. = 50 = 5	150		75		65		
PHL	high-to-low-level output	from D	$C_{L} = 50 \text{pr},$	120		40		30		ns
^t TLH	Transition time, low-to-high-level output		See Note 1	95		35		30		ns
^t THL	Transition time, high-to-low-level output			95		35		30		ns
^t w(min)	Minimum pulse width, control input			150		50		50		ns
t _{su} (min)	Minimum data setup time b	efore latching		50		25		25		ns
th(min)	Minimum data hold time at	ter latching		0		0 -		0		ns
						-				

NOTE 1: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A

TYPES TF4043B, TF4044B, TP4043B, TP4044B QUAD S-R AND S-R LATCHES WITH 3-STATE OUTPUTS SEPTEMBER 1975

3-State Outputs with Common Enable

description

The '4043B and '4044B are quadruple S-R and $\overline{S} \cdot \overline{R}$ latches, respectively, with three-state outputs. Each latch has separate active-high ('4043B) or active-low ('4044B) set and reset inputs. The three-state outputs are controlled by a common output control. When high, this control permits each output to assume the state of the cross-coupled NOR-gate or NAND-gate latch. When the output control is low, all the outputs are in a high-impedance state.

FUNCTION TABLES (EACH LATCH) TF4043B, TP4043B

Ουτρυτ	INP	JTS	Ουτρυτ
CONTROL	S	R	Q
L	×	x	Hi-Z
́н	L	L	No change
н	н	L	н
н	L	н	L
н	н	н	Н*

TF4044B, TP4044B

Ουτρυτ	INP	UTS	OUTPUT
CONTROL	ริ	R	۵
L	х	х	Hi-Z
н	н	н	No change
н	L	н	н
н	н	L	L
н	L	L	L*

This output level is psuedo stable; that is, it may not persist when the S and R inputs return to their inactive (low) level or the \overline{S} and \overline{R} inputs return to their inactive (high) level. See explanation of function tables, pages 16 and 17.

functional block diagrams



J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) TF4043B, TP4043B



NC-No internal connection

TF4044B, TP4044B



NC-No internal connection

TF4044B, TP4044B



TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TYPES TF4043B, TF4044B, TP4043B, TP4044B QUAD S-R AND $\bar{S}\mathchar`-\bar{R}$ latches with 3-state outputs

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 2, except as below

electrical characteristics over recommended operating free-air temperature range

TF4043B and TF4044B

	PARAMETER	TEST	CONDITIONS	V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 15 V	
	TANAMETER	1231 (MIN MAX	MIN MAX	MIN MAX	
		VIH = VIH min,	$T_A = -55^{\circ}C$	0.25	-0.55	-1.9	
ĺ		VIL = VIL max,	$T_A = 25^{\circ}C$	-0.2	-0.45	-1.5	
1	IOH High-level output current	V _O = V _{OH} min	T _A = 125°C	-0.2	-0.33	-1.2	1
אטין		VIH = VIH min,	T _A = −55°C	-1	-3.7	-5.5	
		VIL = VIL max,	T _A = 25°C	-0.8	-3	-4.5	1
		V ₀ = ½ V _{DD}	T _A = 125°C	-0.6	-2	-3	
		V _{IH} = V _{IH} min,	$T_A = -55^{\circ}C$	0.4	0.8	1.9	
		VIL = VIL max,	T _A = 25°C	0.3	0.6	1.5	1
1.01	Low lovel output output	V _O = V _{OL} max	T _A = 125°C	0.2	0.45	1.2	
'OL	Low-level butput current	V _{IH} = V _{IH} min,	$T_A = -55^{\circ}C$	1	3.7	5.5	
		VIL = VIL max,	$T_A = 25^{\circ}C$	0.8	3	4.5	
		$V_0 = \frac{1}{2} V_{DD}$	T _A = 125°C	0.6	2	3	1
1	Off-state output current,	OC at V _{SS} ,	$T_A = -55^\circ C \text{ or } 25^\circ C$	0.5	·1	-2	
'OZH	high-level voltage applied	$V_0 = V_{DD}$	T _A = 125°C	-7	-14	28	
1.0.01	Off-state output current,	OC at V _{SS} ,	$T_A = -55^\circ C \text{ or } 25^\circ C$	0.5	1	2	<i>"</i> A
'OZL	low-level voltage applied	V _O = 0 V	T _A = 125°C	7	14	28	1

TP4043B and TP4044B

	PARAMETER	TEST		VDD	= 5 V	VDD	= 10 V	V _{DD} = 15 V		LINIT
			CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		$V_{IH} = V_{IH} min,$	$T_A = -40^\circ C$	-0.22		-0.5		-1.7		
		VIL = VIL max,	$T_A = 25^{\circ}C$	-0.2		-0.45		-1.5		
	IOH High-level output current	V _O = V _{OH} min	T _A = 85°C	-0.2		-0.37		-1.3		
I 'OH		VIH = VIH min,	$T_A = -40^{\circ}C$	-0.9		-3.3		-5		
		V _{IL} = V _{IL} max,	$T_A = 25^{\circ}C$	-0.8		-3		-4.5		
		$V_0 = \frac{1}{2} V_{DD}$	T _A = 85°C	-0.65		-2.5	_	-3.6		
		V _{IH} = V _{IH} min,	$T_A = -40^{\circ}C$	0.35		0.75		1.7		
		V _{IL} = V _{IL} max,	T _A = 25°C	0.3		0.6		1.5		
10	Low level output ourrest	V _O = V _{OL} max	T _A = 85°C	0.25		0.5		1.3		
UL I		V _{IH} = V _{IH} min,	$T_A = -40^{\circ}C$	0.9		3.3		5		
		VIL = VIL max,	T _A = 25°C	0.8		3		4.5]
		$V_0 = \frac{1}{2} V_{DD}$	$T_A = 85^{\circ}C$	0.65		2.5		3.6		
	Off-state output current,	OC at V _{SS} ,	$T_A = -40^\circ C \text{ or } 25^\circ C$		-0.5		1		-2	
-OZH	high-level voltage applied	V _O = V _{DD}	T _A = 85°C		-7		-14		-28	
1071	Off-state output current,	OC at V _{SS} ,	$T_A = -40^{\circ}C \text{ or } 25^{\circ}C$		0.5		1		2	, <i>"</i> ,
'02L	low-level voltage applied	V _O = 0 V	T _A = 85°C		7		14		28	

5 PRINTED IN U.S.A

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

CMOS Logic circuits

TYPES TF4049B, TF4050B, TP4049B, TP4050B HEX INVERTING AND NONINVERTING BUFFERS SEPTEMBER 1975

High Current Sinking Capability

schematic (each buffer)







NC-No internal connection

TF4050A, TP4050B

description

The '4049B and '4050B hex CMOS inverting and noninverting buffers may be used as current sinks or source drivers, hex CMOS drivers, or high-to-low-logic-level (e.g., CMOS to DTL or TTL) converters. Logic-level conversion is accomplished using only one supply voltage (VDD). The high-level input signal (VIH) can exceed the VDD supply voltage when this device is used for logic-level conversions. Table 1 shows the range of voltage levels that can be utilized in these applications. Conversions to logic levels greater than six volts are permitted provided that VDD is less than or equal to VIH.

Since these devices require only one power supply, V_{DD} , they should be used in place of the '4009B and '4010B in all current driver or logic-level conversion applications. They are interchangeable with '4009B and '4010B, respectively, and can be substituted in existing as well as new designs. Pin 16 of the '4049B and '4050B is not internally connected; therefore, any external connection to this pin does not affect circuit operation.

TABLE 1								
	INPUT	OUTPUT	POWER SUPPLY					
FUNCTION	HIGH-LEVEL	HIGH-LEVEL HIGH-LEVEL						
	VOLTAGE	VOLTAGE	RANGE					
	RANGE	RANGE	(V _{DD})					
Level Shifter	3 to 18 V	3 to 6 V	3 to 6 V					
Buffer	3 to 18 V	3 to 18 V	3 to 18 V					



NC-No internal connection

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS				
Page24	Page 24	Pages 24 and 25, group 1, except as on following page				

9

TYPES TF4049B, TF4050B, TP4049B, TP4050B HEX INVERTING AND NONINVERTING BUFFERS

electrical characteristics over recommended operating free-air temperature range TF40498 and TF40508

	DAMETER				VDD	= 5 V	VDD	= 10 V	VDD	= 15 V	UNIT	
"			TEST COND	1110/03		MIN	MAX	MIN	MAX	MIN	MAX	
V	High-level					4		Q		12		V
Т	output voltage					1				12		
V.,	Low-level				TF4049B		1		2		2	V
	output voltage				TF4050B		1		2		3	ľ
Vau	High-level	VIH = VIH min,	VIL = VIL max,	1 ₀ = 0		4.6		9.5		13.5		
I VOH	output voltage	V _{IH} = V _{DD} ,	V _{IL} = 0,	IO = IOH min		4.6		9.5		13.5		v
Vai	Low-level	VIH = VIH min,	VIL = VIL max,	I _O = 0			0.4		0.5		1.5	
I VOL	output voltage	VIH = VDD,	V1L = 0,	IO = IOL min			0.4		0.5		1.5	Ň
					T _A = −55°C	3.75		10		30		
1		VIH = VIH min,	VIL = VIL max,	V _O =V _{OL} max	T _A = 25°C	3.2		8		24		
	Low-level				T _A = 125°C	2.1		5.6		17		
I OL	output current				T _A = -55°C	11		36		53		
}		$V_{IH} = V_{IH} min,$	$V_{1L} = V_{1L} \max$,	V _O = ½ V _{DD}	T _A = 25°C	9.2		29		42		
					T _A = 125°C	6		20		30		

TP4049B and TP4050B

	PAMETER					VDD	= 5 V	VDD	= 10 V	VDD	= 15 V	
			TEST COND	110103		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
N	High-level									12		
і лін	input voltage					4		8		12		v
V	Low-level				TP4049B		1		2		2	
VIL	input voltage				TP4050B		1		2		3	v
Vau	High-level	VIH = VIH min,	VIL = VIL max,	I _O = 0		4.6		9.5		13.5		
∣∙он	output voltage	V _{IH} = V _{DD} ,	V _{IL} = 0,	IO = IOH min		4.6		9.5		13.5		
Ve	Low-level	VIH = VIH min,	VIL = VIL max,	1 ₀ = 0			0.4		0.5		1.5	
VOL	output voltage	$V_{IH} = V_{DD}$	V _{IL} = 0,	IO = IOL min			0.4		0.5		1.5	V
					$T_A = -40^{\circ}C$	3.6		9.6		28		
		VIH = VIH min,	V _{IL} = V _I ⊆ max,	V _O =V _{OL} max	T _A = 25°C	3.2		8		24		
1	Low-level				T _A = 85°C	2.5	_	6.6	_	19		mΔ
POL	output current				$T_A = -40^{\circ}C$	10		34		49		
		VIH = VIH min,	VIL = VIL max,	V ₀ = ½ V _{DD}	T _A = 25°C	9.2		29		42		
					T _A = 85°C	7.1		24		33		

'4049B switching characteristics at 25°C free-air temperature

	PARAMETER	TEST CONDITIONS	V _{DD} = 5	VVDD	V _{DD} = 10 V V _{DD} = 15 V			LINIT
			TYP MA	X TYP	MAX	TYP	MAX	
tPLH	Propagation delay time, low-to-high-level output	$C_{1} = 50 \text{ pF}$	80	50		40		ns
TPHL	Propagation delay time, high-to-low-level output	$C_{L} = 30 \mu P$,	30	20		15		ns
TLH	Transition time, low-to-high-level output	NL - 200 K32,	80	40		30		ns
THL	Transition time, high-to-low-level output	See Note 1	35	25		20		ns

'4050B switching characteristics at 25°C free-air temperature

PARAMETER		TEST CONDITIONS	VDD	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 15 V	
		TEST CONDITIONS	TYP	MAX	ТҮР	MAX	TYP	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output	C: = E0.pE			60		45		ns
TPHL	Propagation delay time, high-to-low-level output	$C_{L} = 300 \text{ k}$	70		40		30		ns
TLH	Transition time, low-to-high-level output	FL = 200 K32,	80		40		30		ns
^t THL	Transition time, high-to-low-level output		35		25		20		ns

NOTE 1: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A.

5

TYPES TF4051B, TF4052B, TF4053B, TP4051B, TP4052B, TP4053B ANALOG MULTIPLEXERS/DEMULTIPLEXERS

SEPTEMBER 1975

- Difference in r_{on} Between Switches in One Package Typically 5 Ω at VDD-VEE = 15 V
- High Degree of Linearity ... < 0.1% Distortion Typical at 1 kHz, VDD-VEE = 15 V
- Switches Can Transmit Signals in Either Direction at Frequencies of up to 40 MHz Typically at VDD-VEE = 10 V
- Extremely Low Off-State Switch Current Resulting in Very High Effective Off-State Resistance . . . 10 pA Typical at VDD-VSS = 10 V
- Low Crosstalk Between Switches . . . 40 dB Typical at 1 MHz, $R_L = 1 k\Omega$

description

These devices are analog multiplexers/demultiplexers incorporating built-in level shifting. Any combination of supply voltages is permissable provided that V_{SS} and V_{EE} are each within the range of -3 to -18 volts with respect to V_{DD} . The level shifting is between V_{SS} and V_{EE} . The control input range is V_{SS} to V_{DD} and the analog signal range is V_{EE} to V_{DD} . The common situation of positive digital signals controlling the multiplexing of both positive and negative analog signals can be accommodated. The table indicates some of the possible combinations of supply, input, and output voltages.

TYPICAL SUPPLY AND SIGNAL VOLTAGES

VDD	15 V	10 V	7.5 V	7.5 V
V _{SS}	ov	0 V	0 V	_7.5 V
VEE	0 V	-5 V	-7.5 V	−7.5 V
Control	0 to 15 V	0 to 10 V	0 to 7 5 V	75 to 75 V
Inputs	010130	010100	0107.50	-7.5 to 7.5 V
Analog	0 to 15 V	- 5 to 10 V	-75 to 75 V	7.5 to 7.5 V
Signals	0 10 15 0	-51010 V	-7.5 to 7.5 V	-7.5 to 7.5 V



INTERNAL POWER SUPPLY CONNECTIONS







description (continued)

These digitally controlled bilateral analog switches have low on-state impedance and very low off-state current. When the inhibit input terminal is high, all channels are off.

The '4051B is a single eight-channel multiplexer having three binary control inputs (S0, S1, and S2) and an inhibit input. The three binary signals select one of eight channels to be turned on.

The '4052B is a dual four-channel multiplexer having two binary control inputs (S0 and S1) and an inhibit input. The two binary signals select one of four channels in each of the two sections and the selected channels are respectively paired between the independent sections.

The '4053B is a triple two-channel multiplexer having three separate control inputs (1S, 2S, and 3S) and a common inhibit input. Each input independently selects one of two channels in one of the three sections so that any of eight combinations may be selected.

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24 and below	Page 24	Pages 24 and 25, group 2, except as below. I _{OH} and I _{OL}

	405 IB										
	FUNCTION TABLE										
	INPU	CHANNEL									
INH	S2	S1	S0	TURNED ON							
н	Х	x	x	None							
L	L	L	L	0							
ι L	L	Ł	н	1							
L	L L	н	L	2							
L	L	н	н	3							
L	н	L	L	· 4							
L	н	L	н	5							
L	н	н	L	6							
LL	н	н	н_	7							

'4052B FUNCTION TABLE (EACH BILATERAL SWITCH)

1	NPUTS		CHANNEL
INH	S1	S0	TURNED ON
н	х	х	None
L	L	L	0
L	L	н	1
L	н	L	2
L	н	н	3

'4053B FUNCTION TABLE (EACH BILATERAL SWITCH)

Ī	INPL	ITS	CHANNEL
[INH	S	TURNED ON
- [Н	X	None
	L	L	0
	L	Ιн	1

H = high level, L = low level, X = irrelevant

absolute maximum ratings over operating free-air temperature range

Supply voltage V_{EE} (with respect to V_{DD})

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted), VEE = VSS = 0 V

. . . .

PARAMETER		TEST CONDITIONS	TEST CONDITIONS VDD = 5 V		= 5 V	V _{DD} = 10 V		V _{DD} = 15 V		
					MAX	MIN	MAX	MIN	MAX	01111
vон	High-level output voltage	Control inputs at V _{IH} min or V _{IL} max, I/O at 0 V, $I_O = 10 \mu A$	Channel off,	4.6		9.5		13.5		v
VOL	Low-level output voltage	Control inputs at V _{IH} min or V _{IL} max, I/O at 0 V, I _O = 10 µA	Channel on,		0.4		0.5		1.5	v
	Input-to-output off-state current	Control inputs at 0 V or V _{DD} , I/O at 5 V, O/I at 0 V to V _{DD} ,	Channel off, T _A = 25°C				±125			nA

TYPES TF4051B, TF4052B, TF4053B, TP4051B, TP4052B, TP4053B ANALOG MULTIPLEXERS/DEMULTIPLEXERS

	TEST CONDITION	S	TYP MAX	UNIT
V _{DD} = 7.5 V	V _{EE} = -7.5 V,	V _{SS} = 0 V	80	
V _{DD} = 15 V,	V _{EE} = 0 V,	V _{SS} = 0 V		32
V _{DD} = 5 V,	V _{EE} = -5 V,	V _{SS} = 0 V		
V _{DD} = 10 V,	V _{EE} = 0 V,	V _{SS} = 0 V	120	32
V _{DD} = 5 V,	V _{EE} ≈ 0 V,	V _{SS} = 0 V	270	Ω

on-state resistance at 25°C free-air temperature, $R_L = 10 \text{ k}\Omega$ to 0 V

switching characteristics at 25°C free-air temperature, VEE = VSS = 0 V

DADAMETER	FROM	то	TECT	CONDITIONS	VDD	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 15 V	
PANAMETER	(INPUT)	(OUTPUT)	TEST	TEST CONDITIONS /		MAX	ТҮР	MAX	ТҮР	MAX	
^t ₽LH	0/1	1/0	$R_L = 10 k\Omega$,	C _L = 50 pF,	25		10		8		
tPHL	0/1	1/0	See Figure 1		25		10		8		113
tPLH	S	1/0	CL = 50 pF,	$R_L = 10 k\Omega$ to 0 V	400		200		170		
^t PHL	S .	1/0	See Figure 2	$R_L = 10 k\Omega$ to V_{DD}	400		200		170		115
^t ₽LH	INH	1/0	C _L = 50 pF,	RL = 10 kΩ to 0 V	600		300		250	_	ne
₩HL	INH	1/0	See Figure 2	$R_L = 10 k\Omega$ to V_{DD}	600		300		250		

 $\label{eq:tplh} \P_{tp_LH} \equiv \mbox{Propagation delay time, low-to-high-level output} \\ tp_{HL} \equiv \mbox{Propagation delay time, high-to-low-level output}.$



NOTES: A. Input pulses are supplied by generators having the following characteristics: $Z_{OUt} = 50 \ \Omega$, PRR = 10 kHz, $t_r \le 20 \ ns$, $t_f \le 20 \ ns$. B. CL includes probe and jig capacitance.

C. The waveforms are monitored on an oscilloscope with the following characteristics: $t_r \le 20$ ns, $R_{in} \ge 1$ M Ω .

IEXAS INSTRUMENTS

PRINTED IN U.S.A. TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

9

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TF4069B, TP4069B HEX INVERTING BUFFERS

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4069B
- Medium Speed Operation tPHL = tPLH = 40 ns typ at 10 V

schematic (each buffer)





specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 1

switching characteristics at 25°C free-air temperature

PARAMETER		TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 15 V		LINIT
		TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output	C. = 50 pE		125		80		70	ns
^t PHL	HL Propagation delay time, high-to-low-level output			125		80		70	1 113
^t TLH	Transition time, low-to-high-level output	See Note 1		200		100		80	
t THL	Transition time, high-to-low-level output			200		100		80	ns

NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4070B, TP4070B QUAD EXCLUSIVE-OR GATES

SEPTEMBER 1975

APPLICATIONS INCLUDE:

- Even- and Odd-Parity Generators and Checkers
- Logical Comparators
- Adders and Subtractors
- True/Complement Gating



functional block diagram (each gate)



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 1



schematic (each gate)



switching characteristics at 25°C free-air temperature

		TEST CONDITIONS	$V_{DD} = 5 V$	V _{DD} = 10 V		V _{DD} = 15 V		
FANAMETEN		TEST CONDITIONS	TYP MAX	TYP	MAX	ТҮР	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	6	175	70		50		ns
^t PHL	Propagation delay time, high-to-low-level output	$C_{L} = 300 \text{ kg}$	175	70		50		ns
^t TLH	Transition time, low-to-high-level output		100	50		40		ns
^tTHL	Transition time, high-to-low-level output		100	50		40		ns

NOTE 1: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A

ç

TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 + DALLAS, TEXAS 75222

TYPES '4071B, '4072B, '4073B, '4075B, '4081B, '4082B, '4085B OR, AND, AND AND-OR-INVERT GATES

SEPTEMBER 1975

All Products Available in J or N Dual-In-Line Packages

'4071B... Quad 2-Input OR Gates
'4072B... Dual 4-Input OR Gates[◊]
'4073B... Triple 3-Input AND Gates[◊]
'4075B... Triple 3-Input OR Gates[◊]
'4081B... Quad 2-Input AND Gates
'4082B... Dual 4-Input AND Gates[◊]
'4085B... Dual 3-Wide 2-2-1 Input AND-OR-Invert Gates[◊]



NC-No Internal connection





specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 1

switching characteristics at 25°C free-air temperature

	BARAMETER	TEST CONDITIONS	VDD	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 15 V	
	FANAMETER	TEST CONDITIONS	TYP	MAX	TYP	MAX	түр	MAX	
^t PLH	Propagation delay time, low-to-high-level output		225		65		50		
^t PHL	Propagation delay time, high-to-low-level output	$C_{L} = 50 \text{ pF},$	225		65		50		
^t TLH	Transition time, low-to-high-level output	$R_{L} = 200 \text{ k}\Omega,$	95		35		30		115
^t THL	ransition time, high-to-low-level output See Note 1		95		35		30		
NOTE	1: See load circuit and voltage waveforms on page 1	70.							

[◊]Future products to be announced.

75 PRINTED IN U.S.A



TF4073B, TP4073B (TOP VIEW)



TF4082B, TP4082B (TOP VIEW)





TF4085B, TP4085B (TOP VIEW)

positive logic: Y = A + B + C

2



TYPES TF4376B, TP4376B QUAD S-R LATCHES

SEPTEMBER 1975

o

40

7

3R

8

vss

Same as TF4043B and TP4043B except with Normal 2-State Totem-Pole Outputs

description

The '4376B is a quadruple S-R latch with normal two-state totem-pole outputs. Each latch has separate active-high set and reset inputs.

FUNCTION TABLE (EACH LATCH)

INP	JTS	OUTPUT
S	R	٩
L	L	No change
н	L	н
L L	н	L
н	н	н*

*This output level is psuedo stable; that is, it may not persist when the S and R inputs return to their inactive (low) level. See explanation of function tables, pages 16 and 17.

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Page 24	Pages 24 and 25, group 2

switching characteristics at 25°C free-air temperature

	DADAMETED	TEST CONDITIONS	VDD	= 5 V	VDD	= 10 V	VDD	LINIT	
		TEST CONDITIONS	түр	MAX	TYP	MAX	TYP	MAX	יייטן
t PLH	Propagation delay time, low-to-high-level output		165		70		60		ns
^t PHL	Propagation delay time, high-to-low-level output	CL = 50 pF,	165		70		60		ns
TLH	Transition time, low-to-high-level output	$R_{L} = 200 \ k\Omega$,	85		30		25		ns
THL	Transition time, high-to-low-level output	See Note 1	85		30		25		ns
tw(min)	Minimum R and S pulse width	1	80		40		35		ns

NOTE 1: See load circuit and voltage waveforms on page 170.

J OR N **DUAL-IN-LINE PACKAGE (TOP VIEW)** 1R 4R 15 NC 4S 4Q 30 9 15 14 13 12 11 10

Q

30

6

35

R

5

NC

Q

1

20

4

25

logic: see function table

NC-No internal connection

2

20

VDD

16

1 10 18

S

a

10

3

2R

functional block diagram (each latch)



PRINTED IN U.S.A.

97

 INCORPORATED

 POST OFFICE BOX 5012 • DALLAS, TEXAS 75222
 IEXA

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TYPES TF4377B, TP4377B QUAD S-R LATCHES

SEPTEMBER 1975

Same as TF4044B and TP4044B except with Normal 2-State Totem-Pole Outputs

description

The '4377B is a quadruple $\overline{S} \cdot \overline{R}$ latch with normal two-state totem-pole outputs. Each latch has separate active-low set and reset inputs.

FUNCTION TABLE
(EACH LATCH)

INP	UTS	Ουτρυτ
s	R	a
н	н	No change
L	н	н
н	L	L
L	L	н*

*This output level is psuedo stable; that is, it may not persist when the \overline{S} and \overline{R} inputs return to their inactive (high) level. See explanation of function tables, pages 16 and 17.

specifications

RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 24	Pages 24 and 25, group 2
	RECOMMENDED OPERATING CONDITIONS Page 24

switching characteristics at 25°C free-air temperature

	DADAMETED	TEST CONDITIONS	VDD	= 5 V	VDD	= 10 V	VDD	LINIT	
	FARAMETER	TEST CONDITIONS	TYP	MAX	TYP	MAX	ТҮР	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output		165		70		60		ns
TPHL	Propagation delay time, high-to-low-level output	C _L = 50 pF,	165		70		60		ns
t TLH	Transition time, low-to-high-level output	RL = 200 kΩ,	85		30		25		ns
^t THL	Transition time, high-to-low-level output	See Note 1	85		30		25		ns
^t w(min)	Minimum R and S pulse width		80		40	-	35		ns

NOTE 1: See load circuit and voltage waveforms on page 170.



TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.



J OR N

DUAL-IN-LINE PACKAGE (TOP VIEW)

NC-No internal connection

functional block diagram (each latch)



TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

SERIES '4000A GENERAL INFORMATION

"A" SERIES INFORMATION

INPUT PROTECTION

Input protection networks have been standardized to the three configurations below:



Configuration 1 is used on the whole family except for the '4049A and '4050A (which use configuration 2) and the '4518A and '4520A (which use configuration 3). In configurations 1 and 2 the diodes to V_{SS} have a reverse breakdown of approximately 22 to 28 volts. In configuration 3, the breakdown voltage of the zener diode is approximately 25 volts. These networks are incorporated as protection against occassional electrostatic overstress. It is not recommended that units be subjected to continuously repeated overstress. CMOS is much less sensitive to electrostatic overstress than other MOS technologies; however, care should be taken in handling these networks much the same as is required for other high-impedance integrated circuits:

- 1) Equipment should be properly grounded.
- 2) Work surfaces should be electrically conductive and connected to earth ground.
- 3) Handling should be minimized.

INPUT CHARACTERISTICS

For input voltages between V_{SS} and V_{DD}, the protective networks are in reverse-biased, low-current states. Typically, this reverse current is in the picoampere range at 25° C. When quiescent supply current is measured, all inputs are connected in such a manner that the current through all the inputs is included. The input capacity is typically 3 to 7 pF except for the '4049A for which 15 pF is typical. All unused inputs must be connected to V_{SS} or V_{DD}, whichever is appropriate.

OUTPUT CHARACTERISTICS

The data sheets should be consulted for drive capabilities. Typically, the dc fan-out to other CMOS is 50, but reduced switching speeds are caused by adding capacitive loading. TI data sheets specify switching speeds for $C_L = 50 \text{ pF}$ or a typical load of 10 CMOS inputs. With 15 pF loads these devices switch at speeds similar to their respective RCA and Motorola equivalents.

NOISE MARGINS

The '4000A series is specified in such a manner as to measure noise immunity by applying V_{IH} min or V_{IL} max to one input at a time while all other inputs are at V_{DD} or V_{SS} , as appropriate. The output is not loaded in this test and is allowed to deviate to the value of V_{OH} min or V_{OL} max in the data sheet.

SERIES '4000A GENERAL INFORMATION

SPECIFICATION GROUPING

The products in this book are classified into three groups each having common characteristics. The first group (SSI, small-scale integration) comprises the basic gate functions, the second group (CSSI, complex small-scale integration) comprises the dual flip-flops, buffers, and small analog functions, and the third group (MSI, medium-scale integration) comprises the more complex functions. The type numbers in each group of the "A" series are shown in the following table.

GROUP 1	GROUP 2	GROUP 3
(SSI)	(CSSI)	(MSI)
4000A	4009A	4008A
4001A	4010A	4014A
4002A	4013A	4015A
4007A	4016A	4017A
4011A	4019A	4018A
4012A	4027A	4020A
4023A	4030A	4021A
4025A	4049A	4022A
4301A	4050A	4024A
4302A	4304A	4028A
4303A	4316A	4029A
4311A	4507A	4040A
4315A	4519A	4042A
		4043A
		4044A
		4051A
		4052A
		4053A
		4320A
		4321A
		4360A
		4361A
		4362A
		4363A
		4370A
		4376A
		4377A
		4380A •
		4512A
		4518A
		4520A
		4522A
		4526A
		4531A
		4581A
		4582A

•Future products to be announced

SERIES '4000A COMMON ELECTRICAL SPECIFICATIONS

SEPTEMBER 1975

The following electrical specifications apply for most series '4000A CMOS products. Each individual product specification references the appropriate sections of this common specification and lists exceptions if there are any.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VDD (see Note 1)																. 15 V
Input current																±10 mA
Continuous total dissipation									•							200 mW
Operating free-air temperature range: TF4000A Series													_	55	°C	to 125°C
TP4000A Series													-	-41	D°C	C to 85°C
Storage temperature range	•	•		•	•	• •	•		•	•	•		_	65	°C	to 150°C

NOTE 1: Throughout this page, the following page, and the individual product specifications, voltage values are with respect to the V_{SS} terminal unless otherwise noted.

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, VDD		3	15	V
Input voltage, V1				V
Operating free-air temperature, T_A	TF4000A Series	55	125	°C
	TP4000A Series	-40	85	°C
Rise time, any input, tr		15	μs	
Fall time, any input, t _f		15	μs	

TEXAS INSTRUMENTS POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

electrical characteristics at $V_{DD} = 5 V$ and 10 V

					Т	F4000A	SERIE	s	т					
	PARAME	TER	TEST CONDITI	ONS [†]	VDD	= 5 V	V _{DD} *	= 10 V	VDD	= 5 V	V _{DD}	= 10 V	UNIT	
L					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	L	
VIH	High-level input volta	ge		$T_A = MIN, 25^{\circ}C \text{ or } MAX$	3.5		8		3.5		8		v	
VIL	Low-level input volta			$T_A = MIN, 25^{\circ}C, or MAX$		1.5		2		1.5		2	v	
			$V_{IH} = V_{DD}, V_{IL} = 0, I_{O} = 0$	$T_A = MIN, 25^{\circ}C, or MAX$	4.95		9.95		4.95		9.95	- · -		
V _{OH}	High-level output vol	tage	One input at V _{IH} min or V _{IL} max, All other inputs at V _{DD} or 0 V, $I_O = 0$	$T_A = MIN, 25^\circ C, or MAX$	4.5		9		4.5		9		v	
			$V_{IH} = V_{DD}$, $V_{IL} = 0$, $I_O = I_{OH}$ min	$T_A = MIN, 25^{\circ}C, or MAX$	2.5		9.5		2.5		9.5			
			$V_{IH} = V_{DD}$, $V_{IL} = 0$, $I_O = 0$	$T_A = MIN, 25^{\circ}C, or MAX$		0.05		0.05		0.05		0.05		
VOL	Low-level output vol	tage	One input at V_{IH} min or V_{IL} max, All other inputs at V_{DD} or 0 V, $I_{O} = 0$	$T_A = MIN, 25^{\circ}C, or MAX$		0.5		1		0.5		1	v	
			$V_{IH} = V_{DD}$, $V_{IL} = 0$, $I_O = I_{OL}$ min	$T_A = MIN, 25^{\circ}C, or MAX$		0.4		0.5		0.4		0.5		
	High loval			T _A = MIN	-0.65		-0.65		-0.35		-0.3			
юн		ront	$V_{IH} = V_{DD}$, $V_{IL} = 0$, $V_O = V_{OH}$ min	$T_A = 25^{\circ}C$	-0.5		-0.5	_	-0.3		-0.25] mA	
[output cui			T _A = MAX	-0.35	_	-0.35	_	-0.25		-0.2			
	Lowdowal			T _A = MIN	0.5		1.1		0.35		0.75			
10L		rant	$V_{IH} = V_{DD}$, $V_{IL} = 0$, $V_O = V_{OL}$ may	$T_A = 25^{\circ}C$	0.4		0.9		0.3		0.6		mA	
L				T _A = MAX	0.3		0.65		0.25		0.5			
ļ		Group 1‡		$T_A = MIN \text{ or } 25^{\circ}C$		0.05		0.1		0.5		5	ļ	
	Quiescent	Products		T _A = MAX		3		6		15		30		
	supply	Group 2‡		T _A = MIN or 25°C	<u> </u>	1		2		10	1	20		
	current	Products		T _A = MAX		60		120		140		280	<u>۳</u>	
-I _{SS}	current	Group 3 [‡]		T _A = MIN or 25°C		5		10		50		100		
1		Products		T _A = MAX		300		600		700		1400		

electrical characteristics at V_{DD} = 15 V

				TEST CONDITI	owst	TF4000/	ASERIES	TP40004		
	PARAME	IER		TEST CONDITIO	UNS ·	MIN	MAX	MIN MAX		UNIT
Ц	Input curr	ent	V ₁ = V _{DD} or 0 V		±1		±1	μA		
		Group 1‡			$T_A = MIN \text{ or } 25^{\circ}C$		1		15	
	o :	Products			T _A = MAX		18		90]
	Quiescent	Group 2 [‡]		<u> </u>	$T_A = MIN \text{ or } 25^{\circ}C$		6		60	
	supply	Products	100 1000,	Al - ADD of AA	T _A = MAX		360		840] #A
-I _{SS}	current	Group 3 [‡]			$T_A = MIN \text{ or } 25^{\circ}C$		30		300	1
		Products			T _A = MAX		1800		4200	7

,

 $^{\dagger}T_{A}$ = MIN or MAX refers to the respective value specified under recommended operating conditions. [‡]See group designation on individual product specifications and page 61 for a list of all products by group.

TEXAS INSTRUMENTS

TYPES TF4000A, TF4001A, TF4002A, TP4000A, TP4001A, TP4002 AND OTHER NOR GATES

SEPTEMBER 1975

7

- Designed to be Interchangeable with RCA CD4000A, CD4001A, CD4002A, and CD4025A
- All Products Available in J or N Dual-in-Line Packages '4000 . . . Dual 3-Input NOR Gates Plus Inverters '4001 . . . Quadruple 2-Input NOR Gates
 - '4002 . . . Dual 4-Input NOR Gates
 - '4025 . . . Triple 3-Input NOR Gates





typical schematics



MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, Group 1



switching characteristics at 25°C free-air temperature

DADAMETED	TEST	TF TF	4000A, 4002A,	TF400	01A 25A	TF TF	94000A, 94002A,	TP400 TP402	1A 5A	
FARAMETER	CONDITIONS	VDD	= 5 V	VDD	= 10 V	VDD	= 5 V	VDD	= 10 V	UNIT
	l	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tPLH Propagation delay time, low-to-high-level output	$C_{1} = 50 \text{ pc}^{8}$		150		100		200		130	ns
tPHL Propagation delay time, high-to-low-level output	$C_{L} = 300 \text{ kg}$		150		100		200		130	ns
tTLH Transition time, low-to-high-level output	N 200 K32,		350		175		450		300	ns
tTHL Transition time, high-to-low-level output	See Note I		350		175		450		300	ns

 ${}^{\$}$ With a 15-pF load, these devices switch with times similar to those of the RCA CD4000A, CD4001A, CD4002A, and CD4025A, respectively. NOTE 1: See load circuit and voltage waveforms on page 170.

TEXAS INSTRUMENTS OST OFFICE BOX 5012 . DALLAS, TEXAS 75222

PRINTED IN U.S.A

¢

TYPES TF4007A, TP4007A DUAL COMPLEMENTARY PAIRS PLUS INVERTERS

SEPTEMBER 1975



schematic





specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, Group 1, except as below

electrical characteristics (see note 1)

V_{DD} = 5 V and 10 V

					TF4	007A						
	PARAMETER	TEST CO	NDITIONS [†]	VDD	= 5 V	V _{DD} ·	= 10 V	VDD	= 5 V	V _{DD} =	= 10 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		VIH = VDD,	T _A ≈ MIN	-1.75		-1.35		-1.3		-0.65		
ЮН	High-level output current	V _{IL} = 0,	$T_A = 25^{\circ}C$	-1.4		-1.1		-1.1		-0.55		mA
		V _O = V _{OH} min	T _A = MAX	-1		-0.75		-0.9		-0.45		
	Low-level output current	V _{IH} = V _{DD} ,	T _A = MIN	0.75		1.6		0.35		1.2		
10L		V _{IL} = 0,	T _A = 25°C	0.6		1.3		0.3		1		mA
		V _O = V _{OL} max	T _A = MAX	0.4		0.95		0.25		0.8		
	Quiescent supply current	VI = V _{DD} or 0,	$T_A = MIN \text{ or } 25^{\circ}C$		0.05		0.1		0.5		1	
I _{SS}		No load	T _A = MAX		3		6		15		30	

V_{DD} = 15 V

ŝ

DADAMETER	TEST OF	NDITIONS	TF4	007A	TP4	UNIT	
PARAMETER	1251 00		MIN	МАХ	MIN	MAX	UNIT
1DD	V _I = V _{DD} or 0,	T _A = MIN or 25°C		1		3	
or Quiescent supply current	No load	T _A = MAX		18		90	μA

 $^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

NOTE 1: All measurements are made with each pair of transistors connected to form an inverter.

TYPES TF4007A, TP4007A DUAL COMPLEMENTARY PAIRS PLUS INVERTERS

switching characteristics at 25°C free-air temperature (see note 1)

	7507		TF4	007A						
PARAMETER	TEST	V _{DD} = 5 V		VDD	= 10 V	VDD	= 5 V	VDD	UNIT	
	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tPLH Propagation delay time, low-to-high-level output	$C_{1} = 50 \text{ pc}^{8}$		110		90		135		125	ns
tPHL Propagation delay time, high-to-low-level output	$C_{L} = 30 \mu s$,		110		90		135		125	ns
tTLH Transition time, low-to-high-level output	See Note 2		160		95		220		120	ns
tTHL Transition time, high-to-low-level output	Jee Note 2		160		95		220		120	ns

With a 15-pF load, these devices switch with times similar to those of the RCA CD4007A.

NOTES: 1. All measurements are made with each pair of transistors connected to form an inverter.

2. See load circuit and voltage waveforms on page 170.



PRINTED IN U.S.A.

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TI! IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBI

TYPES TF4008A, TP4008A FOUR-BIT FULL ADDERS

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4008A
- High-Speed Operation
- Look-Ahead Carry Output

description

These full adders perform the addition of two 4-bit binary numbers. The sum (Σ) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. The adders are designed so that logic levels of the input and output, including the carry, are in their true form. Thus the end-around carry is accomplished without the need for level inversion. These circuits feature full look ahead across four bits to achieve partial look-ahead performance with the economy of ripple carry.

1	FUNCTION TABLE											
	(EACH	BIT)									
1	NPL	JTS	OUTPUTS									
Ai	Bi	C _{i-1}	Ci	Σ_{i}								
L	L	L	L	L								
н	L	L	L	н								
L	н	L	L	н								
н	н	L	н	L								
L	L	н	L	н								
н	L	н	н	L								
L	н	н	н	L								
н	н	н	н	н								

H = high level; L = low level; i = bit number 1, 2, 3, or 4

C0 Β4 Σ4 עסע C4 Σ3 Σ2 Σ1 16 15 14 13 12 11 10 9 В4 C4 Α4 83-Σ4 A3 в2• -Σ3 A2 **B1** ->:2 A1 CO-<u>81</u> 1 2 3 4 5 6 7 8 ۸4 B3 A3 B2 A2 В1 A1 vss logic: see function table

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
		group 3

switching	characte	ristics at 2	25°C free-a	air tempera	ture	

	EROM	70			TF40	D08A	TP40	A800	
PARAMETER [‡]			TEST CONDITIONS	VDD	= 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
	(1111-017)			MIN	MAX	MIN MAX	MIN MAX	MIN MAX	·
^t PLH	A: or B:	N.			1000	350	1400	500	ne
tPHL					1000	350	1400	500	115
^t PLH	Any A or B	C4			750	300	1000	350	ns
^t PHL					750	300	1000	350	113
^t PLH	<u> </u>	Any X	С _L = 50 р ^{F §} ,		900	325	1200	400	
[‡] PHL			RL = 200 kΩ,		900	325	1200	400	113
^t PLH	<u> </u>	C4	See Note 1		350	150	450	200	ne
^t PHL		04			350	150	450	200	115
t TLH		C4 or			350	150	400	220	ne
^t THL		Any ≌			350	150	400	220	115

 $t_{PLH} \equiv Propagation delay time, low-to-high-level output$

 $t_{PHL} \equiv Propagation delay time, high-to-low-level output$

 $t_{TLH} \equiv$ Transition time, low-to-high-level output

 $T_{HL} \equiv T_{ransition time, high-to-low-level output}$

With a 15-pF load, these devices switch with times similar to those of the RCA CD4008A. NOTE 1: See load circuit and voltage waveforms on page 170.

> TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TYPES TF4008A, TP4008A FOUR-BIT FULL ADDERS

functional block diagram



!

TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIM IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLI

TYPES TF4009A, TF4010A, TP4009A, TP4010A HEX INVERTING AND NONINVERTING BUFFERS/CONVERTERS

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4009A and RCA CD4010A
- High Current Sinking Capability . . . 8 mA Minimum at VOL = 0.5 V, VDD = 10 V, TA = 25° C

description

The '4009A and '4010A hex CMOS inverting and noninverting buffers may be used as current sinks for source drivers, hex CMOS drivers, or CMOS to DTL or TTL logic-level converters. Conversion ranges are from CMOS logic operating at supply levels of 3 volts to 15 volts to DTL or TTL operating at supply levels of 3 volts to 15 volts to 15 volts. Conversion to logic output levels greater than 6 volts is permitted provided that the V_{CC} supply voltage is not higher than the V_{DD} supply voltage (see Note 1).

schematic (each buffer)

5



J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) TF4009A, TP4009A



NC-No internal connection

TF4010A, TP4010A



NC-No internal connection

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
and below		Group 2,
		except as on
		following page

absolute maximum ratings over operating free-air temperature range

Supply voltage, V _{CC} (see Note 1)		•		•																						•		VDD
Minimum rise time of supply voltages	•	•	•	•	•	•					•	•	•	•	•			•		•	•		•			•	•	10 µs
Output load capacitance if V _{CC} exceeds 10.	5 V	/	·	•	·	•	·	·	·	٠	·	•	•	·	•	·	·	•	·	·	٠	·	•	•	•		50	00 p F

NOTE 1: If V_{CC} is allowed to exceed V_{DD}, the device may latch up and draw sufficient current to cause permanent damage.

TYPES TF4009A, TF4010A, TP4009A, TP4010A HEX INVERTING AND NONINVERTING BUFFERS/CONVERTERS

electrical characteristics, $V_{CC} = V_{DD}$

'4009A only

				TF4009A				TP4009A				
PARAMETER		TEST CONDITIONS [†]		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
VIL	Low-level input voltage		$T_A = MIN \text{ or } 25^{\circ}C$		1		2		1		2	v
			T _A = MAX		0.9		1.9		0.9		1.9	

'4009A and '4010A at V_{DD} = 5 V and 10 V

PARAMETER		TEST CONDITIONS [†]		TF4009A, TF4010A				TP4009A, TP4010A				
				$V_{DD} = 5 V$		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
I _{OH} High-level o		V _{IH} = V _{DD} ,	T _A = MIN	-1.85		-0.9		-1.5		-0.75		
	High-level output current	V _{IL} = 0,	T _A = 25°C	-1.25		-0.6		-1.25		0.6		mA
		V _O = V _{OH} min	T _A = MAX	-0.9		-0.4		1		-0.5		
	Low-level output current	V _{IH} = V _{DD} ,	T _A = MIN	3.75		10		3.6		9.6		mA
IOL		VIL = 0,	T _A = 25°C	3		8		3		8		
		V _O = V _{OL} max	T _A = MAX	2.1		5.6		2.4		6.4		
DD	Quiescent supply current	V _I = V _{DD} or 0,	T _A = MIN or 25°C		0.3		0.5		3		5	
or		No load	T _A = MAX		20	1	30		42		70	μΑ
ISS												

'4009A and '4010A at V_DD = 15 V

BADAMETED	TEST CONDITIONS [†]		TF4009A	, TF4010A	TP4009A		
FARAMETER			MIN	MAX	MIN	MAX	UNIT
	V _I = V _{DD} or 0,	$T_A = MIN \text{ or } 25^{\circ}C$		1.5		15	
-ISS	No load	T _A = MAX		90		210	μΑ

 ${}^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

	TEST CONDITIONS	TF4009A, TF4010A				TP4009A, TP4010A				
PARAMETER		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	ii
Propagation delay time,	Vcc = Vpp, CL = 50 pF [§] , RL = 200 kΩ, See Note 2		110		20		140		100	- ns
PLH low-to-high-level output			110		80		140		100	
Propagation delay time,		10	100		55		125		75	
PHL high-to-low-level output			100						75	
Transition time,		270		~~~~	250			270	1	
ULH low-to-high-level output			270		220		350		270	ns
Transition time,		60	60		55		80		70	
THL high-to-low-level output				55	1	00		70		
Propagation delay time,	V _{CC} = ½ V _{DD} , CL = 50 pF §,			45				60		
PLH low-to-high-level output								60		
Propagation delay time,	RL = 200 kΩ,			45		15		65	65	113
PHL high-to-low-level output	See Note 2				45					

 § With a 15-pF load, these devices switch with times similar to those of the RCA CD4009A and RCA CD 4010A respectively. NOTE 2: See load circuit and voltage waveforms on page 170.

9
CMOS Logic circuits

TYPES TF4011A, TP4011A QUAD 2-INPUT NAND GATES

SEPTEMBER 1975

• Designed to be Interchangeable with RCA CD4011A

schematic (each gate)





specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, Group 1, except as below

electrical characteristics

		TEST CONDITIONS [†]		TF4011A			TP4011A					
	PARAMETER			VDD	= 5 V	VDD	= 10 V	VDD	≈5 V	V _{DD} =	= 10 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		V _{IH} = V _{DD} ,	T _A = MIN	-0.65		-0.75		-0.35		-0.35		
Іон	High-level output current	V _{IL} = 0,	T _A = 25°C	-0.5		-0.6		0.3		-0.3		mA
		Vo = VoH min	T _A = MAX	-0.35		-0.4		0.25		-0.25		
		V _{IH} = V _{DD} ,	T _A = MIN	0.5		1.1		0.25		0.6		
IOL	Low-level output current	V _{1L} = 0,	$T_A = 25^{\circ}C$	0.4		0.9		0.2		0.5		mA
L		VO = VOT max	T _A = MAX	0.3		0.65		0.16		0.4		

 $^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

	TECT		TF4	011A						
PARAMETER		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tPLH Propagation delay time, low-to-high-level output	$C_{1} = 50 \text{ pc}^{8}$		150		100		200		130	. ns
tPHL Propagation delay time, high-to-low-level output	$C_{\rm L} = 300 {\rm ko}$		150		100		200		130	ns
JTLH Transition time, low-to-high-level output	N 200 K32,		350		175		450		300	ns
tTHL Transition time, high-to-low-level output			350		175		450		300	ns

With a 15-pF load, these devices switch with times similar to those of the RCA CD4011A. NOTE 1: See load circuit and voltage waveforms on page 170.

75 PRINTED IN U.S.A.

CMOS Logic circuits

TYPES TF4012A, TP4012A DUAL 4-INPUT NAND GATES

SEPTEMBER 1975

• Designed to be Interchangeable with RCA CD4012A

schematic (each gate)





NC-No internal connection

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, Group 1, except as below

electrical characteristics

		R TEST CONDITIONS [†]			TF4012A			TP4012A				
	PARAMETER			V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		V _{IH} = V _{DD} ,	T _A = MIN	0.5		1.1		0.25		0.6		
101	Low-level output current	V _{IL} = 0,	$T_A = 25^\circ C$	0.4		0.9		0.2		0.5		mA
		VO = VOL max	T _A = MAX	0.3		0.65		0.18		0.4		

 ${}^{\dagger}\mathsf{T}_{\mathsf{A}}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

	TEST	TF4012A				TP4012A				
PARAMETER	CONDITIONS	VDD	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		= 10 V	
	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tpLH Propagation delay time, low-to-high-level output	$C_{1} = 50 \text{ pc}^{8}$		150		80		200		110	ns
tPHL Propagation delay time, high-to-low-level output	$C_{\rm L} = 50 {\rm pr}^{-3}$		250		150		400		200	ns
tTLH Transition time, low-to-high-level output	NC - 200 K32,		350		175		470		250	ns
tTHL Transition time, high-to-low-level output	See Note I		500		300		670		400	ns

 § With a 15-pF load, these devices switch with times similar to those of the RCA CD4012A. NOTE 1: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A. 97

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TYPES TF4013A, TP4013A DUAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4013A
- Toggle Rate . . . 10 MHz Typical at VDD = 10 V

description

These circuits are dual D-type transition-operated master-slave flip-flops with buffered outputs, independent direct overriding preset and clear inputs, and D and clock inputs. While the clock is low, the data at the D input is entered into the master section which is isolated from the slave section. On the rising transition of the clock, the D input is disabled and data previously set up in the master section is transferred to the slave section and appears in true form at the Q output.



Presetting and clearing are independent of the clock and are accomplished by a high-level voltage at the respective input. The \overline{Q} output is complementary to the Q output except for the nonstable situation that exists when both preset and clear inputs are simultaneously high.

functional block diagram (each flip-flop)



specifications

5

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
	and on	Group 2,
	following page	except as on
		following page

FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS								
PRESET	CLEAR	ск	D	٩	ā				
н	L	х	х	н	L				
L	н	х	х	L	н				
н	អ	х	х	н⁺	Н*				
L	L	t	L	L	н				
L	L	t	н	н	L				
L	L	L	х	0 ₀	ā ₀				

See explanation of function tables on pages 16 and 17. *This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (low) level.

TYPES TF4013A, TP4013A **DUAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS**

recommended operating conditions

		т	F4013A	TP4		
		V _{DD} = 5	V V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
		MIN MA	X MIN MAX	MIN MAX	MIN MAX	
$P_{\rm ultro, width A} = (C_{\rm u} = 50 \text{ s}^{-1})$	Clock high or low	200	80	500	100	
	Preset or clear	250	100	500	125	115
Setup time, t _{su}		40	20	50	25	ns

electrical characteristics

				TF4	013A	TP4			
P	ARAMETER	TEST CONDITIONS [†]			V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
					MIN MAX	MIN MAX	MIN MAX	MIN MAX	
			 V = 0	T _A ≖ MIN	-0.65	-0.8	-0.35	-0.4	-
ιон	OH		VIL - 0,	T _A = 25°C	-0.5	-0.65	-0.3	-0.35	mA
	output current	vO ~ vOH min		T _A = MAX	-0.35	-0.45	-0.25	-0.3	} ।
	L avertaval	V	N: = 0	T _A = MIN	0.5	1.25	0.35	0.75	
IOL		$ V _{H} = V_{DD}, V _{L} = 0,$	VIL - 0,	T _A = 25°C	0.4	1	0.3	0.6	mA
ł	output current	VO = VOL max		T _A = MAX	0.3	0.75	0.25	0.5	1

 ${}^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

	5001				TF4	013A			TP40	13A		
PARAMETER‡	(INPUT) (OUT		TEST CONDITIONS	V _{DD} = 5		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		(001901)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax				2.5		7		1		5		MHz
tPLH or tPHL	Clock	Qor Q			420		185		550		250	ns
tPLH or tPHL	Preset or Clear	Q or Q	$C_{L} = 50 \text{ pF } \text{s},$ $R_{L} = 200 \text{ k}\Omega,$		420		185		550		250	ns
TLH OF THL		Any	See Note 1		235		130		300		175	ns

[‡]f_{max} ≡ Maximum clock frequency tpLH ≡ Propagation delay time, low-to-high-level output tpHL = Propagation delay time, high-to-low-level output tTLH ≡ Transition time, low-to-high-level output tTH ≡ Transition time, high-to-low-level output [§]With a 15-pF load, these devices switch with times similar to those of the RCA CD4013A.

NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4014A, TP4014A 8-BIT STATIC SHIFT REGISTERS

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4014A
- Synchronous Parallel or Serial Input, Serial Output
- Parallel Outputs from Sixth, Seventh, and Eighth Bits
- Maximum Clock Frequency . . . 5 MHz Typical at 10 V

description

These 8-bit synchronous registers have a single serial input and parallel-in access to each stage. D-type master-slave flip-flops are used for each stage with parallel access to the outputs of bits F, G, and H.

Both serial and parallel entry are made synchronously on the low-to-high transition of the clock input and under the control of the parallel-load/serial-shift input, P/ \overline{S} . When the P/ \overline{S} input is high, data is broadside loaded into the register from the parallel inputs. When the P/ \overline{S} input is low, data is entered at the serial input and each bit shifts one bit position in the direction Q_A toward Q_H.

The TF4021A, and TP4021A are similar to these registers, except for having asynchronous parallel inputs.





specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
	and on	Group 3,
	following page	except as on
		following page

FUNCTION TABLE

		INP	UTS		INTERNA	L OUTPUTS	OUTPUTS				
	CONTROL	CLOCK	PARALLEL	SEDIAL	(2 of 5)		0-	0	0		
_	P/S	CLOCK	A-H			Q _A Q _B		ug	ЧH		
	н	1	a-h	X	·a b		f	9	h		
	L	1	X	н	н	H Q _{An}		QEn	Q _{Gn}		
	L	1	X	L	L L	Q _{An}	QEn	QFn	QGn		
	×	L	X	X	0 _{A0}	0 ₈₀	Q _{F0}	Q _{G0}	QHO		

See explanation of function tables, pages 16 and 17.

functional block diagram



TYPES TF4014A, TP4014A 8-BIT STATIC SHIFT REGISTERS

recommended operating conditions

			TF4	014A		TP4014A				
		VDD	= 5 V	VDD	= 10 V	VDD	= 5 V	VDD	= 10 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Width of clock pulse, tw(clock)	Clock high or low	500		175		830		200		ns
Setup time, t _{su}		350		80	_	500		100		ns

electrical characteristics

					TF4	014A		TP4014A				
	PARAMETER	TEST CO	TEST CONDITIONS [†]		V _{DD} = 5 V V		V _{DD} = 10 V		= 5 V	V _{DD} = 10 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	l l
		V _{IH} = V _{DD} ,	T _A = MIN	-0.25		-0.25		-0.12		-0.12		
юн	High-level output current	V _{IL} = 0,	T _A = 25°C	-0.2		-0.2		-0.1		-0.1		mA
		V _O = V _{OH} min	T _A = MAX	-0.14		-0.14		-0.08		-0.08		
		V _{IH} = V _{DD} ,	T _A = MIN	0.15		0.31		0.072		0.12		
10L	Low-level output current	V _{IL} = 0,	T _A = 25°C	0.12		0.25		0.06		0.1		mA
]		V _O = V _{OL} max	T _A = MAX	0.085		0.175		0.05		0.08		

[†]T_A = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

			TF4	014A			TP40	014A		
PARAMETER	TEST CONDITIONS	VDD	= 5 V	V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax Maximum clock frequency		1		3		0.6		2.5		MHz
Propagation delay time, ^t PLH low-to-high-level output	CL = 50 pF [§] ,		975		300		1300		400	ns
Propagation delay time, tPHL high-to-low-level output	R _L = 200 kΩ, See Note 1		975		300		1300		400	ns
tTLH Transition time, low-to-high-level output			550		225		700		300	ns
tTHL Transition time, high-to-low-level output			550		225		700		300	ns

 \S With a 15-pF load, these devices switch with times similar to those of the RCA CD4014A. NOTE 1: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TYPES TF4015A, TP4015A DUAL 4-BIT STATIC SHIFT REGISTERS

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4015A
- Maximum Clock Frequency . . . 5 MHz Typical at 10 V

description

These dual 4-bit static shift registers consist of two identical, independent, 4-stage serial-input, paralleloutput registers. Each register has independent clock and clear inputs as well as a single serial data input. The register stages are D-type master-slave flip-flops with Q outputs available from each of the four bits on both registers. Data is shifted from one bit to the next during the low-to-high-level transition of the clock. A high level applied to the clear line sets all outputs of the associated register to the low level.

specifications

5

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
	and on	group 3
	following page	



	(EAG		REGIS	TER)					
IN	PUTS		OUTPUTS						
CLEAR	CLOCK	D	۵A	QB	٥c	αD			
н	х	х	L	L	L	L			
L	1	L	L	Q _{An}	QBn	QCn			
L	1	н	н	Q _{An}	Q _{Bn}	QCn			
L	L	х	Q _{A0}	Q _{B0}	Q _{C0}	0 _{D0}			

See explanation of function tables on pages 16 and 17.

functional block diagram (each register)



TYPES TF4015A, TP4015A **DUAL 4-BIT STATIC SHIFT REGISTERS**

recommended operating conditions

		TF4	1015A	TP4				
		V _{DD} = 5 V	V _{DD} = 5 V V _{DD} = 10 V		$V \mid V_{DD} = 10 V \mid V_{DD} = 5 V$		V _{DD} = 10 V	UNIT
		MIN MAX	MIN MAX	MIN MAX	MIN MAX			
Bulas wideb	Clock high or low	500	175	830	200			
Fulse width, t _W	Clear	500	175	830	200	ns		
Setup time, t _{su}		350	80	500	100	ns		

switching characteristics at 25°C free-air temperature

			TF4	015A		TP4015A				
PARAMETER	TEST CONDITIONS	VDD	= 5 V	V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax Maximum clock frequency		1		3		0.6		2.5		MHz
Propagation delay time, low-to-high-level tPLH output from clock	C _L = 50 pF [§] ,		750		225		1000		300	
Propagation delay time, high-to-low-level ^t PHL output from clock or clear	RL = 200 kΩ, See Note 1		750		225		1000		300	ns
tTLH Transition time, low-to-high-level output			350		150		400		220	
tTHL Transition time, high-to-low-level output	1		350		150		400		220	ns

 With a 15-pF load, these devices switch with times similar to those of the RCA CD4015A. NOTE 1: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A.

ţ

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIM IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLI

TYPES TF4016A, TP4016A QUAD BILATERAL SWITCHES

SEPTEMBER 1975

- Designed to be Interchangeable with Motorola MC14016A, Similar to RCA CD4016A (See TF4316A)
- Difference in r_{on} between Switches in One Package Typically 10 Ω when VI = VSS or VDD
- High Degree of Linearity ... < 0.5% Distortion Typical at 1 kHz
- Switches Can Transmit Signals in Either Direction at Frequencies of up to 50 MHz Typically
- Extremely Low Off-State Switch Current Resulting in Very High Effective Off-State Resistance . . . 10 pA Typical at VDD-VSS = 10 V
- Maximum Control Input Frequency . . . 10 MHz Typical at VDD = 10 V, CL = 15 pF, RL = 1 kΩ
- High On/Off Output Voltage Ratio ... 65 dB
 Typical
- Extremely High Control-Input Impedance (Control Circuit Isolated from Switch Circuit) . . . 10¹² Ω Typical
- Low Crosstalk Between Switches . . . 50 dB Typical at 0.9 MHz, $R_L = 1 k\Omega$
- Control Input Current . . . < 10 pA Typical

description

The '4016A is a quadruple bilateral switch constructed with P-channel and N-channel enhancement-type devices in a monolithic structure, and finds primary use where low power dissipation and/or high noise immunity is desired.

Applications include digital switching and multiplexing; analog-to-digital and digital-to-analog conversion; digital control of frequency, impedance, phase and analog-signal gain; signal gating; and use as a squelch control, chopper, modulator, demodulator, or commutating switch.

The P^- well of the analog transmission gate is connected to VSS when the control input is low (gate off) and is switched to the analog input when the control input is high (gate on). This provides a more uniform on-state resistance with varying analog input voltages.

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	See the following page. Page 63 does not apply.





TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TYPES TF4016A, TP4016A QUAD BILATERAL SWITCHES

electrical characteristics over recommended operating free-air temperature range

V_{DD} = 5 V and 10 V

				N	TF4	016A	TP4	016A	
PARAMETER	TE	ST CONDITION	is†	VDD - 5		V _{DD} =	= 10 V		UNIT
				MIN MA	X MIN	MAX	MIN	MAX	
VIH High-level control input voltage				3	4		4		V
VIL Low-level control input voltage				0.)	0.9		0.9	V
VOH High-level output voltage	A at 0 V,	C at VIL max,	l _O = 10 μA	4.5	9		9		V
VOL Low-level output voltage	A at 0 V,	C at VIH min,	I _O = 10 μA	0.	5	1		1	V
Input-to-output off-state current	A at 0 V to V _{DD} , Y at 5 V	CatOV,	T _A = 25°C			±125		±125	nA
Tatal	A at 0 V to V _{DD} ,	CatOV,	$T_A = MIN \text{ or } 25^{\circ}C$			1		1	
Quiscont	Y at 0 V to V _{DD}		T _A = MAX			60		16	μA
Current¶	$A = Y = 0 V$ to V_{DD} ,		$T_A = MIN \text{ or } 25^{\circ}C$			1		1	
Current .	Cat V _{DD}		T _A = MAX			60		16	1 ^{#A}

V_{DD} = 15 V

	PAPAMETER	TEST CON	TF4016A		TP40164		UNIT	
	FARAMETER	1231 CO	IDITIONS.	MIN	MAX	MIN MA	x UN	311
Ц	Input current	VI = 0 or V _{DD}			±1	±1	μA	Ą
	Quiescent supply current	V ₁ = V _{DD} or 0,	T _A ≈ MIN or 25°C		3	3		_
_1 _{SS}		No load	T _A = MAX		180	48	7	

 $^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of free-air temperature specified under recommended operating conditions. ¶ This is the total of supply current, control input current, and input-to-output off-state current.

on-state resistance at specified free-air temperature, C at VDD, RL = 10 k Ω to 0 V

TEOT	TEST CONDITIONS						
TEST	CONDITIONS		MIN	MAX	MIN	MAX	UNIT
		T _A = MIN		600		610	
	v _{SS} 5 v,	T _A = 25°C		660		660	Ω
A at 5, 0.25, -0.25 or -5 V		T _A = MAX		960		840	
	V 75V	T _A = MIN		360		370	
	$v_{SS} = -7.5 v$,	T _A = 25°C		400		400	Ω
A at 7.5, 0.25, -0.25, or -7.5 V		T _A = MAX		600		520	
		T _A = MIN		600		610	
	v _{SS} - 0 v,	$T_A = 25^{\circ}C$		660		660	Ω
A at 10, 5.6, of 0.25 V		T _A = MAX		960		840	
		T _A = MIN		360		370	
$V_{DD} = 15 V$, A et 15 0 2 et 0.25 V	v _{SS} - 0 v,	$T_A = 25^{\circ}C$		400		400	Ω
A at 15, 9.3, or 0.25 V		T _A = MAX		600		520	

9

TYPES TF4016A, TP4016A QUAD BILATERAL SWITCHES

switching characteristics at 25°C free-air temperature

	-	то			Т	TF40	16A			TP40	16A		
PARAMETER	FROM		TEST	CONDITIONS	V _{DD} = 5	5 V	VDD*	= 10 V	VDD	= 5 V	VDD	= 10 V	UNIT
		(001-01)			MIN M	AX	MIN	MAX	MIN	MAX	MIN	MAX	
^t PLH	А	Y	RL = 10 kΩ,	CL = 50 pF §,	8	85		45		125		70	
^t PHL	A	Y	C at V _{DD} ,	See Figure 1	8	85		45		125		70	115
^t PLH	С	Y	CL = 50 pF §,	RL = 10 kΩ to 0 V	19	50		75		225		115	
^t PHL	С	Y	See Figure 2	$R_L = 10 k\Omega$ to V_{DD}	15	50		75		225		115	115

 $t_{PLH} \equiv Propagation delay time, low-to-high-level output$

tPH1 = Propagation delay time, high-to-low-level output

With a 15-pF load, these devices switch with times similar to those of the RCA CD4016A.

PARAMETER MEASUREMENT INFORMATION



FIGURE 1-PROPAGATION DELAY TIME, SWITCH INPUT A TO OUTPUT Y



FIGURE 2-PROPAGATION DELAY TIMES, CONTROL INPUT C TO OUTPUT Y

NOTES: A. Input pulses are supplied by generators having the following characteristics: $Z_{out} = 50 \Omega$, PRR = 10 kHz, $t_r \le 20$ ns, $t_f \le 20$ ns. B. CL includes probe and jig capacitance.

C. The waveforms are monitored on an oscilloscope with the following characteristics: $t_r \le 10$ ns, $R_{in} \ge 1$ M Ω .

PRINTED IN U.S.A.

- TI cannot assume any responsibility for any circuits shown
- or represent that they are free from patent infringement.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

CMOS Logic circuits

TYPES TF4017A, TP4017A DECADE COUNTERS/DIVIDERS

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4017A
- Medium-Speed Operation . . . 5 MHz Typical Maximum Clock Frequency at VDD = 10 V
- Fully Static Operation
- Carry Output for Cascading



description

The '4017A is a five-stage Johnson decade counter and an output decoder that converts the Johnson binary code to a decimal number. High-speed operation and spike-free outputs are obtained by use of the Johnson decade counter configuration.

The ten decoded outputs are normally low and go high only at their respective decimal time period. A high clear signal asynchronously clears the decade counter and sets the carry output and Y0 high. With enable low, the count is advanced on a low-to-high transition at the clock input. Alternatively if the clock input is high, the count is advanced on a highto-low transition at enable. The carry output is high while. Y0, Y1, Y2, Y3, or Y4 is high, then is low while Y5, Y6, Y7, Y8, or Y9 is high.

This device can be used in frequency-division applications as well as decade-counter or decimal-decode display applications.

recommended operating conditions

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
	and below	Group 3,
		except as on
		following page

		т	F4017A	TP4	017A	
		V _{DD} = 5 V	V V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
		MIN MA	X MIN MAX	MIN MAX	MIN MAX	
Dulan width t	Clock high or low	500	170	830	250	ns
Fuise width, t _W	Clear	500	170	830	250	ns
Cotur time t	Enable	500	200	700	300	ns
Setup time, t _{su}	Clear inactive state	750	225	1000	275	ns

TYPES TF4017A, **TP4017A DECADE COUNTERS/DIVIDERS**

electrical characteristics

							TF40	017A			TP40	017A		
ļ	PARAMETER	8	TEST C	ONDITIO	vs†	VDD	= 5 V	VDD	= 10 V	VDD	= 5 V	V _{DD} =	= 10 V	UNIT
						MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		v			T _A = MIN	-120		-120		-85		-85		
}					T _A = 25°C	-100		-100	_	-70		-70		μA
1.0.1	High-level	outputs	V _{1H} = V _{DD} ,	V1L=0,	T _A = MAX	70		-70		-55		-55		İ
'OH output-current	Corry	V _O = V _{OH} min		T _A = MIN	-450		-450		-300	_	-300			
		output			T _A = 25°C	-350		-350		-240		-240		μA
		output			T _A = MAX	-250		-250		-200		-200		
		v			T _A = MIN	60		120		30		85		
					T _A = 25°C	50		100		25		70		μA
Low-level	outputs	V _{IH} = V _{DD} ,	V _{IL} = 0,	T _A = MAX	35		70		20		55			
OL output curr	output current	Corre	Vo = Vol max		$T_A = MIN$	185		450		95		300		
	Carry output				150		350		80		250		μA	
		output			T _A = MAX	105		250		65		200		

 $^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

	EROM	то			TF40	D17A			TP40)17A		
PARAMETER‡			TEST CONDITIONS	VDD	= 5 V	V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		υνιτ
	(INPUT)	(001201)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}				1		3		0.6		2		MHz
^t PLH	Clock or	Any Y]		2000		600		2500		750	
tPHL	clear	output	$C_{1} = 50 = 5$		2000		600		2500		750	113
^t PLH	Clock or	Carry	$C_{L} = 50 \mu F_{S}$		1300		400		1600		500	
tPHL	clear	output	See Note 1		1300		400		1600		500	115
^t TLH		Any Y	Jee Note I		1800		700		2400		900	
^t THL		output			1800		700		2400		900	113
^t TLH		Carry]		600		300		700		400	ne
tthr		output	•.		600		300		700		400	113

5

 $\label{eq:transform} \begin{array}{l} \ddagger f_{max} \equiv Maximum \mbox{ clock frequency} \\ t_{\mathsf{PLH}} \equiv \mbox{Propagation delay time, low-to-high-level output} \\ t_{\mathsf{PHL}} \equiv \mbox{Propagation delay time, high-to-low-level output} \end{array}$

 $t_{TLH} \equiv Transition time, low-to-high-level output$

 $t_{THL} \equiv Transition time, high-to-low-level output$

With a 15-pF load, these devices switch with times similar to those of the RCA CD4017A.

NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4017A, TP4017A DECADE COUNTERS/DIVIDERS

functional block diagram



typical clear, count, and inhibit sequences



TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIM IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBI

TYPES TF4018A, TP4018A PRESETTABLE DIVIDE-BY-N COUNTERS

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4018A
- Maximum Clock Frequency . . . 5 MHz Typical at VDD = 10 V

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62 and below	Page 63, group 3

description

The '4018A consist of five Johnson counters, buffered $\bar{\mathbf{Q}}$ outputs from each stage, and preset control gating. Clear, preset enable, clock, feedback, and five parallel load inputs are provided.

A high clear signal asynchronously clears the counter

so that all $\overline{\Omega}$ outputs are high. A high preset enable

signal asynchronously loads the counter and the $\overline{\Omega}$ outputs will take on the complements of the parallel inputs. The counter is advanced one count on the low-to-high transition of the clock input.

Various counter configurations may be implemented as follows:

Divide by	Connect These Outputs to Feedback Input	Via	Results from Each $\overline{\mathbb{Q}}$ Output (See Timing Diagram)
10	α _E	direct	5 counts high, 5 counts low
9	ū _D , ū _E	AND gate	5 counts high, 4 counts low
8	<u> </u>	direct	4 counts high, 4 counts low
7	ā _C , ā _D	AND gate	4 counts high, 3 counts low
6	α _c	direct	3 counts high, 3 counts low
5	α _B , α _C	AND gate	3 counts high, 2 counts low
4	Ω _B	direct	2 counts high, 2 counts low
3	$\overline{\Omega}_{A}, \overline{\Omega}_{B}$	AND gate	2 counts high, 1 count low
2	۵ _A	direct	1 count high, 1 count low

recommended operating conditions

		TF	4018A	TP4	UNIT	
		V _{DD} = 5 V	V _{DD} = 5 V V _{DD} = 10 V			V _{DD} = 10 V
		MIN MAX	MIN MAX	MIN MAX	MIN MAX	1
Bulso width t	Clock high or low	500	170	830	250	ns
Fulse width, tw	Clear or preset enable	500	170	830	250	ns
	Feedback	500	200	700	300	
Setup time, t _{su}	Clear or preset enable inactive state	750	225	1000	275	ns



TYPES TF4018A, TP4018A PRESETTABLE DIVIDE-BY-N COUNTERS

switching characteristics at 25°C free-air temperature

	EROM	то	TEST CONDITIONS		TF40)18A			TP40	18A		
PARAMETER [‡]	(INPLIT)			V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		(001701)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			0 50 - 58	1		3		0.6		2		MHz
tPLH or tPHL	Clock, clear,	ā _A ,ā _B ,ā _C ,ā _D	$C_1 = 30 \mu F_3$, $B_1 = 200 \mu O_2$		1375		475		1800		610	ns
tPLH or tPHL	preset enable	αĒ	NC - 200 K32,		1175		325		1500		410	ns
TTLH OF TTHL		Any			350		150		400		225	ns

 $f_{max} \equiv Maximum \ clock \ frequency$

 $t_{PLH} \equiv Propagation delay time, low-to-high-level output$

tpHL ≡ Propagation delay time, high-to-low-level output

 $t_{TLH} \equiv Transition time, low-to-high-level output$ $<math>t_{THL} \equiv Transition time, high-to-low-level output$

With a 15-pF load, these devices switch with times similar to those of the RCA CD4018A

NOTE 1: See load circuit and voltage waveforms on page 170.

functional block diagram



typical clear, count, and preset sequence

SHOWN IN DIVIDE BY TEN CONFIGURATION, $\tilde{\mathbf{Q}}_{\mathsf{E}}$ TIED DIRECTLY TO FEEDBACK INPUT



PRINTED IN U.S.A

9;

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TYPES TF4019A, TP4019A QUAD AND-OR SELECT GATES

SEPTEMBER 1975

• Designed to be Interchangeable with RCA CD4019A

description

These devices consist of four AND-OR select gate configurations, each with two two-input AND gates driving a single two-input OR gate. Selection is determined by control inputs G1 and G2.



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 2,
		following page

functional block diagram (each gate)



F	UNCT (EA)	CH C	TA SAT	BLE E)
	INPU	OUTDUT		
CONT	FROL			
G1	G2	D1	D2	Ŷ
L	L	Х	х	L
н	L	н	х	н
н	L	L	х	L
L	н	X	н	н
L	н	X	L	L
н	н	н	х	н
н	н	x	н	н
н	н	L	L	L

H = high level, L = low level, X = irrelevant

TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TYPES TF4019A, TP4019A QUAD AND-OR SELECT GATES

electrical characteristics

V_{DD} = 5 V and 10 V

					TF4	019A			TP40	019A		
}	PARAMETER	TEST CONDITIONS [†]		$V_{DD} \approx 5 V$ $V_{DD} = 10 V$		V _{DD} = 5 V		V _{DD} = 10 V		UNIT		
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		V _{IH} = V _{DD} ,	T _A = MIN	-0.95		-0.95		0.6		-0.6		
юн	High-level output current	V _{IL} = 0,	T _A = 25°C	-0.7		-0.7		-0.5		-0.5		mA
		V _O = V _{OH} min	T _A = MAX	-0.5		-0.5		-0.4		-0.4		
		V _{IH} = V _{DD} ,	T _A = MIN	0.6		0.9		0.37		0.8		
IOL	Low-level output current	V _{IL} = 0,	$T_A = 25^{\circ}C$	0.45		0.75		0.3		0.65		mA
		V _O ≈ V _{OL} max	T _A = MAX	0.3		0.55		0.23		0.5		
IDD		VI = V _{DD} or 0,	$T_A = MIN \text{ or } 25^{\circ}C$		5		10		50		100	
_I _{SS}	dulescent supply current	No load	T _A = MAX		300		600		700		1400	μΑ

V_{DD} = 15 V

DADAMETED	TEST C	ONDITIONS	TF4	019A	TP4	019A	
PARAMETER	TEST CONDITIONS.		MIN	MAX	MIN	MIN MAX	
IDD	VI = V _{DD} or 0,	$T_A = MIN \text{ or } 25^{\circ}C$		30		300	
-Iss	No load	T _A = MAX		1800		4200	

 $^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

		TF4019A					TP4	019A		
PARAMETER	TEST CONDITIONS	VDD	V _{DD} = 5 V		= 10 V	VDD	= 5 V	VDD	V _{DD} = 10 V	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Propagation delay time, ^t PLH low-to-high-level output	0 - F0 - F Å		375		170		500		220	ns
Propagation delay time, ^t PHL high-to-low-level output	$R_{L} = 200 \text{ k}\Omega,$		375		170		500		220	ns
tTLH Transition time, low-to-high-level output	Jee Note 1		350		130		475		165	ns
tTHL Transition time, high-to-low-level output			350		130		475		165	ns

 $\frac{8}{3}$ With a 15-pF load, these devices switch with times similar to those of the RCA CD4019A. NOTE 1: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A.

9

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TYPES TF4020A, TP4020A **ASYNCHRONOUS 14-BIT BINARY COUNTERS**

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4020A
- Maximum Clock Frequency ... 7 MHz Typical at 10 V

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) čκ VDD QK QH Q CLR Q۵ 16 15 11 14 13 12 10 9 CK b+1 14-STAGE ASYNCHRONOUS COUNTER CLR CLR άA OD OF OH OJ OL ON 2 3 5 6 8 7 QN QN Qr QE QG QD Vss logic: see description

description

The '4020A is an asynchronous 14-stage binary counter designed with an input pulse-shaping circuit. The outputs of all stages except Q_B and Q_C are externally available. A high clear signal asynchronously clears the counter and resets all outputs low. The count is advanced on the high-to-low transition of the clock pulse. Applications include time-delay circuits, counter controls, and frequency-dividing circuits.

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
	and below	group 3

recommended operating conditions

			TF4020A			TP4020A				
		V _{DD}	= 5 V	VDD	= 10 V	VDD	= 5 V	VDD	= 10 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Pulse width, t _w	Clock high or low	335		125		500		165		ns
	Clear	2500		475		3000		550		ns

switching characteristics at 25°C free-air temperature

	EROM	то			TF4)20A			TP40)20A		
PARAMETER [‡]			TEST CONDITIONS	V _{DD} = 5		VDD	= 10 V	VDD	= 5 V	V _{DD} = 10 V		UNIT
_	(INPOT)			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax				1.5		4		1		3		MHz
tPLH or tPHL	Clock	Q _A	$C_{L} = 50 pF^{\$},$		775		300		850		350	ns
tPLH or tPHL	Clock	QN	R _L = 200 kΩ,		5600		2000		8400		3000	ns
tPHL	Clear	Any	See Note 1		3200		850		3700		1000	ns
tTLH or tTHL		Any			350		150		400		225	ns

 $f_{max} \equiv Maximum clock frequency$

 $t_{PLH} \equiv Propagation delay time, low-to-high-level output$

 $t_{PHL} \equiv Propagation delay time, high-to-low-level output$

 $t_{TLH} \equiv Transition time, low-to-high-level output$

tTHL = Transition time, high-to-low-level output §With a 15-pF load, these devices switch with times similar to those of the RCA CD4020A. NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4020A, TP4020A 14-BIT BINARY COUNTERS

functional block diagram



typical clear and count sequence



PRINTED IN U.S.A.

a

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TYPES TF4021A, TP4021A 8-BIT STATIC SHIFT REGISTERS

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4021A
- Asynchronous Parallel or Synchronous Serial Input, Serial Output
- Parallel Outputs from Sixth, Seventh, and Eighth Bits
- Maximum Clock Frequency . . . 5 MHz Typical at 10 V

description

These 8-bit registers have a single serial input and parallel-in access to each stage. D-type master-slave flip-flops are used for each stage with parallel access to the outputs of bits F, G, and H.

When the parallel-load/serial-shift input, P/\overline{S} , is high, data is broadside loaded into the register from the parallel inputs independently of the clock. When the P/\overline{S} input is low, data is synchronously entered at the serial input and each bit shifts one bit position in the direction Ω_A toward Ω_H . Serial operations occur on the low-to-high transition of the clock input.

The TF4014A and TP4014A are similar to these registers, except for having synchronous parallel inputs.



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62 and on following page	Page 63, group 3, except as on following page

FUNCTION TABLE

	INP	UTS		INTERNAL	LOUTPUTS	OUTPUTS				
CONTROL	01.001	PARALLEL	050141	(2 OF 5)				•		
P/S	LUCK	A-H	SERIAL	QA	QB	UF	uG	ЧH		
н	x	a-h	x	а	b	f	g	h		
L	1	×	н	н	Q _{An}	QEn	Q _{Fn}	Q _{Gn}		
L	1	x	L) L	Q _{An}	QEn	Q _{Fn}	0 _{Gn}		
L	L	x	x	Q _{A0}	Q _{B0}	QFO	Q _{G0}	QHO		

See explanation of function tables, pages 16 and 17.

functional block diagram





DETAIL OF EACH STAGE

TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TYPES TF4021A, TP4021A 8-BIT STATIC SHIFT REGISTERS

recommended operating conditions

		TF	4021A	TP4		
		V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
		MIN MAX	MIN MAX	MIN MAX	MIN MAX	1
Bules width t	Clock high or low	500	175	830	200	ns
Fulse width, tw	P/S high	500	175	830	200	ns
Setup time, t _{su}		350	80	500	100	ns

electrical characteristics

					TF4	021A			TP40	$21A V_{DD} = 10 V MIN MAX -0.12 -0.1 -0.08 0.12 0.1$		
	PARAMETER	TEST CO	TEST CONDITIONS [†]		= 5 V	VDD *	= 10 V	VDD	= 5 V	V _{DD} =	10 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		V _{IH} = V _{DD} ,	T _A = MIN	-0.25		-0.25		-0.12		-0.12		
IOH High-level output current	V _{IL} = 0,	T _A = 25°C	-0.2		-0.2		-0.1		-0.1		mΑ	
		V _O = V _{OH} min	T _A = MAX	-0.14		-0.14		-0.08		-0.08		
		V _{IH} = V _{DD} ,	T _A = MIN	0.15		0.31		0.072		0.12		
IOL Low-level output current	V _{IL} = 0,	T _A = 25°C	0.12		0.25		0.06		0.1		mA	
	V _O = V _{OL} max	T _A = MAX	0.085		0.175		0.05		0.08			

 $^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

			TF4	021A			TP40	021A		
PARAMETER	TEST CONDITIONS	VDD	= 5 V	VDD	= 10 V	VDD	= 5 V	VDD	= 10 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max} Maximum clock frequency		1		3		0.6		2.5		MHz
Propagation delay time,]		975		300		1300		400	ne
Iow-to-high-level output	C _L = 50 pF [§] ,		575		300		1300		400	113
Propagation delay time,	RL = 200 kΩ,		975		300		1200		400	
HL high-to-low-level output	See Note 1		5/5		- 300		1300		400	115
tTLH Transition time, low-to-high-level output			550		225		700		300	ns
tTHL Transition time, high-to-low-level output			550		225		700		300	ពន

 $\frac{8}{3}$ With a 15-pF load, these devices switch with times similar to those of the RCA CD4014A. NOTE 1: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TI IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIB

TYPES TF4022A, TP4022A OCTAL COUNTERS/DIVIDERS

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4022A
- Medium-Speed Operation . . . 5 MHz Typical Maximum Clock Frequency at VDD = 10 V
- Fully Static Operation
- Carry Output for Cascading



description

The '4022A is a four-stage divide-by-8 Johnson counter with built-in code converter. High-speed operation and spike-free outputs are obtained by use of the Johnson octal counter configuration.

The eight decoded outputs are normally low and go high only at their respective octal time period. A high clear signal asynchronously clears the octal counter and sets the carry output and Y0 high. With enable low, the count is advanced on a low-to-high transition at the clock input. Alternatively, if the clock input is high, the count is advanced on a high-to-low transition at enable. The carry output is high while Y0, Y1, Y2, or Y3 is high, then is low while Y4, Y5, Y6, or Y7 is high. NC-No internal connection

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62 and below	Page 63, group 3, except as on following page

recommended operating conditions

			TF4	022A		TP4022A				
		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
B. I	Clock high or low	500		170		830		250		ns
Pulse width, t _w	Clear	500		170		830		250		ns
Setup time, t _{su}	Enable	350		150		700		300		ns
	Clear inactive state	500		200		750		275		ns

TYPES TF4022A, TP4022A **OCTAL COUNTERS/DIVIDERS**

electrical characteristics

							TF4	022A		TP4022A				
	PARAMETER	3	TEST C	ONDITIO	vs†	VDD	= 5 V	VDD	= 10 V	VDD	= 5 V	V _{DD} ·	= 10 V	UNIT
						MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		~			T _A = MIN	-120		-120		-85		-85		
					T _A = 25°C	-100		-100		-70		-70		μA
1	High-level	outputs	V _{IH} = V _{DD} ,	V _{IL} = 0,	T _A = MAX	-70		70		-55		-55		
OH output-curren	output-current	Carry	VO = VOH min		T _A = MIN	-450		-450		-300		-300		
		Carry			$T_A = 25^{\circ}C$	-350		-350		-240		-240		μA
		output			T _A = MAX	-250		-250		-200		-200		
		v			T _A = MIN	60		120		30		85		
					T _A = 25°C	50		100		25		70		μA
101	Low-level	outputs	V _{IH} = V _{DD} ,	V _{IL} = 0,	T _A = MAX	35		70		20		55		
U'UL	output current	Correct	Vo = Vol max		T _A = MIN	185		450		95		300		
					T _A = 25°C	150		350		80		250		μA
		output			T _A = MAX	105		250		65		200		

 $^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

	FROM	TO		TF4022A								
PARAMETER [‡]			TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
	(INFOT)	(001101)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax				1		3		0.6		2		MHz
^t PLH	Clock or	Any A			2000		600		2500		750	
^t PHL	clear	output	Γ		2000		600		2500		750	115
^t PLH	Clock or	Carry	8		1300		400		1600		500	
^t PHL	clear	output	CL = 50 pF 8,		1300		400		1600		500	115
^t TLH		Any	$R_L = 200 k\Omega$,		1800		700		2400		900	
^t THL			See Note 1		1800		700		2400		900	ns
^t ΤLH		Carry			600		300		700		400	-
^t THL		output			600		300		700		400	115

‡f_{max} ≡ Maximum clock frequency

 $t_{PLH} \equiv Propagation delay time, low-to-high-level output t_{PHL} \equiv Propagation delay time, high-to-low-level output$

 $t_{TLH} \equiv Transition time, low-to-high-level output$

t_{THL} = Transition time, high-to-low-level output

§With a 15-pF load, these devices switch with times similar to those of the RCA CD4022A.

NOTE 1: See load circuit and voltage waveforms on page 170.

q

TYPES TF4022A, TP4022A OCTAL COUNTERS/DIVIDERS



typical clear, count, and inhibit sequences



PRINTED IN U.S.A.

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

75

CMOS Logic circuits

TYPES TF4023A, TP4023A TRIPLE 3-INPUT NAND GATES

SEPTEMBER 1975

• Designed to be Interchangeable with RCA CD4023A

schematic (each gate)



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, Group 1, except as below



electrical characteristics

						TF4	023A		TP4023A				
P.	ARAMETER	TEST CONDITIONS [†]			V _{DD} ·	= 5 V	VDD	= 10 V	VDD	= 5 V	V _{DD}	= 10 V	UNIT
					MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	High loval	V = V =	V = 0	T _A = MIN	-0.65		-0.75		-0.35		-0.35		
Іон		$V_{H} = V_{OU} min$	vil - 0,	T _A = 25°C	-0.5		-0.6		-0.3		-0.3		mA
		•0 - •0H IIIII		T _A = MAX	-0.35		-0.4		-0.25		-0.25		
		V= V.==	$V_{\rm H} = 0$	T _A = MIN	0.5		1.1		0.35		0.6		
10L	output current	$\begin{array}{c} \text{output current} \\ V_{O} = V_{OL} \\ \text{max} \\ \end{array}$	VIL = 0, T	T _A = 25°C	0.4		0.9		0.3		0.5		mA
			T _A = MAX	0.3		0.65		0.25		0.4			

 ${}^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

			TF4	023A						
PARAMETER	TEST CONDITIONS	VDD	V _{DD} = 5 V		= 10 V	V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Propagation delay time, ^t PLH low-to-high-level output	0 F0 - F 8		150		80		200		110	ns
Propagation delay time, ^t PHL high-to-low-level output	RL = 200 kΩ, See Note 1		150		80		200		110	ns
tTLH Transition time, low-to-high-level output			350		175		470		250	ns
tTHL Transition time, high-to-low-level output]		450		200		600		275	ns

 $\frac{8}{3}$ With a 15-pF load, these devices switch with times similar to those of the RCA CD4023A. NOTE 1: See load circuit and voltage waveforms on Page 170.

ç

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIMI IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE

TYPES TF4024A, TP4024A ASYNCHRONOUS 7-BIT BINARY COUNTERS

- Designed to be Interchangeable with RCA CD4024A
- Maximum Clock Frequency ... 7 MHz Typical at 10 V

description

The '4024A is an asynchronous 7-stage binary counter designed with an input pulse-shaping circuit. The outputs of all stages are available externally. A high clear signal asynchronously clears the counter and resets all outputs low. The count is advanced on the high-to-low transition of the clock pulse. Applications include time-delay circuits, counter controls, and frequency-dividing circuits.

specifications

'5

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
	and on	Group 3
	following page	

functional block diagram



NC-No internal connection



TYPES TF4024A, TP4024A **ASYNCHRONOUS 7-BIT BINARY COUNTERS**



1	ecommended	operating	condition	S
		and the second se		

			TF4	024A			TP40	024A		
		VDD	= 5 V	VDD	= 10 V	VDD	= 5 V	VDD	= 10 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Pulse width t	Clock high or low	330		125		500		165		ns
	Clear	500		300		600		350		ns

switching characteristics at 25°C free-air temperature

					TF4024A							
PARAMETER [‡]	FROM		TEST CONDITIONS	VDD	= 5 V	VDD	= 10 V	VDD	= 5 V	VDD	= 10 V	υΝΙΤ
	(INPUT)	(001201)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax				1.5		4		1		3		MHz
tPLH or tPHL	Clock	QA	CL = 50 pF §,		600		225		700		300	ns
tPLH or tPHL	Clock	QG	R _L = 200 kΩ,		2000		700		3000		900	ns
^t PHL	Clear	Any	See Note 1		900		425		1000		525	ns
tTLH or tTHL		Any	1		350		150		400		225	ns

"+t_{max} ≡ Maximum clock frequency

 $t_{PLH} \equiv Propagation delay time, low-to-high-level output$

 $t_{\text{PHL}} = Propagation delay time, high-to-low-level output$

 $t_{TLH} \equiv Transition time, low-to-high-level output$

 $\tau_{THL} = Transition time, high-to-low-level output <math>\frac{8}{5}$ With a 15-pF load, these devices switch with times similar to those of the RCA CD4024A.

NOTE 1: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A.

ç

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE

TYPES TF4025A, TP4025A AND OTHER NOR GATES

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4000A, CD4001A, CD4002A, and CD4025A
- All Products Available in J or N Dual-in-Line Packages '4000 . . . Dual 3-Input NOR Gates Plus Inverters '4001 . . . Quadruple 2-Input NOR Gates '4002 . . . Dual 4-Input NOR Gates
 - '4025 . . . Triple 3-Input NOR Gates









typical schematics





specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
		Group 1

switching characteristics at 25°C free-air temperature

DADAMETED	TEST	TF4000A, TF4001A TF4002A, TF4025A			TP4000A, TP4001A TP4002A, TP4025A					
FARAMETER	CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} ≈ 5 V		V _{DD} = 10 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tPLH Propagation delay time, low-to-high-level output	$C_{1} = EO = E^{\delta}$		150		100		200		130	ns
tPHL Propagation delay time, high-to-low-level output	CL = 50 pr s,		150		100		200		130	ns
tTLH Transition time, low-to-high-level output	R _L = 200 kΩ, See Note 1		350		175		450		300	ns
tTHL Transition time, high-to-low-level output			350		175		450		300	ns

\$ With a 15-pF load, these devices switch with times similar to those of the RCA CD4000A, CD4001A, CD4002A, and CD4025A, respectively. NOTE 1: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A

5

TEXAS INSTRUMENTS POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TYPES TF4027A, TP4027A DUAL J-K FLIP-FLOPS

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4027A
- Toggle Rate . . . 8 MHz Typical at V_{DD} = 10 V

description

These circuits are dual J-K-type transition-operated master-slave flip-flops with buffered outputs, independent direct overriding preset and clear inputs, and J, K, and clock inputs. While the clock is low, the data at the J and K inputs is entered into the master section, which is isolated from the slave section. On the rising transition of the clock, the J and K inputs are disabled and data previously set up in the master section is transferred to the slave section. Circuit logic for various input configurations is shown in the function table.

Presetting and clearing are independent of the clock and are accomplished by a high-level voltage at the respective input. The \overline{O} output is complementary to the O output except for the nonstable situation that exists when both preset and clear inputs are simultaneously high.

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, Group 2,
	and on following page	except as on following page

functional block diagram



TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222



FUNCTION TABLE

	(EACH FLIP-FLOP)												
	INPU'	гs			OUTPUT								
PRESET	CLEAR	СК	J	к	۵	ā							
н	L	х	х	х	н	L							
L	н	х	х	х	L	н							
н	н	х	х	х	н*	_н•							
Ĺ	L	1	L	L	00	ā ₀							
L	L	t	н	L	н	L							
L	L	1	L	н	L	н							
L	L	1	н	н	ТОG	GLE							
L	L	L	х	х	Q0	ā ₀							

See explanation of function tables on pages 16 and 17. • This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (low) level.

TYPES TF4027A, TP4027A **DUAL J-K FLIP-FLOPS**

recommended operating conditions

[TF4027A				TP4027A			
		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Bulas wideb a	Clock high or low	330		110	500			165		
Fuise wiath, tw	Preset or clear	200		80		300		120		ns
Setup time, t _{su}		150		50		200		75		ns

electrical characteristics

				TF4027A				TP4027A					
Р.	PARAMETER TEST CONDITIONS [†]			s†	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
ļ					MIN	MAX	MIN	MAX	MIN	MAX	MIN	МАХ	
High-level	V = V.= =	V = 0	T _A = MIN	-0.65		-0.8		-0.35		-0.4			
	$V_{\rm H} = V_{\rm DD}$	VIL - 0,	T _A ≃ 25°C	-0.5		-0.65		-0.3		-0.35		mA	
	output current	AO = AOH mu		T _A = MAX	-0.35		-0.45		-0.25		-0.3		
	Lowleyel	V	V = 0	T _A = MIN	0.5		1.25		0.35		0.75		
IOL output currer	Content ourrent	$v_{1H} = v_{DD}$, $v_{1L} = 0$	v1L - 0,	$T_A = 25^{\circ}C$	0.4		1		0.3		0.6		mA
	output current	vo = vol max		T _A = MAX	0.3		0.75		0.25		0.5		

 ${}^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

	EROM		TEST CONDITIONS	TF4027A				TP4027A				
PARAMETER‡				V _{DD} = 5 V		V _{DD} = 10 V		$V_{DD} = 5 V$		V _{DD} = 10 V		UNIT
	(INPOT)			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			-	1.5		4.5		1		3		MHz
tPLH or tPHL	Clock	Q or Q	$\dot{C}_{1} = 50 \text{ s}^{-5}$		420		185		550		250	ns
tPLH or t PHL	Preset or Clear	Q or Q	CL = 50 pF 3, RL = 200 kΩ, See Note 1		320		185		450		250	ns
tTLH or tTHL		Any			235]	130		300		175	ns

 $f_{max} \equiv Maximum clock frequency$ $t_{PLH} \equiv Propagation delay time, low-to-high-level output$ $<math>t_{PHL} \equiv Propagation delay time, high-to-low-level output$ $<math>t_{TLH} \equiv Transition time, low-to-high-level output$ trave = Transition time, high-to-low-level output

 t_{THL} = Transition time, high-to-low-level output \$ With a 15-pF load, these devices switch with times similar to those of the RCA CD4027A.

NOTE 1: See load circuit and voltage waveforms on page 170.

CMOS Logic circuits

TYPES TF4028A, TP4028A BCD-TO-DECIMAL DECODERS

SEPTEMBER 1975

 Designed to be Interchangeable with RCA CD4028A



specifications

description

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 3

These circuits are BCD-to-decimal or binary-to-octal decoders with ten buffered outputs. An 8-4-2-1 BCD code applied to the four inputs provides a decimal (one of ten) decoded output. With the S3 input held at a low level, a 3-bit binary input provides a decoded octal (one of eight) code output. The selected output is high, all others are low. These devices have applications including code conversion, address decoding, memory selection control, and demulti-

plexing or readout decoding.

FUNCTION TABLE

	1	NP	UT	S				. (τυς	PUT	s			
NU.	S 3	S2	S 1	S0	Y0	Y1	Y2	Y3	Y 4	Y5	Y6	¥7	Y 8	Y 9
0	L	L	L	L	н	L	L	L	L	L	L	L	L	L
1	L	L	L	н	L	н	L	L	L	L	L	Ł	L	L
2	L	L	Н	L	L	L	н	L	L	L	L	L	L	L
3	L	Ł	Н	н	L	L	L	н	L	L	L	L	L	L
4	L	н	L	L	L	L.	L	L	н	L	L	L	L	L
5	L	н	L	н	L	L	L	L	L	н	L	L	Ľ	L
6	L	н	н	L	L	L	L	L	L	L	н	L	L	L
7	L	н	Н	н	L	L	L	L	L.	L	L	н	L	L
8	н	L	L	L	L	L	L	L	L	L	L	L	н	L
9	н	L	Ł	н	L	L	L	L	L	L	L	L	L	н
	H	L	11	L	L	L	L	L	L	L	L	L	L	L
	н	L	н	н	L	L	L	L	L	L	L	L	L	L
	н	н	L	L	L	L	L	L	L	L	L	L	L	L
2	н	н	L	н	L	L	L	L	L	L	L	L	L	L
=	Н	н	н	L	L	L	L	L	L	L	L	L	L	L
	н	н	н	н	L	L	L	L	L	L	L	L	L	L

H high level, L low level

FYAS INSTRUMENTS	
INCORPORATED	,
OST OFFICE BOX 5012 . DALLAS, TEXAS 75222	

TYPES TF4028A, TP4028A BCD-TO-DECIMAL DECODERS

functional block diagram



switching characteristics at 25°C free-air temperature

				TF40	028A						
	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} ≈ 5 V		V _{DD} = 10 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Propagation delay time,			620		250		900		400	ns
PLH	low-to-high-level output	$C_{1} = EO_{1}E^{\delta}$		000		200		500		.00	
tour	Propagation delay time,	$C_{1} = 300 k_{0}$		630		250		900		400	ns
PHL	high-to-low-level output	$\prod_{i=200 \text{ Kaz},}$		000		200					
TLH	Transition time, low-to-high-level output	See Note 1		300		150		400		220	ns
^t THL	Transition time, high-to-low-level output			300		150		400		220	ns

 $^{\$}$ With a 15-pF load, these devices switch with times similar to those of the RCA CD4028A. NOTE 1: See load circuit and voltage waveforms on page 170.

5 PRINTED IN U.S.A.

• Designed to be Interchangeable with RCA CD4029A

- Medium Speed Operation . . . 5 MHz Typical at V_{DD} = 10 V
- Binary or Decade Up/Down Counting
- BCD Outputs in Decade Mode

description

The '4029A counter consists of a four-stage binary or BCD-decade up/down counter with provision for look-ahead carry in both counting modes. The inputs consist of a single clock, carry input (clock enable), binary/decade, up/down, preset enable, and four individual parallel data inputs. Four separate buffered data outputs and a carry output are provided.

A high at the preset-enable input allows information at the parallel inputs to preset the counter to any count independently of the clock. A low at each parallel input, when the preset-enable input is high, resets the counter to its zero count. The counter is advanced one count at the low-to-high transition of the clock when the carry input and preset-enable input are low. Advancement is inhibited when the carry input or preset-enable input is high. The carry output is normally high and goes low when the counter reaches its maximum count in the up mode or its minimum count in the down mode, provided the carry input is low. The carry input terminal must be connected to V_{SS} when not in use.

Binary counting is accomplished when the binary/ decade input is high; the counter counts in the decade mode when the binary/decade input is low. The counter counts up when the up/down input is high, and down when the up/down input is low.

Multiple packages can be connected in either a parallel-clocking or a ripple-clocking arrangement as shown in Figure 1. Parallel clocking provides synchronous control and hence faster response from all counting outputs. Ripple clocking permits longer clock input rise and fall times.

TYPES TF4029A, TP4029A PRESETTABLE UP/DOWN BINARY/DECADE COUNTERS

SEPTEMBER 1975



J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)

logic: see description

SUMMARY OF CONTROL INPUT FUNCTIONS (COMPLETE COUNTER)

CONTROL INPUT	LOGIC LEVEL	FUNCTION
Binary/Decade	н	Binary count
(B/D)	L	Decade count
Up/Down	н	Count up
(U/D)	L	Count down
Preset enable	н	Parallel load
(PE)	L	Enable counting
Carry input	н	Inhibit counting
(Cī)	L	Enable counting

specification

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
	and on	group 3,
	following page	except as on
		following page

TYPES TF4029A, TP4029A PRESETTABLE UP/DOWN BINARY/DECADE COUNTERS

recommended operating conditions

		TF4029A					TP4029A			
		$V_{DD} = 5 V$		V _{DD} = 10 V		$V_{DD} = 5 V$		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN MAX		MIN MAX		1
Pulse width, t _w	Clock high or low	340		170		500		250		
	Preset enable	330		160		660		320		
	Binary/Decade	650		230		1300		460		
Setup time, t _{su}	Up/Down	650		230		1300		460		1
	Carry input	650		230		1300		460		ns ns
	Preset enable inactive state	650		230		1300		460		1

electrical characteristics

							TF4	029A		TP4029A				UNIT
	PARAMETER	3	TEST C	ONDITIO	NS [†]	VDD	= 5 V	V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		
						MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		0		۷ _{۱L} = 0,	T _A = MIN	-300		-300		-140		-140		
		outputs	V _{IH} = V _{DD} ,		T _A = 25°C	-200		-200		-100		-100		μA
100	High-level IOH output-current Carry				T _A = MAX	-140	····	-140		-80		80		
HOY		Carry	VO = VOH min		T _A = MIN	-150		-150		-70		-70		
		output			T _A = 25°C	-100		-100		-50		50		μA
					T _A = MAX	-70		-70		-40		-40		
		0			$T_A = MIN$	500		740		240		360		
}					T _A ≃ 25°C	400		600		200		300		μΑ
1.01	Low-level	outputs	V _{IH} = V _{DD} ,	V _{IL} = 0,	T _A = MAX	280		420		160		240		
UOL .	OL output current	utput current Carry VO = VOL ma	Vo = Vol max		T _A = MIN	100		400		50		190		
			Carry Carry		T _A = 25°C	80		320		40		160		μA
					T _A = MAX	60		220		30		130		

T_A = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

PARAMETER‡	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	TF4029A				TP4029A				
				V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX]
fmax			С _L = 50 рF [§] , В. = 200 kg	1.5		3		1		2		MHz
tPLH or tPHL	Clock	Any Q			900		350		1800		700	ns
		output										
tPLH or tPHL	Clock	Carry		12	1200		550		2600		1100	ns
		output			1300							
tPLH or tPHL	Preset	Any Q		900	000		250		1900		700	
	enable	output	See load circuit			550		1800		,00	113	
tPLH or tPHL	Preset	Carry	and voltage	1:	1200		550	-	2600		1100	ns
	enable	output	waveforms on		1300							
tPLH or tPHL	Carry	Carry	page 170.		800		350		1600		700	ns
	input	output										
		Any Q			450		225		900		450	ns
		output										
tTLH or tTHL		Carry			850		450		1700		000	ns
		output										

 $\begin{array}{l} \ddagger f_{max} \equiv \text{Maximum clock frequency} \\ t_{PLH} \equiv \text{Propagation delay time, low-to-high-level output} \\ t_{PHL} \equiv \text{Propagation delay time, high-to-low-level output} \end{array}$

 $t_{TLH} \equiv$ Transition time, low-to-high-level output

tTHL = Transition time, high-to-low-level output

With a 15-pF load, these devices switch with times similar to those of the RCA CD4029A.





TYPES PRESETTABLE TF4029A, **UP/DOWN** TP4029A **BINARY/DECADE** COUNTERS

106

.
TYPES TF4029A, TP4029A PRESETTABLE UP/DOWN BINARY/DECADE COUNTERS

typical count up, count down, inhibit, and preset sequences



typical count up, preset, count down, and inhibit sequences

4



TYPES TF4029A, TP4029A PRESETTABLE UP/DOWN BINARY/DECADE COUNTERS





FIGURE 1-CASCADING COUNTER PACKAGES

The '4029 clock and up/down inputs are used directly in most applications. In applications where clock-up and clock-down inputs are provided, conversion to the '4029 clock and up/down inputs can easily be realized by use of the circuit shown below. The '4029 changes count on the low-to-high transitions of the clock-up or clock-down inputs. For the gate configuration shown below, when counting up the clock-down input must be maintained high and conversely, when counting down the clock-up input must be maintained high.



FIGURE 2-CONVERSION OF CLOCK-UP AND CLOCK-DOWN INPUT SIGNALS TO CLOCK AND UP/DOWN INPUT SIGNALS

PRINTED IN U.S.A.

ç

Il cannot assume any responsibility for any circuits shown ar represent that they are free from patent infringement.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIM IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLI

TYPES TF4030A, TP4030A QUAD EXCLUSIVE-OR GATES

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4030A and Motorola MC14507
- Even- and Odd-Parity Generators and Checkers
- Logical Comparators
- Adders and Subtractors
- True/Complement Gating

FUNCTION TABLE



H = high level, L = low level

functional block diagram (each gate)



J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) VDD 48 44 4Y ЗY 3A 3B 12 11 9 14 13 19 8 2 5 8 7 1Δ 18 2B Vss logic: $Y = A \bigoplus B = \overline{A}B + A\overline{B}$

schematic (each gate)



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
		group 2,
		and on
		following page

TYPES TF4030A, TP4030A QUAD EXCLUSIVE-OR GATES

electrical characteristics

V_{DD} = 5 V and 10 V

					TF4	030A			TP40	030A		
	PARAMETER	TEST CONDITIONS [†]		V _{DD}	V _{DD} = 5 V		V _{DD} = 10 V		= 5 V	V _{DD} = 10 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		V _{IH} = V _{DD} ,	T _A = MIN	-0.95		-0.95		-0.45		-0.45		
іон	High-level output current	V1L=0,	Τ _Α = 25°C	-0.65		-0.65		-0.32		-0.32		mA
	V _O = V _{OH} min	T _A = MAX	-0.45		-0.45		-0.25		-0.25			
		$V_{IH} = V_{DD}$,	T _A = MIN	0.75		1.5		0.35		0.7		
10L	Low-level output current	V _{IL} = 0,	T _A = 25°C	0.6		1.2		0.3		0.6		mA
		V _O = V _{OL} max	T _A = MAX	0.45		0.9		0.25		0.5		
IDD	· · · · · · · · · · · · · · · · · · ·	VI = V _{DD} or 0,	T _A = MIN or 25°C		0.5		1		5		10	
or	Quiescent supply current	Noload	TA = MAX		30		60		70		140	μA
-Iss		NO 10aŭ	IA-WAA		30		00		70		140	

V_{DD} = 15 V

DADAMETED	TEST CO	NDITIONS	TF4	030A	TP40	11017	
FARAMETER	125100	INDITIONS'	MIN	MAX MIN MAX			
I _{DD}	V _I = V _{DD} or 0,	T _A = MIN or 25°C		3		30	
-1ss	No load	T _A ≃ MAX		180		420	μΑ

 ${}^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

		TF4030A					TP40	030A		
PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Propagation delay time, ^t PLH low-to-high-level output	$C_{1} = 50 \text{ pE}^{\$}$		350		175		475		250	ns
Propagation delay time, ^t PHL high-to-low-level output	$R_{L} = 200 \text{ k}\Omega,$		350		175		475		250	ns
tTLH Transition time, low-to-high-level output	- See Note 1		300		150		450		225	ns
tTHL Transition time, high-to-low-level output			300		150		450		225	ns

[§]With a 15-pF load, these devices switch with times similar to those of the RCA CD4030A and Motorola MC14507. NOTE 1: See load circuit and voltage waveforms on page 170.

ç

description

TYPES TF4040A, TP4040A **ASYNCHRONOUS 12-BIT BINARY COUNTERS**

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4040A
- Maximum Clock Frequency . . . 7 MHz Typical at 10 V



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62 and below	Page 63, group 3

recommended operating conditions

frequency-dividing circuits.

			TF4040A				TP40	040A		
			5 V	VDD	= 10 V	VDD	= 5 V	VDD	= 10 V	UNIT
		MIN	ИАХ	MIN	MAX	MIN	MAX	MIN	MAX	
Rulso width t	Clock high or low	335		110		500		125		ns
	Clear	1000		500		1250		600		ns

switching characteristics at 25°C free-air temperature

include time delay circuits, counter controls, and

	EROM				TF4	040A			TP40)40A		
PARAMETER [‡]			TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		(001201)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1
f _{max}				1.5		4		1		3		MHz
tPLH or tPHL	Clock	QA	C _L = 50 pF [§] ,		775		300		850		350	ns
tPLH or tPHL	Clock	QL	RL = 200 kΩ,		5000		1800		7500		2700	ns
^t PHL	Clear	Any	See Note 1		1200		475		1800		725	ns
tTLH or tTHL		Any			350		150		400		225	ns

‡f_{max} ≡ Maximum clock frequency

5

 $t_{PLH} \equiv Propagation delay time, low-to-high-level output$

 $t_{PHL} \equiv Propagation delay time, high-to-low-level output$

 $t_{TLH} \equiv Transition time, low-to-high-level output$

 τ_{THL} = Transition time, high-to-low-level output \$ With a 15-pF load, these devices switch with times similar to those of the RCA CD4040A. NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4040A, TP4040A ASYNCHRONOUS 12-BIT BINARY COUNTERS

functional block diagram



typical clear and count sequence



PRINTED IN U.S.A.

ç

TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIM IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE

TYPES TF4042A, TP4042A QUAD D-TYPE LATCHES

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4042A
- Control and Polarity Inputs
- Complementary Outputs

description

The '4042A is a quadruple D-type latch with common control and polarity inputs, C and P. Complementary buffered outputs are available from each latch.

When P is high, C determines the state of all the latches. If C is high, the latches pass data from their D inputs to their Q outputs and the data complement to their \overline{Q} outputs. If C is low, the data is latched.

When P is low, C still determines the state of all the latches, but now data is passed when C is low and is latched when C is high.

FUNCTION TABLE

Р	С	FUNCTION
н	н	Pass data
н	L	Latch data
L	н	Latch data
L	L	Pass data

H = high level, L = low level

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
	and below	group 3,
		except as on
		following page

recommended operating conditions

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



functional block diagram



	т							
	V _{DD} = 5	' _{DD} = 5 V V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		υΝΙΤ
	MIN MA	X MIN	MAX	MIN	MAX	MIN	MAX	
Width of control pulse (high or low), tw(control)	250	75		350		175		ns
Data setup time before latching, t _{su(data)}	100	50		125		60		ns

electrical characteristics

V_{DD} = 5 V and 10 V

		TEST CONDITIONS [†]		TF4042A								
1	PARAMETER			V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	МАХ	
	Quiescent supply current	V _I = V _{DD} or 0,	$T_A = MIN$, or $25^{\circ}C$		1		2		10		20	
_I _{SS}		No load	T _A = MAX		60		120		140		280	#A

V_{DD} = 15 V

	TEST C		TF4	042A	TP40	UNIT	
FARAMETER	1631 60		MIN	MAX	MIN	МАХ	UNIT
	V _I = V _{DD} or 0,	$T_A = MIN \text{ or } 25^{\circ}C$		6		60	
-ISS	No load	T _A = MAX		360		840	μΑ

 ${}^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

		TF4042A			TP4042A					
PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		υΝΙΤ
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1
Propagation delay time,			475		200		600		200	
I PLH low-to-high-level output	CL = 50 pF [§] ,	1	475		200	1	600		300	ns
Propagation delay time,			475		200		600		200	
PHL high-to-low-level output	HL - 200 K32,		475		200		600		300	ns
tTLH Transition time, low-to-high-level output	See Note I		350		150		400		220	ns
tTHL Transition time, high-to-low-level output			350		150		400		220	ns
				· · · · · · · · · · · · · · · · · · ·		I				1

 $^{\$}_{\rm With}$ a 15-pF load, these devices switch with times similar to those of the RCA CD4042A. NOTE 1: See load circuit and voltage waveforms on page 170.

97

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TYPES TF4043A, TF4044A, TP4043A, TP4044A QUAD S-R AND S-R LATCHES WITH 3-STATE OUTPUTS SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4043A and CD4044A
- 3-State Outputs with Common Enable

description

The '4043A and '4044A are quadruple S-R and $\overline{S} \cdot \overline{R}$ latches, respectively, with three-state outputs. Each latch has separate active-high ('4043A) or active-low ('4044A) set and reset inputs. The three-state outputs are controlled by a common output control. When high, this control permits each output to assume the state of the cross-coupled NOR-gate or NAND-gate latch. When the output control is low, all the outputs are in a high-impedance state.

FUNCTION TABLES (EACH LATCH) TF4043A, TP4043B

OUTPUT	INPL	JTS	OUTPUT
CONTROL	S	R	Q
L	X	x	Hi-Z
н	L	L	No change
н	Н	L	н
н	L	н	L
н	н	н	H*

TF4044A, TP4044A

OUTPUT	INP	UTS	OUTPUT
CONTROL	S R		٩
L	х	x	Hi-Z
н	н	н	No change
н	L	н	н
н	н	L	L
н	L	L	L*

*This output level is psuedo stable; that is, it may not persist when the S and R inputs return to their inactive (low) level or the \overline{S} and \overline{R} inputs return to their inactive (high) level. See explanation of function tables, pages 16 and 17.

functional block diagrams



J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) TF4043A, TP4043A



NC-No internal connection





NC-No internal connection



TEXAS INSTRUMENTS

TYPES TF4043A, TF4044A, TP4043A, TP4044A QUAD S-R AND $\bar{S}\mathchar`-\bar{R}$ latches with 3-state outputs

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62 and below	Page 63, group 3, except as below

recommended operating conditions

	TF	4043A,	TF404	4A	TP4043A, TP4044A				
	$V_{DD} = 5 V$		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Pulse width, set or reset, t _w	200		100		225		110		ns

electrical characteristics

 V_{DD} = 5 V and 10 V

				TF4043A, TF4044A				TF					
PARAMETER		TEST CONDITIONS [†]		VDD	V _{DD} = 5 V		V _{DD} = 10 V		= 5 V	VDD	= 10 V	υνιτ	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
1	Off-state output current,	OC at V _{SS} ,	$T_A = MIN \text{ or } 25^{\circ}C$		0.05		0.1		0.5	_	1		
'OZH	high-level voltage applied	$V_0 = V_{DD}$	T _A = MAX		3		6		7		14	μΑ	
1071	Off-state output current,	OC at VSS,	$T_A = MIN \text{ or } 25^\circ C$		-0.05		-0.1		-0.5		-1		
102L	low-level voltage applied	V _O = 0 V	= 0 V T _A = MAX		-3		6		-7		-14	μA	
DD		VI = V _{DD} or 0,	$T_A = MIN, or 25^{\circ}C$		1		2		10		20		
or —ISS	Quiescent supply current	No load	T _A = MAX		60		120		140		280	μA	

V_{DD} = 15 V

PARAMETER		TEST	ONDITIONS	TF4043A	, TF4044A	TP4043A	LINUT	
		1231 00		MIN	MAX	MIN	MAX	
1DD		V _I = V _{DD} or 0,	T _A = MIN or 25°C		6		60	
–I _{SS}	Quiescent supply current	No load	T _A = MAX		360		840	μΑ

 † T A = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

		Т	TF4043A, TF4044A			TP4043A, TP4044A				Ĭ
PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1
Propagation delay time,			525		250		600		210	
PLH low-to-high-level output	0 50 - 58		525		250		000		310	115
Propagation delay time,	$C_{L} = 50 \mu c_{0}$		525		250		600		210	
PHL high-to-low-level output	$R_{L} = 200 \text{ ksz},$	1	525		250		800		310	
tTLH Transition time, low-to-high-level output	See Note 1		350		150		400		220	ns
tTHL Transition time, high-to-low-level output	1		350		150		400	_	220	ns

 $\$ With a 15-pF load, these devices switch with times similar to those of the RCA CD4043A and CD4044A. NOTE 1: See load circuit and voltage waveforms on page 170.

97

CMOS Logic circuits

TYPES TF4049A, TF4050A, TP4049A, TP4050A HEX INVERTING AND NONINVERTING BUFFERS

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4049A and RCA CD4050A
- High Current Sinking Capability . . . 8 mA Minimum at VOL = 0.5 V, VDD = 10 V, TA = 25°C

schematic (each buffer)



description

The '4049A and '4050A hex CMOS inverting and noninverting buffers may be used as current sinks or source drivers, hex CMOS drivers, or high-to-low-logic-level (e.g., CMOS to DTL or TTL) converters. Logic-level conversion is accomplished using only one supply voltage (VDD). The high-level input signal (VIH) can exceed the VDD supply voltage when this device is used for logic-level conversions. Table 1 shows the range of voltage levels that can be utilized in these applications. Conversions to logic levels greater than six volts are permitted provided that VDD is less than or equal to VIH.

Since these devices require only one power supply, V_{DD} , they should be used in place of the '4009A and '4010A in all current driver or logic-level conversion applications. They are interchangeable with '4009A and '4010A, respectively, and can be substituted in existing as well as new designs. Pin 16 of the '4049A and '4050A is not internally connected; therefore, any external connection to this pin does not affect circuit operation.

	. ТА	ABLE 1	
	INPUT	OUTPUT	POWER SUPPLY
LUNCTION	HIGH-LEVEL	HIGH-LEVEL	VOLTAGE
FUNCTION	VOLTAGE	VOLTAGE	RANGE
	RANGE	RANGE	(V _{DD})
Level Shifter	3 to 15 V	3 to 6 V	3 to 6 V
Buffer	3 to 15 V	3 to 15 V	3 to 15 V

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) TF4049A, TP4049A



NC-No internal connection



NC-No internal connection

specifications

MAXIMU	M OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 2, except as on following page

TYPES TF4049A, TF4050A, TP4049A, TP4050A HEX INVERTING AND NONINVERTING BUFFERS

electrical characteristics

'4049 only

PARAMETER			TF4049A				TP4049A					
		TEST CONDITIONS [†]	V _{DD} = 5 V V _{DD} = 10		= 10 V	VDD	= 5 V	V _{DD} = 10 V		UNIT		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
		T _A = MIN or 25°C		1		2		1		2	v	
VIL	Low-level input voltage	Low-level input voltage			0.9		1.9		0.9		1.9	v .

'4049A and '4050A at V_{DD} = 5 V and 10 V

					TF40	050A			TP40	50A		
	PARAMETER	TEST CONDITIONS [†]		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		I F		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		V _{IH} = V _{DD} ,	T _A = MIN	-1.85		-1.85		-1.5		-1.5		
Iон	High-level output current	V _{IL} = 0,	$T_A = 25^{\circ}C$	-1.25		-1.25		-1.25		-1.25		mA
		V _O = V _{OH} min	T _A = MAX	-0.9		-0.9	_	-1		-1		
		VIH = V _{DD} ,	TA = MIN	3.75		10		3.6		9.6		
IOL	Low-level output current	V _{IL} = 0,	T _A = 25°C	3		8		3		8		mA
		V _O = V _{OL}	T _A = MAX	2.1		5.6		2.5		6.6		
DD		V _I = V _{DD} or 0,	$T_A = MIN \text{ or } 25^\circ C$		0.3		0.5		3		5	
or ISS	Quiescent supply current	No load	T _A = MAX		20		30		42		70	μΑ

'4049A and '4050A at V_{DD} = 15 V

	DADAMETED	TEST O	ONDITIONS	TF4049A	, TF4050A	TP4049A		
	PARAMETER	1251 CC		MIN	MAX	MIN	МАХ	
IDD		V _I = V _{DD} or 0,	$T_A = MIN \text{ or } 25^{\circ}C$		1.5		15	
-ISS	Quiescent supply current	No load	T _A = MAX		90		210	

[†]T_A = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

'4049A switching characteristics at 25°C free-air temperature

			TF4	049A			TP40	049A		1
PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Propagation delay time, ^t PLH low-to-high-level output	C: - 50 pE §		120		95		160		125	ns
Propagation delay time, ^t PHL high-to-low-level output	$R_L = 200 k\Omega$,		100		55		125		75	ns
tTLH Transition time, low-to-high-level output			170		85		225		120	ns
tTHL Transition time, high-to-low-level output			70		55		90		75	ns

'4050A switching characteristics at 25°C free-air temperature

			TF4	050A			TP40	050A		
PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		VDD	= 10 V	VDD	= 5 V	VDD	= 10 V	Ιυνιτ
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Propagation delay time, ^t PLH low-to-high-level output	0		180		125		250		160	ns
Propagation delay time, ^t PHL high-to-low-level output	$R_{L} = 200 \ k\Omega,$		155		80		200		110	ns
tTLH Transition time, low-to-high-level output	See Note I		170		85		225		120	ns
tTHL Transition time, high-to-low-level output			70		55		90		75	ns

With a 15-pF load, these devices switch with times similar to those of the RCA CD4049A and RCA CD4050A respectively. NOTE 1: See load circuit and voltage waveforms on page 170.

Q.

TYPES TF4051A, TF4052A, TF4053A, TP4051A, TP4052A, TP4053A ANALOG MULTIPLEXERS/DEMULTIPLEXERS

SEPTEMBER 1975

- Designed to be Interchangeable with RCA CD4051A, CD4052A, and CD4053A
- Difference in r_{on} Between Switches in One Package Typically 5 Ω at VDD-VEE = 15 V
- High Degree of Linearity ... < 0.1% Distortion Typical at 1 kHz, VDD-VEE = 15 V
- Switches Can Transmit Signals in Either Direction at Frequencies of up to 40 MHz Typically at VDD-VEE = 10 V
- Extremely Low Off-State Switch Current Resulting in Very High Effective Off-State Resistance . . . 10 pA Typical at VDD-VSS = 10 V
- Low Crosstalk Between Switches ... 40 dB Typical at 1 MHz, RL = 1 kΩ

description

These devices are analog multiplexers/demultiplexers incorporating built-in level shifting. Any combination of supply voltages is permissable provided that V_{SS} and V_{EE} are each within the range of -3 to -15 volts with respect to V_{DD} . The level shifting is between V_{SS} and V_{EE} . The control input range is V_{SS} to V_{DD} and the analog signal range is V_{EE} to V_{DD} . The common situation of positive digital signals controlling the multiplexing of both positive and negative analog signals can be accommodated. The table indicates some of the possible combinations of supply, input, and output voltages.

r	YF	PIC.	AL	SUPPL	Y	AND	SIGNAL	VOLTAGES
•	•••						01011712	10010000

VDD	15 V	10 V	7.5 V	7.5 V
VSS	ov	ov	ov	_7.5 V
VEE	0 V	-5 V	−7.5 V	~7.5 V
Control	0 to 15 V	0 to 10 V	0 to 7 5 1/	75 to 75 V
Inputs	0 10 15 0	0.010 0	0107.50	-7.5 to 7.5 V
Analog	0 to 15 V	5 to 10 V	75 to 75 V	75+0751
Signals	0 10 15 0	-51010 V	-7.5 to 7.5 V	-7.5 10 7.5 V



INTERNAL POWER SUPPLY CONNECTIONS









description (continued)

These digitally controlled bilateral analog switches have low on-state impedance and very low off-state current. When the inhibit input terminal is high, all channels are off.

The '4051A is a single eight-channel multiplexer having three binary control inputs (S0, S1, and S2) and an inhibit input. The three binary signals select one of eight channels to be turned on.

The '4052A is a dual four-channel multiplexer having two binary control inputs (S0 and S1) and an inhibit input. The two binary signals select one of four channels in each of the two sections and the selected channels are respectively paired between the independent sections.

The '4053A is a triple two-channel multiplexer having three separate control inputs (1S, 2S, and 3S) and a common inhibit input. Each input independently selects one of two channels in one of the three sections so that any of eight combinations may be selected.

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62 and	Page 62	Page 63, group 3, except as below.
below		IOH and IOL do not apply.

'4051A FUNCTION TABLE CHANNEL INPUTS TURNED ON INH S2 **S1** S0 н х х х None 1 0 1 1 1 L L L н 1 L н 2 L L L L н н 3 4 L н L L 5 L н L н н н 6 L L н н н 7

'4052A FUNCTION TABLE (EACH BILATERAL SWITCH)

1	NPUTS		CHANNEL
INH	S1	SO	TURNED ON
н	X	X	None
L	L	L	0
L	L	н	1
L	н	L	2
L	н	н	3

'4053A FUNCTION TABLE (EACH BILATERAL SWITCH)

INPU	TS	CHANNEL
INH	S	TURNED ON
н	Х	None
L	L	0
L	н	1

H = high level, L = low level, X = irrelevant

absolute maximum ratings over operating free-air temperature range

Supply voltage $M = -l_{with respect to M}$																					15.14
Supply voltage v EE (with respect to v DD)	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	-15 V

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted), VEE = VSS = 0 V

PARAMETER	TEST CONDITIONS	VDD	= 5 V	VDD	= 10 V	UNIT	
FARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX		
V _{OH} High-level output voltage	Control inputs at V_{IH} min or V_{IL} max, I/O at 0 V, $I_O = 10 \mu A$	Channel off,	4.5		9		v
VOL Low-level output voltage	Control inputs at V_{1H} min or V_{1L} max, I/O at 0 V, I _O = 10 μ A	Channel on,		0.5		1	v
Input-to-output off-state current	Control inputs at 0 V or V _{DD} , I/O at 5 V, O/I at 0 V to V _{DD} ,	Channel off, T _A = 25°C				±125	nA

TYPES TF4051A, TF4052A, TF4053A, TP4051A, TP4052A, TP4053A ANALOG MULTIPLEXERS/DEMULTIPLEXERS

on-state resistance at 25°C free-air temperature, R_L = 10 k Ω to 0 V

	TEST CONDITION	S	TYP MAX	UNIT
V _{DD} ≈ 7.5 V	V _{EE} = -7.5 V,	V _{SS} = 0 V	80	0
V _{DD} = 15 V,	$V_{EE} = 0 V$,	V _{SS} = 0 V		36
V _{DD} = 5 V,	V _{EE} = -5 V,	V _{SS} = 0 V	120	
V _{DD} = 10 V,	V _{EE} = 0 V,	V _{SS} = 0 V	120	34
V _{DD} = 5 V,	V _{EE} = 0 V,	V _{SS} = 0 V	270	Ω

switching characteristics at 25°C free-air temperature, VEE = VSS = 0 V

PARAMETER	FROM	то	TES		VDD	= 5 V	V _{DD} =	= 10 V	LINIT
FANAMETER *	(INPUT)	(OUTPUT)		CONDITIONS	TYP	MAX	ТҮР	MAX	UNIT
^t PLH	0/1	1/0	$R_{L} = 10 k\Omega$,	C _L = 50 pF,	25		10		
^t PHL	0/1	1/0	See Figure 1,	V _{EE} = V _{SS} = 0 V	25		10	-	115
tPLH	S	1/0	CL = 50 pF,	RL = 10 kΩ to 0 V	400		200		
tPHL	S	1/0	See Figure 2	$R_L = 10 k\Omega$ to V_{DD}	400		200		115
^t PLH	INH	1/0	$R_L = 10 k\Omega$,	CL = 50 pF,	600		300		
tPHL	INH	1/0	See Figure 2		600		300		ns

 $t_{PLH} \equiv Propagation delay time, low-to-high-level output.$ $t_{PHL} \equiv Propagation delay time, high-to-low-level output.$



NOTES: A. Input pulses are supplied by generators having the following characteristics: $Z_{out} = 50 \Omega$, PRR = 10 kHz, $t_r \le 20$ ns, $t_f \le 20$ ns. B. C_L includes probe and jig capacitance.

C. The waveforms are monitored on an oscilloscope with the following characteristics: $t_r \le 20$ ns, $R_{in} \ge 1 M\Omega$.

PRINTED IN U.S.A.

5

 The cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE. TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

CMOS Logic circuits

TYPES TF4301A, TP4301A QUAD 2-INPUT NOR BUFFERS

SEPTEMBER 1975

- Buffer Circuit Designed to be Plug-In Replacement for RCA CD4001A
- Improved Static and Dynamic Drive Characteristics

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 1
		and below

schematic (each buffer)





electrical characteristics

		TEST CONDITIONS [†]		TF4	1301A	TP4		
PARAMETER	V _{DD} = 5 V			V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	υνιτ	
				MIN MAX	MIN MAX	MIN MAX	MIN MAX	1
		V _{IH} = V _{DD} ,	T _A = MIN	2	4	1.6	3.2	
IOL	Low-level output current	V _{IL} = 0,	T _A = 25°C	1.6	3.2	1.3	2.6	mA
		V _O = V _{OL} max	T _A = MAX	1.1	2,2	0.9	1.8	1

 ${}^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

				TF4	301A						
	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		υνιτ
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1
	Propagation delay time,			120		80		160		110	-
.ΨLΗ	low-to-high-level output	$C_{1} = 50 \text{ mF}$		120		80		100		110	115
	Propagation delay time,	$C_{L} = 300 \text{ kg}$		100		70		120		100	ne
PHL	high-to-low-level output	N 200 K32,		100		70		130		100	115
^t TLH	Transition time, low-to-high-level output	See Note 1		300		150		400		200	ns
^t THL	Transition time, high-to-low-level output			220		110		300		150	ns
tPHL tTLH tTHL	Propagation delay time, high-to-low-level output Transition time, low-to-high-level output Transition time, high-to-low-level output	CL = 50 pF, RL = 200 kΩ, See Note 1		100 300 220		70 150 110		130 400 300			100 200 150

NOTE 1: See load circuit and voltage waveforms on page 170.

97

TYPES TF4302A, TF4303A, TP4302A, TP4303A AND-OR-INVERT GATES

SEPTEMBER 1975

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) TF4302A, TP4302A



J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) TF4303A, TP4303A



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
		group 1

switching characteristics at 25°C free-air temperature

		ТІ	4302A	, TF430	3A	TF				
PARAMETER	TEST CONDITIONS	$V_{DD} = 5 V$		V _{DD} = 10 V		$V_{DD} = 5 V$		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Propagation delay time,			500		200		675		275	ns
PLH low-to-high-level output	$C_{1} = 50 \text{ mF}$	1_	500		200		0/5		275	
Propagation delay time,	- CL - 50 pF,		500		200		675		275	ne
PHL high-to-low-level output	HL - 200 K32,		500	ļ	200		0/5		275	113
tTLH Transition time, low-to-high-level output	- See Note 1		350		150		400		225	ns
tTHL Transition time, high-to-low-level output			350		150		400		225	ns

NOTE 1: See load circuit and voltage waveforms on page 170.

CMOS Logic circuits

TYPES TF4304A, TP4304A HEX SCHMITT TRIGGER

SEPTEMBER 1975

- No External Components Required for Schmitt Trigger Action
- No Limit on Input Rise and Fall Times
- Typical Hysteresis . . . 0.6 V at VDD = 5 V, 2 V at VDD = 10 V

description

These circuits are hex inverting Schmitt triggers for use where low power dissipation and/or high noise immunity is desired. Applications include the speedup of a slow waveform edge in interface receivers, level detectors, etc.

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 2 except as below

electrical characteristics (see note 1)





					TF4304A							
	PARAMETER	TEST C	ONDITIONS	VDD	= 5 V	VDD	= 10 V	VDD	= 5 V	VDD	= 10 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Positive-going		T - 25°0	2.2	25	4 5	-		25	4.5	-	
VT+	threshold voltage		1A - 25 C	2.3	3.5	4.5	/	2.3	3,5	4,5		v
V_	Negative-going		T . ~ 25° C	1.5	27	2		15	2.7	-		
*T-	threshold voltage	·	1A - 25 C	1.5	2.7	3	5.5	1.5	2.7	3	5.5	v
IDD		Vi = 0 or V _{DD} ,	T _A ≂ MIN or 25°C		0.5		1		5		10	
or I —I SS	Quiescent supply current	No load	T _A = MAX		30		60		70		140	μΑ

 $^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of free-air temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

			TF4	304A			TP43	04A		
PARAMETER	TEST CONDITIONS	VDD	V _{DD} = 5 V		V _{DD} = 10 V		= 5 V	V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Propagation delay time,			620		250		000		400	
PLH low-to-high-level output	0 50 - 5		630		250		900		400	ns
Propagation delay time,			620		250		000		400	
^{TPHL} high-to-low-level output	$H_{L} = 200 \text{ ksz},$		630		250		900		400	ns
tTLH Transition time, low-to-high-level output	See Note 2		350		150		400		225	ns
tTHL Transition time, high-to-low-level output]		350		150		400		225	ns

NOTES: 1. When testing V_{OH} at $T_A = 25^{\circ}C$, V_{T+} min and V_{T-} min replace $V_{|L}$ max. When testing V_{OL} at $T_A = 25^{\circ}C$, V_{T+} max and V_{T-} max replace $V_{|H}$ min. Minimum and maximum levels of V_{T+} are set by applying an input voltage below $V_{|L}$ max and then increasing it to the specified level. Minimum and maximum levels of V_{T-} are set by applying an input voltage above $V_{|H}$ min and then then decreasing it to the specified level.

2. See load circuit and voltage waveforms on page 170.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TYPES TF4311A, TP4311A QUAD 2-INPUT NAND BUFFERS

3Y

10

3B

9

6

2B

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)

4Y

11

4

2γ

positive logic: $Y = \overline{AB}$

5

2A

VDD

14

1

1A

4B

13

2

1B

4A

12

3

11

SEPTEMBER 1975

3A

8

7

VSS

- Buffer Circuit Designed to be Plug-In Replacement for RCA CD4011A
- Improved Static and Dynamic Drive Characteristics

schematic (each buffer)



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 1, except as below

electrical characteristics

				_	TF4311A				TP4311A				
	PARAMETER	TEST CC	NDITIONS [†]	VDD	= 5 V	VDD	= 10 V	VDD	= 5 V	V _{DD} =	= 10 V	UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
		V _{IH} = V _{DD} ,	T _A = MIN	-0.65		-0.75		-0.35	_	-0.35			
ιон	High-level output current	V _{IL} = 0,	$T_A = 25^{\circ}C$	-0.5	_	-0.6		-0.3		0.3		mA	
		V _O = V _{OH} min	T _A = MAX	-0.35		-0.4		-0.25		0.25			
		V _{IH} = V _{DD} ,	T _A = MIN	1		2		0.8		1.6			
IOL	Low-level output current	V _{IL} = 0,	T _A = 25°C	0.75		1.6		0.65		1.3		mA	
		$V_0 = V_{0L} \max$	T _A = MAX	0.55		1.1		0.45		0.9			

 ${}^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

			TF4311A			TP4311A				1	
	PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		υνιτ
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Propagation delay time,			100		70		130		100	ns
PLH	low-to-high-level output	$C_{1} = 50 \text{ pF}$		100				100			
	Propagation delay time,	$C_{L} = 30 \text{pr}$		120		80		160		110	ns
PHL	high-to-low-level output	San Note 1				00					
TLH	Transition time, low-to-high-level output	See Note 1		220		110		300		150	ns
THL	Transition time, high-to-low-level output			300		150		400		200	ns

NOTE 1: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A

75

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TEXAS INSTRUMENTS

TYPES TF4315A, TP4315A HEX INVERTING BUFFERS

SEPTEMBER 1975







specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 1

switching characteristics at 25°C free-air temperature

		TF4315A				TP4315A				
PARAMETER	TEST CONDITIONS	VDD	= 5 V	VDD	= 10 V	VDD	= 5 V	VDD	= 10 V	υΝΙΤ
]		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Propagation delay time, ^t PLH low-to-high-level output	0 - 50 - 5		135		75		180		100	ns
Propagation delay time, ^t PHL high-to-low-level output	C _L = 50 pF, R _L = 200 kΩ,		135		75		180		100	ns
tTLH Transition time, low-to-high-level output	See Note I		350		150		400		220	ns
tTHL Transition time, high-to-low-level output	1		350		150		400		220	ns

NOTE 1: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A.

975

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE

- Designed to be Interchangeable with RCA CD4016A
- Difference in ron between Switches in One Package Typically 10 Ω when VI = VSS or VDD
- High Degree of Linearity ... < 0.5% Distortion Typical at 1 kHz
- Switches Can Transmit Signals in Either Direction at Frequencies of up to 50 MHz Typically
- Extremely Low Off-State Switch Current Resulting in Very High Effective Off-State Resistance . . . 10 pA Typical at VDD-VSS = 10 V
- Maximum Control Input Frequency . . . 10 MHz Typical at VDD = 10 V, CL = 15 pF, RL = 1 kΩ
- High On/Off Output Voltage Ratio . . . 65 dB Typical
- Extremely High Control-Input Impedance (Control Circuit Isolated from Switch Circuit) . . . 10¹² Ω Typical
- Low Crosstalk Between Switches . . . 50 dB Typical at 0.9 MHz, R_L = 1 kΩ
- Control Input Current . . . < 10 pA Typical

description

The '4316A is a quadruple bilateral switch constructed with P-channel and N-channel enhancement-type devices in a monolithic structure, and finds primary use where low power dissipation and/or high noise immunity is desired.

Applications include digital switching and multiplexing; analog-to-digital and digital-to-analog conversion; digital control of frequency, impedance, phase and analog-signal gain; signal gating; and use as a squelch control, chopper, modulator, demodulator, or commutating switch.

The P^- well is permanently connected to V_{SS}. This results in a higher average on-state resistance than the '4016A has but lower transient current into input A.

specifications

5

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	See the following page. Page 63 does not apply.





schematic (each switch)



TYPES TF4316A, TP4316A QUAD BILATERAL SWITCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) V_{DD} = 5 V and 10 V

				V	5	TF4	316A	TP4316A		
PARAMETER	ТЕ	TEST CONDITIONS [†]		V DI) - J		V _{DD} =	= 10 V		υνιτ
	[!	MIN	MAX	MIN	MAX	MIN	MAX	1
VIH High-level control input voltage				3		4		4		· V
VIL Low-level control input voltage					0.9		0.9		0.9	V
VOH High-level output voltage	A at 0 V,	C at VIL max,	l _O = 10 μA	4.5		9		9		V
VOL Low-level output voltage	A at 0 V,	C at VIH min,	l _O = 10 μA		0.5		1		1	V
Input-to-output	A at 0 V to V _{DD} ,	CatOV,	T 25°C				+125		+125	
off-state current	Yat5V		1A - 25 C				125		125	
Total	A at 0 V to V _{DD} ,	CatOV,	$T_A = MIN \text{ or } 25^{\circ}C$			1	1		1	
Ouissent	Y at 0 V to V _{DD}		T _A = MAX				60		16	1
Current¶	$A = Y = 0 V$ to V_{DD}	,	$T_A = MIN \text{ or } 25^{\circ}C$				1		1	
Gunent	C at V _{DD}		T _A = MAX				60		16]

V_{DD} = 15 V

		TEST CO		TF4016A	TP4016A	
		TEST CO		MIN MAX	MIN MAX	
Ц	Input current	V ₁ = 0 or V _{DD}	±1	±1	μA	
DD		VI = V _{DD} or 0,	T _A = MIN or 25°C	3	3	
or —Iss		No load	T _A = MAX	180	48	μA

 $^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of free-air temperature specified under recommended operating conditions. \P This is the total of supply current, control input current, and input-to-output off-state current.

on-state resistance at specified free-air temperature, C at VDD, RL = 10 k Ω to 0 V

	TECT	CONDITIONS		TF4316A	TP4316A	UNIT
	1231	CONDITIONS		MIN MAX	MIN MAX	UNIT
			T _A = MIN	600	610	
		A at 5 V or -5 V	$T_A = 25^{\circ}C$	660	660	Ω
			T _A = MAX	960	840	1
vDD-5v,	v _{SS} = -5 v		T _A = MIN	1870	1900	
		A at 0.25 V or -0.25 V	T _A = 25°C	2000	2000	Ω
			T _A = MAX	2600	2380	1
		· · · · · · · · · · · · · · · · · · ·	T _A = MIN	360	370	
		A at 7.5 V or -7.5 V	T _A = 25°C	400	400	Ω
	Vec - 75V		T _A = MAX	600	520	1
vDD - 7.5 v,	V _{SS} 7.5 V		T _A = MIN	775	790	
		A at 0.25 V or -0.25 V	T _A = 25° C	850	850	Ω
			T _A = MAX	1230	1080	1
			T _A = MIN	600	610	
	1	A at 10 V or 0.25 V	T _A = 25°C	660	660	Ω
	$V_{00} = 0 V$		T _A = MAX	960	840]
VDD 10 V,	155 0 0		T _A = MIN	1870	1900	
		A at 5.6 V	T _A = 25°C	2000	2000	Ω
			T _A = MAX	2600	2380	1
			T _A = MIN	360	370	
		A at 15 V or 0.25 V	T _A = 25°C	400	400	Ω
Vpp = 15 V	Vec = 0 V		T _A = MAX	600	520	
VDD 15V,	• 55 - 0 •	A at 9.3 V	T _A = MIN	775	790	
			$T_A = 25^{\circ}C$	850	850	Ω
			T _A = MAX	1230	1080	1
[†] T _A = MIN or MAX refe	ers to the respective valu	ues of free-air temperature specifie	d under recommender	operating condi	tions	L

TYPES TF4316A, TP4316A QUAD BILATERAL SWITCHES

switching characteristics at 25°C free-air temperature

PARAMETERT FROM		то	TEST	TEST CONDITIONS			V _{DD} = 10 V		LINUT	
FARAMETERT	(INPUT)	(OUTPUT)	12310	TYP	MAX	ТҮР	MAX	UNIT		
^t ₽LH	A	Y	RL = 10 kΩ,	С _L = 50 pF,	30		15			
tPHL	A	Ŷ	C at V _{DD} ,	See Figure 1	30		15		ns	
tPLH	С	Y	$C_{L} = 50 pF$,	$R_L = 10 k\Omega$ to 0 V	80		30			
tPHL	С	Ý	See Figure 2	$R_L = 10 k\Omega$ to V_{DD}	80		30		ns	

 $t_{PLH} \equiv Propagation delay time, low-to-high-level output$

 $t_{PHL} \equiv Propagation delay time, high-to-low-level output$

PARAMETER MEASUREMENT INFORMATION



FIGURE 1-PROPAGATION DELAY TIME, SWITCH INPUT A TO OUTPUT Y



FIGURE 2-PROPAGATION DELAY TIMES, CONTROL INPUT C TO OUTPUT Y

NOTES: A. Input pulses are supplied by generators having the following characteristics: $Z_{out} = 50 \Omega$, PRR = 10 kHz, $t_r \le 20$ ns, $t_f \le 20$ ns. B. CL includes probe and jig capacitance.

C. The waveforms are monitored on an oscilloscope with the following characteristics: tr \leq 10 ns, R_{in} \geq 1 M Ω .

PRINTED IN U.S.A.

5

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME N ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

CMOS Logic circuits

3-State Output

description

These circuits are single 16-channel data selectors having four digital select inputs, S0, S1, S2, and S3, and an output control. When the output control is low, the output will be in the high-impedance (off) state. Applications of this device include signal multiplexing, data routing, and number sequence generation.

FUNCTION TABLE

I	NPU	TS			OUTPUT
OUTPUT CONTROL	S 3	S2	S1	S0	Y
L	X	Х	х	х	Z
н	L	L	L	L	D0
н	L	L	L	н	D1
н	L	L	н	L	D2
н	L	L	н	н	D3
н	L	н	L	L	D4
н	L	н	L	н	D5
н	L	н	н	L	D6
н	L	н	н	н	D7
н	н	L	L	L	D8
н	н	L	L	н	D9
н	н	L	н	L	D10
н	н	L	н	н	D11
н	н	н	L	L	D12
Ĥ	н	н	L	н	D13
н	н	н	н	L	D14
н	н	н	н	н	D15

H = high level, L = low level, X = irrelevant, Z = high-impedance (off) D0 . . . D15 = the logic level of the indicated D input.

electrical characteristics

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 3,
		and below

					TF4:	320A			TP43	TP4320A			
	PARAMETER	TEST COND	ITIONS	VDD	= 5 V	/ V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
			T _A = MIN	-0.5		-0.5		-0.25		-0.25			
юн		$V_{H} = V_{DD}$, $V_{L} = 0$,	T _A = 25°C	-0.4		-0.4		-0.2		0.2		mA	
	output current	vO = vOH min	T _A = MAX	-0.3		-0.3		-0.17		-0.17		İ	
	Low level	$V_{IH} = V_{DD}$, $V_{IL} = 0$,	T _A ≈ MIN	0.3		0.6		0.2		0.35			
IOL	Cutput ourront		T _A = 25°C	0.25		0.5		0.15		0.3		mA	
ļ	output current		T _A = MAX	0.2		0.4		0.12		0.25			
	Off-state output	OC at V _{SS} ,	T _A = MIN or 25°C		0.05		0.1		0.5		1		
'OZH	voltage applied	V _O = V _{DD}	T _A = MAX		3		6		7		14	#A	
1071	Off-state output	OC at V _{SS} ,	T _A = MIN or 25°C		-0.05		-0.1		-0.5		-1		
102L	voltage applied	V _O = 0 V	T _A = MAX		-3		6		-7		-14		

 † T A = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

TYPES TF4320A, TP4320A 16-CHANNEL DATA SELECTORS WITH 3-STATE OUTPUTS SEPTEMBER 1975

TYPES TF4320A, TP4320A 16-CHANNEL DATA SELECTORS WITH 3-STATE OUTPUTS

switching characteristics at 25°C free-air temperature

	1		TF43	320A			TP43	320A		
PARAMETER	TEST CONDITIONS	VDD	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Propagation delay time,			750		225		1000		275	
PLH low-to-high-level output	$C_{1} = 50 \text{ pF}$	Į	750	ļ	325		1000		375	ns
Propagation delay time,	$P_{\rm L} = 200 {\rm kg}$		750		225		1000		275	
PHL high-to-low-level output	NC - 200 KM2,		750		325	1000		3/3		113
tTLH Transition time, low-to-high-level output	See Note 1		500		250		600		300	ns
tTHL Transition time, high-to-low-level output			500		250		600		300	ns
tpZH Output enable time to high level	$C_{\rm L} = 50 \rm pF$		430		150		500		200	ns
tPZL Output enable time to low level	$B_{\rm L} = 10 {\rm kO}$		250		130		300		170	
tPHZ Output disable time from high level	San Ninto 1		260		170		320	-	240	
tpLZ Output disable time from low level			160		140		220		200	115

NOTE 1: See load circuit and voltage waveforms on page 170.

functional block diagram



75 PRINTED IN U.S.A.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TYPES TF4321A, TP4321A DUAL 8-CHANNEL DATA SELECTORS WITH 3-STATE OUTPUTS

SEPTEMBER 1975

3-State Output . description

These circuits are dual 8-channel data selectors having three digital select inputs, S0, S1, and S2, and an output control. When the output control is low, both outputs will be in the high-impedance (off) state. Applications of this device include signal multiplexing, data routing, and number sequence generation.

FUNCT	ION	TABLE	
(EACH	SEL	ECTOR)	

INPL	INPUTS							
OUTPUT	SE	LEC	ст	Ουτρυτ γ				
CONTROL	S2	S1	S0					
L	х	Х	х	Z				
н	L	L	L	DO				
н	L	L	н	D1				
н	L	н	L	D2				
н	L	н	н	D3				
н	н	L	L,	D4				
н	н	L	н	D5				
н	н	н	L	D6				
н	н	н	н	D7				

H = high level, L = low level, X = irrelevant, Z = high-impedance (off). D0...D7 = the logic level of the indicated D input.

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 3, and below

	PARAMETER TEST CONDITIONS [†]			TF4321A			TP4321A					
			ITIONS [†]	VDD	= 5 V	VDD	= 10 V	VDD	= 5 V	V _{DD} =	= 10 V	דואט
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	İ
			T _A ≈ MIN	-0.5		-0.5		-0.25		-0.25		
Гон		$V_{H} = V_{DD}, V_{L} = 0,$	T _A = 25°C	-0.4		-0.4		0.2		0.2] mA
ļ	output current	AO = AOH min	T _A ≈ MAX	-0.3		-0.3		-0.17		-0.17		
	Low-level	$V_{IH} = V_{DD}, V_{IL} = 0,$ $V_{O} = V_{OL} max$	T _A = MIN	0.3		0.6		0.2		0.35		mA
IOL			T _A = 25°C	0.25	-	0.5		0.15		0.3		
	output current		T _A = MAX	0.2		0.4		0.12		0.25		
10711	Off-state output	OC at V _{SS} ,	T _A ≃ MIN or 25°C		0.05		0.1		0.5		1	
102H	voltage applied VO = VDD	T _A = MAX		3		6		7		14		
1071	Off-state output	OC at V _{SS} ,	T _A = MIN or 25°C		-0.05		-0.1		-0.5		-1	
102L	voltage applied	V _O = 0 V	T _A = MAX		3		6		-7		-14	ļ "

electrical characteristics

 ${}^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

TYPES TF4321A, TP4321A DUAL 8-CHANNEL DATA SELECTORS WITH 3-STATE OUTPUTS

switching characteristics at 25°C free-air temperature

	TEST CONDITIONS	TF4321A				TP4321A				
PARAMETER		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Propagation delay time, ^t PLH low-to-high-level output	0 50 5		750		325		1000		375	ns
Propagation delay time, ^t PHL high-to-low-level output	CL = 50 pF, RL = 200 kΩ,		750		325		1000		375	ns
tTLH Transition time, low-to-high-level output	See Note 1		500		250		600		300	ns
tTHL Transition time, high-to-low-level output	1		500		250		600		300	ns
tPZH Output enable time to high level	$C_{\rm L} = 50 \rm pE$		430		150		500		200	
tpzL Output enable time to low level	$C_{L} = 30 \text{pr}$		250		130		300		170	лs
tpHZ Output disable time from high level	1 NE - 10 K32,		260		170		320		240	
tpLZ Output disable time from low level	Jee Note I		160		140		220		200	115

NOTE 1: See load circuit and voltage waveforms on page 170.

functional block diagram



PRINTED IN U.S.A.

175

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

CMOS TYPES TF4360A THRU TF4363A, TP4360A THRU TP4363A LOGIC CIRCUITS SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS

SEPTEMBER 1975

'4360A DECADE COUNTER WITH ASYNCHRONOUS CLEAR '4361A BINARY COUNTER WITH ASYNCHRONOUS CLEAR '4362A DECADE COUNTER WITH SYNCHRONOUS CLEAR '4363A BINARY COUNTER WITH SYNCHRONOUS CLEAR

- Designed to be Interchangeable with National Semiconductor MM54C160, MM74C160, MM54C161, MM74C161, MM54C162, MM74C162, MM54C163, and MM74C163
- Counting Rate . . . 8 MHz Typical at V_{DD} = 10 V

description

STATE BOARD

These synchronous presettable up counters feature an internal carry look-ahead for cascading packages without additional gating in high-speed counting systems.

A low level at the load input disables the counter and causes the outputs to agree with the setup data after the next low-to-high transition of the clock. The clear function of the '4360A and '4361A is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of the clock, load, or enable inputs. The clear function of the '4362A and '4363A is synchronous and a low level at the clear input sets all four outputs low after the next low-to-high transition of the clock regardless of the levels of the load or enable inputs. Both count-enable inputs (P and T) must be high to count, and T is fed forward to enable the ripple-carry output. The ripple-carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the QA output. This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages, Transitions at the enable P or T inputs are allowed regardless of the level of the clock input.

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)





'4362A decade counters are similar; however, the clear is synchronous as shown for the '4363A binary counters at right.





'4363A BINARY COUNTER WITH SYNCHRONOUS CLEAR '4361A binary counters are similar; however, the clear is direct

(asynchronous) as shown for the '4360A decade counters at left.



ā.

TEXAS INSTRUMENTS

135

TYPES TF4360A THRU TF4363A, TP4360A THRU TP4363A SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS

'4360A AND '4362A DECADE COUNTERS

typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Clear output to zero ('4360A is asynchronous, '4362A is synchronous)
- 2. Preset to BCD seven
- 3. Count to eight, nine, zero, one, two, and three
- 4. Inhibit



TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TYPES TF4360A THRU TF4363A, TP4360A THRU TP4363A SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS

'4361A AND '4363A BINARY COUNTERS

typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Clear outputs to zero ('4361A is asynchronous, '4363A is synchronous)
- 2. Preset to binary twelve
- 3. Count to thirteen, fourteen fifteen, zero, one, and two
- 4. Inhibit



TF4360A THRU TF4363A, TP4360A THRU TP4363A SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
	and	group 3
	below	

recommended operating conditions

		TF436	0A, TF4361A 2A, TF4363A	TP4360A TP4362A		
		V _{DD} = 5	V V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
		MIN M	X MIN MAX	MIN MAX	MIN MAX	1
Width of clock pulse, tw(clock)	Clock high or low	200	90	300	150	ns
	Data or load	200	80	300	110	
Setup time, t _{su}	Enable P or T	375	150	500	200	ns
	Clear♦	250	100	350	135]

⁶This applies only for '4362A and '4363A, which have synchronous clear inputs.

switching characteristics at 25°C free-air temperature

	FROM	то		TF	4360A	, TF436 TF436	3A	TI TI	P4360A,	TP436 TP436	1A 3A	
PARAMETERŦ	(INPUT)	(OUTPUT)	TEST CONDITIONS	VDD	V _{DD} = 5 V		= 10 V	V _{DD} = 5 V		VDD	= 10 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}				1		3		0.6		2.5		MHz
tPLH	Clock	A 94 0]		550		200		750		275	
^t PHL	CIUCK	Any C			550		200		750		275	113
^t PLH	Clock	Ripple-carry	$C_{1} = 50 \text{ pF}$		650	í	250		850		350	
tPHL.	CIOCK	output	CL = 50 pF,	-	650		250		850		350	113
^t PLH	Enable T	Ripple-carry	See Note 1		350		175		490		240	
tPHL		output	Jee Note I		350		175		490		240	115
t₽HL□	Clear	Any Q			400		250		550		350	ns
t⊤LH		A. 94			300		150		400		220	
^t THL		Ally			300		150		400		220	ns

 $f_{max} \equiv Maximum$ clock frequency

t_{THL} = Transition time, high-to-low-level output

^DThis applies only for '4360A and '4361A, which have asynchronous clear inputs.

NOTE 1: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A.

97!

TYPES TF4370A, TP4370A QUAD D-TYPE EDGE-TRIGGERED FLIP-FLOPS

SEPTEMBER 1975

• Maximum Clock Frequency . . . 10 MHz Typical at 10 V

description

These circuits are quad D-type transition-operated master-slave flip-flops with buffered outputs, common direct overriding clear input, and D and clock inputs. While the clock is low, the data at the D input is entered into the master section, which is isolated from the slave section. On the rising transition of the clock, the D input is disabled and data previously set up in the master section is transferred to the slave section and appears in true form at the Q output.

Clearing is independent of the clock and is accomplished by a high-level voltage at the clear input.

specifications

5

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 63	Page 63,
	and on	group 3
	following page	

functional block diagram (each flip-flop)



	FUNCTION TABLE (EACH FLIP-FLOP)									
Г	INPUTS OUTPUTS									
Γ	Clear	ск	D	Q	Q					
Γ	н	х	Х	L	н					
	L	1	L	L	н					
	L	1	н	н	L					
	L	L	х	Q ₀	ā0					

See explanation of function tables on pages 16 and 17.



TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TYPES TF4370A, TP4370A QUAD D-TYPE EDGE-TRIGGERED FLIP-FLOPS

recommended operating conditions

		TF4	370A	TP43		
		V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
		MIN MAX	MIN MAX	MIN MAX	MIN MAX	1
	Clock high or low	200	80	500	100	ns
Pulse width, t _W	Clear	250	100	500	125	ns
Setup time, t _{su}		60	20	120	30	ns

switching characteristics at 25°C free-air temperature

			TEST CONDITIONS	TF4370A				TP4370A				
PARAMETER [‡]	FROM	TO (OUTPUT)		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
	(INFOT)			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fmax			0 50 - 5	2.5	_	7		1		5		MHz
tPLH or tPHL	Clock	Any Q or $\vec{\mathbf{Q}}$	$C_{2} = 50 \text{ pr},$		475		185		500		235	ns
tPLH or tPHL	Clear	Any Q or \overline{Q}	NL - 200 KM,		475		185		550		235	ns
TLH or THL		Any	See Note 1		350		150		400		220	ns

 $f_{max} \equiv Maximum clock frequency$

 $t_{PLH} \equiv Propagation delay time, low-to-high-level output$ $t_{PHL} = Propagation delay time, high-to-low-level output$

 $\label{eq:truck} \begin{array}{l} r_{TLH} = r_{ransition time, low-to-high-level output \\ r_{TLH} \equiv r_{ransition time, high-to-low-level output \\ r_{THL} \equiv r_{ransition time, high-to-low-level output \\ NOTE 1: See load circuit and voltage waveforms on page 170. \end{array}$

9

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE

TYPES TF4376A, TF4377A, TP4376A, TP4377A QUAD S-R AND S-R LATCHES

SFPTEMBER 1975

Same as TF4043A, TF4044A, TP4043A, and TP4044A, Respectively, except with Normal 2-State Totem-Pole Outputs

description

The '4376 and '4377A are quadruple S-R and $\overline{S}-\overline{R}$ latches, respectively, with normal two-state totempole outputs. Each latch has separate active-high ('4376A) or active-low ('4377A) set and reset inputs.

FUNCTION TABLES
(EACH LATCH)
TF4376A, TP4376A

INP	UTS	OUTPUT					
S	R	٩					
L	L	No change					
н	L	н					
L	н	L					
н	н	н*					
TF	TF4377A, TP4377A						

INPUTS		OUTPUT
s	R	<u> </u>
н	н	No change
L	н	Н
н	L	L
L	L	L*

*This output level is psuedo stable; that is, it may not persist when the S and R inputs return to their inactive (low) level or the \overline{S} and \overline{R} inputs return to their inactive (high) level. See explanation of function tables, pages 16 and 17.

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62 and below	Page 63, group 3, except as on following page

functional block diagrams (each latch)

TF4376A, TP4376A



J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



NC-No internal connection





NC-No internal connection

TF4377A, TP4377A



TEXAS INSTRUMENTS POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TYPES TF4376A, TF4377A, TP4376A, TP4377A QUAD S-R AND $\overline{S}\mathcal{S}\mathcal{F}$ LATCHES

recommended operating conditions

	TF	4376A,	TF437	7A	TP4376A, TP4377A				
	V _{DD} ≈ 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Pulse width, set or reset, t _w	200		100		225		110		ns

electrical characteristics

V_{DD} = 5 V and 10 V

PARAMETER		TEST CONDITIONS [†]		TF4376A, TF4377A				TP4376A, TP4377A				
				V _{DD} = 5 V V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
IDD or Quiescent supply current -ISS	V ₁ = V _{DD} or 0,	T _A = MIN or 25°C		1		2		10		20		
	No load	T _A = MAX		60		120		140		280	μΑ	

V_{DD} = 15 V

PARAMETER		TEST CONDITIONS [†]		TF4376A	TF4377A	TP4376A		
				MIN	MAX	MIN MAX		
DD	Q.::	V _I = V _{DD} or 0,	T _A = MIN or 25°C		6		60	
or -ISS	-ISS	No load	T _A = MAX		360		840	

 ${}^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

	TEST CONDITIONS	TF4376A, TF4377A				TP4376A, TP4377A				
PARAMETER		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Propagation delay time, ^t PLH low-to-high-level output	CL = 50 pF, RL = 200 kΩ, See Note 1		500		235		575		300	ns
Propagation delay time, ^t PHL high-to-low-level output		R _L = 200 kΩ,		500		235		575		300
tTLH Transition time, low-to-high-level output	See Note 1		325	,	135		375		200	ns
tTHL Transition time, high-to-low-level output	1		325	1	135		375		200	ns

NOTE 1: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A. 97
FUTURE CMOS PRODUCT TO BE ANNOUNCED

TYPES TF4380A, TP4380A 256-BIT RANDOM-ACCESS MEMORIES WITH 3-STATE OUTPUTS

J OR N

SEPTEMBER 1975

- Static Memory
- Fully Decoded, Organized as 256 Words of 1 Bit Each
- Multiple Chip Enables
- 3-State Output
- High-Speed Operation

description

This 256-bit active-element memory is a monolithic CMOS array organized as 256 words of one bit each. It is fully decoded and has three gated chip-enable inputs to simplify decoding required to achieve the desired system organization. At least one chip enable input must be high whenever the address is changed to avoid erroneous alteration of stored data. The '4380A features a three-state output to facilitate word expansion.



write cycle

Information to be stored in the memory is written into the selected address location when all chip-enable inputs and the read/write input are low. While the read/write input is low, the output is in the high-impedance state. When a number of outputs are bus-connected, this high-impedance output state will neither load nor drive the bus line, but it will allow the bus line to be driven by another active output or a passive pull-up if desired.

read cycle

The complement of information applied at the data input during the wirte cycle is available at the output when the read/write input is high and the three chip-enable inputs are low. When any one of the chip-enable inputs is high, the output will be in the high-impedance state.

	INPL	JTS				
FUNCTION	CHIP READ/ ENABLE WRITE		OUTPUT			
Write	LĻĻ	L	High Impedance			
Read	LLL	н	Complement of Data Entered			
Inhibit	нхх	х	High Impedance			

FUNCTION TABLE

H = high level, L = low level, X = irrelevant, LLL = all CE inputs low, HXX = one or more CE inputs high.

TYPES TF4380A, TP4380A **256-BIT RANDOM-ACCESS MEMORIES WITH 3-STATE OUTPUTS**

functional block diagram



TEXAS INSTRUMENTS POST OFFICE BOX 5012 . DALLAS. TEXAS 75222

ñ

DD

тG

тG

b тg

......

D1

D8

D8

ROW 8

D Ď٠ ROW 8

D2

το

TYPES TF4380A, TP4380A 256-BIT RANDOM-ACCESS MEMORIES WITH 3-STATE OUTPUTS

specifications

	MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
1	Page 62	Page 62	Page 63,
		and below	group 3
			except as below

recommended operating conditions (see figures 1, 2, and 3)

		TF438				TP4380A				
		V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Write p	ulse width, t _w (wr)	*		*		*		*		ns
Cotur	Address before CE low, tsu(ad)	*		*		*		*		
setup	Data before end of write, t _{su(da)}	*		*		*		*		ns
ume	Read before CE low, t _{su(rd)}	*		*		*		*		
	Address after CE high, th(ad)	*		*		*		*		
	Data after end of write, th(da)	*		*		*		*		ns
time	Read after CE high, th(rd)	*		*		*		*		

electrical characteristics

5

					TF43	380A			TP43	80A		
	PARAMETER	TEST CON	DITIONS [†]	VDD	= 5 V	VDD	= 10 V	VDD	= 5 V	VDD	= 10 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		V _{IH} = V _{DD} ,	T _A = MIN	*		*		*		*		
IOH High-level output current	High-level output current	V _{IL} = 0,	T _A = 25°C	*		*		*		*		mA
		V _O = V _{OH} min	T _A = MAX	*	-	*		*		*		
		V _{IH} = V _{DD} ,	TA = MIN	*		*		*		*		
IOL Low-level out	Low-level output current	VIL = 0,	T _A = 25°C	*		*		*		*		mA
		V _O = V _{OL}	T _A ≐ MAX	*		*		*		*		

 ${}^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

				TF4:	380A		TP4380A				
	PARAMETER	TEST CONDITIONS	VDD	= 5 V	VDD	= 10 V	VDD	= 5 V	VDD	= 10 V	UNIT
			MIN	MAX	MIN	МАХ	MIN	MAX	MIN	MAX	
ta(CE)	Access times from chip enable	$C_{L} = 50 pF$, $R_{L} = 200 k\Omega$,		*		*		*		*	ns
tPXZ	Output disable time	See Figures 1 and 3 and Note 1		*		*		*		*	ns

*These specifications for this product have not been determined. It is planned to specify values where asterisks appear above. NOTE 1: See load circuit on page 170.

TYPES TF4380A, TP4380A 256-BIT RANDOM-ACCESS MEMORIES WITH 3-STATE OUTPUTS

PARAMETER MEASUREMENT INFORMATION







FIGURE 2-WIRTE CYCLE VOLTAGE WAVEFORMS



FIGURE 3-READ-WRITE (READ, MODIFY WRITE) CYCLE VOLTAGE WAVEFORMS

NOTE: The effective width of the write pulse is the interval in which R/W and CE are simultaneously low. The data setup and hold times are with respect to the low-to-high transition of either R/W or CE, whichever occurs first.

9

TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

146

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

CMOS Logic circuits

TYPES TF4507A, TP4507A QUAD EXCLUSIVE-OR GATES

SEPTEMBER 1975

• Designed to be Interchangeable with Motorola MC14507 and RCA CD4030A

functional block diagram (each gate)





J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)

FUNCTION TABLE								
INP	UTS	OUTPUT						
A	в	Y						
L	L	L						
н	L	н						
L	н	н						

н н

H = high level, L = low level

L

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 2, and on following page

schematic (each gate)



TYPES TF4507A, TP4507A QUAD EXCLUSIVE-OR GATES

electrical characteristics

V_{DD} = 5 V and 10 V

PARAMETER					TF4507A				TP4507A			
		TEST CONDITIONS [†]		VDD	= 5 V	V _{DD} *	= 10 V	V _{DD} = 5 V		V _{DD} = 10 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	V _{1H} = V _{DD} ,	T _A = MIN	-0.95		-0.95		-0.45		-0.45		_	
юн	High-level output current	V _{IL} – 0,	T _A = 25°C	-0.65		-0.65		-0.32		-0.32		mA
	V _O = V _{OH} min	T _A = MAX	-0.45		-0.45		-0.25		-0.25			
		$V_{1H} = V_{DD}$	T _A = MIN	0.75		1.5		0.35		0.7		
OL	Low-level output current	V _{IL} = 0,	$T_A = 25^{\circ}C$	0.6		1.2		0.3		0.6		mA
		V _O = V _{OL} max	T _A = MAX	0.45		0.9		0.25		0.5		
DD		V ₁ = V _{DD} or 0,	T _A = MIN or 25°C		0.5		1		5		10	
or -Iss	Quiescent supply current	No load	T _A = MAX		30		60		70		140	μΑ

V_{DD} = 15 V

	BADAMETED	TEST CONDITIONS	TF4	507A	TP4	507A	
	FARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	UNIT
ססי		$V_{I} = V_{DD} \text{ or } 0, T_{A} = MIN \text{ or } 25^{\circ}C$		3		30	
or -1ss	Quiescent supply current	No load T _A = MAX		180		420	μΑ

 $^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

			TF4	507A			TP45	507A		
PARAMETER	TEST CONDITIONS	V _{DD} =	= 5 V	VDD	= 10 V	VDD	= 5 V	V _{DD} =	= 10 V	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Propagation delay time,			350		175		475		250	ne
Iow-to-high-level output	$C_1 = 50 \text{ pc}^{\$}$		550		175		475		250	113
Propagation delay time,	$R_{\rm c} = 200 k_{\rm O}$		250		175		475		250	ne
'PHL .high-to-low-level output	NE - 200 K32,		550	{	175		475		2.00	.13
tTLH Transition time, low-to-high-level output	See Note 1		300		150		450		225	ns
tTHL Transition time, high-to-low-level output	1		300		150		450		225	ns

m \$ With a 15-pF load, these devices switch with times similar to those of the Motorola MC14507 and RCA CD4030A. NOTE 1: See load circuit and voltage waveforms on page 170.

9

CMOS LOGIC CIRCUITS

TYPES TF4512A, TP4512A 8-CHANNEL DATA SELECTORS WITH 3-STATE OUTPUTS

SEPTEMBER 1975

• Designed to be Interchangeable with Motorola MC14512

description

These circuits are single 8-channel data selectors having three digital select inputs, S0, S1, and S2, an enable input, \overline{E} , and an output control. When the output control, \overline{OC} , is high, the output will be in the high-impedance (off) state. Applications of this device include signal multiplexing, data routing, and number sequence generation.

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 3, and below



	FUNCTIO	LE						
	INPUTS							
OUTPUT	ENABLE	SE	LE	ст	ουτρυτ γ			
CONTROL	Ē	S2	S1	S0				
н	х	X	х	х	Z			
L	н	X	х	х	L			
L	L	L	L	L	D0			
L	L	L	L	н	D1			
L	L	L	н	L	D2			
L	L	L	н	н	D3			
L	L	н	L	L	D4			
L	L	н	L	н	D5			
L	L	н	н	L	D6			
L	L	н	н	н	D7			

 $\label{eq:H} \begin{array}{l} H = high \mbox{ level}, \ L = \mbox{ low level}, \ X = \mbox{ irrelevant}, \ Z = \mbox{ high-impedance (off)} \\ D0 \dots D7 = \mbox{ the logic level of the indicated D input}. \end{array}$

electrical characteristics

				TF4512A TP4512A								
	PARAMETER	TEST CONDITIONS [†]		V _{DD} = 5 V		VDD	= 10 V	V _{DD} = 5 V		V _{DD} = 10 V		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
1071	Off-state output current,	\overline{OC} at V _{DD} ,	$T_A = MIN \text{ or } 25^{\circ}C$		0.05		0.1		0.5		1	Δ
'OZH	high-level voltage applied	$V_0 = V_{DD}$	T _A = MAX		3		6		7		14	μ
	Off-state output current,	OC at VDD,	T _A = MIN or 25°C		-0.05		-0.1		-0.5		-1	μA
1'02L	low-level voltage applied	$V_0 = 0 V$ $T_A = MAX$			-3		-6		7		-14	~~~

 ${}^{\dagger}T_{A}$ = MIN or MAX refers to the respective values of temperature specified under recommended operating conditions.

TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

TYPES TF4512A, TP4512A 8-CHANNEL DATA SELECTORS WITH 3-STATE OUTPUTS

switching characteristics at 25°C free-air temperature

			TF4	512A			TP45	512A		
PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		VDD	= 10 V	V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Propagation delay time,			750		325		1000		275	ne
^{(PLH} low-to-high-level output	C _L = 50 pF [§] ,		750		525		1000		375	113
Propagation delay time,	$P_{\rm L} = 200 \mathrm{kO}$		750		225		1000		275	
PHL high-to-low-level output	See Note 1		750		525		1000		375	115
tTLH Transition time, low-to-high-level output	Jee Note I		500		250		600		300	ns
tTHL Transition time, high-to-low-level output			500		250		600		300	ns
tpZH Output enable time to high level	$C_{1} = 50 \text{ pc}$		430		150	_	500		200	ne
tpzL Output enable time to low level	$C_{L} = 30 \text{pr}^{-1}$		250		130		300		170	113
tPHZ Output disable time from high level			260		170		320		240	ne
tpLZ Output disable time from low level			160		140		220		200	113

[§]With a 15-pF load, these devices switch with times similar to those of the Motorola MC14512.

With a 15-pF, 1-k Ω load, these devices switch with times similar to those of the Motorola MC14512.

NOTE 1: See load circuit and voltage waveforms on page 170.

functional block diagram



TYPES TF4512A, TP4512A 8-CHANNEL DATA SELECTORS WITH 3-STATE OUTPUTS

TYPICAL APPLICATION DATA

The output terminals of several '4512A 8-bit data selectors can be connected to a single data bus as shown. One output is placed in the active state (output control low) and the remaining outputs are disabled (output controls high). The number of outputs, N, that may be connected to a bus line is determined from the output drive current I_{OH} or I_{OL}, the off-state output current, I_{OZH} or I_{OZL}, and load current required to drive the bus line (including fan-out to other device inputs), I_L. N can be calculated for the high-level and low-level logic states, respectively, by:



PRINTED IN U.S.A.

5

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

CMOS Logic circuits

• Designed to be Interchangeable with Motorola MC14518

 Medium-Speed Operation . . . 6 MHz Typical Maximum Clock Frequency at VDD = 10 V

description

The '4518A dual decade counter consists of two identical, independent synchronous 4-stage counters. The counter stages are D-type flip-flops with interchangeable clock and enable lines. With enable high, the count is advanced on a low-to-high transition at the clock input. Alternatively, if the clock input is low, the count is advanced on a high-to-low transition at enable. If clock is high or enable is low, changes at the other input (enable or clock) have no effect. A high clear signal asynchronously clears the counters and resets all outputs low.

TYPES TF4518A, TP4518A DUAL DECADE COUNTERS

SEPTEMBER 1975



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62 and on following page	Page 63, group 3



TEXAS INSTRUMENTS

TYPES TF4518A, TP4518A DUAL DECADE COUNTERS



typical clear, count, and inhibit sequences

recommended operating conditions

			TF4518A				TP4518A			
		V _{DD} = 5	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V	
		MIN M	IAX	MIN	MAX	MIN	MAX	MIN	MAX	
Dute with a	Clock high or low	200		100		300		120		ns
	Clear	325		100		500		125		ns
Enable setup time, t _{su}		440		220		660		260		ns

switching characteristics at 25°C free-air temperature

	5004	TO			TF4	TF4518A TP4518A						
PARAMETER [‡]			TEST CONDITIONS	VDD	= 5 V	VDD	= 10 V	V _{DD} = 5 V V _{DD} = 10		= 10 V	UNIT	
[(INPOT)	(001201)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1
f _{max}				1.5		3		1		2.5		MHz
tPLH or tPHL	Clock or enable	Any Q	C _L = 50 pF [§] , R _L = 200 kΩ,		825		300		1200		410	ns
^t PHL	Clear	All	See Note 1		825		300		1200		410	ns
tTLH or tTHL		All			350		150		400		220	ns

 $f_{max} \equiv Maximum clock frequency$

 $t_{PLH} \equiv Propagation delay time, low-to-high-level output$

 $t_{PHL} \equiv Propagation delay time, high-to-low-level output$

 $t_{TLH} \equiv Transition time, low-to-high-level output$

 $t_{THL} \equiv Transition time, high-to-low-level output$

With a 15-pF load, these devices switch with times similar to those of the Motorola MC14518.

NOTE 1: See load circuit and voltage waveforms on page 170.

75 PRINTED IN U.S.A.

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

CMOS LOGIC CIRCUITS

Motorola MC14519

.

TYPES TF4519A, TP4519A 4-BIT AND-OR SELECT GATES

SEPTEMBER 1975



Designed to be Interchangeable with

H = high level, L = low level, X = irrelevant



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 2

functional block diagram



TYPES TF4519A, TP4519A 4-BIT AND-OR SELECT GATES

electrical characteristics

V_{DD} = 5 V and 10 V

			TF4519A TP4519A								
PARAMETER	TEST CONDITIONS		V _{DD} = 5 V		VDD	V _{DD} = 10 V		$V_{DD} = 5 V$		V _{DD} = 10 V	
				MAX	MIN	MAX	MIN	MAX	MIN	MAX	
IDD	VI = V _{DD} or 0,	T _A = MIN or 25°C		0.5		1		5		10	
-ISS	No load	T _A = MAX		30		60		150		300	

V_{DD} = 15 V

PARAMETER		TEST CO	TEST CONDITIONS		519A	TP4	UNIT	
г <i>у</i>	ANAWETEN	TEST CONDITIONS.		MIN	MAX	MIN	MAX	UNIT
I _{DD} or Ouio		V _I = V _{DD} or 0,	T _A = MIN or 25°C		3		30	
-I _{SS}	escent supply current	No load	T _A = MAX		180		900	μΑ

switching characteristics at 25°C free-air temperature

		TF4519A				TP4519A				
PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		VDD	= 10 V	V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Propagation delay time, ^t PLH low-to-high-level output	C. = 50.55 ⁸		450		225		600		300	ns
Propagation delay time, ^t PHL high-to-low-level output	R _L = 200 kΩ,		450		225		600		300	ns
tTLH Transition time, low-to-high-level output			350		150		400		220	ns
tTHL Transition time, high-to-low-level output			350		150		400		220	ns

\$ With a 15-pF load, these devices switch with times similar to those of the Motorola MC14519.

NOTE 1: See load circuit and voltage waveforms on page 170.

CMOS Logic circuits

- Designed to be Interchangeable with Motorola MC14520
- Medium-Speed Operation . . . 6 MHz Typical Maximum Clock Frequency at VDD = 10 V

description

The '4520A dual binary counter consists of two identical, independent, synchronous 4-stage counters. The counter stages are D-type flip-flops with interchangeable clock and enable lines. With enable high, the count is advanced on a low-to-high transition at the clock input. Alternatively, if the clock input is low, the count is advanced on a high-to-low transition at enable. If clock is high or enable is low, changes at the other input (enable or clock) have no effect. A high clear signal asynchronously clears the counters and resets all outputs low.

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
	and on	group 3
	following page	

functional block diagram



TYPES TF4520A, TP4520A DUAL BINARY COUNTERS

SEPTEMBER 1975

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



TYPES TF4520A, TP4520A **DUAL BINARY COUNTERS**



typical clear, count, and inhibit sequences

recommended operating conditions

				TP4		
			V _{DD} = 5 V V _{DD} = 10 V		V _{DD} = 5 V V _{DD} = 10 V	
		MIN MAX	MIN MAX	MIN MAX	MIN MAX	
Dulas unidale a	Clock high or low	200	100	300	120	ns
Fuise Wath, t _W	Clear	325	100	500	125	ns
Enable setup time, t _{su}		440	220	660	260	ns

switching characteristics at 25°C free-air temperature

PARAMETER‡					TF4	520A			TP4	520A		
	(INPUT)		TEST CONDITIONS	VDD	= 5 V	VDD	= 10 V	VDD	= 5 V	VDD	V _{DD} = 10 V	
		(001901)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}				1.5		3		1 [.]		2.5		MHz
tPLH or tPHL	Clock or enable	Any Q	C _L = 50 pF [§] , R _L = 200 kΩ,		825		300		1200		410	ns
tPHL	Clear	All	See Note 1		825		300		1200		410	ns
		All			350		150		400		220	ns

 $f_{max} \equiv Maximum clock frequency$

 $t_{PLH} \equiv Propagation delay time, low-to-high-level output$

 $t_{PHL} \equiv Propagation delay time, high-to-low-level output$

 $t_{TLH} \equiv Transition time, low-to-high-level output$

 $\label{eq:ttml} \begin{array}{l} T_{THL} \equiv Transition time, high-to-low-level output \\ {}^{S} \text{With a 15-pF load, these devices switch with times similar to those of the Motorola MC14520. \\ \text{NOTE 1: See load circuit and voltage waveforms on page 170.} \end{array}$

PRINTED IN U.S.A ¥75

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

CMOS Logic circuits

TYPES TF4522A, TF4526A, TP4522A, TP4526A DECADE AND BINARY DIVIDE-BY-N COUNTERS SEPTEMBER 1975

- Designed to be Interchangeable with Motorola MC14522, MC14526
- Maximum Clock Frequency . . . 5 MHz Typical at 10 V

description

The '4522A and '4526A are presettable decade and binary down counters with a decoded zero-state output for divide-by-N applications. While the counter is at minimum count (all outputs low), the zerocount output will be high if the cascade feedback input is high, otherwise, it remains low. The counters may be preset by taking preset enable (PE) high after setting up the desired data at the parallel inputs A, B, C, and D. Parallel loading is asynchronous and the clock input has no effect while PE is high. The count is decreased by 1 on the low-to-high transition of the clock but the clock signal is only effective if the inhibit input is low. Transitions of the inhibit input from high to low should be made while the clock is low in order to avoid causing one extra down count triggered by the inhibit transition. A high clear signal asynchronously clears the counter and resets all outputs low.

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
	and below	group 3

Applications include frequency synthesizers, phase-locked loops, and other frequency-division applications.

recommended operating conditions

		TF	4522A	, TF452	26A	Т	P4522A	, TP452	6A	
		VDD	= 5 V	VDD	= 10 V	VDD	= 5 V	VDD	= 10 V	υΝΙΤ
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Clock high or low	250		100		300		150		ns
Pulse width, t _w	Preset enable	250		100		300		150		ns
	Clear	300		250		350		300		ns
Data hold time after preset of	enable	125		50		150		75		ns

switching characteristics at 25°C free-air temperature

	EDOM	TO	1	т	F4522A	TF452	26A	Т	P4522A	, TP452	6A	
PARAMETER [‡]			TEST CONDITIONS	VDD	= 5 V	VDD	= 10 V	VDD	= 5 V	VDD	= 10 V	UNIT
		(001101)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1
fmax			$C_1 = 50 \text{ s} \text{ s}^{8}$	1.5		3		1		2.5		MHz
tPLH or tPHL	A, B, C, D	٥	$C_{L} = 50 \text{ pms},$		1000		425		1300		550	ns
	Clock	Zero-count	See Note 1		450		350		600		450	ns
tTLH or tTHL		Any			500		250		600	-	300	ns

 $f_{max} \equiv Maximum clock frequency$

 $t_{PLH} \equiv Propagation delay time, low-to-high-level output$

 $t_{PHL} \equiv Propagation delay time, high-to-low-level output$

 $t_{TLH} \equiv Transition time, low-to-high-level output$

 $t_{THL} \equiv Transition time, high-to-low-level output$

 ${
m \$}$ With a 15-pF load, these devices switch with times similar to those of the Motorola MC14522 and MC14526.

NOTE 1: See load circuit and voltage waveforms on page 170.

TYPES TF4522A, TF4526A, TP4522A, TP4526A DECADE AND BINARY DIVIDE-BY-N COUNTERS

functional block diagram



*THE DOTTED LINES AND GATES ARE OMITTED ON THE '4526A



TEXAS INSTRUMENTS

TYPES TF4522A, TF4526A, TP4522A, TP4526A DECADE AND BINARY DIVIDE-BY-N COUNTERS



CF has effect only during the zero count. It is shown changing as if driven by the zero output of a more significant bit in a divide-by-12 cascade.

A sequence for the '4526A binary counter would be similar except that 15 (HHHH) instead of 9 (HLLH) would follow 0 (LLLL), with counting down proceeding from there.



PRINTED IN U.S.A.

9.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

CMOS LOGIC CIRCUITS

TYPES TF4531A, TP4531A 12-BIT PARITY TREES

SEPTEMBER 1975

• Designed to be Interchangeable with Motorola MC14531

description

These circuits consist of 12 data-bit inputs (A thru L), an even or odd parity selection input (E/O) and an output. The parity selection input can be considered as an additional bit. With an even number of inputs (including E/O) high, the output is low; with an odd number high, the output is high. Words of greater than 12 bits can be accomodated by cascading other '4351A devices by using the E/O input.

Applications include checking or including a redundant (parity) bit of a word for error detection/ correction systems, controlling remote digital sensors or switches (digital event detection/correction), or use as a multiple input adder without carries.

functional block diagram



J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)



specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
		group 3

switching characteristics at 25°C free-air temperature

				TF4	531A			TP45	531A		
PARAMETER [‡]		TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	1
	from A-L	C _L = 50 pF [§] ,		1050		425		1500		635	
PLH or tPHL	from E/O	RL = 200 kΩ,		675		275		950		410	
TTLH OF TTHE	•	See Note 1		350		150		400		220	ns

 ${}^{\ddagger}t_{\mathsf{PLH}} \equiv \mathsf{Propagation}$ delay time, low-to-high-level output

 $t_{PHL} \equiv Propagation delay time, high-to-low-level output$

 $t_{TLH} \equiv Transition time, low-to-high-level output$

 $t_{THL} \equiv Transition time, high-to-low-level output$

With a 15 pF load, these devices switch with times similar to those of the Motorola MC14531.

NOTE 1: See load circuit and voltage waveforms on page 170.

SEPTEMBER 1975



description

CMOS

LOGIC CIRCUITS

The TF4581A and TP4581A are arithmetic logic units (ALU)/function generators that have a complexity of 89 equivalent gates on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words as shown in Tables 1 and 2. These operations are selected by the four function-select lines (SO, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with the TF4582A or TP4582A full carry look-ahead circuits, high-speed arithmetic operations can be performed. The method of cascading '4582 circuits and these ALU's to provide multi-level full carry look ahead is illustrated under typical applications data for the '4582A.

If high speed is not of importance, a ripple-carry input (C_n) and a ripple-carry output (C_{n+4}) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

The '4581A will accommodate active-low or active-high data if the pin designations are interpreted as follows:

PIN NUMBER	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-low data (Table 1)	Ā0	B 0	Ā1	Β ₁	Ā2	B ₂	Ā3	Бз	Fo	F ₁	F2	F 3	Cn	Cn+4	P	Ĝ
Active-high data (Table 2)	A ₀	B0	A ₁	B1	A ₂	B2	A ₃	B3	Fo	F ₁	F2	F3	Ē'n	¯C _{n+4}	Р	G

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.

description (continued)

The '4581A can also be utilized as a comparator. The A = B output is internally decoded from the function outputs ($\overline{F0}$, $\overline{F1}$, $\overline{F2}$, $\overline{F3}$) so that when two words of equal magnitude are applied at the \overline{A} and \overline{B} inputs, it will assume a high level to indicate equality (A = B). The ALU should be in the subtract mode with $C_n = H$ when performing this comparison. The carry output (C_{n+4}) can also be used to supply relative magnitude information. Again, the ALU should be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

		ACTIVE-LOW DATA	ACTIVE-HIGH DATA
INPUT Cn	OUTPUT Cn+4	(FIGURE 1)	(FIGURE 2)
н	н	A ≥ B	A ≤ B
н	L	A < B	A > B
L	н	A > B	A < B
L	L	A ≤ B	A ≥ B

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables 1 and 2 and include exclusive-OR, NAND, AND, NOR, and OR functions.

signal designations

The '4581A and '4582A can be used with the signal designations of either Figure 1 or Figure 2. The polarity indicators (\Box) and the bars over the terminal letter symbols (e.g., \overline{C}) each indicate that the associated input or output is active with respect to the selected function of the device when that input or output is low. That is, a low at \overline{C} means "do carry" while a high means "do not carry".

The logic functions and arithmetic operations obtained with signal designations of Figure 1 are given in Table 1; those obtained with signal designations of Figure 2 are given in Table 2. Because the terminals have been renamed between Figures 1 and 2, the equations in both tables are actually in positive logic. For negative logic, the equations in Table 1 may be used with the terminal nomenclature of Figure 2 or the equations of Table 2 may be used with the terminal nomenclature of Figure 1.









(Use with Table 2 for positive logic, with Table 1 for negative logic)

9

					TABLE 1							TABLE 2																							
Γ			-		ACTIVE-LOW D	DATA						ACTIVE-HIGH I	DATA																						
	SEL	ECI	UN	M ≈ H	M = L; ARITHME	TIC OPERATIONS	SELECTION		SELECTION			SELECTION			SELECTION			SELECTION			SELECTION		SELECTION		SELECTION		SELECTION		SELECTION		SELECTION		M = H	M = L; ARITHME	TIC OPERATIONS
				LOGIC	C _n = L	C _n = H					LOGIC	C _n = H	⊂_n = L																						
1,	3 34	: >	1 3	FUNCTIONS	(no carry)	(with carry)	53	52	51	SO	FUNCTIONS	(no carry)	(with carry)																						
	- L	. L	. 1	. F = Ā	F = A MINUS 1	F = A	L	L	L	L	F = Ā	F = A	F = A PLUS 1																						
1	. L	. L	. H	F = AB	F = AB MINUS 1	F = AB	L	L	L	н	F = A + B	F = A + B	F = (A + B) PLUS 1																						
1	. L	. н	1	F = Ā + B	F = AB MINUS 1	F≃ AB	L	L.	н	L	F = ĀB	$F = A + \overline{B}$	F = (A + B) PLUS 1																						
1	. L	. н	l F	F = 1	F = MINUS 1 (2's COMP)	F = ZERO	L	L	н	н	F = 0	F = MINUS 1 (2's COMPL)	F = ZERO																						
1	. ト	L	.ι	$F = \overline{A + B}$	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1	L	н	L	L	F = AB	F = A PLUS AB	F = A PLUS AB PLUS 1																						
1	. H	L L	. ⊦	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1	L	н	L	н	F = B	F = (A + B) PLUS AB	F = (A + B) PLUS AB PLUS 1																						
1	. H	н	L	F = A 🕀 B	F = A MINUS B MINUS 1	F = A MINUS B	L	н	н	L	F = A 🕀 B	F = A MINUS B MINUS 1	F = A MINUS B																						
1	. н	н	ł	$F = A + \overline{B}$	$F = A + \overline{B}$	$F = (A + \overline{B}) PLUS 1$	L	н	н	н	F = AB	F = AB MINUS 1	F = AB																						
1	łι	. ι	. I	F = AB	F = A PLUS (A + B)	F = A PLUS (A + B) PLUS 1	н	L	L	L	F = A + B	F = A PLUS AB	F = A PLUS AB PLUS 1																						
1.	1 1	. L	. +	F=A ⊕ B	F = A PLUS B	F = A PLUS B PLUS 1	н	L	L	н	F = A 🕀 B	F = A PLUS B	F = A PLUS B PLUS 1																						
+	4 L	. н	1	F = B	$F = A\overline{B} PLUS (A + B)$	$F = A\overline{B} PLUS (A + B) PLUS 1$	н	L	н	L	F = B	F = (A + B) PLUS AB	$F = (A + \overline{B}) PLUS AB PLUS 1$																						
1.	1 L	. н	I F	F = A + B	F = (A + B)	F = (A + B) PLUS 1	н	L	н	н	F = AB	F = AB MINUS 1	F = AB																						
1.	I H	L	. 1	F = 0	F = A PLUS A*	F = A PLUS A PLUS 1	н	н	L	L	F = 1	F = A PLUS A*	F = A PLUS A PLUS 1																						
1+	4 н	L	. +	$F = A\overline{B}$	F = AB PLUS A	F = AB PLUS A PLUS 1	н	н	L	н	F≃A+B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1																						
1.	н	н	ι	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1	н	н	н	L	F = A + B	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1																						
+	нн	н	H	F = A	F = A	F = A PLUS 1	н	н	н	н	F = A	F = A MINUS 1	F = A																						

* Each bit is shifted to the next more significant position.



TEXAS INSTRUMENTS INCORPORATED POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

€75

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63,
		group 3

switching characteristics at T_A = 25°C, C_L = 50 pF§, R_L = 200 k Ω (See Note 1)

				TF4	581A	TP4	581A	
PARAMETER [‡]	FROM	то	MODE	V _{DD} = 5 V	V _{DD} = 10 V	V _{DD} = 5 V	V _{DD} = 10 V	UNIT
				MIN MAX	MIN MAX	MIN MAX	MIN MAX	1
tPLH or tPHL	Sum In (Ā0)	Sum Out (Any F)	Add	1200	425	2200	810	ns
tPLH or tPHL	Sum In (Ā0)	P	Add	825	300	1500	560	ns
tPLH or tPHL	Sum In (BO)	G	Add	825	300	1500	560	ns
tPLH or tPHL	Sum In (B0)	C _{n+4}	Add	1200	425	1900	710	ns
tPLH or tPHL	Cn	Sum Out (Any F)	Add	625	235	1200	460	ns
tPLH or tPHL	Cn	C _{n+4}	Add	550	210	950	380	ns
tPLH or tPHL	Sum In (Ā0)	A = B	Sub	1700	575	3200	1100	ns
tpLH or tpHL	Sum In (All B)	Sum Out (Any F)	Exclusive OR	1200	425	1900	710	ns
tTLH or tTHL		Any	Апу	350	150	400	220	ns

TEST SETUP TABLE

FROM	то	MODE	CONNECTION OF O	THER INPUTS
	,		To V _{SS}	To VDD
Sum In (Ã0)	Sum Out (Any F)	Add	Remaining A, Cn	All B
Sum In (Ã0)	P	Add	Remaining Ā, C _n	All B
Sum In (BO)	G	Add	All Ā, C _n	Remaining B
Sum In (BO)	C _{n+4}	Add	All Ā, C _n	Remaining B
Cn	Sum Out (Any F)	Add	All Ā	All B
Cn	C _{n+4}	Add		All B
Sum In (Ã0)	A = B	Sub	All B, Remaining A	Cn
Sum In (All B)	Sum Out (Any F)	Exclusive OR	All Ā	M

 $t_{PLH} \equiv Propagation delay time, low-to-high-level output$

 $t_{PHL} \equiv Propagation delay time, high-to-low-level output$

 $t_{TLH} \equiv Transition time, low-to-high-level output$ tTHL = Transition time, high-to-low-level output

With a 15 pF load, these devices switch with times similar to those ... Motorola MC14581.

For Add mode: M = 0 V, $S3 = V_{DD}$, S2 = 0 V, S1 = 0 V, $S0 = V_{DD}$ For Subtract mode: M = 0 V, S3 = 0 V, $S2 = V_{DD}$, $S1 = V_{DD}$, S0 = 0 VExclusive OR mode: $M = V_{DD}$, S3 = V_{DD} , S2 = 0 V, S1 = 0 V, S0 = V_{DD}

NOTE 1: See load circuit and voltage waveforms on page 170.

PRINTED IN U.S.A. If cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS POST OFFICE BOX 5012 . DALLAS, TEXAS 75222.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

166

975

CMOS LOGIC CIRCUITS

TYPES TF4582A, TP4582A LOOK-AHEAD CARRY GENERATORS

- Designed to be Interchangeable • with Motorola MC14582
- Expandable to Any Number of Bits
- **Buffered Inputs and Outputs**

description

The TF4582A and TP4582A are high-speed, lookahead carry generators capable of anticipating a carry across four binary adders or group of adders. They are cascadable to perform full look-ahead across n-bit adders. Carry, generate-carry, and propagate-carry functions are provided as shown in the function tables.

When used in conjunction with the '4581A arithmetic logic unit (ALU), these generators provide high-speed carry look-ahead capability for any word length. Each '4582A generates the look-ahead (anticipated carry) across a group of four ALU's and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four look-ahead

J OR N DUAL-IN-LINE PACKAGE (TOP VIEW) Cn G Cn+v Cn+v Cn+z 13 12 11 10 9 Cn+x Cn+y

SEPTEMBER 1975



packages up to n-bits. The method of cascading '4582A circuits to perform multi-level look-ahead is illustrated under typical application data.

Carry input and outputs of the '4581A ALU are in their true form and the carry propagate (\overline{P}) and carry generate (\overline{G}) are in negated form; therefore, the carry functions (inputs, outputs, generate, and propagate) of the look-ahead generators are implemented in the compatible forms for direct connection to the ALU. Reinterpretations of carry functions explained on the '4581A data sheet are also applicable to and compatible with the look-ahead generator. Positive logic equations for the '4582A are:

> Cn+x = G0 + P0CnCn+y = G1 + G0P1 + P1P0CnCn+z = G2 + G1P2 + G0P2P1 + P2P1P0Cn $\overline{G} = G3 + G2P3 + G1P3P2 + G0P3P2P1$ $\overline{P} = P3P2P1P0$

specifications

MAXIMUM RATINGS	RECOMMENDED OPERATING CONDITIONS	ELECTRICAL CHARACTERISTICS
Page 62	Page 62	Page 63, group 3,
		except as on page 169

TEXAS INSTRUMENTS POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TYPES TF4582A, TP4582A LOOK-AHEAD CARRY GENERATORS

FUNCTION TABLE FOR C_{n+x} OUTPUT

IP	IPU	OUTPUT				
Ğ0	ΡO	Cn	C _{n+x}			
L	Х	х	н			
x	L	Н	н			
A	ll oti					
com	bina					

FUNCTION TABLE FOR C_{n+y} OUTPUT

	IP	OUTPUT			
Ğ1	G0	Ρī	ΡO	Cn	C _{n+y}
L	х	Х	х	х	н
X	L	L	х	х	н
X	х	L	L	н	н
	AI	Ì.			
	com	Ĺ			

FUNCTION TABLE

Ĺ	INP	OUTPUT		
P3	P2	Ρī	ΡO	P
L	L	L	L	L
	All	. ц		
c	omb	inati	ons	

functional block diagram

FUNCTION TABLE FOR Cn+z OUTPUT

		OUTPUT					
G2	Ğ1	Ğ0	P 2	P 1	Ρ0	Cn	Cn+z
L	Х	х	х	Х	х	х	Н
X	L	х	L	х	х	х	н
×	х	L	L	L	х	х	н
x	х	х	L	L	L	н	н
	All o	L					

FUNCTION TABLE FOR G OUTPUT

		OUTPUT					
ĞЗ	G3 G2 G1			GO P3 P2			G
L	х	х	х	х	x	х	L
×	L	х	х	L	х	х	L L
×	х	L	х	L	L	х	Ĺ
×	х	х	L	L	L	L	L
	All o	н					

H = high level, L = low level, X - irrelevant

Any inputs not shown in a given table are irrelevant with respect to that output.



TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TYPES TF4582A, TP4582A LOOK-AHEAD CARRY GENERATORS

electrical characteristics

V_{DD} = 5 and 10 V

	TEST CONDITIONS [†]		TF4582A				TP4582A				
PARAMETER			V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
IDD	VI = V _{DD} or 0,	$T_A = MIN \text{ or } 25^{\circ}C$		0.5		1		5		10	
-1SS	No load	T _A = MAX		30		60		150		300	μΑ

V_{DD} = 15 V

	DADAMETED	TEOT O	N.D.TIONS [†]	TF4	582A	TP45		
PARAMETER		TEST CONDITIONS.		MIN	МАХ	MIN	МАХ	UNIT
IDD	Quiescent supply ourrent	V _I = V _{DD} or 0,	T _A = MIN or 25°C		3		30	
-I _{SS}	allescent sapply current	No load	T _A = MAX		180		900	μΑ

 ${}^{\dagger}T_{A} = MIN$ or MAX refers to the respective values of temperature specified under recommended operating conditions.

switching characteristics at 25°C free-air temperature

		TF4582A				TP4582A				
PARAMETER	TEST CONDITIONS	V _{DD} = 5 V		V _{DD} = 10 V		V _{DD} = 5 V		V _{DD} = 10 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Propagation delay time, ^t PLH low-to-high-level output	$C_{1} = 50 \text{ s} \text{e}^{8}$		550		225		950		410	ns
Propagation delay time, ^t PHL high-to-low-level output	CL = 50 pF %, RL = 200 kΩ,		550		225		950		410	ns
tTLH Transition time, low-to-high-level output	See Note I		350		150		400		220	ns
tTHL Transition time, high-to-low-level output			350		150		400		220	ns

\$ With a 15-pF load, these devices switch with times similar to those of the Motorola MC14582. NOTE 1: See load circuit and voltage waveforms on page 170.



 \widetilde{A} and \widetilde{B} inputs and \widetilde{F} outputs of '4581A are not shown.

64-BIT ALU, FULL-CARRY LOOK-AHEAD IN THREE LEVELS

PRINTED IN U.S.A.

5

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.

TEXAS INSTRUMENTS

CMOS LOGIC CIRCUITS



Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. E. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.

CMOS ORDERING INSTRUCTIONS AND MECHANICAL DATA

general

All CMOS circuits in this book are available in the ceramic dual-in-line package (outline J). Circuits with type number prefix TP are also available in the plastic dual-in-line package (outline N). Factory orders for these circuits should include a three-part type number as explained in the following example.



J ceramic dual-in-line packages (inch dimensions, see page 174 for metric dimensions)

These hermetically sealed dual-in-line packages consist of a ceramic base, ceramic cap, and a 14-, 16-, or 24-lead frame. The packages are intended for insertion in mounting-hole rows on 0.300-inch or 0.600-inch centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

N plastic dual-in-line packages (inch dimensions, see page 175 for metric dimensions)

These dual-in-line packages consist of a circuit mounted on a 14-, 16-, or 24-lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. The packages are intended for insertion in mounting-hole rows on 0.300-inch or 0.600-inch centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

J ceramic dual-in-line packages (metric dimensions, see page 172 for inch dimensions)

These hermetically sealed dual-in-line packages consist of a ceramic base, ceramic cap, and a 14-, 16-, or 24-lead frame. The packages are intended for insertion in mounting-hole rows on 7.62-mm or 15.24-mm centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads require no additional cleaning or processing when used in soldered assembly.



N plastic dual-in-line packages (metric dimensions, see page 173 for inch dimensions)

These dual-in-line packages consist of a circuit mounted on a 14-, 16-, or 24-lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. The packages are intended for insertion in mounting-hole rows on 7.62-mm or 15.24-mm centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



TEXAS INSTRUMENTS

75

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TI worldwide sales offices

ALABAMA

304 Wynn Drive Huntsville, Alabama 35806 205-837-7530

ARIZONA

4820 N. Black Canyon Hwy. Suite 202 Phoenix, Arizona 85017 602-248-8028

CALIFORNIA

831 S. Douglass St. El Segundo, California 90245 213-973-2571

3186J Airway Costa Mesa, California 92626 714-540-7311

Balboa Towers Bldg., Suite 805 5252 Balboa Avenue San Diego, California 92117 714-279-2622

776 Palomar Avenue Sunnyvale, California 94086 408-732-1840

COLORADO

9725 E. Hampden St., Suite 301 Denver, Colorado 80231 303-751-1780

CONNECTICUT

35 Worth Avenue Hamden, Connecticut 06518 203-281-0074

ARGENTINA

Texas Instruments Argentina S.A.I.C.F.

C.C. Box 2296-Correo.Central Buenos Aires, Argentina 748-1141

ASIA

Texas Instruments Asia Limited

5F Aoyama Tower Bldg. 24-15 Minami Aoyama Chome Minato-ku, Tokyo 107, Japan 402-6171

> 11A-15 Chatham Road First Floor, Kowloon Hong Kong 3-670061

Texas Instruments Singapore (PTE) Ltd. 27 Kallang Place Singapore 1, Rep. of Singapore 258-1122

Texas Instruments Taiwan Limited P.O. Box 3999 Taipei, Chung Ho, Taiwan 921 623

Texas Instruments Malaysia SDN, BHD, Number 1 Lorong Enggang 33 Kuala Lampur 15-07, Malaysia 647 911

AUSTRALIA

Texas Instruments Australia Ltd.

Suite 205, 118 Great North Road Five Dock N.S.W. 2046 Australia 831-2555

Box 63, Post Office 171-175 Philip Highway Elizabeth 5112 South Australia 255-2066

FLORIDA

601 W. Oakland Park Blvd. Fort Lauderdale, Florida 33311 305-566-3294

> 1505 Cedar Way Holiday, Florida 33589 813-934-4115

2221 Lee Road, Suite 108 Winter Park, Florida 32789 305-644-3535

ILLINOIS

1701 Lake Avenue, Suite 300 Glenview, Illinois 60025 312-729-5710

INDIANA

3705 Rupp Drive Arch Bldg. Fort Wayne, Indiana 46805 219-484-0606

2346 S. Lynhurst Dr., Suite 101 Indianapolis, Indiana 46241 317-248-8555

MASSACHUSETTS

504 Totten Pond Road Waltham, Mass. 02154 617-890-7400

MICHIGAN

Central Park Plaza 26211 Central Park Blvd., Suite 215 Southfield, Michigan 48076 313-353-0830

BRAZIL

Texas Instrumentos Electronicos do Brasil Ltda,

Rua Joao Annes, 153-Lapa Caixa Postal 30.103, CEP 01.000 Sao Paulo, SP, Brasil 260-2956

CANADA

Texas Instruments Incorporated

935 Montee De Liesse St. Laurent H4T 1R2 Quebec, Canada 514-341-3232

5F Caesar Avenue Ottawa 12 Ontario, Canada 613-825-3716

280 Centre Str. East Richmond Hill (Toronto) Ontario, Canada 716-856-4453

DENMARK

Texas Instruments Denmark 46D, Marielundvei

2730 Herlev, Denmark (01) 91 74 00

FINLAND

Texas Instruments Finland OY

Fredrikinkatu 75, A7 Helsinki 10, Finland 44 71 71

MINNESOTA

A.I.C. Bldg., Suite 202 7615 Metro Blvd. Edina, Minn. 55435 612-835-2900

NEW JERSEY

1245 Westfield Ave. Clark, New Jersey 07066 201-574-9800

NEW MEXICO

1101 Cardenas Drive, N.E., Room 215 Albuquerque, New Mexico 87110 505-265-8491

NEW YORK

144 Metro Pk. Rochester, New York 14623 716-461-1800

6700 Old Collamer Rd. East Syracuse, New York 13057 315-463-9291

P.O. Box 618, 112 Nanticoke Ave. Endicott, New York 13760 607-785-9987

> 167 Main Street Fishkill, New York 12524 914-896-6793

1 Huntington Quadrangle, Suite 1C01 Melville, New York 11746 516-293-2560

NORTH CAROLINA

3631 Westfield High Point, N.C. 27260 919-869-3651

FRANCE

Texas Instruments France

Boite Postale 5 06 Villeneuve-Loubet, France 31 03 64

La Boursidiere, Bloc A R.N. 186, 92350 Le Plessis Robinson 630.23.43

> 30-31 Quai Rambaud 69 Lyon, France 42 78 50

GERMANY

Texas Instruments Deutschland GmbH

Haggerty Str. 1 8050 Freising, Germany 08161/80-1

Frankfurter Ring 243 8000 Munich 40, Germany 089/325011-15

Lazarettstrasse, 19 4300 Essen, Germany 02141/20916

Krugerstrasse 24 1000 Berlin 49, Germany 0311/74 44 041

Akazlenstrøsse 22-26 6230 Frankfurt-Griesheim Germany 0611/39 90 61

Steimbker Hof 8A 3000 Hannover, Germany 0511/55 60 41

Krefelderstrasse 11-15 7000 Stuttgart 50, Germany 0711/54 70 01

оню

28790 Chagrin Blvd., Suite 120 Cleveland, Ohio 44122 216-464-2990

Hawley Bldg., Suite 101 4140 Linden Avenue Dayton, Ohio 45432 513-253-3121

OREGON

10700 S.W. Beaverton Hwy., Suite 111 Beaverton, Oregon 97005 503-643-1182

PENNSYLVANIA

275 Commerce Drive Fort Washington, Pa. 19034 215-643-6450

TEXAS

Headquarters – Gen. Offices Dallas, Texas 75222 214-238-2011

MS366-P.O. Box 5012 Dallas, Texas 75222 214-238-6805

3939 Ann Arbor Houston, Texas 77042 713-785-6906

VIRGINIA

8512 Trabue Road Richmond, Virginia 23235 804-320-3830

WASHINGTON

700 112th N.E., Suite 101 Bellevue, Washington 98004 206-455-3480

WASHINGTON, D.C.

1500 Wilson Blvd., Suite 1100 Arlington, Virginia 22209 703-525-0336

ITALY Texas Instruments Italia SpA

> Via Della Giustizia 9 20125 Milan, Italy 02-688 31 41

Via L. Mancinella 65 00199 Roma, Italy 06-83 77 45

Via Montebello 27 10124 Torino, Italy 011-83 22 76

MEXICO

Texas Instruments de Mexico S.A.

Poniente 116 #489 Col. Industrial Vallejo Mexico City, D.F., Mexico 567-92-00

NETHERLANDS

Texas Instruments Holland N.V.

Entrepot Gebouw-Kamer 225 P.O. Box 7603 Schiphol-Centrum 020-17 36 36

NORWAY Texas Instruments Norway A/S

Sentrumskontorene Brugaten 1 Oslo 1, Norway 33 18 80

SWEDEN

Texas Instruments Sweden AB

S-104 40 Stockholm 14 Skeppargatan 26 67 98 35

UNITED KINGDOM

Texas Instruments Limited

Manton Lane Bedford, England 0234-67466



